
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035297                       # Number of seconds simulated
sim_ticks                                 35296934976                       # Number of ticks simulated
final_tick                               563345395647                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 222191                       # Simulator instruction rate (inst/s)
host_op_rate                                   280674                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2382347                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907692                       # Number of bytes of host memory used
host_seconds                                 14816.03                       # Real time elapsed on the host
sim_insts                                  3291993817                       # Number of instructions simulated
sim_ops                                    4158478668                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       578816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2296960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1893248                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4774144                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1363456                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1363456                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4522                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        17945                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14791                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 37298                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10652                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10652                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50769                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16398478                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        47143                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     65075339                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        47143                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     53637745                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               135256617                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50769                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        47143                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        47143                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             145055                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          38628170                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               38628170                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          38628170                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50769                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16398478                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        47143                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     65075339                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        47143                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     53637745                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              173884786                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84644929                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31102415                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25354619                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2075954                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13098207                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12159076                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3349886                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91948                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31112582                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170884030                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31102415                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15508962                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37961783                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11040426                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5159825                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15355048                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1003079                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83173110                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.546134                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.295051                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        45211327     54.36%     54.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2510616      3.02%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4709300      5.66%     63.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4661220      5.60%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2908465      3.50%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2300668      2.77%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1445956      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1360421      1.64%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18065137     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83173110                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.367446                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.018834                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32439718                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5100942                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36469974                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       223837                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8938631                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5263388                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          259                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205037007                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1391                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8938631                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        34793500                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         990750                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       880853                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34295015                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3274353                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197744356                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           43                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1361245                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1002554                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    277620167                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    922582798                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    922582798                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       105915598                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35228                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16907                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9115973                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18295536                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9350390                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       116617                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2950501                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         186402209                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33813                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148484617                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       292522                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     63038637                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    192806671                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83173110                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.785248                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.899000                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28388194     34.13%     34.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18180563     21.86%     55.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11835731     14.23%     70.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7858648      9.45%     79.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8298684      9.98%     89.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3994241      4.80%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3164293      3.80%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       717099      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       735657      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83173110                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         925390     72.40%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        176864     13.84%     86.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       175954     13.77%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124191504     83.64%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1994814      1.34%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14356983      9.67%     94.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7924410      5.34%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148484617                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.754206                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1278208                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008608                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381713074                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    249474978                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145082576                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149762825                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       463496                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7102101                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2093                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          319                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2259348                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8938631                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         506252                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        88572                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    186436027                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       370311                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18295536                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9350390                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16907                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         69355                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          319                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1297709                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1155012                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2452721                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146505279                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13699766                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1979338                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21430640                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20774909                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7730874                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.730822                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145124076                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145082576                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92462668                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265358151                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.714014                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348445                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     63307064                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2101075                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74234479                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.658655                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.151505                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28026553     37.75%     37.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20866424     28.11%     65.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8673234     11.68%     77.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4325421      5.83%     83.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4300837      5.79%     89.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1730861      2.33%     91.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1735462      2.34%     93.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       935660      1.26%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3640027      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74234479                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3640027                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257030932                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          381817347                       # The number of ROB writes
system.switch_cpus0.timesIdled                  31509                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1471819                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.846449                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.846449                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.181406                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.181406                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       658135350                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201509941                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188351185                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84644929                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        29701194                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24138790                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2023352                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12276763                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11583882                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3133001                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85459                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     29771380                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             164633731                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           29701194                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14716883                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36216242                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10881048                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6876104                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14584334                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       873558                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     81676180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.491071                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.299600                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        45459938     55.66%     55.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3182570      3.90%     59.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2567730      3.14%     62.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6253323      7.66%     70.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1692748      2.07%     72.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2173121      2.66%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1573995      1.93%     77.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          879428      1.08%     78.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17893327     21.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     81676180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.350892                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.944992                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        31151391                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6692729                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34822165                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       237817                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8772073                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5071066                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        40697                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     196883055                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        77764                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8772073                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        33436830                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1416918                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1898644                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32720035                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3431675                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     189930669                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        32416                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1422937                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1064864                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         2615                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    265870400                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    886618879                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    886618879                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162981171                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       102889149                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39345                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22249                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9406999                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17737899                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9020177                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       140794                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2543586                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         179629253                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37842                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        142675427                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       278942                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     62080127                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    189571094                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6266                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     81676180                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.746843                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.887988                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28833147     35.30%     35.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17529323     21.46%     56.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11244403     13.77%     70.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8452485     10.35%     80.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7314642      8.96%     89.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3761309      4.61%     94.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3243897      3.97%     98.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       604444      0.74%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       692530      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     81676180                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         833920     70.83%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             7      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        172959     14.69%     85.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       170482     14.48%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118866369     83.31%     83.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2030441      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15787      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14146114      9.91%     94.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7616716      5.34%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     142675427                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.685576                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1177368                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008252                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    368483339                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    241747833                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    139049397                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     143852795                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       535187                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7011572                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2678                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          612                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2311925                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8772073                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         592123                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        78380                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    179667096                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       383855                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17737899                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9020177                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22054                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         70207                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          612                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1203816                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1145619                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2349435                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    140410112                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13280614                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2265310                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20688284                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19807778                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7407670                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.658813                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             139140760                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            139049397                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         90631838                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        255907450                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.642737                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354159                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95481044                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    117259706                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     62408357                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31576                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2027847                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     72904106                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.608410                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.136949                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28771871     39.47%     39.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20017508     27.46%     66.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8147507     11.18%     78.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4575506      6.28%     84.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3731094      5.12%     89.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1501553      2.06%     91.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1789315      2.45%     94.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       905381      1.24%     95.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3464371      4.75%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     72904106                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95481044                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     117259706                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17434567                       # Number of memory references committed
system.switch_cpus1.commit.loads             10726315                       # Number of loads committed
system.switch_cpus1.commit.membars              15788                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16848109                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        105655061                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2387198                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3464371                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           249107798                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          368113925                       # The number of ROB writes
system.switch_cpus1.timesIdled                  43325                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2968749                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95481044                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            117259706                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95481044                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.886510                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.886510                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.128018                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.128018                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       631635245                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192147021                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      181641803                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31576                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84644929                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30177148                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24765096                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1967666                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12821866                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11769065                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3077472                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85089                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31221982                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             165981079                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30177148                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14846537                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35663492                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10550089                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       7036484                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         15269535                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       780624                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     82472307                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.472613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.329366                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46808815     56.76%     56.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3564304      4.32%     61.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3122678      3.79%     64.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3360061      4.07%     68.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2909277      3.53%     72.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1536117      1.86%     74.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1006733      1.22%     75.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2640433      3.20%     78.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17523889     21.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     82472307                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.356515                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.960910                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32837676                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6632876                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33929369                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       528316                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8544066                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4936790                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6463                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     196806924                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        49656                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8544066                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34466150                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        3111560                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       897373                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32795216                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2657939                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     190140085                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        14341                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1651279                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       734177                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           69                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    264185224                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    886735118                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    886735118                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    163843295                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       100341912                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33006                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17399                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7081299                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18739583                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9763100                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       236629                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3282828                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         179223852                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        32987                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        143993375                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       277403                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     59488981                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    181852891                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1779                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     82472307                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.745960                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.906444                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29613416     35.91%     35.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17364927     21.06%     56.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11761350     14.26%     71.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7450256      9.03%     80.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7305292      8.86%     89.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4318073      5.24%     94.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3303741      4.01%     98.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       721015      0.87%     99.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       634237      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     82472307                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1054667     70.17%     70.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            39      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        196900     13.10%     83.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       251324     16.72%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    118464126     82.27%     82.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1966919      1.37%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15603      0.01%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15351805     10.66%     94.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8194922      5.69%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     143993375                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.701146                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1502930                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.010437                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    372239388                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    238746856                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    139959225                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     145496305                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       257337                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6851756                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          431                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1055                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2227303                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          566                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8544066                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        2345033                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       156783                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    179256839                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       321938                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18739583                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9763100                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17383                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        112669                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         6614                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1055                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1206652                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1097976                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2304628                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    141490043                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14421385                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2503330                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22390389                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20051415                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7969004                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.671571                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             140101654                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            139959225                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         91324029                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        255047918                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.653486                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.358066                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     97370800                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    119204197                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     60055988                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31208                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1992730                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     73928241                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.612431                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.166916                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29795521     40.30%     40.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19922039     26.95%     67.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8163324     11.04%     78.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4172292      5.64%     83.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3594643      4.86%     88.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1767038      2.39%     91.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1950330      2.64%     93.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       981540      1.33%     95.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3581514      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     73928241                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     97370800                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     119204197                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19423621                       # Number of memory references committed
system.switch_cpus2.commit.loads             11887824                       # Number of loads committed
system.switch_cpus2.commit.membars              15604                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17112344                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        107251269                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2350206                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3581514                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           249606912                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          367072501                       # The number of ROB writes
system.switch_cpus2.timesIdled                  41022                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2172622                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           97370800                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            119204197                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     97370800                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.869305                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.869305                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.150344                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.150344                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       638867106                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      192021638                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      184600002                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31208                       # number of misc regfile writes
system.l20.replacements                          4537                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          370968                       # Total number of references to valid blocks.
system.l20.sampled_refs                         14777                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.104419                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          315.762169                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    12.701623                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2124.849963                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7786.686245                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.030836                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001240                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.207505                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.760419                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        34331                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  34331                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10353                       # number of Writeback hits
system.l20.Writeback_hits::total                10353                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        34331                       # number of demand (read+write) hits
system.l20.demand_hits::total                   34331                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        34331                       # number of overall hits
system.l20.overall_hits::total                  34331                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         4522                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4536                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         4522                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4536                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         4522                       # number of overall misses
system.l20.overall_misses::total                 4536                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2292814                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    593365426                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      595658240                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2292814                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    593365426                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       595658240                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2292814                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    593365426                       # number of overall miss cycles
system.l20.overall_miss_latency::total      595658240                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38853                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38867                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10353                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10353                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38853                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38867                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38853                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38867                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.116387                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.116706                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.116387                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.116706                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.116387                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.116706                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 163772.428571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 131217.475896                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 131317.954145                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 163772.428571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 131217.475896                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 131317.954145                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 163772.428571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 131217.475896                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 131317.954145                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3247                       # number of writebacks
system.l20.writebacks::total                     3247                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         4522                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4536                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         4522                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4536                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         4522                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4536                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2160129                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    550749233                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    552909362                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2160129                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    550749233                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    552909362                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2160129                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    550749233                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    552909362                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.116387                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.116706                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.116387                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.116706                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.116387                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.116706                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 154294.928571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 121793.284609                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 121893.598325                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 154294.928571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 121793.284609                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 121893.598325                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 154294.928571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 121793.284609                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 121893.598325                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         17959                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          725300                       # Total number of references to valid blocks.
system.l21.sampled_refs                         28199                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.720770                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          245.216537                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.293602                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3584.134614                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          6402.355248                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.023947                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000810                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.350013                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.625230                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        51569                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  51569                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           19013                       # number of Writeback hits
system.l21.Writeback_hits::total                19013                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        51569                       # number of demand (read+write) hits
system.l21.demand_hits::total                   51569                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        51569                       # number of overall hits
system.l21.overall_hits::total                  51569                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        17945                       # number of ReadReq misses
system.l21.ReadReq_misses::total                17958                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        17945                       # number of demand (read+write) misses
system.l21.demand_misses::total                 17958                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        17945                       # number of overall misses
system.l21.overall_misses::total                17958                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1748703                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2391921677                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2393670380                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1748703                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2391921677                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2393670380                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1748703                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2391921677                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2393670380                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        69514                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              69527                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        19013                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            19013                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        69514                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               69527                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        69514                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              69527                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.258149                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.258288                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.258149                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.258288                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.258149                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.258288                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 134515.615385                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 133291.818167                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 133292.704087                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 134515.615385                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 133291.818167                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 133292.704087                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 134515.615385                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 133291.818167                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 133292.704087                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3376                       # number of writebacks
system.l21.writebacks::total                     3376                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        17945                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           17958                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        17945                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            17958                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        17945                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           17958                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1626442                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2222888870                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2224515312                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1626442                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2222888870                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2224515312                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1626442                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2222888870                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2224515312                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.258149                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.258288                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.258149                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.258288                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.258149                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.258288                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 125110.923077                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 123872.324882                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 123873.221517                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 125110.923077                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 123872.324882                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 123873.221517                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 125110.923077                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 123872.324882                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 123873.221517                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         14804                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          711040                       # Total number of references to valid blocks.
system.l22.sampled_refs                         27092                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.245386                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           34.098025                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     6.555386                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  5986.712445                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6260.634143                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002775                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000533                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.487200                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.509492                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        78800                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  78800                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           18019                       # number of Writeback hits
system.l22.Writeback_hits::total                18019                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        78800                       # number of demand (read+write) hits
system.l22.demand_hits::total                   78800                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        78800                       # number of overall hits
system.l22.overall_hits::total                  78800                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        14791                       # number of ReadReq misses
system.l22.ReadReq_misses::total                14804                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        14791                       # number of demand (read+write) misses
system.l22.demand_misses::total                 14804                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        14791                       # number of overall misses
system.l22.overall_misses::total                14804                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2002876                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1887608970                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1889611846                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2002876                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1887608970                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1889611846                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2002876                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1887608970                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1889611846                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        93591                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              93604                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        18019                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            18019                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        93591                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               93604                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        93591                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              93604                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.158039                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.158156                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.158039                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.158156                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.158039                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.158156                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 154067.384615                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 127618.752620                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 127641.978249                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 154067.384615                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 127618.752620                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 127641.978249                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 154067.384615                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 127618.752620                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 127641.978249                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4029                       # number of writebacks
system.l22.writebacks::total                     4029                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        14791                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           14804                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        14791                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            14804                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        14791                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           14804                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1879001                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1748343271                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1750222272                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1879001                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1748343271                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1750222272                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1879001                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1748343271                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1750222272                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.158039                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.158156                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.158039                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.158156                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.158039                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.158156                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 144538.538462                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 118203.182408                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 118226.308565                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 144538.538462                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 118203.182408                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 118226.308565                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 144538.538462                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 118203.182408                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 118226.308565                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996352                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015362681                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2193007.950324                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996352                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15355032                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15355032                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15355032                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15355032                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15355032                       # number of overall hits
system.cpu0.icache.overall_hits::total       15355032                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2890581                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2890581                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2890581                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2890581                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2890581                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2890581                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15355048                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15355048                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15355048                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15355048                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15355048                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15355048                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 180661.312500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 180661.312500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 180661.312500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 180661.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 180661.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 180661.312500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2317484                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2317484                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2317484                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2317484                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2317484                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2317484                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 165534.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 165534.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 165534.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 165534.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 165534.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 165534.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38853                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               169194495                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39109                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4326.229129                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.599081                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.400919                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904684                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095316                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10452618                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10452618                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17510395                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17510395                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17510395                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17510395                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       100468                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       100468                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       100468                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        100468                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       100468                       # number of overall misses
system.cpu0.dcache.overall_misses::total       100468                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4556335089                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4556335089                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4556335089                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4556335089                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4556335089                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4556335089                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10553086                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10553086                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17610863                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17610863                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17610863                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17610863                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009520                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009520                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005705                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005705                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005705                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005705                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 45351.107706                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45351.107706                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 45351.107706                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45351.107706                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 45351.107706                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45351.107706                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10353                       # number of writebacks
system.cpu0.dcache.writebacks::total            10353                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        61615                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        61615                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        61615                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        61615                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        61615                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        61615                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38853                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38853                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38853                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38853                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38853                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38853                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    819635921                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    819635921                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    819635921                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    819635921                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    819635921                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    819635921                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 21095.820683                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21095.820683                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 21095.820683                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21095.820683                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 21095.820683                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21095.820683                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996269                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1016704998                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2049808.463710                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996269                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020827                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14584313                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14584313                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14584313                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14584313                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14584313                       # number of overall hits
system.cpu1.icache.overall_hits::total       14584313                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           21                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           21                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           21                       # number of overall misses
system.cpu1.icache.overall_misses::total           21                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2654211                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2654211                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2654211                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2654211                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2654211                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2654211                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14584334                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14584334                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14584334                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14584334                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14584334                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14584334                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       126391                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       126391                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       126391                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       126391                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       126391                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       126391                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1762373                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1762373                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1762373                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1762373                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1762373                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1762373                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 135567.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 135567.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 135567.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 135567.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 135567.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 135567.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 69514                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180082246                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 69770                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2581.084220                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.397939                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.602061                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.899992                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.100008                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10085655                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10085655                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6676677                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6676677                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21683                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21683                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15788                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15788                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16762332                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16762332                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16762332                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16762332                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       148779                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       148779                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       148779                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        148779                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       148779                       # number of overall misses
system.cpu1.dcache.overall_misses::total       148779                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8307585046                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8307585046                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8307585046                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8307585046                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8307585046                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8307585046                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10234434                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10234434                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6676677                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6676677                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21683                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21683                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15788                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15788                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16911111                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16911111                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16911111                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16911111                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014537                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014537                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008798                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008798                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008798                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008798                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 55838.425087                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 55838.425087                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 55838.425087                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 55838.425087                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 55838.425087                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 55838.425087                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        19013                       # number of writebacks
system.cpu1.dcache.writebacks::total            19013                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79265                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79265                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        79265                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        79265                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        79265                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        79265                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        69514                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        69514                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        69514                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        69514                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        69514                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        69514                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2807840358                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2807840358                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2807840358                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2807840358                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2807840358                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2807840358                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006792                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006792                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004111                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004111                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004111                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004111                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40392.444083                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 40392.444083                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 40392.444083                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 40392.444083                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 40392.444083                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 40392.444083                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               552.362311                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1012306082                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1830571.576854                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.362311                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.019811                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.885196                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15269519                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15269519                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15269519                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15269519                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15269519                       # number of overall hits
system.cpu2.icache.overall_hits::total       15269519                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2493672                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2493672                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2493672                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2493672                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2493672                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2493672                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15269535                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15269535                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15269535                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15269535                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15269535                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15269535                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 155854.500000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 155854.500000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 155854.500000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 155854.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 155854.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 155854.500000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2015876                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2015876                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2015876                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2015876                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2015876                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2015876                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 155067.384615                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 155067.384615                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 155067.384615                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 155067.384615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 155067.384615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 155067.384615                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 93591                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               190920853                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 93847                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2034.384189                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.872727                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.127273                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.917472                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.082528                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11338639                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11338639                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7504401                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7504401                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16617                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16617                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15604                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15604                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18843040                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18843040                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18843040                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18843040                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       347637                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       347637                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           90                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       347727                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        347727                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       347727                       # number of overall misses
system.cpu2.dcache.overall_misses::total       347727                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  13451730265                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  13451730265                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      8962533                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      8962533                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  13460692798                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13460692798                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  13460692798                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13460692798                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11686276                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11686276                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7504491                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7504491                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16617                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16617                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15604                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15604                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     19190767                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19190767                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     19190767                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19190767                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.029747                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.029747                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000012                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.018119                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018119                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.018119                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018119                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 38694.759951                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 38694.759951                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 99583.700000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 99583.700000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 38710.519453                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 38710.519453                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 38710.519453                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 38710.519453                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        18019                       # number of writebacks
system.cpu2.dcache.writebacks::total            18019                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       254046                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       254046                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           90                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       254136                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       254136                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       254136                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       254136                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        93591                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        93591                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        93591                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        93591                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        93591                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        93591                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2560659502                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2560659502                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2560659502                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2560659502                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2560659502                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2560659502                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008009                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008009                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004877                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004877                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004877                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004877                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 27360.104091                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27360.104091                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 27360.104091                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27360.104091                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 27360.104091                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27360.104091                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
