 
****************************************
Report : resources
Design : vcve2_top
Version: R-2020.09-SP2
Date   : Wed Oct 16 11:35:45 2024
****************************************


No resource sharing information to report.

No implementations to report
 
****************************************
Design : vcve2_core_0_00000000_00000004_00000000_00000028_0_3_0_1_00000001_1a110800_1a110808
****************************************

Resource Report for this hierarchy in file
        ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_core.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| gt_x_4         | DW_cmp         | width=3    | gt_1104 (vcve2_core.sv:1104) |
| ash_6          | DW_leftsh      | A_width=12 | sll_1104 (vcve2_core.sv:1104) |
              |                | SH_width=3 |                            |
| sub_x_7        | DW01_sub       | width=3    | sub_1104 (vcve2_core.sv:1104) |
| ashr_8         | DW_rightsh     | A_width=5  | srl_1104_3 (vcve2_core.sv:1104) |
            |                | SH_width=3 |                            |
| lte_x_9        | DW_cmp         | width=32   | lte_1109 (vcve2_core.sv:1109) |
| lte_x_10       | DW_cmp         | width=32   | lte_1110 (vcve2_core.sv:1110) |
| add_x_11       | DW01_inc       | width=33   | add_1193_round (vcve2_core.sv:1193) |
| ne_x_19        | DW_cmp         | width=5    | ne_1219 (vcve2_core.sv:1219) |
| ne_x_20        | DW_cmp         | width=5    | ne_1219_2 (vcve2_core.sv:1219) |
| ne_x_21        | DW_cmp         | width=5    | ne_1219_3 (vcve2_core.sv:1219) |
| sub_x_23       | DW01_sub       | width=3    | sub_1238 (vcve2_core.sv:1238) |
| add_x_25       | DW01_add       | width=3    | add_1258 (vcve2_core.sv:1258) |
| ashr_5         | DW_rightsh     | A_width=5  | srl_1104 (vcve2_core.sv:1104) |
              |                | SH_width=3 | srl_1104_2 (vcve2_core.sv:1104) |
| sub_x_22       | DW01_dec       | width=3    | sub_1237 (vcve2_core.sv:1237) |
              |                |            | sub_1249 (vcve2_core.sv:1249) |
| add_x_24       | DW01_inc       | width=3    | add_1247 (vcve2_core.sv:1247) |
              |                |            | add_1259 (vcve2_core.sv:1259) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| gt_x_4             | DW_cmp           | apparch (area)     |                |
| ash_6              | DW_leftsh        | astr (area)        |                |
| sub_x_7            | DW01_sub         | apparch (area)     |                |
| ashr_8             | DW_rightsh       | astr (area)        |                |
| lte_x_9            | DW_cmp           | apparch (area)     |                |
| lte_x_10           | DW_cmp           | apparch (area)     |                |
| add_x_11           | DW01_inc         | apparch (area)     |                |
| ne_x_19            | DW_cmp           | apparch (area)     |                |
| ne_x_20            | DW_cmp           | apparch (area)     |                |
| ne_x_21            | DW_cmp           | apparch (area)     |                |
| sub_x_23           | DW01_sub         | apparch (area)     |                |
| add_x_25           | DW01_add         | apparch (area)     |                |
| ashr_5             | DW_rightsh       | astr (area)        |                |
| sub_x_22           | DW01_dec         | apparch (area)     |                |
| add_x_24           | DW01_inc         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : vcve2_cs_registers_1_00000001_00000000_00000028_0_00000000_00000004_0_3_0
****************************************

Resource Report for this hierarchy in file
        ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_cs_registers.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| gt_x_1         | DW_cmp         | width=2    | gt_251 (vcve2_cs_registers.sv:251) |
| eq_x_105       | DW_cmp         | width=32   | eq_1432 (vcve2_cs_registers.sv:1432) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| gt_x_1             | DW_cmp           | apparch (area)     |                |
| eq_x_105           | DW_cmp           | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : vcve2_csr_32_0_0_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : vcve2_csr_00000001_0_0_0
****************************************

No implementations to report
 
****************************************
Design : vcve2_counter_CounterWidth64_ProvideValUpd1
****************************************

Resource Report for this hierarchy in file
        ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_counter.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=64   | add_26 (vcve2_counter.sv:26) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | pparch (area,speed)                 |
===============================================================================

 
****************************************
Design : vcve2_counter_CounterWidth64
****************************************

Resource Report for this hierarchy in file
        ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_counter.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=64   | add_26 (vcve2_counter.sv:26) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | pparch (area,speed)                 |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : vcve2_csr_7_0_0_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : vcve2_csr_32_0_0_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : vcve2_csr_3_0_4
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : vcve2_csr_32_0_0_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : vcve2_csr_32_0_0_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : vcve2_csr_32_0_0_4
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : vcve2_csr_32_0_40000003
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : vcve2_csr_32_00000001
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : vcve2_csr_32_0_0_5
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : vcve2_csr_7_0_0_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : vcve2_csr_32_0_0_6
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : vcve2_csr_19_0_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : vcve2_csr_32_0_0_7
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : vcve2_csr_6_0c
****************************************

No implementations to report
 
****************************************
Design : vcve2_agu_AddrWidth32
****************************************

Resource Report for this hierarchy in file
        ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_agu.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=5    | add_53 (vcve2_agu.sv:53)   |
| add_x_2        | DW01_inc       | width=5    | add_54 (vcve2_agu.sv:54)   |
| add_x_3        | DW01_inc       | width=5    | add_55 (vcve2_agu.sv:55)   |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_3            | DW01_inc         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : vcve2_vrf_interface_VLEN128_PIPE_WIDTH32
****************************************

Resource Report for this hierarchy in file
        ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_vrf_interface.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ash_17         | DW_leftsh      | A_width=32 | sll_199 (vcve2_vrf_interface.sv:199) |
       |                | SH_width=3 |                            |
| eq_x_204       | DW_cmp         | width=30   | eq_415 (vcve2_vrf_interface.sv:415) |
        |                |            | eq_484 (vcve2_vrf_interface.sv:484) |
        |                |            | eq_510 (vcve2_vrf_interface.sv:510) |
        |                |            | eq_571 (vcve2_vrf_interface.sv:571) |
        |                |            | eq_606 (vcve2_vrf_interface.sv:606) |
| DP_OP_261J4_122_3328            |            |                            |
|                | DP_OP_261J4_122_3328 |      |                            |
=============================================================================

Datapath Report for DP_OP_261J4_122_3328
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_261J4_122_3328 | sub_611_aco (vcve2_vrf_interface.sv:611)            |
|                      | sub_576_aco (vcve2_vrf_interface.sv:576)            |
|                      | sub_495_aco (vcve2_vrf_interface.sv:495)            |
|                      | sub_511_aco (vcve2_vrf_interface.sv:511)            |
|                      | sub_416_aco (vcve2_vrf_interface.sv:416)            |
|                      | sub_251 (vcve2_vrf_interface.sv:251)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 30    |                                          |
| I2    | PI   | Signed   | 30    |                                          |
| O1    | PO   | Signed   | 30    | I1 - I2 ( vcve2_vrf_interface.sv:251 vcve2_vrf_interface.sv:416 vcve2_vrf_interface.sv:495 vcve2_vrf_interface.sv:511 vcve2_vrf_interface.sv:576 vcve2_vrf_interface.sv:611 ) |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ash_17             | DW_leftsh        | astr (area)        |                |
| eq_x_204           | DW_cmp           | apparch (area)     |                |
| DP_OP_261J4_122_3328                  |                    |                |
|                    | DP_OP_261J4_122_3328 | str (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : vcve2_register_file_ff_0_32_00000000
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : vcve2_wb
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : vcve2_dmem_switch
****************************************

No implementations to report
 
****************************************
Design : vcve2_lsu_interface
****************************************

Resource Report for this hierarchy in file
        ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_lsu_interface.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_2        | DW01_add       | width=32   | add_73 (vcve2_lsu_interface.sv:73) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_2            | DW01_add         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : vcve2_load_store_unit
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : vcve2_ex_block_RV32M3_RV32B0
****************************************

No implementations to report
 
****************************************
Design : vcve2_multdiv_fast_RV32M3
****************************************

Resource Report for this hierarchy in file
        ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_multdiv_fast.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| mult_x_27      | DW_mult_tc     | a_width=17 | mult_263 (vcve2_multdiv_fast.sv:263) |
       |                | b_width=17 |                            |
| mult_x_28      | DW02_mult      | A_width=8  | mult_267 (vcve2_multdiv_fast.sv:267) |
       |                | B_width=8  |                            |
| ash_41         | DW_leftsh      | A_width=32 | sll_516 (vcve2_multdiv_fast.sv:516) |
        |                | SH_width=5 |                            |
| sub_x_43       | DW01_dec       | width=5    | sub_536 (vcve2_multdiv_fast.sv:536) |
| DP_OP_116J6_122_2826            |            |                            |
|                | DP_OP_116J6_122_2826 |      |                            |
=============================================================================

Datapath Report for DP_OP_116J6_122_2826
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_116J6_122_2826 | mult_265 (vcve2_multdiv_fast.sv:265)                |
|                      | add_270 (vcve2_multdiv_fast.sv:270)                 |
|                      | add_270_2 (vcve2_multdiv_fast.sv:270)               |
|                      | C2764 (vcve2_multdiv_fast.sv:335)                   |
|                      | mult_264 (vcve2_multdiv_fast.sv:264)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 17    |                                          |
| I2    | PI   | Signed   | 17    |                                          |
| I3    | PI   | Unsigned | 16    |                                          |
| I4    | PI   | Unsigned | 1     |                                          |
| I5    | PI   | Unsigned | 32    |                                          |
| I6    | PI   | Unsigned | 1     |                                          |
| I7    | PI   | Signed   | 17    |                                          |
| I8    | PI   | Signed   | 17    |                                          |
| T42   | IFO  | Unsigned | 32    | { I4, I6 } ? O3 : I5 (vcve2_multdiv_fast.sv:335) |
| O1    | PO   | Signed   | 32    | I1 * I2 (vcve2_multdiv_fast.sv:265)      |
| O2    | PO   | Unsigned | 32    | I3 + T42 + O1 (vcve2_multdiv_fast.sv:270) |
| O3    | PO   | Signed   | 32    | I7 * I8 (vcve2_multdiv_fast.sv:264)      |
==============================================================================


Datapath Extraction Report

Information: Operator associated with resources 'add_270 (vcve2_multdiv_fast.sv:270) add_270_2 (vcve2_multdiv_fast.sv:270)' in design 'vcve2_multdiv_fast_RV32M3' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C2756 (vcve2_multdiv_fast.sv:338)'.  (HDL-120)


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| mult_x_27          | DW_mult_tc       | pparch (area,speed)                 |
|                    |                  | mult_arch: benc_radix4              |
| mult_x_28          | DW02_mult        | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| ash_41             | DW_leftsh        | astr (area)        |                |
| sub_x_43           | DW01_dec         | apparch (area)     |                |
| DP_OP_116J6_122_2826                  |                    |                |
|                    | DP_OP_116J6_122_2826 | str (area,speed)                |
|                    |                  | mult_arch: benc_radix4              |
|                    |                  | mult_arch: benc_radix4              |
===============================================================================

 
****************************************
Design : vcve2_alu_RV32B0
****************************************

Resource Report for this hierarchy in file
        ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_alu.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| sub_x_9        | DW01_sub       | width=5    | sub_295 (vcve2_alu.sv:295) |
| ashr_16        | DW_rightsh     | A_width=33 | sra_357 (vcve2_alu.sv:357) |
|                |                | SH_width=5 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_x_9            | DW01_sub         | apparch (area)     |                |
| ashr_16            | DW_rightsh       | astr (area)        |                |
===============================================================================

 
****************************************
Design : vcve2_fracturable_adder_PIPE_WIDTH32
****************************************

Resource Report for this hierarchy in file
        ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_fracturable_adder.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_25J8_122_6171             |            |                            |
|                | DP_OP_25J8_122_6171 |       |                            |
| DP_OP_26J8_123_6171             |            |                            |
|                | DP_OP_26J8_123_6171 |       |                            |
| DP_OP_27J8_124_6171             |            |                            |
|                | DP_OP_27J8_124_6171 |       |                            |
| DP_OP_28J8_125_6171             |            |                            |
|                | DP_OP_28J8_125_6171 |       |                            |
=============================================================================

Datapath Report for DP_OP_25J8_122_6171
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_25J8_122_6171  | add_23 (vcve2_fracturable_adder.sv:23)              |
|                      | add_23_2 (vcve2_fracturable_adder.sv:23)            |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 8     |                                          |
| I2    | PI   | Unsigned | 8     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| O1    | PO   | Unsigned | 9     | I1 + I2 + I3 (vcve2_fracturable_adder.sv:23) |
==============================================================================

Datapath Report for DP_OP_26J8_123_6171
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_26J8_123_6171  | add_24 (vcve2_fracturable_adder.sv:24)              |
|                      | add_24_2 (vcve2_fracturable_adder.sv:24)            |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 8     |                                          |
| I2    | PI   | Unsigned | 8     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| O1    | PO   | Unsigned | 9     | I1 + I2 + I3 (vcve2_fracturable_adder.sv:24) |
==============================================================================

Datapath Report for DP_OP_27J8_124_6171
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_27J8_124_6171  | add_25 (vcve2_fracturable_adder.sv:25)              |
|                      | add_25_2 (vcve2_fracturable_adder.sv:25)            |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 8     |                                          |
| I2    | PI   | Unsigned | 8     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| O1    | PO   | Unsigned | 9     | I1 + I2 + I3 (vcve2_fracturable_adder.sv:25) |
==============================================================================

Datapath Report for DP_OP_28J8_125_6171
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_28J8_125_6171  | add_26 (vcve2_fracturable_adder.sv:26)              |
|                      | add_26_2 (vcve2_fracturable_adder.sv:26)            |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 8     |                                          |
| I2    | PI   | Unsigned | 8     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| O1    | PO   | Unsigned | 9     | I1 + I2 + I3 (vcve2_fracturable_adder.sv:26) |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_25J8_122_6171                   |                    |                |
|                    | DP_OP_25J8_122_6171 | str (area,speed)                 |
| DP_OP_26J8_123_6171                   |                    |                |
|                    | DP_OP_26J8_123_6171 | str (area,speed)                 |
| DP_OP_27J8_124_6171                   |                    |                |
|                    | DP_OP_27J8_124_6171 | str (area,speed)                 |
| DP_OP_28J8_125_6171                   |                    |                |
|                    | DP_OP_28J8_125_6171 | str (area,speed)                 |
===============================================================================

 
****************************************
Design : vcve2_id_stage_0_3_0
****************************************

Resource Report for this hierarchy in file
        ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_id_stage.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ash_5          | DW_leftsh      | A_width=32 | sll_324 (vcve2_id_stage.sv:324) |
            |                | SH_width=3 |                            |
| ash_6          | DW_leftsh      | A_width=32 | sll_341 (vcve2_id_stage.sv:341) |
            |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ash_5              | DW_leftsh        | astr (area)        |                |
| ash_6              | DW_leftsh        | astr (area)        |                |
===============================================================================

 
****************************************
Design : vcve2_controller
****************************************

Resource Report for this hierarchy in file
        ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_controller.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_24       | DW01_add       | width=32   | add_604_aco (vcve2_controller.sv:604) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_24           | DW01_add         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : vcve2_decoder_0_3_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : vcve2_if_stage_1a110800_1a110808
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : vcve2_compressed_decoder
****************************************

No implementations to report
 
****************************************
Design : vcve2_prefetch_buffer
****************************************

Resource Report for this hierarchy in file
        ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_prefetch_buffer.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=32   | add_163 (vcve2_prefetch_buffer.sv:163) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | pparch (area,speed)                 |
===============================================================================

 
****************************************
Design : vcve2_fetch_fifo_00000002
****************************************

Resource Report for this hierarchy in file
        ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_fetch_fifo.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_13       | DW01_add       | width=31   | add_144 (vcve2_fetch_fifo.sv:144) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_13           | DW01_add         | apparch (area)     |                |
===============================================================================

1
