Release 14.7 ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9csg324-2 -nt timestamp -bm mpu6050.bmm
C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050.ngc -uc mpu6050.ucf
mpu6050.ngd

Reading NGO file "C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050.ngc"
...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_usb_uart_wrapper.ngc"
...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_proc_sys_reset_0_wrap
per.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_clock_generator_0_wra
pper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_ilmb_wra
pper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_dlmb_wra
pper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_axi4lite_0_wrapper.ng
c"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_wrapper.
ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_intc_wra
pper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_i_bram_c
trl_wrapper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_d_bram_c
trl_wrapper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_debug_module_wrapper.
ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_axi_timer_0_wrapper.n
gc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_leds_wrapper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_i2c_wrapper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_display16x2_wrapper.n
gc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_bram_blo
ck_wrapper.ngc"...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_ilmb_wra
pper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_dlmb_wra
pper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_axi4lite_0_wrapper.nc
f" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_wrapper.
ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_intc_wra
pper.ncf" to module "microblaze_0_intc"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "mpu6050.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /mpu6050/EXPANDED/mpu6050/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_
   slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/int
   erconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 1.5 HIGH 50%>

Done...

Processing BMM file "mpu6050.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (15) was
   detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (66666 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Total memory usage is 259276 kilobytes

Writing NGD file "mpu6050.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  3 sec
Total CPU time to NGDBUILD completion:  1 min  3 sec

Writing NGDBUILD log file "mpu6050.bld"...
