$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module tb_Testcase1 $end
   $var wire 1 r i_clk $end
   $var wire 1 s i_rst_n $end
   $var wire 1 t i_start $end
   $var wire 16 u i_data [15:0] $end
   $var wire 8 . o_data [7:0] $end
   $var wire 1 / o_valid $end
   $scope module dut $end
    $var wire 32 x SIZE_DATA_IN [31:0] $end
    $var wire 32 y SIZE_DATA_OUT [31:0] $end
    $var wire 32 z SIZE_PISO [31:0] $end
    $var wire 32 { SIZE_SIPO [31:0] $end
    $var wire 1 r i_clk $end
    $var wire 1 s i_rst_n $end
    $var wire 1 t i_start $end
    $var wire 16 u i_data [15:0] $end
    $var wire 8 . o_data [7:0] $end
    $var wire 1 / o_done $end
    $var wire 2 0 w_data_PISO [1:0] $end
    $var wire 1 1 w_valid_PISO $end
    $var wire 1 2 w_valid_VD $end
    $var wire 1 3 w_data_SIPO [0:0] $end
    $var wire 1 / w_done_SIPO $end
    $scope module PISO_unit $end
     $var wire 32 x SIZE_DATA_IN [31:0] $end
     $var wire 32 z SIZE_DATA_OUT [31:0] $end
     $var wire 1 r i_clk $end
     $var wire 1 s i_rst_n $end
     $var wire 1 t i_start $end
     $var wire 16 u i_data [15:0] $end
     $var wire 2 0 o_data [1:0] $end
     $var wire 1 1 o_valid $end
     $var wire 1 4 o_done $end
     $var wire 32 y DEPTH [31:0] $end
     $var wire 32 | SIZE_DEPTH [31:0] $end
     $var wire 2 # shift_reg[0] [1:0] $end
     $var wire 2 $ shift_reg[1] [1:0] $end
     $var wire 2 % shift_reg[2] [1:0] $end
     $var wire 2 & shift_reg[3] [1:0] $end
     $var wire 2 ' shift_reg[4] [1:0] $end
     $var wire 2 ( shift_reg[5] [1:0] $end
     $var wire 2 ) shift_reg[6] [1:0] $end
     $var wire 2 * shift_reg[7] [1:0] $end
     $var wire 3 5 count [2:0] $end
     $var wire 3 v ncount [2:0] $end
     $var wire 1 + w_update_count $end
     $var wire 1 6 w_count $end
     $var wire 1 , w_count_next $end
     $var wire 16 - w_idata [15:0] $end
     $var wire 16 7 w_idata_next [15:0] $end
     $var wire 1 w w_update_idata $end
     $var wire 2 8 w_output [1:0] $end
     $var wire 1 , w_ovalid $end
     $var wire 1 9 w_done $end
    $upscope $end
    $scope module SIPO_unit $end
     $var wire 32 { SIZE_DATA_IN [31:0] $end
     $var wire 32 y SIZE_DATA_OUT [31:0] $end
     $var wire 1 r i_clk $end
     $var wire 1 s i_rst_n $end
     $var wire 1 2 i_start $end
     $var wire 1 3 i_data [0:0] $end
     $var wire 8 . o_data [7:0] $end
     $var wire 1 / o_done $end
     $var wire 32 y DEPTH [31:0] $end
     $var wire 32 | SIZE_DEPTH [31:0] $end
     $var wire 1 : shift_reg[0] [0:0] $end
     $var wire 1 ; shift_reg[1] [0:0] $end
     $var wire 1 < shift_reg[2] [0:0] $end
     $var wire 1 = shift_reg[3] [0:0] $end
     $var wire 1 > shift_reg[4] [0:0] $end
     $var wire 1 ? shift_reg[5] [0:0] $end
     $var wire 1 @ shift_reg[6] [0:0] $end
     $var wire 1 A shift_reg[7] [0:0] $end
     $var wire 3 B count [2:0] $end
     $var wire 3 C ncount [2:0] $end
     $var wire 1 2 w_update_count $end
     $var wire 1 D w_count $end
     $var wire 1 E w_count_next $end
     $var wire 1 3 w_idata [0:0] $end
     $var wire 8 F w_odata [7:0] $end
     $var wire 1 G w_done $end
     $scope module proc_shift_count $end
      $scope module unnamedblk1 $end
       $var wire 32 H i [31:0] $end
      $upscope $end
     $upscope $end
    $upscope $end
    $scope module VD_unit $end
     $var wire 1 r i_clk $end
     $var wire 1 s i_rst_n $end
     $var wire 1 1 i_valid $end
     $var wire 2 0 i_data [1:0] $end
     $var wire 1 3 o_decision $end
     $var wire 1 2 o_valid $end
     $var wire 2 I w_oBM_0 [1:0] $end
     $var wire 2 J w_oBM_1 [1:0] $end
     $var wire 2 K w_oBM_2 [1:0] $end
     $var wire 2 L w_oBM_3 [1:0] $end
     $var wire 2 M w_iPM_0 [1:0] $end
     $var wire 2 N w_iPM_1 [1:0] $end
     $var wire 2 O w_iPM_2 [1:0] $end
     $var wire 2 P w_iPM_3 [1:0] $end
     $var wire 2 Q w_oPM_0 [1:0] $end
     $var wire 2 R w_oPM_1 [1:0] $end
     $var wire 2 S w_oPM_2 [1:0] $end
     $var wire 2 T w_oPM_3 [1:0] $end
     $scope module ACSU $end
      $var wire 2 I i_BM_0 [1:0] $end
      $var wire 2 J i_BM_1 [1:0] $end
      $var wire 2 K i_BM_2 [1:0] $end
      $var wire 2 L i_BM_3 [1:0] $end
      $var wire 2 M i_PM_0 [1:0] $end
      $var wire 2 N i_PM_1 [1:0] $end
      $var wire 2 O i_PM_2 [1:0] $end
      $var wire 2 P i_PM_3 [1:0] $end
      $var wire 2 Q o_PM_0 [1:0] $end
      $var wire 2 R o_PM_1 [1:0] $end
      $var wire 2 S o_PM_2 [1:0] $end
      $var wire 2 T o_PM_3 [1:0] $end
      $var wire 2 Q w_PM_0 [1:0] $end
      $var wire 2 R w_PM_1 [1:0] $end
      $var wire 2 S w_PM_2 [1:0] $end
      $var wire 2 T w_PM_3 [1:0] $end
      $scope module ACS_0 $end
       $var wire 2 I i_BM_0 [1:0] $end
       $var wire 2 L i_BM_1 [1:0] $end
       $var wire 2 M i_PM_0 [1:0] $end
       $var wire 2 N i_PM_1 [1:0] $end
       $var wire 2 Q o_PM [1:0] $end
       $var wire 2 U w_metric_path_0 [1:0] $end
       $var wire 2 V w_metric_path_1 [1:0] $end
       $var wire 1 W w_compare_less $end
       $scope module ADD0 $end
        $var wire 2 I i_BM [1:0] $end
        $var wire 2 M i_PM [1:0] $end
        $var wire 2 U o_PM [1:0] $end
       $upscope $end
       $scope module ADD1 $end
        $var wire 2 L i_BM [1:0] $end
        $var wire 2 N i_PM [1:0] $end
        $var wire 2 V o_PM [1:0] $end
       $upscope $end
       $scope module CP $end
        $var wire 2 U i_metric_path_0 [1:0] $end
        $var wire 2 V i_metric_path_1 [1:0] $end
        $var wire 1 W o_compare_less $end
       $upscope $end
      $upscope $end
      $scope module ACS_1 $end
       $var wire 2 K i_BM_0 [1:0] $end
       $var wire 2 J i_BM_1 [1:0] $end
       $var wire 2 O i_PM_0 [1:0] $end
       $var wire 2 P i_PM_1 [1:0] $end
       $var wire 2 R o_PM [1:0] $end
       $var wire 2 X w_metric_path_0 [1:0] $end
       $var wire 2 Y w_metric_path_1 [1:0] $end
       $var wire 1 Z w_compare_less $end
       $scope module ADD0 $end
        $var wire 2 K i_BM [1:0] $end
        $var wire 2 O i_PM [1:0] $end
        $var wire 2 X o_PM [1:0] $end
       $upscope $end
       $scope module ADD1 $end
        $var wire 2 J i_BM [1:0] $end
        $var wire 2 P i_PM [1:0] $end
        $var wire 2 Y o_PM [1:0] $end
       $upscope $end
       $scope module CP $end
        $var wire 2 X i_metric_path_0 [1:0] $end
        $var wire 2 Y i_metric_path_1 [1:0] $end
        $var wire 1 Z o_compare_less $end
       $upscope $end
      $upscope $end
      $scope module ACS_2 $end
       $var wire 2 L i_BM_0 [1:0] $end
       $var wire 2 I i_BM_1 [1:0] $end
       $var wire 2 M i_PM_0 [1:0] $end
       $var wire 2 N i_PM_1 [1:0] $end
       $var wire 2 S o_PM [1:0] $end
       $var wire 2 [ w_metric_path_0 [1:0] $end
       $var wire 2 \ w_metric_path_1 [1:0] $end
       $var wire 1 ] w_compare_less $end
       $scope module ADD0 $end
        $var wire 2 L i_BM [1:0] $end
        $var wire 2 M i_PM [1:0] $end
        $var wire 2 [ o_PM [1:0] $end
       $upscope $end
       $scope module ADD1 $end
        $var wire 2 I i_BM [1:0] $end
        $var wire 2 N i_PM [1:0] $end
        $var wire 2 \ o_PM [1:0] $end
       $upscope $end
       $scope module CP $end
        $var wire 2 [ i_metric_path_0 [1:0] $end
        $var wire 2 \ i_metric_path_1 [1:0] $end
        $var wire 1 ] o_compare_less $end
       $upscope $end
      $upscope $end
      $scope module ACS_3 $end
       $var wire 2 J i_BM_0 [1:0] $end
       $var wire 2 K i_BM_1 [1:0] $end
       $var wire 2 O i_PM_0 [1:0] $end
       $var wire 2 P i_PM_1 [1:0] $end
       $var wire 2 T o_PM [1:0] $end
       $var wire 2 ^ w_metric_path_0 [1:0] $end
       $var wire 2 _ w_metric_path_1 [1:0] $end
       $var wire 1 ` w_compare_less $end
       $scope module ADD0 $end
        $var wire 2 J i_BM [1:0] $end
        $var wire 2 O i_PM [1:0] $end
        $var wire 2 ^ o_PM [1:0] $end
       $upscope $end
       $scope module ADD1 $end
        $var wire 2 K i_BM [1:0] $end
        $var wire 2 P i_PM [1:0] $end
        $var wire 2 _ o_PM [1:0] $end
       $upscope $end
       $scope module CP $end
        $var wire 2 ^ i_metric_path_0 [1:0] $end
        $var wire 2 _ i_metric_path_1 [1:0] $end
        $var wire 1 ` o_compare_less $end
       $upscope $end
      $upscope $end
     $upscope $end
     $scope module BMU $end
      $var wire 32 z SIZE_DATA [31:0] $end
      $var wire 2 0 i_data [1:0] $end
      $var wire 2 I o_BM_0 [1:0] $end
      $var wire 2 J o_BM_1 [1:0] $end
      $var wire 2 K o_BM_2 [1:0] $end
      $var wire 2 L o_BM_3 [1:0] $end
      $var wire 2 I w_BM_0 [1:0] $end
      $var wire 2 J w_BM_1 [1:0] $end
      $var wire 2 K w_BM_2 [1:0] $end
      $var wire 2 L w_BM_3 [1:0] $end
      $scope module HD0 $end
       $var wire 2 0 i_data [1:0] $end
       $var wire 2 } i_exp_code [1:0] $end
       $var wire 2 I o_hamming_distance [1:0] $end
       $var wire 1 a w_data_0 $end
       $var wire 1 b w_data_1 $end
       $scope module FA $end
        $var wire 1 a i_a $end
        $var wire 1 b i_b $end
        $var wire 1 ~ i_c $end
        $var wire 1 c o_s $end
        $var wire 1 d o_c $end
       $upscope $end
      $upscope $end
      $scope module HD1 $end
       $var wire 2 0 i_data [1:0] $end
       $var wire 2 !! i_exp_code [1:0] $end
       $var wire 2 J o_hamming_distance [1:0] $end
       $var wire 1 e w_data_0 $end
       $var wire 1 b w_data_1 $end
       $scope module FA $end
        $var wire 1 e i_a $end
        $var wire 1 b i_b $end
        $var wire 1 ~ i_c $end
        $var wire 1 f o_s $end
        $var wire 1 g o_c $end
       $upscope $end
      $upscope $end
      $scope module HD2 $end
       $var wire 2 0 i_data [1:0] $end
       $var wire 2 "! i_exp_code [1:0] $end
       $var wire 2 K o_hamming_distance [1:0] $end
       $var wire 1 a w_data_0 $end
       $var wire 1 h w_data_1 $end
       $scope module FA $end
        $var wire 1 a i_a $end
        $var wire 1 h i_b $end
        $var wire 1 ~ i_c $end
        $var wire 1 i o_s $end
        $var wire 1 j o_c $end
       $upscope $end
      $upscope $end
      $scope module HD3 $end
       $var wire 2 0 i_data [1:0] $end
       $var wire 2 #! i_exp_code [1:0] $end
       $var wire 2 L o_hamming_distance [1:0] $end
       $var wire 1 e w_data_0 $end
       $var wire 1 h w_data_1 $end
       $scope module FA $end
        $var wire 1 e i_a $end
        $var wire 1 h i_b $end
        $var wire 1 ~ i_c $end
        $var wire 1 k o_s $end
        $var wire 1 l o_c $end
       $upscope $end
      $upscope $end
     $upscope $end
     $scope module PMU $end
      $var wire 32 z SIZE_DATA [31:0] $end
      $var wire 1 r i_clk $end
      $var wire 1 s i_rst_n $end
      $var wire 1 1 i_valid $end
      $var wire 2 Q i_PM_0 [1:0] $end
      $var wire 2 R i_PM_1 [1:0] $end
      $var wire 2 S i_PM_2 [1:0] $end
      $var wire 2 T i_PM_3 [1:0] $end
      $var wire 2 M o_PM_0 [1:0] $end
      $var wire 2 N o_PM_1 [1:0] $end
      $var wire 2 O o_PM_2 [1:0] $end
      $var wire 2 P o_PM_3 [1:0] $end
     $upscope $end
     $scope module SPMU $end
      $var wire 1 r i_clk $end
      $var wire 1 s i_rst_n $end
      $var wire 1 1 i_valid $end
      $var wire 2 Q i_PM_0 [1:0] $end
      $var wire 2 R i_PM_1 [1:0] $end
      $var wire 2 S i_PM_2 [1:0] $end
      $var wire 2 T i_PM_3 [1:0] $end
      $var wire 1 3 o_decision $end
      $var wire 1 2 o_valid $end
      $var wire 1 m w_compare_0 $end
      $var wire 1 n w_compare_1 $end
      $scope module CP0 $end
       $var wire 2 Q i_metric_path_0 [1:0] $end
       $var wire 2 S i_metric_path_1 [1:0] $end
       $var wire 1 m o_compare_less $end
      $upscope $end
      $scope module CP1 $end
       $var wire 2 R i_metric_path_0 [1:0] $end
       $var wire 2 T i_metric_path_1 [1:0] $end
       $var wire 1 n o_compare_less $end
      $upscope $end
      $scope module u_state_machine $end
       $var wire 1 r i_clk $end
       $var wire 1 s i_rst_n $end
       $var wire 1 1 i_valid $end
       $var wire 1 m i_compare_0 $end
       $var wire 1 n i_compare_1 $end
       $var wire 1 3 o_decision $end
       $var wire 1 2 o_valid $end
       $var wire 2 o state [1:0] $end
       $var wire 2 p nstate [1:0] $end
       $var wire 1 q w_valid $end
       $scope module NSL $end
        $var wire 1 1 i_valid $end
        $var wire 1 m i_compare_0 $end
        $var wire 1 n i_compare_1 $end
        $var wire 2 o i_pre_state [1:0] $end
        $var wire 2 p o_next_state [1:0] $end
        $var wire 1 q o_valid $end
        $var wire 2 } S0 [1:0] $end
        $var wire 2 !! S1 [1:0] $end
        $var wire 2 "! S2 [1:0] $end
        $var wire 2 #! S3 [1:0] $end
       $upscope $end
       $scope module OL $end
        $var wire 2 o i_curr_state [1:0] $end
        $var wire 1 3 o_decision_bit $end
        $var wire 2 } S0 [1:0] $end
        $var wire 2 !! S1 [1:0] $end
        $var wire 2 "! S2 [1:0] $end
        $var wire 2 #! S3 [1:0] $end
       $upscope $end
       $scope module SM $end
        $var wire 1 r i_clk $end
        $var wire 1 s i_rst_n $end
        $var wire 1 q i_valid $end
        $var wire 2 p i_next_state [1:0] $end
        $var wire 2 o o_curr_state [1:0] $end
        $var wire 1 2 o_valid $end
        $var wire 2 } S0 [1:0] $end
       $upscope $end
      $upscope $end
     $upscope $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00 #
b00 $
b00 %
b00 &
b00 '
b00 (
b00 )
b00 *
0+
0,
b0000000000000000 -
b00000000 .
0/
b00 0
01
02
03
04
b000 5
06
b0000000000000000 7
b00 8
09
0:
0;
0<
0=
0>
0?
0@
0A
b000 B
b000 C
0D
0E
b00000000 F
0G
b00000000000000000000000000000000 H
b00 I
b01 J
b01 K
b10 L
b00 M
b00 N
b00 O
b00 P
b00 Q
b01 R
b00 S
b01 T
b00 U
b10 V
1W
b01 X
b01 Y
1Z
b10 [
b00 \
0]
b01 ^
b01 _
1`
0a
0b
0c
0d
1e
1f
0g
1h
1i
0j
0k
1l
1m
1n
b00 o
b00 p
0q
0r
0s
0t
b0000000000000000 u
b000 v
0w
b00000000000000000000000000010000 x
b00000000000000000000000000001000 y
b00000000000000000000000000000010 z
b00000000000000000000000000000001 {
b00000000000000000000000000000011 |
b00 }
0~
b01 !!
b10 "!
b11 #!
#5000
b00000000000000000000000000001000 H
b11 N
b11 O
b11 P
b11 R
b10 S
b11 T
b11 V
b11 X
b11 Y
b11 \
1]
b11 ^
b11 _
1r
#10000
1+
0r
1t
1w
#15000
1r
#20000
0r
1s
#25000
b11 #
b01 %
b01 &
b01 (
b01 )
b11 *
1,
b1101010001010011 -
16
b1101010001010011 7
b11 8
1r
b1101010001010011 u
b001 v
0w
#30000
0r
#35000
b11 0
11
b001 5
b10 I
b00 L
b10 Q
b00 S
b10 U
b00 [
1a
1b
1d
0e
0h
0l
0m
b10 p
1q
1r
b010 v
#40000
0r
#45000
b00 0
12
13
b010 5
b00 8
b00 I
b10 L
b10 M
b00 O
b01 R
b11 S
b01 T
b01 X
b11 [
b01 ^
0a
0b
0d
1e
1h
1l
1m
b10 o
b01 p
1r
b011 v
#50000
0r
#55000
b01 0
03
b011 5
b01 8
1:
b001 C
1D
1E
b00000001 F
b01 I
b00 J
b10 K
b01 L
b01 N
b11 O
b01 P
b10 S
b11 T
b11 U
b10 V
0W
b11 X
b01 Y
0Z
b10 \
0]
b11 ^
1a
1c
0e
0f
0i
1j
1k
0l
b01 o
b00 p
1r
b100 v
#60000
0r
#65000
b100 5
0:
b001 B
b010 C
b00000000 F
b10 O
b11 P
b11 R
b10 T
b11 Y
1Z
b10 ^
0n
b00 o
1r
b101 v
#70000
0r
#75000
b00 0
b101 5
b00 8
b010 B
b011 C
b00 I
b01 J
b01 K
b10 L
b11 N
b10 P
b11 S
b11 T
b10 U
b11 V
1W
b11 \
1]
b11 ^
0a
0c
1e
1f
1i
0j
0k
1l
1n
1r
b110 v
#80000
0r
#85000
b01 0
b110 5
b01 8
b011 B
b100 C
b01 I
b00 J
b10 K
b01 L
b11 O
b11 P
b11 Q
b11 U
1a
1c
0e
0f
0i
1j
1k
0l
1r
b111 v
#90000
0r
#95000
b111 5
19
b100 B
b101 C
b11 M
1r
b000 v
#100000
0r
#105000
0+
0,
b11 0
14
b000 5
b11 8
09
b101 B
b110 C
b10 I
b01 J
b01 K
b00 L
1b
0c
1d
1f
0h
1i
0j
0k
1r
1w
#110000
0r
#115000
1+
b00 0
01
04
06
b110 B
b111 C
b00 I
b10 L
0a
0b
0d
1e
1h
1l
0q
1r
#120000
0r
#125000
1,
02
16
b111 B
0E
1G
1r
b001 v
0w
#130000
0r
#135000
1/
b11 0
11
b001 5
0D
b10 I
b00 L
1a
1b
1d
0e
0h
0l
1q
1r
b010 v
#140000
0r
#145000
0,
0/
b00 0
01
b000 5
06
b0000000000000000 7
b00 8
b000 B
b000 C
0G
b00 I
b10 L
b00 M
b00 Q
b10 S
b00 U
b10 [
0a
0b
0d
1e
1h
1l
0q
1r
0s
b000 v
1w
#150000
0r
#155000
1,
16
b1101010001010011 7
b11 8
1r
1s
b001 v
0w
#160000
0r
#165000
b11 0
11
b001 5
b10 I
b00 L
b10 Q
b00 S
b10 U
b00 [
1a
1b
1d
0e
0h
0l
0m
b10 p
1q
1r
b1110001000100011 u
b010 v
#170000
0r
#175000
b00 0
12
13
b010 5
b00 8
b00 I
b10 L
b10 M
b00 O
b01 R
b11 S
b01 T
b01 X
b11 [
b01 ^
0a
0b
0d
1e
1h
1l
1m
b10 o
b01 p
1r
b011 v
#180000
0r
#185000
b01 0
03
b011 5
b01 8
1:
b001 C
1D
1E
b00000001 F
b01 I
b00 J
b10 K
b01 L
b01 N
b11 O
b01 P
b10 S
b11 T
b11 U
b10 V
0W
b11 X
b01 Y
0Z
b10 \
0]
b11 ^
1a
1c
0e
0f
0i
1j
1k
0l
b01 o
b00 p
1r
b100 v
#190000
0r
#195000
b100 5
0:
b001 B
b010 C
b00000000 F
b10 O
b11 P
b11 R
b10 T
b11 Y
1Z
b10 ^
0n
b00 o
1r
b101 v
#200000
0r
#205000
b00 0
b101 5
b00 8
b010 B
b011 C
b00 I
b01 J
b01 K
b10 L
b11 N
b10 P
b11 S
b11 T
b10 U
b11 V
1W
b11 \
1]
b11 ^
0a
0c
1e
1f
1i
0j
0k
1l
1n
1r
b110 v
#210000
0r
#215000
b01 0
b110 5
b01 8
b011 B
b100 C
b01 I
b00 J
b10 K
b01 L
b11 O
b11 P
b11 Q
b11 U
1a
1c
0e
0f
0i
1j
1k
0l
1r
b111 v
#220000
0r
#225000
b111 5
19
b100 B
b101 C
b11 M
1r
b000 v
#230000
0r
#235000
b10 %
b00 &
b10 '
b00 (
b10 )
0+
0,
b1110001000100011 -
b11 0
14
b000 5
b11 8
09
b101 B
b110 C
b10 I
b01 J
b01 K
b00 L
1b
0c
1d
1f
0h
1i
0j
0k
1r
1w
#240000
0r
#245000
1+
b00 0
01
04
06
b1110001000100011 7
b110 B
b111 C
b00 I
b10 L
0a
0b
0d
1e
1h
1l
0q
1r
#250000
0r
#255000
1,
02
16
b111 B
0E
1G
1r
b001 v
0w
#260000
0r
#265000
1/
b11 0
11
b001 5
0D
b10 I
b00 L
1a
1b
1d
0e
0h
0l
1q
1r
b010 v
#270000
0r
#275000
0,
0/
b00 0
01
b000 5
06
b0000000000000000 7
b00 8
b000 B
b000 C
0G
b00 I
b10 L
b00 M
b00 Q
b10 S
b00 U
b10 [
0a
0b
0d
1e
1h
1l
0q
1r
0s
b000 v
1w
#280000
0r
#285000
1,
16
b1110001000100011 7
b11 8
1r
1s
b001 v
0w
#290000
0r
#295000
b11 0
11
b001 5
b10 I
b00 L
b10 Q
b00 S
b10 U
b00 [
1a
1b
1d
0e
0h
0l
0m
b10 p
1q
1r
b0000000000000111 u
b010 v
#300000
0r
#305000
b00 0
12
13
b010 5
b00 8
b00 I
b10 L
b10 M
b00 O
b01 R
b11 S
b01 T
b01 X
b11 [
b01 ^
0a
0b
0d
1e
1h
1l
1m
b10 o
b01 p
1r
b011 v
#310000
0r
#315000
b10 0
03
b011 5
b10 8
1:
b001 C
1D
1E
b00000001 F
b01 I
b10 J
b00 K
b01 L
b01 N
b11 O
b01 P
b11 R
b10 S
b11 U
b10 V
0W
b11 X
b10 \
0]
b11 ^
b01 _
0`
1b
1c
0f
1g
0h
0i
1k
0l
0n
b01 o
b00 p
1r
b100 v
#320000
0r
#325000
b00 0
b100 5
b00 8
0:
b001 B
b010 C
b00000000 F
b00 I
b01 J
b01 K
b10 L
b11 N
b10 O
b10 R
b11 S
b10 T
b10 U
b11 V
1W
b10 Y
0Z
b11 \
1]
b10 _
0b
0c
1f
0g
1h
1i
0k
1l
1n
b00 o
1r
b101 v
#330000
0r
#335000
b10 0
b101 5
b10 8
b010 B
b011 C
b01 I
b10 J
b00 K
b01 L
b10 N
b11 O
b10 P
b11 Q
b11 R
b11 U
b11 Y
1Z
1b
1c
0f
1g
0h
0i
1k
0l
0n
1r
b110 v
#340000
0r
#345000
b00 0
b110 5
b00 8
b011 B
b100 C
b00 I
b01 J
b01 K
b10 L
b11 M
b11 N
b11 T
b11 _
1`
0b
0c
1f
0g
1h
1i
0k
1l
1n
1r
b111 v
#350000
0r
#355000
b10 0
b111 5
b10 8
19
b100 B
b101 C
b01 I
b10 J
b00 K
b01 L
b11 P
1b
1c
0f
1g
0h
0i
1k
0l
1r
b000 v
#360000
0r
#365000
b01 $
b00 %
b00 '
b00 )
b00 *
0+
0,
b0000000000000111 -
b11 0
14
b000 5
b11 8
09
b101 B
b110 C
b10 I
b01 J
b01 K
b00 L
1a
0c
1d
0e
1f
0g
1i
0k
1r
1w
#370000
0r
#375000
1+
b00 0
01
04
06
b0000000000000111 7
b110 B
b111 C
b00 I
b10 L
0a
0b
0d
1e
1h
1l
0q
1r
#380000
0r
#385000
1,
02
16
b111 B
0E
1G
1r
b001 v
0w
#390000
0r
#395000
1/
b11 0
11
b001 5
0D
b10 I
b00 L
1a
1b
1d
0e
0h
0l
1q
1r
b010 v
#400000
0r
#405000
0,
0/
b00 0
01
b000 5
06
b0000000000000000 7
b00 8
b000 B
b000 C
0G
b00 I
b10 L
b00 M
b00 Q
b10 S
b00 U
b10 [
0a
0b
0d
1e
1h
1l
0q
1r
0s
b000 v
1w
#410000
0r
#415000
1,
16
b0000000000000111 7
b11 8
1r
1s
b001 v
0w
#420000
0r
#425000
b11 0
11
b001 5
b10 I
b00 L
b10 Q
b00 S
b10 U
b00 [
1a
1b
1d
0e
0h
0l
0m
b10 p
1q
1r
b0000110101111101 u
b010 v
#430000
0r
#435000
b01 0
12
13
b010 5
b01 8
b01 I
b00 J
b10 K
b01 L
b10 M
b00 O
b11 Q
b10 R
b11 S
b00 T
b11 U
b10 X
b11 [
b00 ^
0b
1c
0d
0f
1h
0i
1j
1k
1m
0n
b10 o
b11 p
1r
b011 v
#440000
0r
#445000
b00 0
b011 5
b00 8
1:
b001 C
1D
1E
b00000001 F
b00 I
b01 J
b01 K
b10 L
b11 M
b10 N
b11 O
b00 P
b01 R
b10 S
b01 T
b11 X
b01 Y
0Z
b10 \
0]
b11 ^
b01 _
0`
0a
0c
1e
1f
1i
0j
0k
1l
0m
1n
b11 o
b01 p
1r
b100 v
#450000
0r
#455000
03
b100 5
b001 B
b010 C
b01 N
b10 O
b01 P
b10 R
b01 S
b10 T
b10 Y
b01 \
b10 _
b01 o
b10 p
1r
b101 v
#460000
0r
#465000
13
b101 5
b010 B
b011 C
b10 N
b01 O
b10 P
b10 S
b10 X
b11 Y
1Z
b10 \
b10 ^
b11 _
1`
b10 o
b01 p
1r
b110 v
#470000
0r
#475000
03
b110 5
1<
b011 B
b100 C
b00000101 F
b10 O
b11 R
b11 T
b11 X
b11 ^
b01 o
b10 p
1r
b111 v
#480000
0r
#485000
13
b111 5
19
b100 B
b101 C
b11 N
b11 P
b11 S
b11 \
1]
1m
b10 o
b01 p
1r
b000 v
#490000
0r
#495000
b01 #
b11 $
b11 %
b01 &
b01 '
b11 (
0+
0,
b0000110101111101 -
03
14
b000 5
09
1>
b101 B
b110 C
b00010101 F
b11 O
b01 o
b00 p
1r
1w
#500000
0r
#505000
1+
01
04
06
b0000110101111101 7
b01 8
b110 B
b111 C
b00 o
0q
1r
#510000
0r
#515000
1,
02
16
b111 B
0E
1G
1r
b001 v
0w
#520000
0r
#525000
b00010101 .
1/
b01 0
11
b001 5
0D
b01 I
b00 J
b10 K
b01 L
1a
1c
0e
0f
0i
1j
1k
0l
1q
1r
b010 v
#530000
0r
#535000
b11 0
12
b010 5
b11 8
b10 I
b01 J
b01 K
b00 L
1b
0c
1d
1f
0h
1i
0j
0k
1r
b011 v
#540000
0r
#545000
b011 5
b000 C
1D
1E
1r
b100 v
#550000
0r
#555000
b01 0
b100 5
b01 8
b000 B
b001 C
0G
b01 I
b00 J
b10 K
b01 L
0b
1c
0d
0f
1h
0i
1j
1k
1r
b101 v
#560000
0r
#565000
b00000000 .
0/
b101 5
0:
b001 B
b010 C
b00010100 F
1r
b110 v
#570000
0r
#575000
b11 0
b110 5
b11 8
b010 B
b011 C
b10 I
b01 J
b01 K
b00 L
1b
0c
1d
1f
0h
1i
0j
0k
1r
b111 v
#580000
0r
#585000
b00 0
b111 5
b00 8
19
0<
b011 B
b100 C
b00010000 F
b00 I
b10 L
0a
0b
0d
1e
1h
1l
1r
b000 v
#590000
0r
#595000
0+
0,
14
b000 5
09
b100 B
b101 C
1r
1w
#600000
0r
#605000
1+
01
04
06
b01 8
0>
b101 B
b110 C
b00000000 F
0q
1r
#610000
0r
#615000
1,
02
16
b110 B
0E
1r
b001 v
0w
#620000
0r
#625000
b01 0
11
b001 5
0D
b01 I
b00 J
b10 K
b01 L
1a
1c
0e
0f
0i
1j
1k
0l
1q
1r
b010 v
