Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date              : Sun Nov  3 23:30:56 2024
| Host              : bondi.eecs.uci.edu running 64-bit Rocky Linux release 8.10 (Green Obsidian)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity          Description                                         Violations  
--------  ----------------  --------------------------------------------------  ----------  
TIMING-2  Critical Warning  Invalid primary clock source pin                    1           
TIMING-4  Critical Warning  Invalid primary clock redefinition on a clock tree  1           
LUTAR-1   Warning           LUT drives async reset alert                        6           
CLKC-56   Advisory          MMCME4 with global clock driver has no LOC          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.327        0.000                      0                48471        0.011        0.000                      0                48471        2.062        0.000                       0                 19570  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_pl_0                         {0.000 5.156}        10.312          96.974          
design_1_i/clk_wiz/inst/clk_in1  {0.000 5.156}        10.312          96.974          
  clk_out1_design_1_clk_wiz_0    {0.000 5.000}        9.999           100.010         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/clk_wiz/inst/clk_in1                                                                                                                                                    2.062        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0          3.327        0.000                      0                48279        0.011        0.000                      0                48279        3.500        0.000                       0                 19569  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out1_design_1_clk_wiz_0  clk_out1_design_1_clk_wiz_0        8.202        0.000                      0                  192        0.219        0.000                      0                  192  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                    clk_out1_design_1_clk_wiz_0  
(none)                       clk_out1_design_1_clk_wiz_0  clk_out1_design_1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                    clk_out1_design_1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz/inst/clk_in1
  To Clock:  design_1_i/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.156 }
Period(ns):         10.312
Sources:            { design_1_i/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.312      9.241      MMCM_X0Y3  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.312      89.688     MMCM_X0Y3  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.094         5.156       2.062      MMCM_X0Y3  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.094         5.156       2.062      MMCM_X0Y3  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.094         5.156       2.062      MMCM_X0Y3  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.094         5.156       2.062      MMCM_X0Y3  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.327ns  (required time - arrival time)
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/din1_buf1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.377ns  (logic 4.036ns (63.290%)  route 2.341ns (36.710%))
  Logic Levels:           11  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.998 - 9.999 ) 
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.748ns (routing 1.300ns, distribution 1.448ns)
  Clock Net Delay (Destination): 2.456ns (routing 1.195ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.748     4.648    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/ap_clk
    SLICE_X14Y197        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/din1_buf1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y197        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     4.763 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/din1_buf1_reg[7]/Q
                         net (fo=2, routed)           0.415     5.178    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[7]
    DSP48E2_X4Y78        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[7]_B2_DATA[7])
                                                      0.216     5.394 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     5.394    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X4Y78        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.097     5.491 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     5.491    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X4Y78        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[38])
                                                      0.773     6.264 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[38]
                         net (fo=1, routed)           0.000     6.264    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<38>
    DSP48E2_X4Y78        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[38]_U_DATA[38])
                                                      0.067     6.331 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[38]
                         net (fo=1, routed)           0.000     6.331    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<38>
    DSP48E2_X4Y78        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[38]_ALU_OUT[47])
                                                      0.727     7.058 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.058    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y78        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     7.225 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     7.239    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X4Y79        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     7.978 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.978    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y79        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     8.145 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     8.183    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X4Y80        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[14])
                                                      0.739     8.922 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     8.922    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<14>
    DSP48E2_X4Y80        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.146     9.068 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[14]
                         net (fo=2, routed)           1.801    10.869    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][7]
    SLICE_X17Y197        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.083    10.952 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[7]_i_1/O
                         net (fo=1, routed)           0.073    11.025    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/MANT[7]
    SLICE_X17Y197        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     9.999 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458    11.457    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    12.196 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    12.503    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    12.542 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.456    14.998    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X17Y197        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[7]/C
                         clock pessimism             -0.485    14.514    
                         clock uncertainty           -0.206    14.308    
    SLICE_X17Y197        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044    14.352    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[7]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -11.025    
  -------------------------------------------------------------------
                         slack                                  3.327    

Slack (MET) :             3.529ns  (required time - arrival time)
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.179ns  (logic 3.535ns (57.205%)  route 2.644ns (42.795%))
  Logic Levels:           9  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 9.999 ) 
    Source Clock Delay      (SCD):    4.651ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.751ns (routing 1.300ns, distribution 1.451ns)
  Clock Net Delay (Destination): 2.464ns (routing 1.195ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.751     4.651    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X21Y200        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y200        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     4.767 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=19, routed)          1.011     5.778    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_2_[2]
    SLICE_X23Y196        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.224     6.002 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64/O
                         net (fo=2, routed)           0.339     6.341    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
    DSP48E2_X6Y78        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_INMODE[1]_PREADD_AB[26])
                                                      0.366     6.707 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[26]
                         net (fo=1, routed)           0.000     6.707    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<26>
    DSP48E2_X6Y78        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[26]_AD[26])
                                                      0.609     7.316 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[26]
                         net (fo=1, routed)           0.000     7.316    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<26>
    DSP48E2_X6Y78        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[26]_AD_DATA[26])
                                                      0.065     7.381 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[26]
                         net (fo=1, routed)           0.000     7.381    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<26>
    DSP48E2_X6Y78        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[26]_U[43])
                                                      0.778     8.159 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     8.159    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X6Y78        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     8.226 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     8.226    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X6Y78        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     8.953 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.953    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y78        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.503     9.456 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=35, routed)          1.200    10.655    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/lead16_zero
    SLICE_X20Y201        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.080    10.735 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/opt_has_pipe.first_q[26]_i_1/O
                         net (fo=1, routed)           0.095    10.830    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/shifted_16_lzd[10]
    SLICE_X20Y201        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     9.999 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458    11.457    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    12.196 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    12.503    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    12.542 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.464    15.007    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
    SLICE_X20Y201        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[26]/C
                         clock pessimism             -0.485    14.522    
                         clock uncertainty           -0.206    14.316    
    SLICE_X20Y201        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043    14.359    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[26]
  -------------------------------------------------------------------
                         required time                         14.359    
                         arrival time                         -10.830    
  -------------------------------------------------------------------
                         slack                                  3.529    

Slack (MET) :             3.535ns  (required time - arrival time)
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.011ns  (logic 3.455ns (57.473%)  route 2.556ns (42.527%))
  Logic Levels:           8  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 9.999 ) 
    Source Clock Delay      (SCD):    4.651ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.751ns (routing 1.300ns, distribution 1.451ns)
  Clock Net Delay (Destination): 2.464ns (routing 1.195ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.751     4.651    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X21Y200        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y200        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     4.767 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=19, routed)          1.011     5.778    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_2_[2]
    SLICE_X23Y196        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.224     6.002 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64/O
                         net (fo=2, routed)           0.339     6.341    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
    DSP48E2_X6Y78        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_INMODE[1]_PREADD_AB[26])
                                                      0.366     6.707 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[26]
                         net (fo=1, routed)           0.000     6.707    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<26>
    DSP48E2_X6Y78        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[26]_AD[26])
                                                      0.609     7.316 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[26]
                         net (fo=1, routed)           0.000     7.316    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<26>
    DSP48E2_X6Y78        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[26]_AD_DATA[26])
                                                      0.065     7.381 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[26]
                         net (fo=1, routed)           0.000     7.381    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<26>
    DSP48E2_X6Y78        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[26]_U[43])
                                                      0.778     8.159 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     8.159    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X6Y78        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     8.226 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     8.226    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X6Y78        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     8.953 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.953    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y78        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.503     9.456 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=35, routed)          1.207    10.662    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/lead16_zero
    SLICE_X20Y201        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     9.999 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458    11.457    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    12.196 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    12.503    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    12.542 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.464    15.007    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
    SLICE_X20Y201        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism             -0.485    14.522    
                         clock uncertainty           -0.206    14.316    
    SLICE_X20Y201        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.119    14.197    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.197    
                         arrival time                         -10.662    
  -------------------------------------------------------------------
                         slack                                  3.535    

Slack (MET) :             3.535ns  (required time - arrival time)
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.011ns  (logic 3.455ns (57.473%)  route 2.556ns (42.527%))
  Logic Levels:           8  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 9.999 ) 
    Source Clock Delay      (SCD):    4.651ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.751ns (routing 1.300ns, distribution 1.451ns)
  Clock Net Delay (Destination): 2.464ns (routing 1.195ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.751     4.651    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X21Y200        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y200        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     4.767 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=19, routed)          1.011     5.778    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_2_[2]
    SLICE_X23Y196        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.224     6.002 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64/O
                         net (fo=2, routed)           0.339     6.341    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
    DSP48E2_X6Y78        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_INMODE[1]_PREADD_AB[26])
                                                      0.366     6.707 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[26]
                         net (fo=1, routed)           0.000     6.707    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<26>
    DSP48E2_X6Y78        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[26]_AD[26])
                                                      0.609     7.316 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[26]
                         net (fo=1, routed)           0.000     7.316    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<26>
    DSP48E2_X6Y78        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[26]_AD_DATA[26])
                                                      0.065     7.381 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[26]
                         net (fo=1, routed)           0.000     7.381    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<26>
    DSP48E2_X6Y78        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[26]_U[43])
                                                      0.778     8.159 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     8.159    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X6Y78        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     8.226 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     8.226    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X6Y78        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     8.953 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.953    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y78        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.503     9.456 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=35, routed)          1.207    10.662    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/lead16_zero
    SLICE_X20Y201        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     9.999 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458    11.457    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    12.196 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    12.503    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    12.542 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.464    15.007    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
    SLICE_X20Y201        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism             -0.485    14.522    
                         clock uncertainty           -0.206    14.316    
    SLICE_X20Y201        FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.119    14.197    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.197    
                         arrival time                         -10.662    
  -------------------------------------------------------------------
                         slack                                  3.535    

Slack (MET) :             3.576ns  (required time - arrival time)
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[7].REG.CARRY_FD/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.196ns  (logic 3.862ns (62.334%)  route 2.334ns (37.666%))
  Logic Levels:           10  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.012 - 9.999 ) 
    Source Clock Delay      (SCD):    4.651ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.751ns (routing 1.300ns, distribution 1.451ns)
  Clock Net Delay (Destination): 2.470ns (routing 1.195ns, distribution 1.275ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.751     4.651    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X21Y200        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y200        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     4.767 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=19, routed)          1.011     5.778    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_2_[2]
    SLICE_X23Y196        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.224     6.002 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64/O
                         net (fo=2, routed)           0.339     6.341    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
    DSP48E2_X6Y78        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_INMODE[1]_PREADD_AB[26])
                                                      0.366     6.707 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[26]
                         net (fo=1, routed)           0.000     6.707    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<26>
    DSP48E2_X6Y78        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[26]_AD[26])
                                                      0.609     7.316 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[26]
                         net (fo=1, routed)           0.000     7.316    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<26>
    DSP48E2_X6Y78        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[26]_AD_DATA[26])
                                                      0.065     7.381 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[26]
                         net (fo=1, routed)           0.000     7.381    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<26>
    DSP48E2_X6Y78        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[26]_U[43])
                                                      0.778     8.159 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     8.159    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X6Y78        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     8.226 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     8.226    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X6Y78        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     8.953 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.953    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y78        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.503     9.456 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=35, routed)          0.911    10.366    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_0
    SLICE_X22Y199        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.227    10.593 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[7].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.015    10.608    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[7].CARRY_MUX_0
    SLICE_X22Y199        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.180    10.788 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.058    10.846    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/zero_pair_lzd_8
    SLICE_X22Y199        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[7].REG.CARRY_FD/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     9.999 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458    11.457    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    12.196 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    12.503    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    12.542 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.470    15.012    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/aclk
    SLICE_X22Y199        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[7].REG.CARRY_FD/C
                         clock pessimism             -0.428    14.584    
                         clock uncertainty           -0.206    14.378    
    SLICE_X22Y199        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044    14.422    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[7].REG.CARRY_FD
  -------------------------------------------------------------------
                         required time                         14.422    
                         arrival time                         -10.846    
  -------------------------------------------------------------------
                         slack                                  3.576    

Slack (MET) :             3.611ns  (required time - arrival time)
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/din0_buf1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.075ns  (logic 3.796ns (62.484%)  route 2.279ns (37.516%))
  Logic Levels:           10  (DSP_A_B_DATA=2 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.972 - 9.999 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.739ns (routing 1.300ns, distribution 1.439ns)
  Clock Net Delay (Destination): 2.430ns (routing 1.195ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.739     4.639    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/ap_clk
    SLICE_X14Y205        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/din0_buf1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y205        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     4.755 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/din0_buf1_reg[2]/Q
                         net (fo=2, routed)           0.397     5.152    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[2]
    DSP48E2_X3Y83        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_ACOUT[2])
                                                      0.512     5.664 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/ACOUT[2]
                         net (fo=1, routed)           0.982     6.646    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[2]
    DSP48E2_X3Y84        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_ACIN[2]_A2_DATA[2])
                                                      0.371     7.017 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     7.017    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X3Y84        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.114     7.131 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     7.131    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X3Y84        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[23])
                                                      0.700     7.831 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     7.831    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<23>
    DSP48E2_X3Y84        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.067     7.898 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     7.898    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<23>
    DSP48E2_X3Y84        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[47])
                                                      0.727     8.625 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.625    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y84        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     8.792 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     8.806    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X3Y85        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[27])
                                                      0.739     9.545 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[27]
                         net (fo=1, routed)           0.000     9.545    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<27>
    DSP48E2_X3Y85        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[27]_P[27])
                                                      0.146     9.691 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[27]
                         net (fo=2, routed)           0.805    10.496    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][20]
    SLICE_X13Y212        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.137    10.633 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[21]_i_2/O
                         net (fo=1, routed)           0.081    10.714    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/MANT[21]
    SLICE_X13Y212        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     9.999 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458    11.457    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    12.196 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    12.503    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    12.542 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.430    14.972    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X13Y212        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[21]/C
                         clock pessimism             -0.484    14.488    
                         clock uncertainty           -0.206    14.282    
    SLICE_X13Y212        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043    14.325    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[21]
  -------------------------------------------------------------------
                         required time                         14.325    
                         arrival time                         -10.714    
  -------------------------------------------------------------------
                         slack                                  3.611    

Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[6].REG.CARRY_FD/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.130ns  (logic 3.839ns (62.630%)  route 2.291ns (37.370%))
  Logic Levels:           10  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.012 - 9.999 ) 
    Source Clock Delay      (SCD):    4.651ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.751ns (routing 1.300ns, distribution 1.451ns)
  Clock Net Delay (Destination): 2.470ns (routing 1.195ns, distribution 1.275ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.751     4.651    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X21Y200        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y200        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     4.767 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=19, routed)          1.011     5.778    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_2_[2]
    SLICE_X23Y196        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.224     6.002 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64/O
                         net (fo=2, routed)           0.339     6.341    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
    DSP48E2_X6Y78        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_INMODE[1]_PREADD_AB[26])
                                                      0.366     6.707 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[26]
                         net (fo=1, routed)           0.000     6.707    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<26>
    DSP48E2_X6Y78        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[26]_AD[26])
                                                      0.609     7.316 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[26]
                         net (fo=1, routed)           0.000     7.316    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<26>
    DSP48E2_X6Y78        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[26]_AD_DATA[26])
                                                      0.065     7.381 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[26]
                         net (fo=1, routed)           0.000     7.381    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<26>
    DSP48E2_X6Y78        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[26]_U[43])
                                                      0.778     8.159 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     8.159    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X6Y78        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     8.226 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     8.226    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X6Y78        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     8.953 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.953    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y78        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.503     9.456 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=35, routed)          0.893    10.348    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_0
    SLICE_X22Y199        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.152    10.500 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[3].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.013    10.513    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S18_out
    SLICE_X22Y199        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[6])
                                                      0.232    10.745 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[6]
                         net (fo=1, routed)           0.035    10.780    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/zero_pair_lzd_7
    SLICE_X22Y199        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[6].REG.CARRY_FD/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     9.999 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458    11.457    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    12.196 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    12.503    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    12.542 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.470    15.012    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/aclk
    SLICE_X22Y199        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[6].REG.CARRY_FD/C
                         clock pessimism             -0.428    14.584    
                         clock uncertainty           -0.206    14.378    
    SLICE_X22Y199        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.044    14.422    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[6].REG.CARRY_FD
  -------------------------------------------------------------------
                         required time                         14.422    
                         arrival time                         -10.780    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.651ns  (required time - arrival time)
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[4].REG.CARRY_FD/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.121ns  (logic 3.833ns (62.624%)  route 2.288ns (37.376%))
  Logic Levels:           10  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.012 - 9.999 ) 
    Source Clock Delay      (SCD):    4.651ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.751ns (routing 1.300ns, distribution 1.451ns)
  Clock Net Delay (Destination): 2.470ns (routing 1.195ns, distribution 1.275ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.751     4.651    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X21Y200        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y200        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     4.767 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=19, routed)          1.011     5.778    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_2_[2]
    SLICE_X23Y196        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.224     6.002 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64/O
                         net (fo=2, routed)           0.339     6.341    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
    DSP48E2_X6Y78        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_INMODE[1]_PREADD_AB[26])
                                                      0.366     6.707 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[26]
                         net (fo=1, routed)           0.000     6.707    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<26>
    DSP48E2_X6Y78        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[26]_AD[26])
                                                      0.609     7.316 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[26]
                         net (fo=1, routed)           0.000     7.316    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<26>
    DSP48E2_X6Y78        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[26]_AD_DATA[26])
                                                      0.065     7.381 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[26]
                         net (fo=1, routed)           0.000     7.381    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<26>
    DSP48E2_X6Y78        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[26]_U[43])
                                                      0.778     8.159 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     8.159    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X6Y78        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     8.226 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     8.226    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X6Y78        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     8.953 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.953    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y78        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.503     9.456 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=35, routed)          0.893    10.348    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_0
    SLICE_X22Y199        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.152    10.500 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[3].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.013    10.513    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S18_out
    SLICE_X22Y199        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.226    10.739 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[4]
                         net (fo=1, routed)           0.032    10.771    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/zero_pair_lzd_5
    SLICE_X22Y199        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[4].REG.CARRY_FD/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     9.999 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458    11.457    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    12.196 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    12.503    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    12.542 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.470    15.012    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/aclk
    SLICE_X22Y199        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[4].REG.CARRY_FD/C
                         clock pessimism             -0.428    14.584    
                         clock uncertainty           -0.206    14.378    
    SLICE_X22Y199        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044    14.422    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[4].REG.CARRY_FD
  -------------------------------------------------------------------
                         required time                         14.422    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                  3.651    

Slack (MET) :             3.662ns  (required time - arrival time)
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[5].REG.CARRY_FD/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.110ns  (logic 3.819ns (62.507%)  route 2.291ns (37.493%))
  Logic Levels:           10  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.012 - 9.999 ) 
    Source Clock Delay      (SCD):    4.651ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.751ns (routing 1.300ns, distribution 1.451ns)
  Clock Net Delay (Destination): 2.470ns (routing 1.195ns, distribution 1.275ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.751     4.651    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X21Y200        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y200        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     4.767 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=19, routed)          1.011     5.778    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_2_[2]
    SLICE_X23Y196        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.224     6.002 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64/O
                         net (fo=2, routed)           0.339     6.341    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
    DSP48E2_X6Y78        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_INMODE[1]_PREADD_AB[26])
                                                      0.366     6.707 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[26]
                         net (fo=1, routed)           0.000     6.707    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<26>
    DSP48E2_X6Y78        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[26]_AD[26])
                                                      0.609     7.316 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[26]
                         net (fo=1, routed)           0.000     7.316    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<26>
    DSP48E2_X6Y78        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[26]_AD_DATA[26])
                                                      0.065     7.381 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[26]
                         net (fo=1, routed)           0.000     7.381    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<26>
    DSP48E2_X6Y78        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[26]_U[43])
                                                      0.778     8.159 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     8.159    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X6Y78        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     8.226 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     8.226    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X6Y78        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     8.953 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.953    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y78        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.503     9.456 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=35, routed)          0.893    10.348    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_0
    SLICE_X22Y199        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.152    10.500 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[3].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.013    10.513    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S18_out
    SLICE_X22Y199        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[5])
                                                      0.212    10.725 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[5]
                         net (fo=1, routed)           0.035    10.760    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/zero_pair_lzd_6
    SLICE_X22Y199        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[5].REG.CARRY_FD/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     9.999 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458    11.457    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    12.196 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    12.503    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    12.542 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.470    15.012    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/aclk
    SLICE_X22Y199        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[5].REG.CARRY_FD/C
                         clock pessimism             -0.428    14.584    
                         clock uncertainty           -0.206    14.378    
    SLICE_X22Y199        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044    14.422    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[5].REG.CARRY_FD
  -------------------------------------------------------------------
                         required time                         14.422    
                         arrival time                         -10.760    
  -------------------------------------------------------------------
                         slack                                  3.662    

Slack (MET) :             3.663ns  (required time - arrival time)
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.879ns  (logic 3.455ns (58.769%)  route 2.424ns (41.231%))
  Logic Levels:           8  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.002 - 9.999 ) 
    Source Clock Delay      (SCD):    4.651ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.751ns (routing 1.300ns, distribution 1.451ns)
  Clock Net Delay (Destination): 2.460ns (routing 1.195ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.751     4.651    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X21Y200        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y200        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     4.767 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=19, routed)          1.011     5.778    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_2_[2]
    SLICE_X23Y196        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.224     6.002 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64/O
                         net (fo=2, routed)           0.339     6.341    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
    DSP48E2_X6Y78        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_INMODE[1]_PREADD_AB[26])
                                                      0.366     6.707 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[26]
                         net (fo=1, routed)           0.000     6.707    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<26>
    DSP48E2_X6Y78        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[26]_AD[26])
                                                      0.609     7.316 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[26]
                         net (fo=1, routed)           0.000     7.316    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<26>
    DSP48E2_X6Y78        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[26]_AD_DATA[26])
                                                      0.065     7.381 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[26]
                         net (fo=1, routed)           0.000     7.381    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<26>
    DSP48E2_X6Y78        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[26]_U[43])
                                                      0.778     8.159 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     8.159    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X6Y78        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     8.226 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     8.226    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X6Y78        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     8.953 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.953    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y78        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.503     9.456 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=35, routed)          1.074    10.530    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/lead16_zero
    SLICE_X20Y199        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     9.999 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458    11.457    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    12.196 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    12.503    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    12.542 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.460    15.002    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
    SLICE_X20Y199        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism             -0.485    14.518    
                         clock uncertainty           -0.206    14.312    
    SLICE_X20Y199        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.119    14.193    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.193    
                         arrival time                         -10.530    
  -------------------------------------------------------------------
                         slack                                  3.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1120]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.112ns (47.036%)  route 0.126ns (52.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.539ns
    Source Clock Delay      (SCD):    4.901ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Net Delay (Source):      2.358ns (routing 1.195ns, distribution 1.163ns)
  Clock Net Delay (Destination): 2.639ns (routing 1.300ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458     1.458    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.358     4.901    design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X4Y165         FDRE                                         r  design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y165         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     5.013 r  design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[59]/Q
                         net (fo=2, routed)           0.126     5.139    design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/D[73]
    SLICE_X3Y166         FDRE                                         r  design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.639     4.539    design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X3Y166         FDRE                                         r  design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1120]/C
                         clock pessimism              0.487     5.026    
    SLICE_X3Y166         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     5.129    design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1120]
  -------------------------------------------------------------------
                         required time                         -5.129    
                         arrival time                           5.139    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/matmul_optimized_0/inst/dataA_m_axi_U/load_unit/tmp_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/matmul_optimized_0/inst/dataA_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.113ns (48.291%)  route 0.121ns (51.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.550ns
    Source Clock Delay      (SCD):    4.923ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Net Delay (Source):      2.380ns (routing 1.195ns, distribution 1.185ns)
  Clock Net Delay (Destination): 2.650ns (routing 1.300ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458     1.458    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.380     4.923    design_1_i/matmul_optimized_0/inst/dataA_m_axi_U/load_unit/ap_clk
    SLICE_X10Y119        FDRE                                         r  design_1_i/matmul_optimized_0/inst/dataA_m_axi_U/load_unit/tmp_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.113     5.036 r  design_1_i/matmul_optimized_0/inst/dataA_m_axi_U/load_unit/tmp_addr_reg[11]/Q
                         net (fo=2, routed)           0.121     5.157    design_1_i/matmul_optimized_0/inst/dataA_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[74]_0[9]
    SLICE_X8Y119         FDRE                                         r  design_1_i/matmul_optimized_0/inst/dataA_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.650     4.550    design_1_i/matmul_optimized_0/inst/dataA_m_axi_U/bus_read/rreq_burst_conv/rs_req/ap_clk
    SLICE_X8Y119         FDRE                                         r  design_1_i/matmul_optimized_0/inst/dataA_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[11]/C
                         clock pessimism              0.494     5.044    
    SLICE_X8Y119         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.102     5.146    design_1_i/matmul_optimized_0/inst/dataA_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.146    
                         arrival time                           5.157    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/matmul_optimized_0/inst/AB_local_2_U/q0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418/AB_local_2_load_reg_670_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.114ns (33.828%)  route 0.223ns (66.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.590ns
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Net Delay (Source):      2.361ns (routing 1.195ns, distribution 1.166ns)
  Clock Net Delay (Destination): 2.690ns (routing 1.300ns, distribution 1.390ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458     1.458    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.361     4.904    design_1_i/matmul_optimized_0/inst/AB_local_2_U/ap_clk
    SLICE_X7Y179         FDRE                                         r  design_1_i/matmul_optimized_0/inst/AB_local_2_U/q0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y179         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.114     5.018 r  design_1_i/matmul_optimized_0/inst/AB_local_2_U/q0_reg[12]/Q
                         net (fo=1, routed)           0.223     5.241    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418/AB_local_2_q0[12]
    SLICE_X6Y181         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418/AB_local_2_load_reg_670_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.690     4.590    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418/ap_clk
    SLICE_X6Y181         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418/AB_local_2_load_reg_670_reg[12]/C
                         clock pessimism              0.538     5.128    
    SLICE_X6Y181         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.102     5.230    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418/AB_local_2_load_reg_670_reg[12]
  -------------------------------------------------------------------
                         required time                         -5.230    
                         arrival time                           5.241    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/matmul_optimized_0/inst/AB_local_3_U/q0_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418/AB_local_3_load_reg_675_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.114ns (33.431%)  route 0.227ns (66.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.596ns
    Source Clock Delay      (SCD):    4.906ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Net Delay (Source):      2.363ns (routing 1.195ns, distribution 1.168ns)
  Clock Net Delay (Destination): 2.696ns (routing 1.300ns, distribution 1.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458     1.458    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.363     4.906    design_1_i/matmul_optimized_0/inst/AB_local_3_U/ap_clk
    SLICE_X4Y179         FDRE                                         r  design_1_i/matmul_optimized_0/inst/AB_local_3_U/q0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y179         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     5.020 r  design_1_i/matmul_optimized_0/inst/AB_local_3_U/q0_reg[21]/Q
                         net (fo=1, routed)           0.227     5.247    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418/AB_local_3_q0[21]
    SLICE_X6Y182         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418/AB_local_3_load_reg_675_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.696     4.596    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418/ap_clk
    SLICE_X6Y182         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418/AB_local_3_load_reg_675_reg[21]/C
                         clock pessimism              0.538     5.134    
    SLICE_X6Y182         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     5.236    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418/AB_local_3_load_reg_675_reg[21]
  -------------------------------------------------------------------
                         required time                         -5.236    
                         arrival time                           5.247    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.112ns (46.507%)  route 0.129ns (53.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.546ns
    Source Clock Delay      (SCD):    4.906ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Net Delay (Source):      2.363ns (routing 1.195ns, distribution 1.168ns)
  Clock Net Delay (Destination): 2.646ns (routing 1.300ns, distribution 1.346ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458     1.458    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.363     4.906    design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X4Y140         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y140         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     5.018 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[27]/Q
                         net (fo=8, routed)           0.129     5.147    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[27]
    SLICE_X2Y140         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.646     4.546    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X2Y140         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[123]/C
                         clock pessimism              0.487     5.033    
    SLICE_X2Y140         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.102     5.135    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[123]
  -------------------------------------------------------------------
                         required time                         -5.135    
                         arrival time                           5.147    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/load_unit/tmp_addr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.114ns (51.584%)  route 0.107ns (48.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.541ns
    Source Clock Delay      (SCD):    4.920ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Net Delay (Source):      2.377ns (routing 1.195ns, distribution 1.182ns)
  Clock Net Delay (Destination): 2.641ns (routing 1.300ns, distribution 1.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458     1.458    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.377     4.920    design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X10Y141        FDRE                                         r  design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y141        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     5.034 r  design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[24]/Q
                         net (fo=1, routed)           0.107     5.141    design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/load_unit/fifo_rreq_n_107
    SLICE_X9Y141         FDRE                                         r  design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/load_unit/tmp_addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.641     4.541    design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/load_unit/ap_clk
    SLICE_X9Y141         FDRE                                         r  design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/load_unit/tmp_addr_reg[26]/C
                         clock pessimism              0.487     5.028    
    SLICE_X9Y141         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     5.129    design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/load_unit/tmp_addr_reg[26]
  -------------------------------------------------------------------
                         required time                         -5.129    
                         arrival time                           5.141    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/load_unit/tmp_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.115ns (52.036%)  route 0.106ns (47.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.541ns
    Source Clock Delay      (SCD):    4.920ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Net Delay (Source):      2.377ns (routing 1.195ns, distribution 1.182ns)
  Clock Net Delay (Destination): 2.641ns (routing 1.300ns, distribution 1.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458     1.458    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.377     4.920    design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X10Y141        FDRE                                         r  design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y141        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     5.035 r  design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[27]/Q
                         net (fo=1, routed)           0.106     5.141    design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/load_unit/fifo_rreq_n_104
    SLICE_X9Y141         FDRE                                         r  design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/load_unit/tmp_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.641     4.541    design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/load_unit/ap_clk
    SLICE_X9Y141         FDRE                                         r  design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/load_unit/tmp_addr_reg[29]/C
                         clock pessimism              0.487     5.028    
    SLICE_X9Y141         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     5.129    design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/load_unit/tmp_addr_reg[29]
  -------------------------------------------------------------------
                         required time                         -5.129    
                         arrival time                           5.141    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/matmul_optimized_0/inst/AB_local_U/q0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418/AB_local_load_reg_660_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.114ns (36.538%)  route 0.198ns (63.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.582ns
    Source Clock Delay      (SCD):    4.922ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Net Delay (Source):      2.379ns (routing 1.195ns, distribution 1.184ns)
  Clock Net Delay (Destination): 2.682ns (routing 1.300ns, distribution 1.382ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458     1.458    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.379     4.922    design_1_i/matmul_optimized_0/inst/AB_local_U/ap_clk
    SLICE_X8Y176         FDRE                                         r  design_1_i/matmul_optimized_0/inst/AB_local_U/q0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     5.036 r  design_1_i/matmul_optimized_0/inst/AB_local_U/q0_reg[9]/Q
                         net (fo=1, routed)           0.198     5.234    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418/AB_local_q0[9]
    SLICE_X10Y180        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418/AB_local_load_reg_660_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.682     4.582    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418/ap_clk
    SLICE_X10Y180        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418/AB_local_load_reg_660_reg[9]/C
                         clock pessimism              0.538     5.120    
    SLICE_X10Y180        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.101     5.221    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418/AB_local_load_reg_660_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.221    
                         arrival time                           5.234    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/sum_8_reg_1413_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U62/din0_buf1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.112ns (53.846%)  route 0.096ns (46.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.595ns
    Source Clock Delay      (SCD):    4.987ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Net Delay (Source):      2.444ns (routing 1.195ns, distribution 1.249ns)
  Clock Net Delay (Destination): 2.695ns (routing 1.300ns, distribution 1.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458     1.458    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.444     4.987    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/ap_clk
    SLICE_X12Y235        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/sum_8_reg_1413_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y235        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     5.099 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/sum_8_reg_1413_reg[13]/Q
                         net (fo=1, routed)           0.096     5.195    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U62/sum_8_reg_1413[13]
    SLICE_X11Y235        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U62/din0_buf1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.695     4.595    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U62/ap_clk
    SLICE_X11Y235        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U62/din0_buf1_reg[13]/C
                         clock pessimism              0.484     5.079    
    SLICE_X11Y235        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     5.182    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U62/din0_buf1_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.182    
                         arrival time                           5.195    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U63/din0_buf1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U63/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.112ns (49.634%)  route 0.114ns (50.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.577ns
    Source Clock Delay      (SCD):    4.950ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Net Delay (Source):      2.407ns (routing 1.195ns, distribution 1.212ns)
  Clock Net Delay (Destination): 2.677ns (routing 1.300ns, distribution 1.377ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458     1.458    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.407     4.950    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U63/ap_clk
    SLICE_X4Y235         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U63/din0_buf1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y235         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     5.062 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U63/din0_buf1_reg[20]/Q
                         net (fo=4, routed)           0.114     5.176    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U63/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/s_axis_a_tdata[20]
    SLICE_X2Y235         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U63/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.677     4.577    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U63/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/aclk
    SLICE_X2Y235         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U63/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism              0.484     5.061    
    SLICE_X2Y235         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.102     5.163    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U63/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -5.163    
                         arrival time                           5.176    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         9.999
Sources:            { design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         9.999       6.999      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK     n/a            3.000         9.999       6.999      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         9.999       6.999      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         9.999       6.999      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     PS8/SAXIGP3RCLK     n/a            3.000         9.999       6.999      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Min Period        n/a     PS8/SAXIGP3WCLK     n/a            3.000         9.999       6.999      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
Min Period        n/a     PS8/SAXIGP4RCLK     n/a            3.000         9.999       6.999      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP4RCLK
Min Period        n/a     PS8/SAXIGP4WCLK     n/a            3.000         9.999       6.999      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP4WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.960         9.999       8.039      RAMB18_X0Y66  design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         9.999       8.039      RAMB18_X0Y66  design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKBWRCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/SAXIGP3RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Fast    PS8/SAXIGP3RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    PS8/SAXIGP3RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Fast    PS8/SAXIGP3RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.202ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.335ns (23.667%)  route 1.080ns (76.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.918 - 9.999 ) 
    Source Clock Delay      (SCD):    4.508ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.608ns (routing 1.300ns, distribution 1.308ns)
  Clock Net Delay (Destination): 2.376ns (routing 1.195ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.608     4.508    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y101         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     4.623 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.251     4.873    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y101         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.220     5.093 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.830     5.923    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y101         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     9.999 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458    11.457    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    12.196 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    12.503    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    12.542 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.376    14.918    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y101         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.494    14.424    
                         clock uncertainty           -0.206    14.218    
    SLICE_X2Y101         FDPE (Recov_DFF2_SLICEM_C_PRE)
                                                     -0.093    14.125    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         14.125    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  8.202    

Slack (MET) :             8.202ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.335ns (23.667%)  route 1.080ns (76.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.918 - 9.999 ) 
    Source Clock Delay      (SCD):    4.508ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.608ns (routing 1.300ns, distribution 1.308ns)
  Clock Net Delay (Destination): 2.376ns (routing 1.195ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.608     4.508    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y101         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     4.623 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.251     4.873    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y101         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.220     5.093 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.830     5.923    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y101         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     9.999 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458    11.457    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    12.196 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    12.503    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    12.542 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.376    14.918    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y101         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.494    14.424    
                         clock uncertainty           -0.206    14.218    
    SLICE_X2Y101         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.093    14.125    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.125    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  8.202    

Slack (MET) :             8.202ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.335ns (23.667%)  route 1.080ns (76.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.918 - 9.999 ) 
    Source Clock Delay      (SCD):    4.508ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.608ns (routing 1.300ns, distribution 1.308ns)
  Clock Net Delay (Destination): 2.376ns (routing 1.195ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.608     4.508    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y101         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     4.623 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.251     4.873    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y101         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.220     5.093 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.830     5.923    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y101         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     9.999 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458    11.457    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    12.196 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    12.503    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    12.542 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.376    14.918    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y101         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.494    14.424    
                         clock uncertainty           -0.206    14.218    
    SLICE_X2Y101         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.093    14.125    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.125    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  8.202    

Slack (MET) :             8.202ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.335ns (23.667%)  route 1.080ns (76.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.918 - 9.999 ) 
    Source Clock Delay      (SCD):    4.508ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.608ns (routing 1.300ns, distribution 1.308ns)
  Clock Net Delay (Destination): 2.376ns (routing 1.195ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.608     4.508    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y101         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     4.623 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.251     4.873    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y101         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.220     5.093 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.830     5.923    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y101         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     9.999 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458    11.457    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    12.196 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    12.503    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    12.542 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.376    14.918    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y101         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.494    14.424    
                         clock uncertainty           -0.206    14.218    
    SLICE_X2Y101         FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.093    14.125    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         14.125    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  8.202    

Slack (MET) :             8.205ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.335ns (23.717%)  route 1.077ns (76.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.918 - 9.999 ) 
    Source Clock Delay      (SCD):    4.508ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.608ns (routing 1.300ns, distribution 1.308ns)
  Clock Net Delay (Destination): 2.376ns (routing 1.195ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.608     4.508    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y101         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     4.623 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.251     4.873    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y101         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.220     5.093 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.827     5.920    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y101         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     9.999 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458    11.457    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    12.196 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    12.503    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    12.542 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.376    14.918    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y101         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.494    14.424    
                         clock uncertainty           -0.206    14.218    
    SLICE_X2Y101         FDPE (Recov_HFF2_SLICEM_C_PRE)
                                                     -0.093    14.125    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         14.125    
                         arrival time                          -5.920    
  -------------------------------------------------------------------
                         slack                                  8.205    

Slack (MET) :             8.205ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.335ns (23.717%)  route 1.077ns (76.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.918 - 9.999 ) 
    Source Clock Delay      (SCD):    4.508ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.608ns (routing 1.300ns, distribution 1.308ns)
  Clock Net Delay (Destination): 2.376ns (routing 1.195ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.608     4.508    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y101         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     4.623 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.251     4.873    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y101         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.220     5.093 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.827     5.920    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y101         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     9.999 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458    11.457    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    12.196 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    12.503    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    12.542 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.376    14.918    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y101         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.494    14.424    
                         clock uncertainty           -0.206    14.218    
    SLICE_X2Y101         FDPE (Recov_GFF2_SLICEM_C_PRE)
                                                     -0.093    14.125    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         14.125    
                         arrival time                          -5.920    
  -------------------------------------------------------------------
                         slack                                  8.205    

Slack (MET) :             8.205ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.335ns (23.717%)  route 1.077ns (76.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.918 - 9.999 ) 
    Source Clock Delay      (SCD):    4.508ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.608ns (routing 1.300ns, distribution 1.308ns)
  Clock Net Delay (Destination): 2.376ns (routing 1.195ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.608     4.508    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y101         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     4.623 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.251     4.873    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y101         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.220     5.093 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.827     5.920    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X2Y101         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     9.999 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458    11.457    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    12.196 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    12.503    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    12.542 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.376    14.918    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y101         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.494    14.424    
                         clock uncertainty           -0.206    14.218    
    SLICE_X2Y101         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.093    14.125    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.125    
                         arrival time                          -5.920    
  -------------------------------------------------------------------
                         slack                                  8.205    

Slack (MET) :             8.205ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.335ns (23.717%)  route 1.077ns (76.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.918 - 9.999 ) 
    Source Clock Delay      (SCD):    4.508ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.608ns (routing 1.300ns, distribution 1.308ns)
  Clock Net Delay (Destination): 2.376ns (routing 1.195ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.608     4.508    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y101         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     4.623 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.251     4.873    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y101         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.220     5.093 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.827     5.920    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X2Y101         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     9.999 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458    11.457    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    12.196 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    12.503    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    12.542 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.376    14.918    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y101         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.494    14.424    
                         clock uncertainty           -0.206    14.218    
    SLICE_X2Y101         FDPE (Recov_HFF_SLICEM_C_PRE)
                                                     -0.093    14.125    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.125    
                         arrival time                          -5.920    
  -------------------------------------------------------------------
                         slack                                  8.205    

Slack (MET) :             8.219ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.397ns  (logic 0.335ns (23.971%)  route 1.062ns (76.029%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.917 - 9.999 ) 
    Source Clock Delay      (SCD):    4.508ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.608ns (routing 1.300ns, distribution 1.308ns)
  Clock Net Delay (Destination): 2.375ns (routing 1.195ns, distribution 1.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.608     4.508    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y101         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     4.623 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.251     4.873    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y101         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.220     5.093 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.812     5.905    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X3Y101         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     9.999 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458    11.457    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    12.196 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    12.503    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    12.542 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.375    14.917    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X3Y101         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.494    14.423    
                         clock uncertainty           -0.206    14.217    
    SLICE_X3Y101         FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.093    14.124    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         14.124    
                         arrival time                          -5.905    
  -------------------------------------------------------------------
                         slack                                  8.219    

Slack (MET) :             8.219ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.397ns  (logic 0.335ns (23.971%)  route 1.062ns (76.029%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.917 - 9.999 ) 
    Source Clock Delay      (SCD):    4.508ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.608ns (routing 1.300ns, distribution 1.308ns)
  Clock Net Delay (Destination): 2.375ns (routing 1.195ns, distribution 1.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.608     4.508    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y101         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     4.623 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.251     4.873    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y101         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.220     5.093 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.812     5.905    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X3Y101         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     9.999 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458    11.457    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    12.196 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    12.503    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    12.542 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.375    14.917    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X3Y101         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.494    14.423    
                         clock uncertainty           -0.206    14.217    
    SLICE_X3Y101         FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.093    14.124    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         14.124    
                         arrival time                          -5.905    
  -------------------------------------------------------------------
                         slack                                  8.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.119ns (47.505%)  route 0.132ns (52.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    3.093ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Net Delay (Source):      1.441ns (routing 0.725ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.788ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.884     0.884    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.450 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.629    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.652 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.441     3.093    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y93         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     3.175 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.031     3.205    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X10Y93         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     3.242 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.101     3.343    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X9Y93          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.964     0.964    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.573     2.688    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y93          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.455     3.142    
    SLICE_X9Y93          FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     3.124    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.124    
                         arrival time                           3.343    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.119ns (47.505%)  route 0.132ns (52.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    3.093ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Net Delay (Source):      1.441ns (routing 0.725ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.788ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.884     0.884    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.450 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.629    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.652 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.441     3.093    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y93         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     3.175 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.031     3.205    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X10Y93         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     3.242 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.101     3.343    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X9Y93          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.964     0.964    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.573     2.688    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y93          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.455     3.142    
    SLICE_X9Y93          FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.018     3.124    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.124    
                         arrival time                           3.343    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.119ns (47.505%)  route 0.132ns (52.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    3.093ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Net Delay (Source):      1.441ns (routing 0.725ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.788ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.884     0.884    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.450 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.629    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.652 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.441     3.093    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y93         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     3.175 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.031     3.205    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X10Y93         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     3.242 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.101     3.343    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X9Y93          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.964     0.964    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.573     2.688    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y93          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.455     3.142    
    SLICE_X9Y93          FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.018     3.124    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.124    
                         arrival time                           3.343    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.119ns (47.505%)  route 0.132ns (52.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    3.093ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Net Delay (Source):      1.441ns (routing 0.725ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.788ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.884     0.884    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.450 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.629    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.652 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.441     3.093    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y93         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     3.175 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.031     3.205    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X10Y93         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     3.242 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.101     3.343    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X9Y93          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.964     0.964    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.573     2.688    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y93          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.455     3.142    
    SLICE_X9Y93          FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.018     3.124    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.124    
                         arrival time                           3.343    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.119ns (47.505%)  route 0.132ns (52.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    3.093ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Net Delay (Source):      1.441ns (routing 0.725ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.788ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.884     0.884    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.450 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.629    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.652 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.441     3.093    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y93         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     3.175 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.031     3.205    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X10Y93         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     3.242 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.101     3.343    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X9Y93          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.964     0.964    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.573     2.688    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y93          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.455     3.142    
    SLICE_X9Y93          FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.018     3.124    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.124    
                         arrival time                           3.343    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.119ns (47.505%)  route 0.132ns (52.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.684ns
    Source Clock Delay      (SCD):    3.093ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Net Delay (Source):      1.441ns (routing 0.725ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.788ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.884     0.884    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.450 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.629    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.652 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.441     3.093    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y93         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     3.175 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.031     3.205    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X10Y93         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     3.242 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.101     3.343    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X9Y93          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.964     0.964    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.569     2.684    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y93          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.455     3.138    
    SLICE_X9Y93          FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.018     3.120    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.120    
                         arrival time                           3.343    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.119ns (47.505%)  route 0.132ns (52.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.684ns
    Source Clock Delay      (SCD):    3.093ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Net Delay (Source):      1.441ns (routing 0.725ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.788ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.884     0.884    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.450 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.629    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.652 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.441     3.093    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y93         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     3.175 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.031     3.205    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X10Y93         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     3.242 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.101     3.343    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X9Y93          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.964     0.964    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.569     2.684    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y93          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.455     3.138    
    SLICE_X9Y93          FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.018     3.120    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.120    
                         arrival time                           3.343    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.119ns (47.505%)  route 0.132ns (52.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.684ns
    Source Clock Delay      (SCD):    3.093ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Net Delay (Source):      1.441ns (routing 0.725ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.788ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.884     0.884    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.450 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.629    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.652 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.441     3.093    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y93         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     3.175 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.031     3.205    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X10Y93         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     3.242 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.101     3.343    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X9Y93          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.964     0.964    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.569     2.684    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y93          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.455     3.138    
    SLICE_X9Y93          FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.018     3.120    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.120    
                         arrival time                           3.343    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.119ns (52.321%)  route 0.108ns (47.679%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    3.093ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Net Delay (Source):      1.441ns (routing 0.725ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.788ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.884     0.884    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.450 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.629    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.652 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.441     3.093    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y93         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     3.175 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.031     3.205    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X10Y93         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     3.242 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.078     3.320    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X10Y93         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.964     0.964    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.564     2.679    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X10Y93         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.426     3.105    
    SLICE_X10Y93         FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.018     3.087    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.087    
                         arrival time                           3.320    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.119ns (52.321%)  route 0.108ns (47.679%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    3.093ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Net Delay (Source):      1.441ns (routing 0.725ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.788ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.884     0.884    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.450 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.629    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.652 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.441     3.093    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y93         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     3.175 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.031     3.205    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X10Y93         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     3.242 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.078     3.320    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X10Y93         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.964     0.964    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.564     2.679    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X10Y93         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.426     3.105    
    SLICE_X10Y93         FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.018     3.087    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -3.087    
                         arrival time                           3.320    
  -------------------------------------------------------------------
                         slack                                  0.233    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.022ns  (logic 0.224ns (21.918%)  route 0.798ns (78.082%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.733ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.556ns
  Clock Net Delay (Destination): 2.387ns (routing 1.195ns, distribution 1.192ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.583     0.583    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X0Y212         LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     0.807 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.215     1.022    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X0Y212         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458     1.458    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.387     4.930    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X0Y212         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.103ns (26.753%)  route 0.282ns (73.247%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.733ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.556ns
  Clock Net Delay (Destination): 1.583ns (routing 0.788ns, distribution 0.795ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.226     0.226    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X0Y212         LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.103     0.329 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.056     0.385    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X0Y212         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.964     0.964    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.583     2.698    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X0Y212         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.736ns  (logic 0.195ns (5.220%)  route 3.541ns (94.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.668ns (routing 1.300ns, distribution 1.368ns)
  Clock Net Delay (Destination): 2.354ns (routing 1.195ns, distribution 1.159ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.668     4.568    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X4Y194         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y194         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.681 f  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=57, routed)          3.224     7.905    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X7Y91          LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     7.987 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.317     8.304    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X7Y88          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458     1.458    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.354     4.897    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X7Y88          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.332ns  (logic 0.157ns (4.712%)  route 3.175ns (95.288%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    4.536ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.636ns (routing 1.300ns, distribution 1.336ns)
  Clock Net Delay (Destination): 2.384ns (routing 1.195ns, distribution 1.189ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.636     4.536    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X0Y212         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y212         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     4.649 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.251     5.900    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.944 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2700, routed)        1.924     7.868    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y116         FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458     1.458    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.384     4.927    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y116         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.332ns  (logic 0.157ns (4.712%)  route 3.175ns (95.288%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    4.536ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.636ns (routing 1.300ns, distribution 1.336ns)
  Clock Net Delay (Destination): 2.384ns (routing 1.195ns, distribution 1.189ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.636     4.536    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X0Y212         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y212         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     4.649 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.251     5.900    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.944 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2700, routed)        1.924     7.868    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y116         FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458     1.458    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.384     4.927    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y116         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.302ns  (logic 0.157ns (4.755%)  route 3.145ns (95.245%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    4.536ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.636ns (routing 1.300ns, distribution 1.336ns)
  Clock Net Delay (Destination): 2.374ns (routing 1.195ns, distribution 1.179ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.636     4.536    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X0Y212         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y212         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     4.649 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.251     5.900    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.944 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2700, routed)        1.894     7.838    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y100         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458     1.458    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.374     4.917    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y100         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.302ns  (logic 0.157ns (4.755%)  route 3.145ns (95.245%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    4.536ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.636ns (routing 1.300ns, distribution 1.336ns)
  Clock Net Delay (Destination): 2.374ns (routing 1.195ns, distribution 1.179ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.636     4.536    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X0Y212         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y212         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     4.649 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.251     5.900    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.944 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2700, routed)        1.894     7.838    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y100         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458     1.458    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.374     4.917    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y100         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.279ns  (logic 0.157ns (4.788%)  route 3.122ns (95.212%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    4.536ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.636ns (routing 1.300ns, distribution 1.336ns)
  Clock Net Delay (Destination): 2.372ns (routing 1.195ns, distribution 1.177ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.636     4.536    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X0Y212         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y212         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     4.649 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.251     5.900    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.944 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2700, routed)        1.871     7.815    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y101         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458     1.458    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.372     4.915    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y101         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.279ns  (logic 0.157ns (4.788%)  route 3.122ns (95.212%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    4.536ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.636ns (routing 1.300ns, distribution 1.336ns)
  Clock Net Delay (Destination): 2.372ns (routing 1.195ns, distribution 1.177ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.636     4.536    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X0Y212         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y212         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     4.649 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.251     5.900    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.944 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2700, routed)        1.871     7.815    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y101         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458     1.458    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.372     4.915    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y101         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.278ns  (logic 0.157ns (4.790%)  route 3.121ns (95.211%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    4.536ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.636ns (routing 1.300ns, distribution 1.336ns)
  Clock Net Delay (Destination): 2.362ns (routing 1.195ns, distribution 1.167ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.636     4.536    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X0Y212         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y212         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     4.649 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.251     5.900    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.944 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2700, routed)        1.870     7.814    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X10Y92         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458     1.458    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.362     4.905    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y92         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.278ns  (logic 0.157ns (4.790%)  route 3.121ns (95.211%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    4.536ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.636ns (routing 1.300ns, distribution 1.336ns)
  Clock Net Delay (Destination): 2.362ns (routing 1.195ns, distribution 1.167ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.636     4.536    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X0Y212         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y212         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     4.649 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.251     5.900    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.944 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2700, routed)        1.870     7.814    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X10Y92         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458     1.458    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.362     4.905    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y92         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.164ns  (logic 0.157ns (4.962%)  route 3.007ns (95.038%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    4.536ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.636ns (routing 1.300ns, distribution 1.336ns)
  Clock Net Delay (Destination): 2.380ns (routing 1.195ns, distribution 1.185ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.636     4.536    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X0Y212         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y212         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     4.649 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.251     5.900    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.944 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2700, routed)        1.756     7.700    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y135         FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458     1.458    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.380     4.923    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y135         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.180ns  (logic 0.083ns (46.078%)  route 0.097ns (53.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.685ns
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.437ns (routing 0.725ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.788ns, distribution 0.782ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.884     0.884    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.450 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.629    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.652 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.437     3.089    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X5Y84          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.172 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.097     3.269    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y82          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.964     0.964    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.570     2.685    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y82          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.180ns  (logic 0.083ns (46.078%)  route 0.097ns (53.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.685ns
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.437ns (routing 0.725ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.788ns, distribution 0.782ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.884     0.884    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.450 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.629    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.652 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.437     3.089    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X5Y84          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.172 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.097     3.269    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y82          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.964     0.964    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.570     2.685    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y82          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.180ns  (logic 0.083ns (46.078%)  route 0.097ns (53.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.685ns
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.437ns (routing 0.725ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.788ns, distribution 0.782ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.884     0.884    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.450 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.629    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.652 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.437     3.089    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X5Y84          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.172 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.097     3.269    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y82          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.964     0.964    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.570     2.685    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y82          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.084ns (36.928%)  route 0.143ns (63.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.438ns (routing 0.725ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.788ns, distribution 0.774ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.884     0.884    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.450 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.629    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.652 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.438     3.090    design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y172         FDRE                                         r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y172         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.174 r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=21, routed)          0.143     3.317    design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y176         FDCE                                         f  design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.964     0.964    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.562     2.677    design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y176         FDCE                                         r  design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.084ns (36.928%)  route 0.143ns (63.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.438ns (routing 0.725ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.788ns, distribution 0.774ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.884     0.884    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.450 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.629    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.652 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.438     3.090    design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y172         FDRE                                         r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y172         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.174 r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=21, routed)          0.143     3.317    design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y176         FDCE                                         f  design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.964     0.964    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.562     2.677    design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y176         FDCE                                         r  design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.084ns (36.928%)  route 0.143ns (63.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.438ns (routing 0.725ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.788ns, distribution 0.774ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.884     0.884    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.450 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.629    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.652 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.438     3.090    design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y172         FDRE                                         r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y172         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.174 r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=21, routed)          0.143     3.317    design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y176         FDCE                                         f  design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.964     0.964    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.562     2.677    design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y176         FDCE                                         r  design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.084ns (35.511%)  route 0.153ns (64.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.438ns (routing 0.725ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.788ns, distribution 0.776ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.884     0.884    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.450 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.629    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.652 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.438     3.090    design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y172         FDRE                                         r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y172         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.174 r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=21, routed)          0.153     3.326    design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y174         FDCE                                         f  design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.964     0.964    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.564     2.679    design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y174         FDCE                                         r  design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.084ns (35.511%)  route 0.153ns (64.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.438ns (routing 0.725ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.788ns, distribution 0.776ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.884     0.884    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.450 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.629    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.652 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.438     3.090    design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y172         FDRE                                         r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y172         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.174 r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=21, routed)          0.153     3.326    design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y174         FDCE                                         f  design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.964     0.964    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.564     2.679    design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y174         FDCE                                         r  design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.084ns (35.511%)  route 0.153ns (64.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.438ns (routing 0.725ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.788ns, distribution 0.776ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.884     0.884    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.450 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.629    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.652 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.438     3.090    design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y172         FDRE                                         r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y172         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.174 r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=21, routed)          0.153     3.326    design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y174         FDCE                                         f  design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.964     0.964    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.564     2.679    design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y174         FDCE                                         r  design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.083ns (34.213%)  route 0.160ns (65.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.437ns (routing 0.725ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.788ns, distribution 0.784ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.884     0.884    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.450 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.629    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.652 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.437     3.089    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X5Y84          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.172 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.160     3.332    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y79          FDCE                                         f  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.964     0.964    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.572     2.687    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y79          FDCE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay          2737 Endpoints
Min Delay          2737 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.631ns  (logic 3.705ns (65.796%)  route 1.926ns (34.204%))
  Logic Levels:           10  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.733ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.556ns
  Clock Net Delay (Destination): 2.456ns (routing 1.195ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y78        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X4Y78        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X4Y78        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X4Y78        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X4Y78        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y78        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X4Y79        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.584 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.584    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y79        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.751 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     2.789    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X4Y80        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[14])
                                                      0.739     3.528 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     3.528    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<14>
    DSP48E2_X4Y80        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.146     3.674 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[14]
                         net (fo=2, routed)           1.801     5.475    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][7]
    SLICE_X17Y197        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.083     5.558 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[7]_i_1/O
                         net (fo=1, routed)           0.073     5.631    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/MANT[7]
    SLICE_X17Y197        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458     1.458    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.456     4.999    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X17Y197        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/ACOUT[26]
                            (internal pin)
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.037ns  (logic 3.168ns (62.889%)  route 1.869ns (37.111%))
  Logic Levels:           9  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.733ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.556ns
  Clock Net Delay (Destination): 2.430ns (routing 1.195ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y83        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/ACOUT[26]
                         net (fo=1, routed)           0.969     0.969    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[26]
    DSP48E2_X3Y84        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_ACIN[26]_A2_DATA[26])
                                                      0.371     1.340 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     1.340    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X3Y84        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.114     1.454 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     1.454    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X3Y84        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.700     2.154 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     2.154    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X3Y84        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     2.221 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     2.221    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X3Y84        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     2.948 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.948    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y84        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     3.115 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.129    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X3Y85        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[27])
                                                      0.739     3.868 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[27]
                         net (fo=1, routed)           0.000     3.868    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<27>
    DSP48E2_X3Y85        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[27]_P[27])
                                                      0.146     4.014 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[27]
                         net (fo=2, routed)           0.805     4.819    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][20]
    SLICE_X13Y212        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.137     4.956 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[21]_i_2/O
                         net (fo=1, routed)           0.081     5.037    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/MANT[21]
    SLICE_X13Y212        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458     1.458    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.430     4.973    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X13Y212        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[21]/C

Slack:                    inf
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.002ns  (logic 3.986ns (79.689%)  route 1.016ns (20.311%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.733ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.556ns
  Clock Net Delay (Destination): 2.421ns (routing 1.195ns, distribution 1.226ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y79        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X2Y79        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X2Y79        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y79        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y79        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y79        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.869    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X2Y80        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.608 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.608    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y80        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.775 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     2.789    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X2Y81        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.739     3.528 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.528    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X2Y81        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.146     3.674 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, routed)           0.432     4.106    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][23]
    SLICE_X8Y202         LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.138     4.244 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_5/O
                         net (fo=8, routed)           0.452     4.696    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]_0
    SLICE_X8Y203         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.226     4.922 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[3]_i_1/O
                         net (fo=1, routed)           0.080     5.002    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]_0
    SLICE_X8Y203         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458     1.458    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.421     4.964    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X8Y203         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/ACOUT[26]
                            (internal pin)
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.963ns  (logic 3.111ns (62.679%)  route 1.852ns (37.321%))
  Logic Levels:           9  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.733ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.556ns
  Clock Net Delay (Destination): 2.430ns (routing 1.195ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y83        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/ACOUT[26]
                         net (fo=1, routed)           0.969     0.969    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[26]
    DSP48E2_X3Y84        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_ACIN[26]_A2_DATA[26])
                                                      0.371     1.340 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     1.340    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X3Y84        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.114     1.454 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     1.454    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X3Y84        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.700     2.154 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     2.154    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X3Y84        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     2.221 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     2.221    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X3Y84        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     2.948 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.948    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y84        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     3.115 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.129    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X3Y85        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[27])
                                                      0.739     3.868 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[27]
                         net (fo=1, routed)           0.000     3.868    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<27>
    DSP48E2_X3Y85        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[27]_P[27])
                                                      0.146     4.014 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[27]
                         net (fo=2, routed)           0.774     4.788    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][20]
    SLICE_X13Y212        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.080     4.868 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[20]_i_1/O
                         net (fo=1, routed)           0.095     4.963    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/MANT[20]
    SLICE_X13Y212        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458     1.458    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.430     4.973    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X13Y212        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[20]/C

Slack:                    inf
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.963ns  (logic 3.946ns (79.509%)  route 1.017ns (20.491%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.733ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.556ns
  Clock Net Delay (Destination): 2.421ns (routing 1.195ns, distribution 1.226ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y79        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X2Y79        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X2Y79        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y79        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y79        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y79        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.869    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X2Y80        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.608 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.608    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y80        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.775 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     2.789    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X2Y81        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.739     3.528 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.528    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X2Y81        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.146     3.674 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, routed)           0.432     4.106    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][23]
    SLICE_X8Y202         LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.138     4.244 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_5/O
                         net (fo=8, routed)           0.438     4.682    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]_0
    SLICE_X8Y203         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.186     4.868 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[5]_i_1/O
                         net (fo=1, routed)           0.095     4.963    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[5]_0
    SLICE_X8Y203         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458     1.458    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.421     4.964    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X8Y203         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.963ns  (logic 3.965ns (79.896%)  route 0.998ns (20.104%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.733ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.556ns
  Clock Net Delay (Destination): 2.406ns (routing 1.195ns, distribution 1.211ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y88        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y88        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y88        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X1Y88        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X1Y88        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y88        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X1Y89        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.584 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.584    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y89        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.751 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     2.789    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X1Y90        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.739     3.528 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.528    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X1Y90        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.146     3.674 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, routed)           0.457     4.131    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][23]
    SLICE_X4Y222         LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.189     4.320 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_5/O
                         net (fo=8, routed)           0.409     4.729    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]_0
    SLICE_X5Y231         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.154     4.883 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[0]_i_1/O
                         net (fo=1, routed)           0.080     4.963    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]_0
    SLICE_X5Y231         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458     1.458    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.406     4.949    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X5Y231         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.960ns  (logic 3.962ns (79.872%)  route 0.998ns (20.128%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.733ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.556ns
  Clock Net Delay (Destination): 2.458ns (routing 1.195ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y78        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X4Y78        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X4Y78        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X4Y78        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X4Y78        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y78        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X4Y79        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.584 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.584    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y79        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.751 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     2.789    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X4Y80        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.739     3.528 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.528    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X4Y80        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.146     3.674 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, routed)           0.482     4.156    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][23]
    SLICE_X18Y195        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.186     4.342 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_5/O
                         net (fo=8, routed)           0.384     4.726    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]_0
    SLICE_X17Y201        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.154     4.880 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[3]_i_1/O
                         net (fo=1, routed)           0.080     4.960    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]_0
    SLICE_X17Y201        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458     1.458    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.458     5.001    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X17Y201        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.958ns  (logic 3.963ns (79.937%)  route 0.995ns (20.063%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.733ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.556ns
  Clock Net Delay (Destination): 2.406ns (routing 1.195ns, distribution 1.211ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y88        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y88        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y88        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X1Y88        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X1Y88        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y88        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X1Y89        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.584 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.584    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y89        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.751 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     2.789    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X1Y90        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.739     3.528 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.528    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X1Y90        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.146     3.674 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, routed)           0.457     4.131    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][23]
    SLICE_X4Y222         LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.189     4.320 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_5/O
                         net (fo=8, routed)           0.406     4.726    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]_0
    SLICE_X5Y231         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.152     4.878 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[3]_i_1/O
                         net (fo=1, routed)           0.080     4.958    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]_0
    SLICE_X5Y231         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458     1.458    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.406     4.949    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X5Y231         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U80/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U80/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.947ns  (logic 4.028ns (81.420%)  route 0.919ns (18.580%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.733ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.556ns
  Clock Net Delay (Destination): 2.420ns (routing 1.195ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y88        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U80/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U80/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X2Y88        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U80/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U80/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X2Y88        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U80/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U80/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y88        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U80/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U80/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y88        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U80/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U80/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y88        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U80/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U80/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X2Y89        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.584 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U80/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.584    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U80/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y89        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.751 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U80/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     2.789    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U80/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X2Y90        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.739     3.528 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U80/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.528    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U80/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X2Y90        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.146     3.674 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U80/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, routed)           0.515     4.189    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U80/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][23]
    SLICE_X7Y224         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.186     4.375 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U80/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_5/O
                         net (fo=8, routed)           0.256     4.631    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U80/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]_0
    SLICE_X8Y227         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.220     4.851 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U80/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[0]_i_1/O
                         net (fo=1, routed)           0.096     4.947    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U80/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]_0
    SLICE_X8Y227         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U80/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458     1.458    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.420     4.963    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U80/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X8Y227         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U80/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U70/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U70/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.932ns  (logic 3.902ns (79.121%)  route 1.030ns (20.879%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.733ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.556ns
  Clock Net Delay (Destination): 2.459ns (routing 1.195ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y74        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U70/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U70/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X3Y74        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U70/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U70/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X3Y74        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U70/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U70/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X3Y74        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U70/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U70/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X3Y74        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U70/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U70/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y74        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U70/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U70/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X3Y75        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.584 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U70/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.584    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U70/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y75        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.751 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U70/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     2.789    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U70/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X3Y76        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.739     3.528 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U70/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.528    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U70/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X3Y76        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.146     3.674 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U70/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, routed)           0.374     4.048    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U70/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][23]
    SLICE_X12Y188        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.056     4.104 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U70/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_5/O
                         net (fo=8, routed)           0.509     4.613    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U70/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]_0
    SLICE_X13Y194        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.224     4.837 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U70/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[3]_i_1/O
                         net (fo=1, routed)           0.095     4.932    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U70/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]_0
    SLICE_X13Y194        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U70/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           1.458     1.458    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       2.459     5.002    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U70/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X13Y194        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U70/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U62/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[13]
                            (internal pin)
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U62/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.216ns  (logic 0.147ns (68.149%)  route 0.069ns (31.851%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.733ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.556ns
  Clock Net Delay (Destination): 1.603ns (routing 0.788ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y94        DSP_C_DATA                   0.000     0.000 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U62/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[13]
                         net (fo=2, routed)           0.000     0.000    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U62/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<13>
    DSP48E2_X2Y94        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[13]_ALU_OUT[13])
                                                      0.114     0.114 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U62/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     0.114    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U62/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<13>
    DSP48E2_X2Y94        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.033     0.147 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U62/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[13]
                         net (fo=3, routed)           0.069     0.216    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U62/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[3]_0[0]
    SLICE_X6Y236         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U62/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.964     0.964    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.603     2.718    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U62/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/aclk
    SLICE_X6Y236         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U62/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U62/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U62/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.217ns  (logic 0.147ns (67.848%)  route 0.070ns (32.152%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.733ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.556ns
  Clock Net Delay (Destination): 1.603ns (routing 0.788ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y94        DSP_C_DATA                   0.000     0.000 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U62/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U62/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X2Y94        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[15])
                                                      0.114     0.114 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U62/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     0.114    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U62/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<15>
    DSP48E2_X2Y94        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.033     0.147 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U62/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[15]
                         net (fo=4, routed)           0.070     0.217    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U62/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[3]_0[2]
    SLICE_X6Y236         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U62/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.964     0.964    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.603     2.718    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U62/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/aclk
    SLICE_X6Y236         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U62/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U58/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[38]
                            (internal pin)
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U58/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.222ns  (logic 0.147ns (66.188%)  route 0.075ns (33.812%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.733ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.556ns
  Clock Net Delay (Destination): 1.632ns (routing 0.788ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y87        DSP_C_DATA                   0.000     0.000 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U58/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[38]
                         net (fo=2, routed)           0.000     0.000    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U58/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<38>
    DSP48E2_X5Y87        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[38]_ALU_OUT[38])
                                                      0.114     0.114 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U58/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[38]
                         net (fo=1, routed)           0.000     0.114    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U58/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<38>
    DSP48E2_X5Y87        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[38]_P[38])
                                                      0.033     0.147 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U58/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[38]
                         net (fo=3, routed)           0.075     0.222    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U58/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/opt_has_pipe.first_q_reg[2]_0[1]
    SLICE_X22Y219        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U58/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.964     0.964    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.632     2.747    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U58/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/aclk
    SLICE_X22Y219        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U58/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/opt_has_pipe.first_q_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U66/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U66/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.222ns  (logic 0.147ns (66.149%)  route 0.075ns (33.851%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.733ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.556ns
  Clock Net Delay (Destination): 1.580ns (routing 0.788ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y85        DSP_C_DATA                   0.000     0.000 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U66/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U66/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X1Y85        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[16])
                                                      0.114     0.114 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U66/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     0.114    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U66/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<16>
    DSP48E2_X1Y85        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[16]_P[16])
                                                      0.033     0.147 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U66/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[16]
                         net (fo=4, routed)           0.075     0.222    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U66/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[3]_0[3]
    SLICE_X4Y211         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U66/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.964     0.964    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.580     2.695    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U66/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/aclk
    SLICE_X4Y211         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U66/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U62/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U62/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.147ns (65.891%)  route 0.076ns (34.109%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.733ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.556ns
  Clock Net Delay (Destination): 1.603ns (routing 0.788ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y94        DSP_C_DATA                   0.000     0.000 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U62/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U62/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X2Y94        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[14])
                                                      0.114     0.114 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U62/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     0.114    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U62/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<14>
    DSP48E2_X2Y94        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.033     0.147 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U62/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[14]
                         net (fo=4, routed)           0.076     0.223    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U62/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[3]_0[1]
    SLICE_X6Y236         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U62/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.964     0.964    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.603     2.718    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U62/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/aclk
    SLICE_X6Y236         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U62/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U66/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U66/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.147ns (65.520%)  route 0.077ns (34.480%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.733ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.556ns
  Clock Net Delay (Destination): 1.580ns (routing 0.788ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y85        DSP_C_DATA                   0.000     0.000 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U66/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U66/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X1Y85        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[14])
                                                      0.114     0.114 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U66/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     0.114    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U66/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y85        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.033     0.147 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U66/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[14]
                         net (fo=4, routed)           0.077     0.224    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U66/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[3]_0[1]
    SLICE_X4Y211         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U66/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.964     0.964    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.580     2.695    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U66/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/aclk
    SLICE_X4Y211         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U66/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U63/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U63/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.147ns (65.516%)  route 0.077ns (34.484%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.733ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.556ns
  Clock Net Delay (Destination): 1.599ns (routing 0.788ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y92        DSP_C_DATA                   0.000     0.000 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U63/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U63/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X0Y92        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[22])
                                                      0.114     0.114 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U63/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     0.114    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U63/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<22>
    DSP48E2_X0Y92        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.033     0.147 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U63/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[22]
                         net (fo=3, routed)           0.077     0.224    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U63/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]_1[8]
    SLICE_X1Y232         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U63/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.964     0.964    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.599     2.714    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U63/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
    SLICE_X1Y232         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U63/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U56/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U56/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.147ns (64.839%)  route 0.080ns (35.161%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.733ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.556ns
  Clock Net Delay (Destination): 1.693ns (routing 0.788ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y82        DSP_C_DATA                   0.000     0.000 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U56/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U56/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X6Y82        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[22])
                                                      0.114     0.114 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U56/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     0.114    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U56/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<22>
    DSP48E2_X6Y82        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.033     0.147 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U56/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[22]
                         net (fo=3, routed)           0.080     0.227    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U56/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]_1[8]
    SLICE_X24Y207        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U56/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.964     0.964    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.693     2.808    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U56/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
    SLICE_X24Y207        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U56/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U56/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[13]
                            (internal pin)
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U56/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.402%)  route 0.081ns (35.598%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.733ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.556ns
  Clock Net Delay (Destination): 1.691ns (routing 0.788ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y82        DSP_C_DATA                   0.000     0.000 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U56/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[13]
                         net (fo=2, routed)           0.000     0.000    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U56/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<13>
    DSP48E2_X6Y82        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[13]_ALU_OUT[13])
                                                      0.114     0.114 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U56/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     0.114    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U56/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<13>
    DSP48E2_X6Y82        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.033     0.147 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U56/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[13]
                         net (fo=3, routed)           0.081     0.228    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U56/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[3]_0[0]
    SLICE_X25Y206        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U56/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.964     0.964    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.691     2.806    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U56/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/aclk
    SLICE_X25Y206        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U56/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U56/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U56/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.342%)  route 0.081ns (35.658%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.733ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.556ns
  Clock Net Delay (Destination): 1.694ns (routing 0.788ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y82        DSP_C_DATA                   0.000     0.000 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U56/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U56/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X6Y82        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[18])
                                                      0.114     0.114 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U56/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     0.114    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U56/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<18>
    DSP48E2_X6Y82        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.033     0.147 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U56/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[18]
                         net (fo=3, routed)           0.081     0.228    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U56/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]_1[4]
    SLICE_X24Y207        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U56/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y82        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG_inst/O
                         net (fo=1, routed)           0.964     0.964    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=20047, routed)       1.694     2.809    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U56/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
    SLICE_X24Y207        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U56/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C





