From dbf079b7da093fe53a1833fd4be3641f0b8f13b1 Mon Sep 17 00:00:00 2001
From: Daniel Ammann <daniel.ammann@bytesatwork.ch>
Date: Tue, 28 Jun 2022 14:41:42 +0200
Subject: [PATCH] ARM: dts: stm32mp175c-bytedevkit: Add support for byteDEVKIT
 V1.3

Support byteDEVKIT V1.1 and V1.3.

Signed-off-by: Daniel Ammann <daniel.ammann@bytesatwork.ch>
---
 MAINTAINERS                                   |  2 +
 .../boot/dts/stm32mp157c-bytedevkit-v1-1.dts  | 39 ++++++++++++++
 .../boot/dts/stm32mp157c-bytedevkit-v1-3.dts  | 32 ++++++++++++
 arch/arm/boot/dts/stm32mp157c-bytedevkit.dts  | 13 -----
 arch/arm/boot/dts/stm32mp157c-bytedevkit.dtsi | 52 ++++++++++---------
 .../boot/dts/stm32mp157c-byteengine-m5.dtsi   |  4 --
 6 files changed, 100 insertions(+), 42 deletions(-)
 create mode 100644 arch/arm/boot/dts/stm32mp157c-bytedevkit-v1-1.dts
 create mode 100644 arch/arm/boot/dts/stm32mp157c-bytedevkit-v1-3.dts
 delete mode 100644 arch/arm/boot/dts/stm32mp157c-bytedevkit.dts

diff --git a/MAINTAINERS b/MAINTAINERS
index 6e3bb515a05b..c96a25cb9b00 100644
--- a/MAINTAINERS
+++ b/MAINTAINERS
@@ -4015,6 +4015,8 @@ BYTES AT WORK MODULES AND BOARDS
 M:	Daniel Ammann <daniel.ammann@bytesatwork.ch>
 S:	Maintained
 F:	Documentation/devicetree/bindings/arm/bytesatwork/bytesatwork.yaml
+F:	arch/arm/boot/dts/*bytedevkit*
+F:	arch/arm/boot/dts/*byteengine*
 
 C-MEDIA CMI8788 DRIVER
 M:	Clemens Ladisch <clemens@ladisch.de>
diff --git a/arch/arm/boot/dts/stm32mp157c-bytedevkit-v1-1.dts b/arch/arm/boot/dts/stm32mp157c-bytedevkit-v1-1.dts
new file mode 100644
index 000000000000..827410b5980f
--- /dev/null
+++ b/arch/arm/boot/dts/stm32mp157c-bytedevkit-v1-1.dts
@@ -0,0 +1,39 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ *  Copyright (C) 2022 bytes at work AG - http://www.bytesatwork.ch
+ */
+
+/dts-v1/;
+
+#include "stm32mp157c-bytedevkit.dtsi"
+
+/ {
+	model = "byteDEVKIT V1.1";
+	compatible = "batw,bytedevkit", "batw,m5", "st,stm32mp157";
+};
+
+&ethernet0 {
+	status = "okay";
+	pinctrl-0 = <&ethernet0_rgmii_pins>;
+	pinctrl-names = "default";
+	phy-mode = "rgmii-id";
+	phy-handle = <&phy0>;
+	st,eth-clk-sel = <1>;
+	max-speed = <1000>;
+	clock-names = "stmmaceth", "mac-clk-tx", "mac-clk-rx", "eth-ck", "syscfg-clk", "ethstp";
+	clocks = <&rcc ETHMAC>, <&rcc ETHTX>, <&rcc ETHRX>, <&rcc ETHCK_K>, <&rcc SYSCFG>,
+		 <&rcc ETHSTP>;
+
+	mdio0 {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		compatible = "snps,dwmac-mdio";
+		phy0: ethernet-phy@0 {
+			reg = <0>;
+			ti,rx-internal-delay = <DP83867_RGMIIDCTL_3_00_NS>;
+			ti,tx-internal-delay = <DP83867_RGMIIDCTL_2_75_NS>;
+			ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
+			ti,dp83867-rxctrl-strap-quirk;
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/stm32mp157c-bytedevkit-v1-3.dts b/arch/arm/boot/dts/stm32mp157c-bytedevkit-v1-3.dts
new file mode 100644
index 000000000000..3b065c310f3d
--- /dev/null
+++ b/arch/arm/boot/dts/stm32mp157c-bytedevkit-v1-3.dts
@@ -0,0 +1,32 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ *  Copyright (C) 2022 bytes at work AG - http://www.bytesatwork.ch
+ */
+
+/dts-v1/;
+
+#include "stm32mp157c-bytedevkit.dtsi"
+
+/ {
+	model = "byteDEVKIT V1.3";
+	compatible = "batw,bytedevkit", "batw,m5", "st,stm32mp157";
+};
+
+&ethernet0 {
+	status = "okay";
+	pinctrl-0 = <&ethernet0_rmii_pins>;
+	pinctrl-names = "default";
+	phy-mode = "rmii";
+	phy-handle = <&phy0>;
+	max-speed = <100>;
+	phy-reset-gpios = <&gpioa 12 GPIO_ACTIVE_LOW>;
+
+	mdio0 {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		compatible = "snps,dwmac-mdio";
+		phy0: ethernet-phy@0 {
+			reg = <0>;
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/stm32mp157c-bytedevkit.dts b/arch/arm/boot/dts/stm32mp157c-bytedevkit.dts
deleted file mode 100644
index 5f232cf519b2..000000000000
--- a/arch/arm/boot/dts/stm32mp157c-bytedevkit.dts
+++ /dev/null
@@ -1,13 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0
-/*
- *  Copyright (C) 2020 bytes at work AG - http://www.bytesatwork.ch
- */
-
-/dts-v1/;
-
-#include "stm32mp157c-bytedevkit.dtsi"
-
-/ {
-	model = "byteDEVKIT V1.1";
-	compatible = "batw,bytedevkit", "batw,m5", "st,stm32mp157";
-};
diff --git a/arch/arm/boot/dts/stm32mp157c-bytedevkit.dtsi b/arch/arm/boot/dts/stm32mp157c-bytedevkit.dtsi
index 4dcb194d0885..c5d8bc987cc6 100644
--- a/arch/arm/boot/dts/stm32mp157c-bytedevkit.dtsi
+++ b/arch/arm/boot/dts/stm32mp157c-bytedevkit.dtsi
@@ -120,6 +120,33 @@ pins3 {
 		};
 	};
 
+	ethernet0_rmii_pins: rmii-0 {
+		pins1 {
+			pinmux = <STM32_PINMUX('B', 12, AF11)>, /* ETH_RMII_TXD0 */
+				 <STM32_PINMUX('G', 14, AF11)>, /* ETH_RMII_TXD1 */
+				 <STM32_PINMUX('G', 11, AF11)>, /* ETH_RMII_TX_EN */
+				 <STM32_PINMUX('C', 1, AF11)>; /* ETH_MDC */
+			bias-disable;
+			drive-push-pull;
+			slew-rate = <2>;
+		};
+
+		pins2 {
+			pinmux = <STM32_PINMUX('A', 2, AF11)>; /* ETH_MDIO */
+			bias-disable;
+			drive-push-pull;
+			slew-rate = <0>;
+		};
+
+		pins3 {
+			pinmux = <STM32_PINMUX('C', 4, AF11)>, /* ETH_RMII_RXD0 */
+				 <STM32_PINMUX('C', 5, AF11)>, /* ETH_RMII_RXD1 */
+				 <STM32_PINMUX('A', 1, AF11)>, /* ETH_RMII_REF_CLK */
+				 <STM32_PINMUX('A', 7, AF11)>; /* ETH_RMII_CRS_DV */
+			bias-disable;
+		};
+	};
+
 	/* same as &i2c2_pins_a but with pull-up */
 	i2c2_pins: i2c2-0 {
 		pins {
@@ -154,31 +181,6 @@ &sdmmc1 {
 	status = "okay";
 };
 
-&ethernet0 {
-	status = "okay";
-	pinctrl-0 = <&ethernet0_rgmii_pins>;
-	pinctrl-names = "default";
-	phy-mode = "rgmii-id";
-	phy-handle = <&phy0>;
-	st,eth-clk-sel = <1>;
-	max-speed = <1000>;
-	clock-names = "stmmaceth", "mac-clk-tx", "mac-clk-rx", "eth-ck", "syscfg-clk", "ethstp";
-	clocks = <&rcc ETHMAC>, <&rcc ETHTX>, <&rcc ETHRX>, <&rcc ETHCK_K>, <&rcc SYSCFG>, <&rcc ETHSTP>;
-
-	mdio0 {
-		#address-cells = <1>;
-		#size-cells = <0>;
-		compatible = "snps,dwmac-mdio";
-		phy0: ethernet-phy@0 {
-			reg = <0>;
-			ti,rx-internal-delay = <DP83867_RGMIIDCTL_3_00_NS>;
-			ti,tx-internal-delay = <DP83867_RGMIIDCTL_2_75_NS>;
-			ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
-			ti,dp83867-rxctrl-strap-quirk;
-		};
-	};
-};
-
 &i2c2 {
 	pinctrl-names = "default", "sleep";
 	pinctrl-0 = <&i2c2_pins>;
diff --git a/arch/arm/boot/dts/stm32mp157c-byteengine-m5.dtsi b/arch/arm/boot/dts/stm32mp157c-byteengine-m5.dtsi
index 546ce53b8c4c..5c8cc90963dc 100644
--- a/arch/arm/boot/dts/stm32mp157c-byteengine-m5.dtsi
+++ b/arch/arm/boot/dts/stm32mp157c-byteengine-m5.dtsi
@@ -113,10 +113,6 @@ &i2c4 {
 	/delete-property/dmas;
 	/delete-property/dma-names;
 
-	eeprom: eeprom@50 {
-		reg = <0x50>;
-	};
-
 	pmic: stpmic@33 {
 		compatible = "st,stpmic1";
 		reg = <0x33>;
-- 
2.39.2

