
*** Running vivado
    with args -log design_1_blk_mem_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_blk_mem_gen_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_blk_mem_gen_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 291.340 ; gain = 80.930
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'design_1_blk_mem_gen_0_0' (9#1) [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:02:18 ; elapsed = 00:02:39 . Memory (MB): peak = 490.191 ; gain = 279.781
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:18 ; elapsed = 00:02:41 . Memory (MB): peak = 490.191 ; gain = 279.781
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 558.664 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:02:49 ; elapsed = 00:03:18 . Memory (MB): peak = 558.664 ; gain = 348.254
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:49 ; elapsed = 00:03:18 . Memory (MB): peak = 558.664 ; gain = 348.254
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:49 ; elapsed = 00:03:18 . Memory (MB): peak = 558.664 ; gain = 348.254
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:50 ; elapsed = 00:03:18 . Memory (MB): peak = 558.664 ; gain = 348.254
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:50 ; elapsed = 00:03:18 . Memory (MB): peak = 558.664 ; gain = 348.254
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:04 ; elapsed = 00:03:33 . Memory (MB): peak = 578.617 ; gain = 368.207
Finished Timing Optimization : Time (s): cpu = 00:03:04 ; elapsed = 00:03:33 . Memory (MB): peak = 578.617 ; gain = 368.207
Finished Technology Mapping : Time (s): cpu = 00:03:04 ; elapsed = 00:03:33 . Memory (MB): peak = 589.273 ; gain = 378.863
Finished IO Insertion : Time (s): cpu = 00:03:04 ; elapsed = 00:03:33 . Memory (MB): peak = 589.273 ; gain = 378.863
Finished Renaming Generated Instances : Time (s): cpu = 00:03:04 ; elapsed = 00:03:33 . Memory (MB): peak = 589.273 ; gain = 378.863
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:04 ; elapsed = 00:03:33 . Memory (MB): peak = 589.273 ; gain = 378.863
Finished Renaming Generated Ports : Time (s): cpu = 00:03:04 ; elapsed = 00:03:33 . Memory (MB): peak = 589.273 ; gain = 378.863
Finished Handling Custom Attributes : Time (s): cpu = 00:03:04 ; elapsed = 00:03:34 . Memory (MB): peak = 589.273 ; gain = 378.863
Finished Renaming Generated Nets : Time (s): cpu = 00:03:04 ; elapsed = 00:03:34 . Memory (MB): peak = 589.273 ; gain = 378.863

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:03:04 ; elapsed = 00:03:34 . Memory (MB): peak = 589.273 ; gain = 378.863
synth_design: Time (s): cpu = 00:03:02 ; elapsed = 00:03:29 . Memory (MB): peak = 619.934 ; gain = 405.781
