Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Apr  4 18:08:12 2023
| Host         : Nussandr running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    34 |
|    Minimum number of control sets                        |    34 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   137 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    34 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |    28 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              46 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              21 |            6 |
| Yes          | No                    | No                     |             160 |           73 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+----------------------------------------+-------------------------------------+------------------+----------------+--------------+
|          Clock Signal         |              Enable Signal             |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+----------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  divider/counter/out_reg[0]_0 |                                        |                                     |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG              | countSort/secondCounter/E[8]           |                                     |                2 |              4 |         2.00 |
|  clock_IBUF_BUFG              | countSort/secondCounter/E[9]           |                                     |                3 |              4 |         1.33 |
|  clock_IBUF_BUFG              |                                        | filter1/synchronizationSignal/SR[0] |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG              |                                        | filter2/synchronizationSignal/SR[0] |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG              |                                        | filter3/synchronizationSignal/SR[0] |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG              | countSort/secondCounter/out[3]_i_1_n_0 | filter3/SS[0]                       |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG              | countSort/secondCounter/E[1]           |                                     |                3 |              4 |         1.33 |
|  clock_IBUF_BUFG              | countSort/secondCounter/E[2]           |                                     |                3 |              4 |         1.33 |
|  clock_IBUF_BUFG              | countSort/secondCounter/E[3]           |                                     |                3 |              4 |         1.33 |
|  clock_IBUF_BUFG              | countSort/secondCounter/E[4]           |                                     |                3 |              4 |         1.33 |
|  clock_IBUF_BUFG              | countSort/secondCounter/E[5]           |                                     |                3 |              4 |         1.33 |
|  clock_IBUF_BUFG              | countSort/secondCounter/E[6]           |                                     |                3 |              4 |         1.33 |
|  clock_IBUF_BUFG              | countSort/secondCounter/E[0]           |                                     |                2 |              4 |         2.00 |
|  clock_IBUF_BUFG              | countSort/secondCounter/E[10]          |                                     |                3 |              4 |         1.33 |
|  clock_IBUF_BUFG              | countSort/secondCounter/E[7]           |                                     |                2 |              4 |         2.00 |
|  clock_IBUF_BUFG              | countSort/thirdCounter/topSignal_reg_0 |                                     |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG              | countSort/thirdCounter/topSignal_reg_4 |                                     |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG              | countSort/thirdCounter/topSignal_reg_5 |                                     |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG              | countSort/thirdCounter/topSignal_reg   |                                     |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG              | countSort/thirdCounter/topSignal_reg_2 |                                     |                2 |              4 |         2.00 |
|  clock_IBUF_BUFG              | countSort/thirdCounter/topSignal_reg_1 |                                     |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG              | countSort/thirdCounter/topSignal_reg_3 |                                     |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG              | countSort/thirdCounter/topSignal_reg_6 |                                     |                2 |              4 |         2.00 |
|  clock_IBUF_BUFG              | countSort/thirdCounter/E[0]            |                                     |                3 |              4 |         1.33 |
|  clock_IBUF_BUFG              | countSort/thirdCounter/E[1]            |                                     |                3 |              4 |         1.33 |
|  clock_IBUF_BUFG              | countSort/thirdCounter/E[2]            |                                     |                3 |              4 |         1.33 |
|  clock_IBUF_BUFG              | countSort/thirdCounter/E[4]            |                                     |                3 |              4 |         1.33 |
|  clock_IBUF_BUFG              | countSort/thirdCounter/E[3]            |                                     |                3 |              4 |         1.33 |
|  clock_IBUF_BUFG              |                                        | filter3/SS[0]                       |                3 |              9 |         3.00 |
|  divider/outClock             |                                        |                                     |                3 |             18 |         6.00 |
|  clock_IBUF_BUFG              |                                        |                                     |               12 |             27 |         2.25 |
|  clock_IBUF_BUFG              | filter1/E[0]                           |                                     |               10 |             32 |         3.20 |
|  clock_IBUF_BUFG              | filter2/E[0]                           |                                     |                8 |             32 |         4.00 |
+-------------------------------+----------------------------------------+-------------------------------------+------------------+----------------+--------------+


