|part3
CLOCK_50 => CLOCK_50.IN11
CLOCK2_50 => CLOCK2_50.IN1
KEY[0] => reset.IN8
FPGA_I2C_SCLK <= audio_and_video_config:cfg.port3
FPGA_I2C_SDAT <> audio_and_video_config:cfg.port2
AUD_XCK <= clock_generator:my_clock_gen.port2
AUD_DACLRCK => AUD_DACLRCK.IN1
AUD_ADCLRCK => AUD_ADCLRCK.IN1
AUD_BCLK => AUD_BCLK.IN1
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_DACDAT <= audio_codec:codec.port14


|part3|encrypt:rc4_en_l
clk => clk.IN1
rst => rst.IN1
password[0] => password[0].IN1
password[1] => password[1].IN1
password[2] => password[2].IN1
password[3] => password[3].IN1
password[4] => password[4].IN1
password[5] => password[5].IN1
password[6] => password[6].IN1
password[7] => password[7].IN1
password[8] => password[8].IN1
password[9] => password[9].IN1
password[10] => password[10].IN1
password[11] => password[11].IN1
password[12] => password[12].IN1
password[13] => password[13].IN1
password[14] => password[14].IN1
password[15] => password[15].IN1
password[16] => password[16].IN1
password[17] => password[17].IN1
password[18] => password[18].IN1
password[19] => password[19].IN1
password[20] => password[20].IN1
password[21] => password[21].IN1
password[22] => password[22].IN1
password[23] => password[23].IN1
data_in[0] => data_out.IN1
data_in[1] => data_out.IN1
data_in[2] => data_out.IN1
data_in[3] => data_out.IN1
data_in[4] => data_out.IN1
data_in[5] => data_out.IN1
data_in[6] => data_out.IN1
data_in[7] => data_out.IN1
data_in[8] => data_out.IN1
data_in[9] => data_out.IN1
data_in[10] => data_out.IN1
data_in[11] => data_out.IN1
data_in[12] => data_out.IN1
data_in[13] => data_out.IN1
data_in[14] => data_out.IN1
data_in[15] => data_out.IN1
data_in[16] => data_out.IN1
data_in[17] => data_out.IN1
data_in[18] => data_out.IN1
data_in[19] => data_out.IN1
data_in[20] => data_out.IN1
data_in[21] => data_out.IN1
data_in[22] => data_out.IN1
data_in[23] => data_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
init_done <= rc4:device.init_done


|part3|encrypt:rc4_en_l|rc4:device
clk => ~NO_FANOUT~
rst => KSState.OUTPUTSELECT
rst => KSState.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => KSState.0111.IN1
rst => Selector2328.IN2
rst => Selector2328.IN3
rst => Selector2328.IN4
rst => Selector2328.IN5
rst => Selector2328.IN6
rst => Selector2328.IN7
rst => output_ready.IN1
rst => Selector2049.IN3
rst => Selector2049.IN4
rst => Selector1.IN4
rst => Selector1.IN5
rst => key[0].IN1
rst => tmp[7].IN1
rst => Selector2068.IN3
rst => Selector2068.IN4
rst => Selector2068.IN5
rst => Selector2069.IN2
rst => Selector2069.IN3
rst => Selector2069.IN4
rst => S[255][0].IN1
rst => S[255][0].IN1
rst => S[254][0].IN1
rst => S[254][0].IN1
rst => S[253][0].IN1
rst => S[253][0].IN1
rst => S[252][0].IN1
rst => S[252][0].IN1
rst => S[251][0].IN1
rst => S[251][0].IN1
rst => S[250][0].IN1
rst => S[250][0].IN1
rst => S[249][0].IN1
rst => S[249][0].IN1
rst => S[248][0].IN1
rst => S[248][0].IN1
rst => S[247][0].IN1
rst => S[247][0].IN1
rst => S[246][0].IN1
rst => S[246][0].IN1
rst => S[245][0].IN1
rst => S[245][0].IN1
rst => S[244][0].IN1
rst => S[244][0].IN1
rst => S[243][0].IN1
rst => S[243][0].IN1
rst => S[242][0].IN1
rst => S[242][0].IN1
rst => S[241][0].IN1
rst => S[241][0].IN1
rst => S[240][0].IN1
rst => S[240][0].IN1
rst => S[239][0].IN1
rst => S[239][0].IN1
rst => S[238][0].IN1
rst => S[238][0].IN1
rst => S[237][0].IN1
rst => S[237][0].IN1
rst => S[236][0].IN1
rst => S[236][0].IN1
rst => S[235][0].IN1
rst => S[235][0].IN1
rst => S[234][0].IN1
rst => S[234][0].IN1
rst => S[233][0].IN1
rst => S[233][0].IN1
rst => S[232][0].IN1
rst => S[232][0].IN1
rst => S[231][0].IN1
rst => S[231][0].IN1
rst => S[230][0].IN1
rst => S[230][0].IN1
rst => S[229][0].IN1
rst => S[229][0].IN1
rst => S[228][0].IN1
rst => S[228][0].IN1
rst => S[227][0].IN1
rst => S[227][0].IN1
rst => S[226][0].IN1
rst => S[226][0].IN1
rst => S[225][0].IN1
rst => S[225][0].IN1
rst => S[224][0].IN1
rst => S[224][0].IN1
rst => S[223][0].IN1
rst => S[223][0].IN1
rst => S[222][0].IN1
rst => S[222][0].IN1
rst => S[221][0].IN1
rst => S[221][0].IN1
rst => S[220][0].IN1
rst => S[220][0].IN1
rst => S[219][0].IN1
rst => S[219][0].IN1
rst => S[218][0].IN1
rst => S[218][0].IN1
rst => S[217][0].IN1
rst => S[217][0].IN1
rst => S[216][0].IN1
rst => S[216][0].IN1
rst => S[215][0].IN1
rst => S[215][0].IN1
rst => S[214][0].IN1
rst => S[214][0].IN1
rst => S[213][0].IN1
rst => S[213][0].IN1
rst => S[212][0].IN1
rst => S[212][0].IN1
rst => S[211][0].IN1
rst => S[211][0].IN1
rst => S[210][0].IN1
rst => S[210][0].IN1
rst => S[209][0].IN1
rst => S[209][0].IN1
rst => S[208][0].IN1
rst => S[208][0].IN1
rst => S[207][0].IN1
rst => S[207][0].IN1
rst => S[206][0].IN1
rst => S[206][0].IN1
rst => S[205][0].IN1
rst => S[205][0].IN1
rst => S[204][0].IN1
rst => S[204][0].IN1
rst => S[203][0].IN1
rst => S[203][0].IN1
rst => S[202][0].IN1
rst => S[202][0].IN1
rst => S[201][0].IN1
rst => S[201][0].IN1
rst => S[200][0].IN1
rst => S[200][0].IN1
rst => S[199][0].IN1
rst => S[199][0].IN1
rst => S[198][0].IN1
rst => S[198][0].IN1
rst => S[197][0].IN1
rst => S[197][0].IN1
rst => S[196][0].IN1
rst => S[196][0].IN1
rst => S[195][0].IN1
rst => S[195][0].IN1
rst => S[194][0].IN1
rst => S[194][0].IN1
rst => S[193][0].IN1
rst => S[193][0].IN1
rst => S[192][0].IN1
rst => S[192][0].IN1
rst => S[191][0].IN1
rst => S[191][0].IN1
rst => S[190][0].IN1
rst => S[190][0].IN1
rst => S[189][0].IN1
rst => S[189][0].IN1
rst => S[188][0].IN1
rst => S[188][0].IN1
rst => S[187][0].IN1
rst => S[187][0].IN1
rst => S[186][0].IN1
rst => S[186][0].IN1
rst => S[185][0].IN1
rst => S[185][0].IN1
rst => S[184][0].IN1
rst => S[184][0].IN1
rst => S[183][0].IN1
rst => S[183][0].IN1
rst => S[182][0].IN1
rst => S[182][0].IN1
rst => S[181][0].IN1
rst => S[181][0].IN1
rst => S[180][0].IN1
rst => S[180][0].IN1
rst => S[179][0].IN1
rst => S[179][0].IN1
rst => S[178][0].IN1
rst => S[178][0].IN1
rst => S[177][0].IN1
rst => S[177][0].IN1
rst => S[176][0].IN1
rst => S[176][0].IN1
rst => S[175][0].IN1
rst => S[175][0].IN1
rst => S[174][0].IN1
rst => S[174][0].IN1
rst => S[173][0].IN1
rst => S[173][0].IN1
rst => S[172][0].IN1
rst => S[172][0].IN1
rst => S[171][0].IN1
rst => S[171][0].IN1
rst => S[170][0].IN1
rst => S[170][0].IN1
rst => S[169][0].IN1
rst => S[169][0].IN1
rst => S[168][0].IN1
rst => S[168][0].IN1
rst => S[167][0].IN1
rst => S[167][0].IN1
rst => S[166][0].IN1
rst => S[166][0].IN1
rst => S[165][0].IN1
rst => S[165][0].IN1
rst => S[164][0].IN1
rst => S[164][0].IN1
rst => S[163][0].IN1
rst => S[163][0].IN1
rst => S[162][0].IN1
rst => S[162][0].IN1
rst => S[161][0].IN1
rst => S[161][0].IN1
rst => S[160][0].IN1
rst => S[160][0].IN1
rst => S[159][0].IN1
rst => S[159][0].IN1
rst => S[158][0].IN1
rst => S[158][0].IN1
rst => S[157][0].IN1
rst => S[157][0].IN1
rst => S[156][0].IN1
rst => S[156][0].IN1
rst => S[155][0].IN1
rst => S[155][0].IN1
rst => S[154][0].IN1
rst => S[154][0].IN1
rst => S[153][0].IN1
rst => S[153][0].IN1
rst => S[152][0].IN1
rst => S[152][0].IN1
rst => S[151][0].IN1
rst => S[151][0].IN1
rst => S[150][0].IN1
rst => S[150][0].IN1
rst => S[149][0].IN1
rst => S[149][0].IN1
rst => S[148][0].IN1
rst => S[148][0].IN1
rst => S[147][0].IN1
rst => S[147][0].IN1
rst => S[146][0].IN1
rst => S[146][0].IN1
rst => S[145][0].IN1
rst => S[145][0].IN1
rst => S[144][0].IN1
rst => S[144][0].IN1
rst => S[143][0].IN1
rst => S[143][0].IN1
rst => S[142][0].IN1
rst => S[142][0].IN1
rst => S[141][0].IN1
rst => S[141][0].IN1
rst => S[140][0].IN1
rst => S[140][0].IN1
rst => S[139][0].IN1
rst => S[139][0].IN1
rst => S[138][0].IN1
rst => S[138][0].IN1
rst => S[137][0].IN1
rst => S[137][0].IN1
rst => S[136][0].IN1
rst => S[136][0].IN1
rst => S[135][0].IN1
rst => S[135][0].IN1
rst => S[134][0].IN1
rst => S[134][0].IN1
rst => S[133][0].IN1
rst => S[133][0].IN1
rst => S[132][0].IN1
rst => S[132][0].IN1
rst => S[131][0].IN1
rst => S[131][0].IN1
rst => S[130][0].IN1
rst => S[130][0].IN1
rst => S[129][0].IN1
rst => S[129][0].IN1
rst => S[128][0].IN1
rst => S[128][0].IN1
rst => S[127][0].IN1
rst => S[127][0].IN1
rst => S[126][0].IN1
rst => S[126][0].IN1
rst => S[125][0].IN1
rst => S[125][0].IN1
rst => S[124][0].IN1
rst => S[124][0].IN1
rst => S[123][0].IN1
rst => S[123][0].IN1
rst => S[122][0].IN1
rst => S[122][0].IN1
rst => S[121][0].IN1
rst => S[121][0].IN1
rst => S[120][0].IN1
rst => S[120][0].IN1
rst => S[119][0].IN1
rst => S[119][0].IN1
rst => S[118][0].IN1
rst => S[118][0].IN1
rst => S[117][0].IN1
rst => S[117][0].IN1
rst => S[116][0].IN1
rst => S[116][0].IN1
rst => S[115][0].IN1
rst => S[115][0].IN1
rst => S[114][0].IN1
rst => S[114][0].IN1
rst => S[113][0].IN1
rst => S[113][0].IN1
rst => S[112][0].IN1
rst => S[112][0].IN1
rst => S[111][0].IN1
rst => S[111][0].IN1
rst => S[110][0].IN1
rst => S[110][0].IN1
rst => S[109][0].IN1
rst => S[109][0].IN1
rst => S[108][0].IN1
rst => S[108][0].IN1
rst => S[107][0].IN1
rst => S[107][0].IN1
rst => S[106][0].IN1
rst => S[106][0].IN1
rst => S[105][0].IN1
rst => S[105][0].IN1
rst => S[104][0].IN1
rst => S[104][0].IN1
rst => S[103][0].IN1
rst => S[103][0].IN1
rst => S[102][0].IN1
rst => S[102][0].IN1
rst => S[101][0].IN1
rst => S[101][0].IN1
rst => S[100][0].IN1
rst => S[100][0].IN1
rst => S[99][0].IN1
rst => S[99][0].IN1
rst => S[98][0].IN1
rst => S[98][0].IN1
rst => S[97][0].IN1
rst => S[97][0].IN1
rst => S[96][0].IN1
rst => S[96][0].IN1
rst => S[95][0].IN1
rst => S[95][0].IN1
rst => S[94][0].IN1
rst => S[94][0].IN1
rst => S[93][0].IN1
rst => S[93][0].IN1
rst => S[92][0].IN1
rst => S[92][0].IN1
rst => S[91][0].IN1
rst => S[91][0].IN1
rst => S[90][0].IN1
rst => S[90][0].IN1
rst => S[89][0].IN1
rst => S[89][0].IN1
rst => S[88][0].IN1
rst => S[88][0].IN1
rst => S[87][0].IN1
rst => S[87][0].IN1
rst => S[86][0].IN1
rst => S[86][0].IN1
rst => S[85][0].IN1
rst => S[85][0].IN1
rst => S[84][0].IN1
rst => S[84][0].IN1
rst => S[83][0].IN1
rst => S[83][0].IN1
rst => S[82][0].IN1
rst => S[82][0].IN1
rst => S[81][0].IN1
rst => S[81][0].IN1
rst => S[80][0].IN1
rst => S[80][0].IN1
rst => S[79][0].IN1
rst => S[79][0].IN1
rst => S[78][0].IN1
rst => S[78][0].IN1
rst => S[77][0].IN1
rst => S[77][0].IN1
rst => S[76][0].IN1
rst => S[76][0].IN1
rst => S[75][0].IN1
rst => S[75][0].IN1
rst => S[74][0].IN1
rst => S[74][0].IN1
rst => S[73][0].IN1
rst => S[73][0].IN1
rst => S[72][0].IN1
rst => S[72][0].IN1
rst => S[71][0].IN1
rst => S[71][0].IN1
rst => S[70][0].IN1
rst => S[70][0].IN1
rst => S[69][0].IN1
rst => S[69][0].IN1
rst => S[68][0].IN1
rst => S[68][0].IN1
rst => S[67][0].IN1
rst => S[67][0].IN1
rst => S[66][0].IN1
rst => S[66][0].IN1
rst => S[65][0].IN1
rst => S[65][0].IN1
rst => S[64][0].IN1
rst => S[64][0].IN1
rst => S[63][0].IN1
rst => S[63][0].IN1
rst => S[62][0].IN1
rst => S[62][0].IN1
rst => S[61][0].IN1
rst => S[61][0].IN1
rst => S[60][0].IN1
rst => S[60][0].IN1
rst => S[59][0].IN1
rst => S[59][0].IN1
rst => S[58][0].IN1
rst => S[58][0].IN1
rst => S[57][0].IN1
rst => S[57][0].IN1
rst => S[56][0].IN1
rst => S[56][0].IN1
rst => S[55][0].IN1
rst => S[55][0].IN1
rst => S[54][0].IN1
rst => S[54][0].IN1
rst => S[53][0].IN1
rst => S[53][0].IN1
rst => S[52][0].IN1
rst => S[52][0].IN1
rst => S[51][0].IN1
rst => S[51][0].IN1
rst => S[50][0].IN1
rst => S[50][0].IN1
rst => S[49][0].IN1
rst => S[49][0].IN1
rst => S[48][0].IN1
rst => S[48][0].IN1
rst => S[47][0].IN1
rst => S[47][0].IN1
rst => S[46][0].IN1
rst => S[46][0].IN1
rst => S[45][0].IN1
rst => S[45][0].IN1
rst => S[44][0].IN1
rst => S[44][0].IN1
rst => S[43][0].IN1
rst => S[43][0].IN1
rst => S[42][0].IN1
rst => S[42][0].IN1
rst => S[41][0].IN1
rst => S[41][0].IN1
rst => S[40][0].IN1
rst => S[40][0].IN1
rst => S[39][0].IN1
rst => S[39][0].IN1
rst => S[38][0].IN1
rst => S[38][0].IN1
rst => S[37][0].IN1
rst => S[37][0].IN1
rst => S[36][0].IN1
rst => S[36][0].IN1
rst => S[35][0].IN1
rst => S[35][0].IN1
rst => S[34][0].IN1
rst => S[34][0].IN1
rst => S[33][0].IN1
rst => S[33][0].IN1
rst => S[32][0].IN1
rst => S[32][0].IN1
rst => S[31][0].IN1
rst => S[31][0].IN1
rst => S[30][0].IN1
rst => S[30][0].IN1
rst => S[29][0].IN1
rst => S[29][0].IN1
rst => S[28][0].IN1
rst => S[28][0].IN1
rst => S[27][0].IN1
rst => S[27][0].IN1
rst => S[26][0].IN1
rst => S[26][0].IN1
rst => S[25][0].IN1
rst => S[25][0].IN1
rst => S[24][0].IN1
rst => S[24][0].IN1
rst => S[23][0].IN1
rst => S[23][0].IN1
rst => S[22][0].IN1
rst => S[22][0].IN1
rst => S[21][0].IN1
rst => S[21][0].IN1
rst => S[20][0].IN1
rst => S[20][0].IN1
rst => S[19][0].IN1
rst => S[19][0].IN1
rst => S[18][0].IN1
rst => S[18][0].IN1
rst => S[17][0].IN1
rst => S[17][0].IN1
rst => S[16][0].IN1
rst => S[16][0].IN1
rst => S[15][0].IN1
rst => S[15][0].IN1
rst => S[14][0].IN1
rst => S[14][0].IN1
rst => S[13][0].IN1
rst => S[13][0].IN1
rst => S[12][0].IN1
rst => S[12][0].IN1
rst => S[11][0].IN1
rst => S[11][0].IN1
rst => S[10][0].IN1
rst => S[10][0].IN1
rst => S[9][0].IN1
rst => S[9][0].IN1
rst => S[8][0].IN1
rst => S[8][0].IN1
rst => S[7][0].IN1
rst => S[7][0].IN1
rst => S[6][0].IN1
rst => S[6][0].IN1
rst => S[5][0].IN1
rst => S[5][0].IN1
rst => S[4][0].IN1
rst => S[4][0].IN1
rst => S[3][0].IN1
rst => S[3][0].IN1
rst => S[2][0].IN1
rst => S[2][0].IN1
rst => S[1][0].IN1
rst => S[1][0].IN1
rst => S[0][0].IN1
rst => S[0][0].IN1
rst => Selector2330.IN1
rst => Selector2332.IN4
rst => Selector2334.IN1
rst => Selector2336.IN4
rst => Selector0.IN4
rst => j[6].IN1
rst => Selector0.IN5
rst => Selector2337.IN0
output_ready <= output_ready$latch.DB_MAX_OUTPUT_PORT_TYPE
password_input[0] => key[0].DATAIN
password_input[1] => key[1].DATAIN
password_input[2] => key[2].DATAIN
password_input[3] => key[3].DATAIN
password_input[4] => key[4].DATAIN
password_input[5] => key[5].DATAIN
password_input[6] => key[6].DATAIN
password_input[7] => key[7].DATAIN
K[0] <= K.DB_MAX_OUTPUT_PORT_TYPE
K[1] <= K.DB_MAX_OUTPUT_PORT_TYPE
K[2] <= K.DB_MAX_OUTPUT_PORT_TYPE
K[3] <= K.DB_MAX_OUTPUT_PORT_TYPE
K[4] <= K.DB_MAX_OUTPUT_PORT_TYPE
K[5] <= K.DB_MAX_OUTPUT_PORT_TYPE
K[6] <= K.DB_MAX_OUTPUT_PORT_TYPE
K[7] <= K.DB_MAX_OUTPUT_PORT_TYPE
init_done <= init_done.DB_MAX_OUTPUT_PORT_TYPE
valid => Selector2327.IN4
valid => Selector2329.IN7
valid => Selector2331.IN4
valid => Selector2333.IN4
valid => Selector2335.IN4
valid => Selector2338.IN4
valid => Selector2340.IN4


|part3|encrypt:rc4_en_r
clk => clk.IN1
rst => rst.IN1
password[0] => password[0].IN1
password[1] => password[1].IN1
password[2] => password[2].IN1
password[3] => password[3].IN1
password[4] => password[4].IN1
password[5] => password[5].IN1
password[6] => password[6].IN1
password[7] => password[7].IN1
password[8] => password[8].IN1
password[9] => password[9].IN1
password[10] => password[10].IN1
password[11] => password[11].IN1
password[12] => password[12].IN1
password[13] => password[13].IN1
password[14] => password[14].IN1
password[15] => password[15].IN1
password[16] => password[16].IN1
password[17] => password[17].IN1
password[18] => password[18].IN1
password[19] => password[19].IN1
password[20] => password[20].IN1
password[21] => password[21].IN1
password[22] => password[22].IN1
password[23] => password[23].IN1
data_in[0] => data_out.IN1
data_in[1] => data_out.IN1
data_in[2] => data_out.IN1
data_in[3] => data_out.IN1
data_in[4] => data_out.IN1
data_in[5] => data_out.IN1
data_in[6] => data_out.IN1
data_in[7] => data_out.IN1
data_in[8] => data_out.IN1
data_in[9] => data_out.IN1
data_in[10] => data_out.IN1
data_in[11] => data_out.IN1
data_in[12] => data_out.IN1
data_in[13] => data_out.IN1
data_in[14] => data_out.IN1
data_in[15] => data_out.IN1
data_in[16] => data_out.IN1
data_in[17] => data_out.IN1
data_in[18] => data_out.IN1
data_in[19] => data_out.IN1
data_in[20] => data_out.IN1
data_in[21] => data_out.IN1
data_in[22] => data_out.IN1
data_in[23] => data_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
init_done <= rc4:device.init_done


|part3|encrypt:rc4_en_r|rc4:device
clk => ~NO_FANOUT~
rst => KSState.OUTPUTSELECT
rst => KSState.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => KSState.0111.IN1
rst => Selector2328.IN2
rst => Selector2328.IN3
rst => Selector2328.IN4
rst => Selector2328.IN5
rst => Selector2328.IN6
rst => Selector2328.IN7
rst => output_ready.IN1
rst => Selector2049.IN3
rst => Selector2049.IN4
rst => Selector1.IN4
rst => Selector1.IN5
rst => key[0].IN1
rst => tmp[7].IN1
rst => Selector2068.IN3
rst => Selector2068.IN4
rst => Selector2068.IN5
rst => Selector2069.IN2
rst => Selector2069.IN3
rst => Selector2069.IN4
rst => S[255][0].IN1
rst => S[255][0].IN1
rst => S[254][0].IN1
rst => S[254][0].IN1
rst => S[253][0].IN1
rst => S[253][0].IN1
rst => S[252][0].IN1
rst => S[252][0].IN1
rst => S[251][0].IN1
rst => S[251][0].IN1
rst => S[250][0].IN1
rst => S[250][0].IN1
rst => S[249][0].IN1
rst => S[249][0].IN1
rst => S[248][0].IN1
rst => S[248][0].IN1
rst => S[247][0].IN1
rst => S[247][0].IN1
rst => S[246][0].IN1
rst => S[246][0].IN1
rst => S[245][0].IN1
rst => S[245][0].IN1
rst => S[244][0].IN1
rst => S[244][0].IN1
rst => S[243][0].IN1
rst => S[243][0].IN1
rst => S[242][0].IN1
rst => S[242][0].IN1
rst => S[241][0].IN1
rst => S[241][0].IN1
rst => S[240][0].IN1
rst => S[240][0].IN1
rst => S[239][0].IN1
rst => S[239][0].IN1
rst => S[238][0].IN1
rst => S[238][0].IN1
rst => S[237][0].IN1
rst => S[237][0].IN1
rst => S[236][0].IN1
rst => S[236][0].IN1
rst => S[235][0].IN1
rst => S[235][0].IN1
rst => S[234][0].IN1
rst => S[234][0].IN1
rst => S[233][0].IN1
rst => S[233][0].IN1
rst => S[232][0].IN1
rst => S[232][0].IN1
rst => S[231][0].IN1
rst => S[231][0].IN1
rst => S[230][0].IN1
rst => S[230][0].IN1
rst => S[229][0].IN1
rst => S[229][0].IN1
rst => S[228][0].IN1
rst => S[228][0].IN1
rst => S[227][0].IN1
rst => S[227][0].IN1
rst => S[226][0].IN1
rst => S[226][0].IN1
rst => S[225][0].IN1
rst => S[225][0].IN1
rst => S[224][0].IN1
rst => S[224][0].IN1
rst => S[223][0].IN1
rst => S[223][0].IN1
rst => S[222][0].IN1
rst => S[222][0].IN1
rst => S[221][0].IN1
rst => S[221][0].IN1
rst => S[220][0].IN1
rst => S[220][0].IN1
rst => S[219][0].IN1
rst => S[219][0].IN1
rst => S[218][0].IN1
rst => S[218][0].IN1
rst => S[217][0].IN1
rst => S[217][0].IN1
rst => S[216][0].IN1
rst => S[216][0].IN1
rst => S[215][0].IN1
rst => S[215][0].IN1
rst => S[214][0].IN1
rst => S[214][0].IN1
rst => S[213][0].IN1
rst => S[213][0].IN1
rst => S[212][0].IN1
rst => S[212][0].IN1
rst => S[211][0].IN1
rst => S[211][0].IN1
rst => S[210][0].IN1
rst => S[210][0].IN1
rst => S[209][0].IN1
rst => S[209][0].IN1
rst => S[208][0].IN1
rst => S[208][0].IN1
rst => S[207][0].IN1
rst => S[207][0].IN1
rst => S[206][0].IN1
rst => S[206][0].IN1
rst => S[205][0].IN1
rst => S[205][0].IN1
rst => S[204][0].IN1
rst => S[204][0].IN1
rst => S[203][0].IN1
rst => S[203][0].IN1
rst => S[202][0].IN1
rst => S[202][0].IN1
rst => S[201][0].IN1
rst => S[201][0].IN1
rst => S[200][0].IN1
rst => S[200][0].IN1
rst => S[199][0].IN1
rst => S[199][0].IN1
rst => S[198][0].IN1
rst => S[198][0].IN1
rst => S[197][0].IN1
rst => S[197][0].IN1
rst => S[196][0].IN1
rst => S[196][0].IN1
rst => S[195][0].IN1
rst => S[195][0].IN1
rst => S[194][0].IN1
rst => S[194][0].IN1
rst => S[193][0].IN1
rst => S[193][0].IN1
rst => S[192][0].IN1
rst => S[192][0].IN1
rst => S[191][0].IN1
rst => S[191][0].IN1
rst => S[190][0].IN1
rst => S[190][0].IN1
rst => S[189][0].IN1
rst => S[189][0].IN1
rst => S[188][0].IN1
rst => S[188][0].IN1
rst => S[187][0].IN1
rst => S[187][0].IN1
rst => S[186][0].IN1
rst => S[186][0].IN1
rst => S[185][0].IN1
rst => S[185][0].IN1
rst => S[184][0].IN1
rst => S[184][0].IN1
rst => S[183][0].IN1
rst => S[183][0].IN1
rst => S[182][0].IN1
rst => S[182][0].IN1
rst => S[181][0].IN1
rst => S[181][0].IN1
rst => S[180][0].IN1
rst => S[180][0].IN1
rst => S[179][0].IN1
rst => S[179][0].IN1
rst => S[178][0].IN1
rst => S[178][0].IN1
rst => S[177][0].IN1
rst => S[177][0].IN1
rst => S[176][0].IN1
rst => S[176][0].IN1
rst => S[175][0].IN1
rst => S[175][0].IN1
rst => S[174][0].IN1
rst => S[174][0].IN1
rst => S[173][0].IN1
rst => S[173][0].IN1
rst => S[172][0].IN1
rst => S[172][0].IN1
rst => S[171][0].IN1
rst => S[171][0].IN1
rst => S[170][0].IN1
rst => S[170][0].IN1
rst => S[169][0].IN1
rst => S[169][0].IN1
rst => S[168][0].IN1
rst => S[168][0].IN1
rst => S[167][0].IN1
rst => S[167][0].IN1
rst => S[166][0].IN1
rst => S[166][0].IN1
rst => S[165][0].IN1
rst => S[165][0].IN1
rst => S[164][0].IN1
rst => S[164][0].IN1
rst => S[163][0].IN1
rst => S[163][0].IN1
rst => S[162][0].IN1
rst => S[162][0].IN1
rst => S[161][0].IN1
rst => S[161][0].IN1
rst => S[160][0].IN1
rst => S[160][0].IN1
rst => S[159][0].IN1
rst => S[159][0].IN1
rst => S[158][0].IN1
rst => S[158][0].IN1
rst => S[157][0].IN1
rst => S[157][0].IN1
rst => S[156][0].IN1
rst => S[156][0].IN1
rst => S[155][0].IN1
rst => S[155][0].IN1
rst => S[154][0].IN1
rst => S[154][0].IN1
rst => S[153][0].IN1
rst => S[153][0].IN1
rst => S[152][0].IN1
rst => S[152][0].IN1
rst => S[151][0].IN1
rst => S[151][0].IN1
rst => S[150][0].IN1
rst => S[150][0].IN1
rst => S[149][0].IN1
rst => S[149][0].IN1
rst => S[148][0].IN1
rst => S[148][0].IN1
rst => S[147][0].IN1
rst => S[147][0].IN1
rst => S[146][0].IN1
rst => S[146][0].IN1
rst => S[145][0].IN1
rst => S[145][0].IN1
rst => S[144][0].IN1
rst => S[144][0].IN1
rst => S[143][0].IN1
rst => S[143][0].IN1
rst => S[142][0].IN1
rst => S[142][0].IN1
rst => S[141][0].IN1
rst => S[141][0].IN1
rst => S[140][0].IN1
rst => S[140][0].IN1
rst => S[139][0].IN1
rst => S[139][0].IN1
rst => S[138][0].IN1
rst => S[138][0].IN1
rst => S[137][0].IN1
rst => S[137][0].IN1
rst => S[136][0].IN1
rst => S[136][0].IN1
rst => S[135][0].IN1
rst => S[135][0].IN1
rst => S[134][0].IN1
rst => S[134][0].IN1
rst => S[133][0].IN1
rst => S[133][0].IN1
rst => S[132][0].IN1
rst => S[132][0].IN1
rst => S[131][0].IN1
rst => S[131][0].IN1
rst => S[130][0].IN1
rst => S[130][0].IN1
rst => S[129][0].IN1
rst => S[129][0].IN1
rst => S[128][0].IN1
rst => S[128][0].IN1
rst => S[127][0].IN1
rst => S[127][0].IN1
rst => S[126][0].IN1
rst => S[126][0].IN1
rst => S[125][0].IN1
rst => S[125][0].IN1
rst => S[124][0].IN1
rst => S[124][0].IN1
rst => S[123][0].IN1
rst => S[123][0].IN1
rst => S[122][0].IN1
rst => S[122][0].IN1
rst => S[121][0].IN1
rst => S[121][0].IN1
rst => S[120][0].IN1
rst => S[120][0].IN1
rst => S[119][0].IN1
rst => S[119][0].IN1
rst => S[118][0].IN1
rst => S[118][0].IN1
rst => S[117][0].IN1
rst => S[117][0].IN1
rst => S[116][0].IN1
rst => S[116][0].IN1
rst => S[115][0].IN1
rst => S[115][0].IN1
rst => S[114][0].IN1
rst => S[114][0].IN1
rst => S[113][0].IN1
rst => S[113][0].IN1
rst => S[112][0].IN1
rst => S[112][0].IN1
rst => S[111][0].IN1
rst => S[111][0].IN1
rst => S[110][0].IN1
rst => S[110][0].IN1
rst => S[109][0].IN1
rst => S[109][0].IN1
rst => S[108][0].IN1
rst => S[108][0].IN1
rst => S[107][0].IN1
rst => S[107][0].IN1
rst => S[106][0].IN1
rst => S[106][0].IN1
rst => S[105][0].IN1
rst => S[105][0].IN1
rst => S[104][0].IN1
rst => S[104][0].IN1
rst => S[103][0].IN1
rst => S[103][0].IN1
rst => S[102][0].IN1
rst => S[102][0].IN1
rst => S[101][0].IN1
rst => S[101][0].IN1
rst => S[100][0].IN1
rst => S[100][0].IN1
rst => S[99][0].IN1
rst => S[99][0].IN1
rst => S[98][0].IN1
rst => S[98][0].IN1
rst => S[97][0].IN1
rst => S[97][0].IN1
rst => S[96][0].IN1
rst => S[96][0].IN1
rst => S[95][0].IN1
rst => S[95][0].IN1
rst => S[94][0].IN1
rst => S[94][0].IN1
rst => S[93][0].IN1
rst => S[93][0].IN1
rst => S[92][0].IN1
rst => S[92][0].IN1
rst => S[91][0].IN1
rst => S[91][0].IN1
rst => S[90][0].IN1
rst => S[90][0].IN1
rst => S[89][0].IN1
rst => S[89][0].IN1
rst => S[88][0].IN1
rst => S[88][0].IN1
rst => S[87][0].IN1
rst => S[87][0].IN1
rst => S[86][0].IN1
rst => S[86][0].IN1
rst => S[85][0].IN1
rst => S[85][0].IN1
rst => S[84][0].IN1
rst => S[84][0].IN1
rst => S[83][0].IN1
rst => S[83][0].IN1
rst => S[82][0].IN1
rst => S[82][0].IN1
rst => S[81][0].IN1
rst => S[81][0].IN1
rst => S[80][0].IN1
rst => S[80][0].IN1
rst => S[79][0].IN1
rst => S[79][0].IN1
rst => S[78][0].IN1
rst => S[78][0].IN1
rst => S[77][0].IN1
rst => S[77][0].IN1
rst => S[76][0].IN1
rst => S[76][0].IN1
rst => S[75][0].IN1
rst => S[75][0].IN1
rst => S[74][0].IN1
rst => S[74][0].IN1
rst => S[73][0].IN1
rst => S[73][0].IN1
rst => S[72][0].IN1
rst => S[72][0].IN1
rst => S[71][0].IN1
rst => S[71][0].IN1
rst => S[70][0].IN1
rst => S[70][0].IN1
rst => S[69][0].IN1
rst => S[69][0].IN1
rst => S[68][0].IN1
rst => S[68][0].IN1
rst => S[67][0].IN1
rst => S[67][0].IN1
rst => S[66][0].IN1
rst => S[66][0].IN1
rst => S[65][0].IN1
rst => S[65][0].IN1
rst => S[64][0].IN1
rst => S[64][0].IN1
rst => S[63][0].IN1
rst => S[63][0].IN1
rst => S[62][0].IN1
rst => S[62][0].IN1
rst => S[61][0].IN1
rst => S[61][0].IN1
rst => S[60][0].IN1
rst => S[60][0].IN1
rst => S[59][0].IN1
rst => S[59][0].IN1
rst => S[58][0].IN1
rst => S[58][0].IN1
rst => S[57][0].IN1
rst => S[57][0].IN1
rst => S[56][0].IN1
rst => S[56][0].IN1
rst => S[55][0].IN1
rst => S[55][0].IN1
rst => S[54][0].IN1
rst => S[54][0].IN1
rst => S[53][0].IN1
rst => S[53][0].IN1
rst => S[52][0].IN1
rst => S[52][0].IN1
rst => S[51][0].IN1
rst => S[51][0].IN1
rst => S[50][0].IN1
rst => S[50][0].IN1
rst => S[49][0].IN1
rst => S[49][0].IN1
rst => S[48][0].IN1
rst => S[48][0].IN1
rst => S[47][0].IN1
rst => S[47][0].IN1
rst => S[46][0].IN1
rst => S[46][0].IN1
rst => S[45][0].IN1
rst => S[45][0].IN1
rst => S[44][0].IN1
rst => S[44][0].IN1
rst => S[43][0].IN1
rst => S[43][0].IN1
rst => S[42][0].IN1
rst => S[42][0].IN1
rst => S[41][0].IN1
rst => S[41][0].IN1
rst => S[40][0].IN1
rst => S[40][0].IN1
rst => S[39][0].IN1
rst => S[39][0].IN1
rst => S[38][0].IN1
rst => S[38][0].IN1
rst => S[37][0].IN1
rst => S[37][0].IN1
rst => S[36][0].IN1
rst => S[36][0].IN1
rst => S[35][0].IN1
rst => S[35][0].IN1
rst => S[34][0].IN1
rst => S[34][0].IN1
rst => S[33][0].IN1
rst => S[33][0].IN1
rst => S[32][0].IN1
rst => S[32][0].IN1
rst => S[31][0].IN1
rst => S[31][0].IN1
rst => S[30][0].IN1
rst => S[30][0].IN1
rst => S[29][0].IN1
rst => S[29][0].IN1
rst => S[28][0].IN1
rst => S[28][0].IN1
rst => S[27][0].IN1
rst => S[27][0].IN1
rst => S[26][0].IN1
rst => S[26][0].IN1
rst => S[25][0].IN1
rst => S[25][0].IN1
rst => S[24][0].IN1
rst => S[24][0].IN1
rst => S[23][0].IN1
rst => S[23][0].IN1
rst => S[22][0].IN1
rst => S[22][0].IN1
rst => S[21][0].IN1
rst => S[21][0].IN1
rst => S[20][0].IN1
rst => S[20][0].IN1
rst => S[19][0].IN1
rst => S[19][0].IN1
rst => S[18][0].IN1
rst => S[18][0].IN1
rst => S[17][0].IN1
rst => S[17][0].IN1
rst => S[16][0].IN1
rst => S[16][0].IN1
rst => S[15][0].IN1
rst => S[15][0].IN1
rst => S[14][0].IN1
rst => S[14][0].IN1
rst => S[13][0].IN1
rst => S[13][0].IN1
rst => S[12][0].IN1
rst => S[12][0].IN1
rst => S[11][0].IN1
rst => S[11][0].IN1
rst => S[10][0].IN1
rst => S[10][0].IN1
rst => S[9][0].IN1
rst => S[9][0].IN1
rst => S[8][0].IN1
rst => S[8][0].IN1
rst => S[7][0].IN1
rst => S[7][0].IN1
rst => S[6][0].IN1
rst => S[6][0].IN1
rst => S[5][0].IN1
rst => S[5][0].IN1
rst => S[4][0].IN1
rst => S[4][0].IN1
rst => S[3][0].IN1
rst => S[3][0].IN1
rst => S[2][0].IN1
rst => S[2][0].IN1
rst => S[1][0].IN1
rst => S[1][0].IN1
rst => S[0][0].IN1
rst => S[0][0].IN1
rst => Selector2330.IN1
rst => Selector2332.IN4
rst => Selector2334.IN1
rst => Selector2336.IN4
rst => Selector0.IN4
rst => j[6].IN1
rst => Selector0.IN5
rst => Selector2337.IN0
output_ready <= output_ready$latch.DB_MAX_OUTPUT_PORT_TYPE
password_input[0] => key[0].DATAIN
password_input[1] => key[1].DATAIN
password_input[2] => key[2].DATAIN
password_input[3] => key[3].DATAIN
password_input[4] => key[4].DATAIN
password_input[5] => key[5].DATAIN
password_input[6] => key[6].DATAIN
password_input[7] => key[7].DATAIN
K[0] <= K.DB_MAX_OUTPUT_PORT_TYPE
K[1] <= K.DB_MAX_OUTPUT_PORT_TYPE
K[2] <= K.DB_MAX_OUTPUT_PORT_TYPE
K[3] <= K.DB_MAX_OUTPUT_PORT_TYPE
K[4] <= K.DB_MAX_OUTPUT_PORT_TYPE
K[5] <= K.DB_MAX_OUTPUT_PORT_TYPE
K[6] <= K.DB_MAX_OUTPUT_PORT_TYPE
K[7] <= K.DB_MAX_OUTPUT_PORT_TYPE
init_done <= init_done.DB_MAX_OUTPUT_PORT_TYPE
valid => Selector2327.IN4
valid => Selector2329.IN7
valid => Selector2331.IN4
valid => Selector2333.IN4
valid => Selector2335.IN4
valid => Selector2338.IN4
valid => Selector2340.IN4


|part3|BPSK:modulator_l
DataIn[0] => DataOut.DATAA
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAA
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAA
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAA
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAA
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAA
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAA
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAA
DataIn[7] => DataOut.DATAB
DataIn[8] => DataOut.DATAA
DataIn[8] => DataOut.DATAB
DataIn[9] => DataOut.DATAA
DataIn[9] => DataOut.DATAB
DataIn[10] => DataOut.DATAA
DataIn[10] => DataOut.DATAB
DataIn[11] => DataOut.DATAA
DataIn[11] => DataOut.DATAB
DataIn[12] => DataOut.DATAA
DataIn[12] => DataOut.DATAB
DataIn[13] => DataOut.DATAA
DataIn[13] => DataOut.DATAB
DataIn[14] => DataOut.DATAA
DataIn[14] => DataOut.DATAB
DataIn[15] => DataOut.DATAA
DataIn[15] => DataOut.DATAB
DataIn[16] => DataOut.DATAA
DataIn[16] => DataOut.DATAB
DataIn[17] => DataOut.DATAA
DataIn[17] => DataOut.DATAB
DataIn[18] => DataOut.DATAA
DataIn[18] => DataOut.DATAB
DataIn[19] => DataOut.DATAA
DataIn[19] => DataOut.DATAB
DataIn[20] => DataOut.DATAA
DataIn[20] => DataOut.DATAB
DataIn[21] => DataOut.DATAA
DataIn[21] => DataOut.DATAB
DataIn[22] => DataOut.DATAA
DataIn[22] => DataOut.DATAB
DataIn[23] => DataOut.DATAA
DataIn[23] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= DataOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= DataOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= DataOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= DataOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= DataOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= DataOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= DataOut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= DataOut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLK => DataOut[0]~reg0.CLK
CLK => DataOut[1]~reg0.CLK
CLK => DataOut[2]~reg0.CLK
CLK => DataOut[3]~reg0.CLK
CLK => DataOut[4]~reg0.CLK
CLK => DataOut[5]~reg0.CLK
CLK => DataOut[6]~reg0.CLK
CLK => DataOut[7]~reg0.CLK
CLK => DataOut[8]~reg0.CLK
CLK => DataOut[9]~reg0.CLK
CLK => DataOut[10]~reg0.CLK
CLK => DataOut[11]~reg0.CLK
CLK => DataOut[12]~reg0.CLK
CLK => DataOut[13]~reg0.CLK
CLK => DataOut[14]~reg0.CLK
CLK => DataOut[15]~reg0.CLK
CLK => DataOut[16]~reg0.CLK
CLK => DataOut[17]~reg0.CLK
CLK => DataOut[18]~reg0.CLK
CLK => DataOut[19]~reg0.CLK
CLK => DataOut[20]~reg0.CLK
CLK => DataOut[21]~reg0.CLK
CLK => DataOut[22]~reg0.CLK
CLK => DataOut[23]~reg0.CLK
Flag => Decoder0.IN0


|part3|BPSK:modulator_r
DataIn[0] => DataOut.DATAA
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAA
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAA
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAA
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAA
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAA
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAA
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAA
DataIn[7] => DataOut.DATAB
DataIn[8] => DataOut.DATAA
DataIn[8] => DataOut.DATAB
DataIn[9] => DataOut.DATAA
DataIn[9] => DataOut.DATAB
DataIn[10] => DataOut.DATAA
DataIn[10] => DataOut.DATAB
DataIn[11] => DataOut.DATAA
DataIn[11] => DataOut.DATAB
DataIn[12] => DataOut.DATAA
DataIn[12] => DataOut.DATAB
DataIn[13] => DataOut.DATAA
DataIn[13] => DataOut.DATAB
DataIn[14] => DataOut.DATAA
DataIn[14] => DataOut.DATAB
DataIn[15] => DataOut.DATAA
DataIn[15] => DataOut.DATAB
DataIn[16] => DataOut.DATAA
DataIn[16] => DataOut.DATAB
DataIn[17] => DataOut.DATAA
DataIn[17] => DataOut.DATAB
DataIn[18] => DataOut.DATAA
DataIn[18] => DataOut.DATAB
DataIn[19] => DataOut.DATAA
DataIn[19] => DataOut.DATAB
DataIn[20] => DataOut.DATAA
DataIn[20] => DataOut.DATAB
DataIn[21] => DataOut.DATAA
DataIn[21] => DataOut.DATAB
DataIn[22] => DataOut.DATAA
DataIn[22] => DataOut.DATAB
DataIn[23] => DataOut.DATAA
DataIn[23] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= DataOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= DataOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= DataOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= DataOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= DataOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= DataOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= DataOut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= DataOut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLK => DataOut[0]~reg0.CLK
CLK => DataOut[1]~reg0.CLK
CLK => DataOut[2]~reg0.CLK
CLK => DataOut[3]~reg0.CLK
CLK => DataOut[4]~reg0.CLK
CLK => DataOut[5]~reg0.CLK
CLK => DataOut[6]~reg0.CLK
CLK => DataOut[7]~reg0.CLK
CLK => DataOut[8]~reg0.CLK
CLK => DataOut[9]~reg0.CLK
CLK => DataOut[10]~reg0.CLK
CLK => DataOut[11]~reg0.CLK
CLK => DataOut[12]~reg0.CLK
CLK => DataOut[13]~reg0.CLK
CLK => DataOut[14]~reg0.CLK
CLK => DataOut[15]~reg0.CLK
CLK => DataOut[16]~reg0.CLK
CLK => DataOut[17]~reg0.CLK
CLK => DataOut[18]~reg0.CLK
CLK => DataOut[19]~reg0.CLK
CLK => DataOut[20]~reg0.CLK
CLK => DataOut[21]~reg0.CLK
CLK => DataOut[22]~reg0.CLK
CLK => DataOut[23]~reg0.CLK
Flag => Decoder0.IN0


|part3|mycircuit:circuit
CLOCK_50 => CLOCK_50.IN5
read_ready => read_ready.IN2
write_ready => write.DATAIN
read <= read_ready.DB_MAX_OUTPUT_PORT_TYPE
write <= write_ready.DB_MAX_OUTPUT_PORT_TYPE
readdata_left[0] => readdata_left[0].IN1
readdata_left[1] => readdata_left[1].IN1
readdata_left[2] => readdata_left[2].IN1
readdata_left[3] => readdata_left[3].IN1
readdata_left[4] => readdata_left[4].IN1
readdata_left[5] => readdata_left[5].IN1
readdata_left[6] => readdata_left[6].IN1
readdata_left[7] => readdata_left[7].IN1
readdata_left[8] => readdata_left[8].IN1
readdata_left[9] => readdata_left[9].IN1
readdata_left[10] => readdata_left[10].IN1
readdata_left[11] => readdata_left[11].IN1
readdata_left[12] => readdata_left[12].IN1
readdata_left[13] => readdata_left[13].IN1
readdata_left[14] => readdata_left[14].IN1
readdata_left[15] => readdata_left[15].IN1
readdata_left[16] => readdata_left[16].IN1
readdata_left[17] => readdata_left[17].IN1
readdata_left[18] => readdata_left[18].IN1
readdata_left[19] => readdata_left[19].IN1
readdata_left[20] => readdata_left[20].IN1
readdata_left[21] => readdata_left[21].IN1
readdata_left[22] => readdata_left[22].IN1
readdata_left[23] => readdata_left[23].IN1
readdata_right[0] => readdata_right[0].IN1
readdata_right[1] => readdata_right[1].IN1
readdata_right[2] => readdata_right[2].IN1
readdata_right[3] => readdata_right[3].IN1
readdata_right[4] => readdata_right[4].IN1
readdata_right[5] => readdata_right[5].IN1
readdata_right[6] => readdata_right[6].IN1
readdata_right[7] => readdata_right[7].IN1
readdata_right[8] => readdata_right[8].IN1
readdata_right[9] => readdata_right[9].IN1
readdata_right[10] => readdata_right[10].IN1
readdata_right[11] => readdata_right[11].IN1
readdata_right[12] => readdata_right[12].IN1
readdata_right[13] => readdata_right[13].IN1
readdata_right[14] => readdata_right[14].IN1
readdata_right[15] => readdata_right[15].IN1
readdata_right[16] => readdata_right[16].IN1
readdata_right[17] => readdata_right[17].IN1
readdata_right[18] => readdata_right[18].IN1
readdata_right[19] => readdata_right[19].IN1
readdata_right[20] => readdata_right[20].IN1
readdata_right[21] => readdata_right[21].IN1
readdata_right[22] => readdata_right[22].IN1
readdata_right[23] => readdata_right[23].IN1
writedata_left[0] <= lsum2[0].DB_MAX_OUTPUT_PORT_TYPE
writedata_left[1] <= lsum2[1].DB_MAX_OUTPUT_PORT_TYPE
writedata_left[2] <= lsum2[2].DB_MAX_OUTPUT_PORT_TYPE
writedata_left[3] <= lsum2[3].DB_MAX_OUTPUT_PORT_TYPE
writedata_left[4] <= lsum2[4].DB_MAX_OUTPUT_PORT_TYPE
writedata_left[5] <= lsum2[5].DB_MAX_OUTPUT_PORT_TYPE
writedata_left[6] <= lsum2[6].DB_MAX_OUTPUT_PORT_TYPE
writedata_left[7] <= lsum2[7].DB_MAX_OUTPUT_PORT_TYPE
writedata_left[8] <= lsum2[8].DB_MAX_OUTPUT_PORT_TYPE
writedata_left[9] <= lsum2[9].DB_MAX_OUTPUT_PORT_TYPE
writedata_left[10] <= lsum2[10].DB_MAX_OUTPUT_PORT_TYPE
writedata_left[11] <= lsum2[11].DB_MAX_OUTPUT_PORT_TYPE
writedata_left[12] <= lsum2[12].DB_MAX_OUTPUT_PORT_TYPE
writedata_left[13] <= lsum2[13].DB_MAX_OUTPUT_PORT_TYPE
writedata_left[14] <= lsum2[14].DB_MAX_OUTPUT_PORT_TYPE
writedata_left[15] <= lsum2[15].DB_MAX_OUTPUT_PORT_TYPE
writedata_left[16] <= lsum2[16].DB_MAX_OUTPUT_PORT_TYPE
writedata_left[17] <= lsum2[17].DB_MAX_OUTPUT_PORT_TYPE
writedata_left[18] <= lsum2[18].DB_MAX_OUTPUT_PORT_TYPE
writedata_left[19] <= lsum2[19].DB_MAX_OUTPUT_PORT_TYPE
writedata_left[20] <= lsum2[20].DB_MAX_OUTPUT_PORT_TYPE
writedata_left[21] <= lsum2[21].DB_MAX_OUTPUT_PORT_TYPE
writedata_left[22] <= lsum2[22].DB_MAX_OUTPUT_PORT_TYPE
writedata_left[23] <= lsum2[23].DB_MAX_OUTPUT_PORT_TYPE
writedata_right[0] <= rsum2[0].DB_MAX_OUTPUT_PORT_TYPE
writedata_right[1] <= rsum2[1].DB_MAX_OUTPUT_PORT_TYPE
writedata_right[2] <= rsum2[2].DB_MAX_OUTPUT_PORT_TYPE
writedata_right[3] <= rsum2[3].DB_MAX_OUTPUT_PORT_TYPE
writedata_right[4] <= rsum2[4].DB_MAX_OUTPUT_PORT_TYPE
writedata_right[5] <= rsum2[5].DB_MAX_OUTPUT_PORT_TYPE
writedata_right[6] <= rsum2[6].DB_MAX_OUTPUT_PORT_TYPE
writedata_right[7] <= rsum2[7].DB_MAX_OUTPUT_PORT_TYPE
writedata_right[8] <= rsum2[8].DB_MAX_OUTPUT_PORT_TYPE
writedata_right[9] <= rsum2[9].DB_MAX_OUTPUT_PORT_TYPE
writedata_right[10] <= rsum2[10].DB_MAX_OUTPUT_PORT_TYPE
writedata_right[11] <= rsum2[11].DB_MAX_OUTPUT_PORT_TYPE
writedata_right[12] <= rsum2[12].DB_MAX_OUTPUT_PORT_TYPE
writedata_right[13] <= rsum2[13].DB_MAX_OUTPUT_PORT_TYPE
writedata_right[14] <= rsum2[14].DB_MAX_OUTPUT_PORT_TYPE
writedata_right[15] <= rsum2[15].DB_MAX_OUTPUT_PORT_TYPE
writedata_right[16] <= rsum2[16].DB_MAX_OUTPUT_PORT_TYPE
writedata_right[17] <= rsum2[17].DB_MAX_OUTPUT_PORT_TYPE
writedata_right[18] <= rsum2[18].DB_MAX_OUTPUT_PORT_TYPE
writedata_right[19] <= rsum2[19].DB_MAX_OUTPUT_PORT_TYPE
writedata_right[20] <= rsum2[20].DB_MAX_OUTPUT_PORT_TYPE
writedata_right[21] <= rsum2[21].DB_MAX_OUTPUT_PORT_TYPE
writedata_right[22] <= rsum2[22].DB_MAX_OUTPUT_PORT_TYPE
writedata_right[23] <= rsum2[23].DB_MAX_OUTPUT_PORT_TYPE
reset => reset.IN2


|part3|mycircuit:circuit|noise_generator:ng
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
enable => counter[0].ENA
enable => counter[1].ENA
enable => counter[2].ENA
Q[0] <= <GND>
Q[1] <= <GND>
Q[2] <= <GND>
Q[3] <= <GND>
Q[4] <= <GND>
Q[5] <= <GND>
Q[6] <= <GND>
Q[7] <= <GND>
Q[8] <= <GND>
Q[9] <= <GND>
Q[10] <= <GND>
Q[11] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= counter[1].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE


|part3|mycircuit:circuit|ram2:lfifo
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
q[16] <= scfifo:scfifo_component.q
q[17] <= scfifo:scfifo_component.q
q[18] <= scfifo:scfifo_component.q
q[19] <= scfifo:scfifo_component.q
q[20] <= scfifo:scfifo_component.q
q[21] <= scfifo:scfifo_component.q
q[22] <= scfifo:scfifo_component.q
q[23] <= scfifo:scfifo_component.q


|part3|mycircuit:circuit|ram2:lfifo|scfifo:scfifo_component
data[0] => scfifo_nrd1:auto_generated.data[0]
data[1] => scfifo_nrd1:auto_generated.data[1]
data[2] => scfifo_nrd1:auto_generated.data[2]
data[3] => scfifo_nrd1:auto_generated.data[3]
data[4] => scfifo_nrd1:auto_generated.data[4]
data[5] => scfifo_nrd1:auto_generated.data[5]
data[6] => scfifo_nrd1:auto_generated.data[6]
data[7] => scfifo_nrd1:auto_generated.data[7]
data[8] => scfifo_nrd1:auto_generated.data[8]
data[9] => scfifo_nrd1:auto_generated.data[9]
data[10] => scfifo_nrd1:auto_generated.data[10]
data[11] => scfifo_nrd1:auto_generated.data[11]
data[12] => scfifo_nrd1:auto_generated.data[12]
data[13] => scfifo_nrd1:auto_generated.data[13]
data[14] => scfifo_nrd1:auto_generated.data[14]
data[15] => scfifo_nrd1:auto_generated.data[15]
data[16] => scfifo_nrd1:auto_generated.data[16]
data[17] => scfifo_nrd1:auto_generated.data[17]
data[18] => scfifo_nrd1:auto_generated.data[18]
data[19] => scfifo_nrd1:auto_generated.data[19]
data[20] => scfifo_nrd1:auto_generated.data[20]
data[21] => scfifo_nrd1:auto_generated.data[21]
data[22] => scfifo_nrd1:auto_generated.data[22]
data[23] => scfifo_nrd1:auto_generated.data[23]
q[0] <= scfifo_nrd1:auto_generated.q[0]
q[1] <= scfifo_nrd1:auto_generated.q[1]
q[2] <= scfifo_nrd1:auto_generated.q[2]
q[3] <= scfifo_nrd1:auto_generated.q[3]
q[4] <= scfifo_nrd1:auto_generated.q[4]
q[5] <= scfifo_nrd1:auto_generated.q[5]
q[6] <= scfifo_nrd1:auto_generated.q[6]
q[7] <= scfifo_nrd1:auto_generated.q[7]
q[8] <= scfifo_nrd1:auto_generated.q[8]
q[9] <= scfifo_nrd1:auto_generated.q[9]
q[10] <= scfifo_nrd1:auto_generated.q[10]
q[11] <= scfifo_nrd1:auto_generated.q[11]
q[12] <= scfifo_nrd1:auto_generated.q[12]
q[13] <= scfifo_nrd1:auto_generated.q[13]
q[14] <= scfifo_nrd1:auto_generated.q[14]
q[15] <= scfifo_nrd1:auto_generated.q[15]
q[16] <= scfifo_nrd1:auto_generated.q[16]
q[17] <= scfifo_nrd1:auto_generated.q[17]
q[18] <= scfifo_nrd1:auto_generated.q[18]
q[19] <= scfifo_nrd1:auto_generated.q[19]
q[20] <= scfifo_nrd1:auto_generated.q[20]
q[21] <= scfifo_nrd1:auto_generated.q[21]
q[22] <= scfifo_nrd1:auto_generated.q[22]
q[23] <= scfifo_nrd1:auto_generated.q[23]
wrreq => scfifo_nrd1:auto_generated.wrreq
rdreq => scfifo_nrd1:auto_generated.rdreq
clock => scfifo_nrd1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_nrd1:auto_generated.empty
full <= scfifo_nrd1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>


|part3|mycircuit:circuit|ram2:lfifo|scfifo:scfifo_component|scfifo_nrd1:auto_generated
clock => a_dpfifo_p4c1:dpfifo.clock
data[0] => a_dpfifo_p4c1:dpfifo.data[0]
data[1] => a_dpfifo_p4c1:dpfifo.data[1]
data[2] => a_dpfifo_p4c1:dpfifo.data[2]
data[3] => a_dpfifo_p4c1:dpfifo.data[3]
data[4] => a_dpfifo_p4c1:dpfifo.data[4]
data[5] => a_dpfifo_p4c1:dpfifo.data[5]
data[6] => a_dpfifo_p4c1:dpfifo.data[6]
data[7] => a_dpfifo_p4c1:dpfifo.data[7]
data[8] => a_dpfifo_p4c1:dpfifo.data[8]
data[9] => a_dpfifo_p4c1:dpfifo.data[9]
data[10] => a_dpfifo_p4c1:dpfifo.data[10]
data[11] => a_dpfifo_p4c1:dpfifo.data[11]
data[12] => a_dpfifo_p4c1:dpfifo.data[12]
data[13] => a_dpfifo_p4c1:dpfifo.data[13]
data[14] => a_dpfifo_p4c1:dpfifo.data[14]
data[15] => a_dpfifo_p4c1:dpfifo.data[15]
data[16] => a_dpfifo_p4c1:dpfifo.data[16]
data[17] => a_dpfifo_p4c1:dpfifo.data[17]
data[18] => a_dpfifo_p4c1:dpfifo.data[18]
data[19] => a_dpfifo_p4c1:dpfifo.data[19]
data[20] => a_dpfifo_p4c1:dpfifo.data[20]
data[21] => a_dpfifo_p4c1:dpfifo.data[21]
data[22] => a_dpfifo_p4c1:dpfifo.data[22]
data[23] => a_dpfifo_p4c1:dpfifo.data[23]
empty <= a_dpfifo_p4c1:dpfifo.empty
full <= a_dpfifo_p4c1:dpfifo.full
q[0] <= a_dpfifo_p4c1:dpfifo.q[0]
q[1] <= a_dpfifo_p4c1:dpfifo.q[1]
q[2] <= a_dpfifo_p4c1:dpfifo.q[2]
q[3] <= a_dpfifo_p4c1:dpfifo.q[3]
q[4] <= a_dpfifo_p4c1:dpfifo.q[4]
q[5] <= a_dpfifo_p4c1:dpfifo.q[5]
q[6] <= a_dpfifo_p4c1:dpfifo.q[6]
q[7] <= a_dpfifo_p4c1:dpfifo.q[7]
q[8] <= a_dpfifo_p4c1:dpfifo.q[8]
q[9] <= a_dpfifo_p4c1:dpfifo.q[9]
q[10] <= a_dpfifo_p4c1:dpfifo.q[10]
q[11] <= a_dpfifo_p4c1:dpfifo.q[11]
q[12] <= a_dpfifo_p4c1:dpfifo.q[12]
q[13] <= a_dpfifo_p4c1:dpfifo.q[13]
q[14] <= a_dpfifo_p4c1:dpfifo.q[14]
q[15] <= a_dpfifo_p4c1:dpfifo.q[15]
q[16] <= a_dpfifo_p4c1:dpfifo.q[16]
q[17] <= a_dpfifo_p4c1:dpfifo.q[17]
q[18] <= a_dpfifo_p4c1:dpfifo.q[18]
q[19] <= a_dpfifo_p4c1:dpfifo.q[19]
q[20] <= a_dpfifo_p4c1:dpfifo.q[20]
q[21] <= a_dpfifo_p4c1:dpfifo.q[21]
q[22] <= a_dpfifo_p4c1:dpfifo.q[22]
q[23] <= a_dpfifo_p4c1:dpfifo.q[23]
rdreq => a_dpfifo_p4c1:dpfifo.rreq
wrreq => a_dpfifo_p4c1:dpfifo.wreq


|part3|mycircuit:circuit|ram2:lfifo|scfifo:scfifo_component|scfifo_nrd1:auto_generated|a_dpfifo_p4c1:dpfifo
clock => a_fefifo_18e:fifo_state.clock
clock => altsyncram_dru1:FIFOram.clock0
clock => altsyncram_dru1:FIFOram.clock1
clock => cntr_lgb:rd_ptr_count.clock
clock => cntr_lgb:wr_ptr.clock
data[0] => altsyncram_dru1:FIFOram.data_a[0]
data[1] => altsyncram_dru1:FIFOram.data_a[1]
data[2] => altsyncram_dru1:FIFOram.data_a[2]
data[3] => altsyncram_dru1:FIFOram.data_a[3]
data[4] => altsyncram_dru1:FIFOram.data_a[4]
data[5] => altsyncram_dru1:FIFOram.data_a[5]
data[6] => altsyncram_dru1:FIFOram.data_a[6]
data[7] => altsyncram_dru1:FIFOram.data_a[7]
data[8] => altsyncram_dru1:FIFOram.data_a[8]
data[9] => altsyncram_dru1:FIFOram.data_a[9]
data[10] => altsyncram_dru1:FIFOram.data_a[10]
data[11] => altsyncram_dru1:FIFOram.data_a[11]
data[12] => altsyncram_dru1:FIFOram.data_a[12]
data[13] => altsyncram_dru1:FIFOram.data_a[13]
data[14] => altsyncram_dru1:FIFOram.data_a[14]
data[15] => altsyncram_dru1:FIFOram.data_a[15]
data[16] => altsyncram_dru1:FIFOram.data_a[16]
data[17] => altsyncram_dru1:FIFOram.data_a[17]
data[18] => altsyncram_dru1:FIFOram.data_a[18]
data[19] => altsyncram_dru1:FIFOram.data_a[19]
data[20] => altsyncram_dru1:FIFOram.data_a[20]
data[21] => altsyncram_dru1:FIFOram.data_a[21]
data[22] => altsyncram_dru1:FIFOram.data_a[22]
data[23] => altsyncram_dru1:FIFOram.data_a[23]
empty <= a_fefifo_18e:fifo_state.empty
full <= a_fefifo_18e:fifo_state.full
q[0] <= altsyncram_dru1:FIFOram.q_b[0]
q[1] <= altsyncram_dru1:FIFOram.q_b[1]
q[2] <= altsyncram_dru1:FIFOram.q_b[2]
q[3] <= altsyncram_dru1:FIFOram.q_b[3]
q[4] <= altsyncram_dru1:FIFOram.q_b[4]
q[5] <= altsyncram_dru1:FIFOram.q_b[5]
q[6] <= altsyncram_dru1:FIFOram.q_b[6]
q[7] <= altsyncram_dru1:FIFOram.q_b[7]
q[8] <= altsyncram_dru1:FIFOram.q_b[8]
q[9] <= altsyncram_dru1:FIFOram.q_b[9]
q[10] <= altsyncram_dru1:FIFOram.q_b[10]
q[11] <= altsyncram_dru1:FIFOram.q_b[11]
q[12] <= altsyncram_dru1:FIFOram.q_b[12]
q[13] <= altsyncram_dru1:FIFOram.q_b[13]
q[14] <= altsyncram_dru1:FIFOram.q_b[14]
q[15] <= altsyncram_dru1:FIFOram.q_b[15]
q[16] <= altsyncram_dru1:FIFOram.q_b[16]
q[17] <= altsyncram_dru1:FIFOram.q_b[17]
q[18] <= altsyncram_dru1:FIFOram.q_b[18]
q[19] <= altsyncram_dru1:FIFOram.q_b[19]
q[20] <= altsyncram_dru1:FIFOram.q_b[20]
q[21] <= altsyncram_dru1:FIFOram.q_b[21]
q[22] <= altsyncram_dru1:FIFOram.q_b[22]
q[23] <= altsyncram_dru1:FIFOram.q_b[23]
rreq => a_fefifo_18e:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_18e:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_lgb:rd_ptr_count.sclr
sclr => cntr_lgb:wr_ptr.sclr
wreq => a_fefifo_18e:fifo_state.wreq
wreq => valid_wreq.IN0


|part3|mycircuit:circuit|ram2:lfifo|scfifo:scfifo_component|scfifo_nrd1:auto_generated|a_dpfifo_p4c1:dpfifo|a_fefifo_18e:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_1h7:count_usedw.aclr
clock => cntr_1h7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_1h7:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|part3|mycircuit:circuit|ram2:lfifo|scfifo:scfifo_component|scfifo_nrd1:auto_generated|a_dpfifo_p4c1:dpfifo|a_fefifo_18e:fifo_state|cntr_1h7:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|part3|mycircuit:circuit|ram2:lfifo|scfifo:scfifo_component|scfifo_nrd1:auto_generated|a_dpfifo_p4c1:dpfifo|altsyncram_dru1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0


|part3|mycircuit:circuit|ram2:lfifo|scfifo:scfifo_component|scfifo_nrd1:auto_generated|a_dpfifo_p4c1:dpfifo|cntr_lgb:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|part3|mycircuit:circuit|ram2:lfifo|scfifo:scfifo_component|scfifo_nrd1:auto_generated|a_dpfifo_p4c1:dpfifo|cntr_lgb:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|part3|mycircuit:circuit|ram2:rfifo
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
q[16] <= scfifo:scfifo_component.q
q[17] <= scfifo:scfifo_component.q
q[18] <= scfifo:scfifo_component.q
q[19] <= scfifo:scfifo_component.q
q[20] <= scfifo:scfifo_component.q
q[21] <= scfifo:scfifo_component.q
q[22] <= scfifo:scfifo_component.q
q[23] <= scfifo:scfifo_component.q


|part3|mycircuit:circuit|ram2:rfifo|scfifo:scfifo_component
data[0] => scfifo_nrd1:auto_generated.data[0]
data[1] => scfifo_nrd1:auto_generated.data[1]
data[2] => scfifo_nrd1:auto_generated.data[2]
data[3] => scfifo_nrd1:auto_generated.data[3]
data[4] => scfifo_nrd1:auto_generated.data[4]
data[5] => scfifo_nrd1:auto_generated.data[5]
data[6] => scfifo_nrd1:auto_generated.data[6]
data[7] => scfifo_nrd1:auto_generated.data[7]
data[8] => scfifo_nrd1:auto_generated.data[8]
data[9] => scfifo_nrd1:auto_generated.data[9]
data[10] => scfifo_nrd1:auto_generated.data[10]
data[11] => scfifo_nrd1:auto_generated.data[11]
data[12] => scfifo_nrd1:auto_generated.data[12]
data[13] => scfifo_nrd1:auto_generated.data[13]
data[14] => scfifo_nrd1:auto_generated.data[14]
data[15] => scfifo_nrd1:auto_generated.data[15]
data[16] => scfifo_nrd1:auto_generated.data[16]
data[17] => scfifo_nrd1:auto_generated.data[17]
data[18] => scfifo_nrd1:auto_generated.data[18]
data[19] => scfifo_nrd1:auto_generated.data[19]
data[20] => scfifo_nrd1:auto_generated.data[20]
data[21] => scfifo_nrd1:auto_generated.data[21]
data[22] => scfifo_nrd1:auto_generated.data[22]
data[23] => scfifo_nrd1:auto_generated.data[23]
q[0] <= scfifo_nrd1:auto_generated.q[0]
q[1] <= scfifo_nrd1:auto_generated.q[1]
q[2] <= scfifo_nrd1:auto_generated.q[2]
q[3] <= scfifo_nrd1:auto_generated.q[3]
q[4] <= scfifo_nrd1:auto_generated.q[4]
q[5] <= scfifo_nrd1:auto_generated.q[5]
q[6] <= scfifo_nrd1:auto_generated.q[6]
q[7] <= scfifo_nrd1:auto_generated.q[7]
q[8] <= scfifo_nrd1:auto_generated.q[8]
q[9] <= scfifo_nrd1:auto_generated.q[9]
q[10] <= scfifo_nrd1:auto_generated.q[10]
q[11] <= scfifo_nrd1:auto_generated.q[11]
q[12] <= scfifo_nrd1:auto_generated.q[12]
q[13] <= scfifo_nrd1:auto_generated.q[13]
q[14] <= scfifo_nrd1:auto_generated.q[14]
q[15] <= scfifo_nrd1:auto_generated.q[15]
q[16] <= scfifo_nrd1:auto_generated.q[16]
q[17] <= scfifo_nrd1:auto_generated.q[17]
q[18] <= scfifo_nrd1:auto_generated.q[18]
q[19] <= scfifo_nrd1:auto_generated.q[19]
q[20] <= scfifo_nrd1:auto_generated.q[20]
q[21] <= scfifo_nrd1:auto_generated.q[21]
q[22] <= scfifo_nrd1:auto_generated.q[22]
q[23] <= scfifo_nrd1:auto_generated.q[23]
wrreq => scfifo_nrd1:auto_generated.wrreq
rdreq => scfifo_nrd1:auto_generated.rdreq
clock => scfifo_nrd1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_nrd1:auto_generated.empty
full <= scfifo_nrd1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>


|part3|mycircuit:circuit|ram2:rfifo|scfifo:scfifo_component|scfifo_nrd1:auto_generated
clock => a_dpfifo_p4c1:dpfifo.clock
data[0] => a_dpfifo_p4c1:dpfifo.data[0]
data[1] => a_dpfifo_p4c1:dpfifo.data[1]
data[2] => a_dpfifo_p4c1:dpfifo.data[2]
data[3] => a_dpfifo_p4c1:dpfifo.data[3]
data[4] => a_dpfifo_p4c1:dpfifo.data[4]
data[5] => a_dpfifo_p4c1:dpfifo.data[5]
data[6] => a_dpfifo_p4c1:dpfifo.data[6]
data[7] => a_dpfifo_p4c1:dpfifo.data[7]
data[8] => a_dpfifo_p4c1:dpfifo.data[8]
data[9] => a_dpfifo_p4c1:dpfifo.data[9]
data[10] => a_dpfifo_p4c1:dpfifo.data[10]
data[11] => a_dpfifo_p4c1:dpfifo.data[11]
data[12] => a_dpfifo_p4c1:dpfifo.data[12]
data[13] => a_dpfifo_p4c1:dpfifo.data[13]
data[14] => a_dpfifo_p4c1:dpfifo.data[14]
data[15] => a_dpfifo_p4c1:dpfifo.data[15]
data[16] => a_dpfifo_p4c1:dpfifo.data[16]
data[17] => a_dpfifo_p4c1:dpfifo.data[17]
data[18] => a_dpfifo_p4c1:dpfifo.data[18]
data[19] => a_dpfifo_p4c1:dpfifo.data[19]
data[20] => a_dpfifo_p4c1:dpfifo.data[20]
data[21] => a_dpfifo_p4c1:dpfifo.data[21]
data[22] => a_dpfifo_p4c1:dpfifo.data[22]
data[23] => a_dpfifo_p4c1:dpfifo.data[23]
empty <= a_dpfifo_p4c1:dpfifo.empty
full <= a_dpfifo_p4c1:dpfifo.full
q[0] <= a_dpfifo_p4c1:dpfifo.q[0]
q[1] <= a_dpfifo_p4c1:dpfifo.q[1]
q[2] <= a_dpfifo_p4c1:dpfifo.q[2]
q[3] <= a_dpfifo_p4c1:dpfifo.q[3]
q[4] <= a_dpfifo_p4c1:dpfifo.q[4]
q[5] <= a_dpfifo_p4c1:dpfifo.q[5]
q[6] <= a_dpfifo_p4c1:dpfifo.q[6]
q[7] <= a_dpfifo_p4c1:dpfifo.q[7]
q[8] <= a_dpfifo_p4c1:dpfifo.q[8]
q[9] <= a_dpfifo_p4c1:dpfifo.q[9]
q[10] <= a_dpfifo_p4c1:dpfifo.q[10]
q[11] <= a_dpfifo_p4c1:dpfifo.q[11]
q[12] <= a_dpfifo_p4c1:dpfifo.q[12]
q[13] <= a_dpfifo_p4c1:dpfifo.q[13]
q[14] <= a_dpfifo_p4c1:dpfifo.q[14]
q[15] <= a_dpfifo_p4c1:dpfifo.q[15]
q[16] <= a_dpfifo_p4c1:dpfifo.q[16]
q[17] <= a_dpfifo_p4c1:dpfifo.q[17]
q[18] <= a_dpfifo_p4c1:dpfifo.q[18]
q[19] <= a_dpfifo_p4c1:dpfifo.q[19]
q[20] <= a_dpfifo_p4c1:dpfifo.q[20]
q[21] <= a_dpfifo_p4c1:dpfifo.q[21]
q[22] <= a_dpfifo_p4c1:dpfifo.q[22]
q[23] <= a_dpfifo_p4c1:dpfifo.q[23]
rdreq => a_dpfifo_p4c1:dpfifo.rreq
wrreq => a_dpfifo_p4c1:dpfifo.wreq


|part3|mycircuit:circuit|ram2:rfifo|scfifo:scfifo_component|scfifo_nrd1:auto_generated|a_dpfifo_p4c1:dpfifo
clock => a_fefifo_18e:fifo_state.clock
clock => altsyncram_dru1:FIFOram.clock0
clock => altsyncram_dru1:FIFOram.clock1
clock => cntr_lgb:rd_ptr_count.clock
clock => cntr_lgb:wr_ptr.clock
data[0] => altsyncram_dru1:FIFOram.data_a[0]
data[1] => altsyncram_dru1:FIFOram.data_a[1]
data[2] => altsyncram_dru1:FIFOram.data_a[2]
data[3] => altsyncram_dru1:FIFOram.data_a[3]
data[4] => altsyncram_dru1:FIFOram.data_a[4]
data[5] => altsyncram_dru1:FIFOram.data_a[5]
data[6] => altsyncram_dru1:FIFOram.data_a[6]
data[7] => altsyncram_dru1:FIFOram.data_a[7]
data[8] => altsyncram_dru1:FIFOram.data_a[8]
data[9] => altsyncram_dru1:FIFOram.data_a[9]
data[10] => altsyncram_dru1:FIFOram.data_a[10]
data[11] => altsyncram_dru1:FIFOram.data_a[11]
data[12] => altsyncram_dru1:FIFOram.data_a[12]
data[13] => altsyncram_dru1:FIFOram.data_a[13]
data[14] => altsyncram_dru1:FIFOram.data_a[14]
data[15] => altsyncram_dru1:FIFOram.data_a[15]
data[16] => altsyncram_dru1:FIFOram.data_a[16]
data[17] => altsyncram_dru1:FIFOram.data_a[17]
data[18] => altsyncram_dru1:FIFOram.data_a[18]
data[19] => altsyncram_dru1:FIFOram.data_a[19]
data[20] => altsyncram_dru1:FIFOram.data_a[20]
data[21] => altsyncram_dru1:FIFOram.data_a[21]
data[22] => altsyncram_dru1:FIFOram.data_a[22]
data[23] => altsyncram_dru1:FIFOram.data_a[23]
empty <= a_fefifo_18e:fifo_state.empty
full <= a_fefifo_18e:fifo_state.full
q[0] <= altsyncram_dru1:FIFOram.q_b[0]
q[1] <= altsyncram_dru1:FIFOram.q_b[1]
q[2] <= altsyncram_dru1:FIFOram.q_b[2]
q[3] <= altsyncram_dru1:FIFOram.q_b[3]
q[4] <= altsyncram_dru1:FIFOram.q_b[4]
q[5] <= altsyncram_dru1:FIFOram.q_b[5]
q[6] <= altsyncram_dru1:FIFOram.q_b[6]
q[7] <= altsyncram_dru1:FIFOram.q_b[7]
q[8] <= altsyncram_dru1:FIFOram.q_b[8]
q[9] <= altsyncram_dru1:FIFOram.q_b[9]
q[10] <= altsyncram_dru1:FIFOram.q_b[10]
q[11] <= altsyncram_dru1:FIFOram.q_b[11]
q[12] <= altsyncram_dru1:FIFOram.q_b[12]
q[13] <= altsyncram_dru1:FIFOram.q_b[13]
q[14] <= altsyncram_dru1:FIFOram.q_b[14]
q[15] <= altsyncram_dru1:FIFOram.q_b[15]
q[16] <= altsyncram_dru1:FIFOram.q_b[16]
q[17] <= altsyncram_dru1:FIFOram.q_b[17]
q[18] <= altsyncram_dru1:FIFOram.q_b[18]
q[19] <= altsyncram_dru1:FIFOram.q_b[19]
q[20] <= altsyncram_dru1:FIFOram.q_b[20]
q[21] <= altsyncram_dru1:FIFOram.q_b[21]
q[22] <= altsyncram_dru1:FIFOram.q_b[22]
q[23] <= altsyncram_dru1:FIFOram.q_b[23]
rreq => a_fefifo_18e:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_18e:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_lgb:rd_ptr_count.sclr
sclr => cntr_lgb:wr_ptr.sclr
wreq => a_fefifo_18e:fifo_state.wreq
wreq => valid_wreq.IN0


|part3|mycircuit:circuit|ram2:rfifo|scfifo:scfifo_component|scfifo_nrd1:auto_generated|a_dpfifo_p4c1:dpfifo|a_fefifo_18e:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_1h7:count_usedw.aclr
clock => cntr_1h7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_1h7:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|part3|mycircuit:circuit|ram2:rfifo|scfifo:scfifo_component|scfifo_nrd1:auto_generated|a_dpfifo_p4c1:dpfifo|a_fefifo_18e:fifo_state|cntr_1h7:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|part3|mycircuit:circuit|ram2:rfifo|scfifo:scfifo_component|scfifo_nrd1:auto_generated|a_dpfifo_p4c1:dpfifo|altsyncram_dru1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0


|part3|mycircuit:circuit|ram2:rfifo|scfifo:scfifo_component|scfifo_nrd1:auto_generated|a_dpfifo_p4c1:dpfifo|cntr_lgb:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|part3|mycircuit:circuit|ram2:rfifo|scfifo:scfifo_component|scfifo_nrd1:auto_generated|a_dpfifo_p4c1:dpfifo|cntr_lgb:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|part3|mycircuit:circuit|awgn:noisel
clk => j[0].CLK
clk => j[1].CLK
clk => j[2].CLK
clk => j[3].CLK
clk => j[4].CLK
clk => j[5].CLK
clk => j[6].CLK
clk => j[7].CLK
clk => j[8].CLK
clk => j[9].CLK
clk => j[10].CLK
clk => j[11].CLK
clk => j[12].CLK
clk => j[13].CLK
clk => j[14].CLK
clk => j[15].CLK
clk => j[16].CLK
clk => j[17].CLK
clk => j[18].CLK
clk => j[19].CLK
clk => j[20].CLK
clk => j[21].CLK
clk => j[22].CLK
clk => j[23].CLK
clk => j[24].CLK
clk => j[25].CLK
clk => j[26].CLK
clk => j[27].CLK
clk => j[28].CLK
clk => j[29].CLK
clk => j[30].CLK
clk => j[31].CLK
clk => Y_out_real[0]~reg0.CLK
clk => Y_out_real[1]~reg0.CLK
clk => Y_out_real[2]~reg0.CLK
clk => Y_out_real[3]~reg0.CLK
clk => Y_out_real[4]~reg0.CLK
clk => Y_out_real[5]~reg0.CLK
clk => Y_out_real[6]~reg0.CLK
clk => Y_out_real[7]~reg0.CLK
clk => Y_out_real[8]~reg0.CLK
clk => Y_out_real[9]~reg0.CLK
clk => Y_out_real[10]~reg0.CLK
clk => Y_out_real[11]~reg0.CLK
clk => Y_out_real[12]~reg0.CLK
clk => Y_out_real[13]~reg0.CLK
clk => Y_out_real[14]~reg0.CLK
clk => Y_out_real[15]~reg0.CLK
clk => Y_out_real[16]~reg0.CLK
clk => Y_out_real[17]~reg0.CLK
clk => Y_out_real[18]~reg0.CLK
clk => Y_out_real[19]~reg0.CLK
clk => Y_out_real[20]~reg0.CLK
clk => Y_out_real[21]~reg0.CLK
clk => Y_out_real[22]~reg0.CLK
clk => Y_out_real[23]~reg0.CLK
clk => sum_real_n_truncation[0]~reg0.CLK
clk => sum_real_n_truncation[1]~reg0.CLK
clk => sum_real_n_truncation[2]~reg0.CLK
clk => sum_real_n_truncation[3]~reg0.CLK
clk => sum_real_n_truncation[4]~reg0.CLK
clk => sum_real_n_truncation[5]~reg0.CLK
clk => sum_real_n_truncation[6]~reg0.CLK
clk => sum_real_n_truncation[7]~reg0.CLK
clk => sum_real_n_truncation[8]~reg0.CLK
clk => sum_real_n_truncation[9]~reg0.CLK
clk => sum_real_n_truncation[10]~reg0.CLK
clk => sum_real_n_truncation[11]~reg0.CLK
clk => f_x1_step6_out[0].CLK
clk => f_x1_step6_out[1].CLK
clk => f_x1_step6_out[2].CLK
clk => f_x1_step6_out[3].CLK
clk => f_x1_step6_out[4].CLK
clk => f_x1_step6_out[5].CLK
clk => f_x1_step6_out[6].CLK
clk => f_x1_step6_out[7].CLK
clk => f_x1_step6_out[8].CLK
clk => f_x1_step6_out[9].CLK
clk => f_x1_step6_out[10].CLK
clk => f_x1_step5_out[0].CLK
clk => f_x1_step5_out[1].CLK
clk => f_x1_step5_out[2].CLK
clk => f_x1_step5_out[3].CLK
clk => f_x1_step5_out[4].CLK
clk => f_x1_step5_out[5].CLK
clk => f_x1_step5_out[6].CLK
clk => f_x1_step5_out[7].CLK
clk => f_x1_step5_out[8].CLK
clk => f_x1_step5_out[9].CLK
clk => f_x1_step5_out[10].CLK
clk => f_x1_step4_out[0].CLK
clk => f_x1_step4_out[1].CLK
clk => f_x1_step4_out[2].CLK
clk => f_x1_step4_out[3].CLK
clk => f_x1_step4_out[4].CLK
clk => f_x1_step4_out[5].CLK
clk => f_x1_step4_out[6].CLK
clk => f_x1_step4_out[7].CLK
clk => f_x1_step4_out[8].CLK
clk => f_x1_step4_out[9].CLK
clk => f_x1_step3_out[0].CLK
clk => f_x1_step3_out[1].CLK
clk => f_x1_step3_out[2].CLK
clk => f_x1_step3_out[3].CLK
clk => f_x1_step3_out[4].CLK
clk => f_x1_step3_out[5].CLK
clk => f_x1_step3_out[6].CLK
clk => f_x1_step3_out[7].CLK
clk => f_x1_step3_out[8].CLK
clk => f_x1_step3_out[9].CLK
clk => f_x1_high_step_out[0].CLK
clk => f_x1_high_step_out[1].CLK
clk => f_x1_high_step_out[2].CLK
clk => f_x1_high_step_out[3].CLK
clk => f_x1_high_step_out[4].CLK
clk => f_x1_high_step_out[5].CLK
clk => f_x1_high_step_out[6].CLK
clk => f_x1_high_step_out[7].CLK
clk => f_x1_high_step_out[8].CLK
clk => f_x1_high_step_out[9].CLK
clk => f_x1_step2_out[0].CLK
clk => f_x1_step2_out[1].CLK
clk => f_x1_step2_out[2].CLK
clk => f_x1_step2_out[3].CLK
clk => f_x1_step2_out[4].CLK
clk => f_x1_step2_out[5].CLK
clk => f_x1_step2_out[6].CLK
clk => f_x1_step2_out[7].CLK
clk => f_x1_step2_out[8].CLK
clk => f_x1_step2_out[9].CLK
clk => g_x2_cos_step[0].CLK
clk => g_x2_cos_step[1].CLK
clk => g_x2_cos_step[2].CLK
clk => g_x2_cos_step[3].CLK
clk => g_x2_cos_step[4].CLK
clk => g_x2_cos_step[5].CLK
clk => g_x2_cos_step[6].CLK
clk => g_x2_cos_step[7].CLK
clk => g_x2_cos_step[8].CLK
clk => g_x2_cos[0].CLK
clk => g_x2_cos[1].CLK
clk => g_x2_cos[2].CLK
clk => g_x2_cos[3].CLK
clk => g_x2_cos[4].CLK
clk => g_x2_cos[5].CLK
clk => g_x2_cos[6].CLK
clk => g_x2_cos[7].CLK
clk => g_x2_cos[8].CLK
clk => f_x1_high_step[0].CLK
clk => f_x1_high_step[1].CLK
clk => f_x1_high_step[2].CLK
clk => f_x1_high_step[3].CLK
clk => f_x1_high_step[4].CLK
clk => f_x1_high_step[5].CLK
clk => f_x1_high_step[6].CLK
clk => f_x1_high_step[7].CLK
clk => f_x1_step6[0].CLK
clk => f_x1_step6[1].CLK
clk => f_x1_step6[2].CLK
clk => f_x1_step6[3].CLK
clk => f_x1_step6[4].CLK
clk => f_x1_step6[5].CLK
clk => f_x1_step6[6].CLK
clk => f_x1_step6[7].CLK
clk => f_x1_step5[0].CLK
clk => f_x1_step5[1].CLK
clk => f_x1_step5[2].CLK
clk => f_x1_step5[3].CLK
clk => f_x1_step5[4].CLK
clk => f_x1_step5[5].CLK
clk => f_x1_step5[6].CLK
clk => f_x1_step5[7].CLK
clk => f_x1_step4[0].CLK
clk => f_x1_step4[1].CLK
clk => f_x1_step4[2].CLK
clk => f_x1_step4[3].CLK
clk => f_x1_step4[4].CLK
clk => f_x1_step4[5].CLK
clk => f_x1_step4[6].CLK
clk => f_x1_step4[7].CLK
clk => f_x1_step3[0].CLK
clk => f_x1_step3[1].CLK
clk => f_x1_step3[2].CLK
clk => f_x1_step3[3].CLK
clk => f_x1_step3[4].CLK
clk => f_x1_step3[5].CLK
clk => f_x1_step3[6].CLK
clk => f_x1_step3[7].CLK
clk => f_x1_step2[0].CLK
clk => f_x1_step2[1].CLK
clk => f_x1_step2[2].CLK
clk => f_x1_step2[3].CLK
clk => f_x1_step2[4].CLK
clk => f_x1_step2[5].CLK
clk => f_x1_step2[6].CLK
clk => f_x1_step2[7].CLK
clk => f_x1_step1[0].CLK
clk => f_x1_step1[1].CLK
clk => f_x1_step1[2].CLK
clk => f_x1_step1[3].CLK
clk => f_x1_step1[4].CLK
clk => f_x1_step1[5].CLK
clk => f_x1_step1[6].CLK
clk => f_x1_step1[7].CLK
clk => busy~reg0.CLK
clk => i[0].CLK
clk => i[1].CLK
clk => i[2].CLK
clk => i[3].CLK
clk => i[4].CLK
clk => i[5].CLK
clk => i[6].CLK
clk => i[7].CLK
clk => i[8].CLK
clk => i[9].CLK
clk => i[10].CLK
clk => i[11].CLK
clk => i[12].CLK
clk => i[13].CLK
clk => i[14].CLK
clk => i[15].CLK
clk => i[16].CLK
clk => i[17].CLK
clk => i[18].CLK
clk => i[19].CLK
clk => i[20].CLK
clk => i[21].CLK
clk => i[22].CLK
clk => i[23].CLK
clk => i[24].CLK
clk => i[25].CLK
clk => i[26].CLK
clk => i[27].CLK
clk => i[28].CLK
clk => i[29].CLK
clk => i[30].CLK
clk => i[31].CLK
clk => temp_X_in_real[0].CLK
clk => temp_X_in_real[1].CLK
clk => temp_X_in_real[2].CLK
clk => temp_X_in_real[3].CLK
clk => temp_X_in_real[4].CLK
clk => temp_X_in_real[5].CLK
clk => temp_X_in_real[6].CLK
clk => temp_X_in_real[7].CLK
clk => temp_X_in_real[8].CLK
clk => temp_X_in_real[9].CLK
clk => temp_X_in_real[10].CLK
clk => temp_X_in_real[11].CLK
clk => temp_X_in_real[12].CLK
clk => temp_X_in_real[13].CLK
clk => temp_X_in_real[14].CLK
clk => temp_X_in_real[15].CLK
clk => temp_X_in_real[16].CLK
clk => temp_X_in_real[17].CLK
clk => temp_X_in_real[18].CLK
clk => temp_X_in_real[19].CLK
clk => temp_X_in_real[20].CLK
clk => temp_X_in_real[21].CLK
clk => temp_X_in_real[22].CLK
clk => temp_X_in_real[23].CLK
reset => f_x1_step1.OUTPUTSELECT
reset => f_x1_step1.OUTPUTSELECT
reset => f_x1_step1.OUTPUTSELECT
reset => f_x1_step1.OUTPUTSELECT
reset => f_x1_step1.OUTPUTSELECT
reset => f_x1_step1.OUTPUTSELECT
reset => f_x1_step1.OUTPUTSELECT
reset => f_x1_step1.OUTPUTSELECT
reset => f_x1_step2.OUTPUTSELECT
reset => f_x1_step2.OUTPUTSELECT
reset => f_x1_step2.OUTPUTSELECT
reset => f_x1_step2.OUTPUTSELECT
reset => f_x1_step2.OUTPUTSELECT
reset => f_x1_step2.OUTPUTSELECT
reset => f_x1_step2.OUTPUTSELECT
reset => f_x1_step2.OUTPUTSELECT
reset => f_x1_step3.OUTPUTSELECT
reset => f_x1_step3.OUTPUTSELECT
reset => f_x1_step3.OUTPUTSELECT
reset => f_x1_step3.OUTPUTSELECT
reset => f_x1_step3.OUTPUTSELECT
reset => f_x1_step3.OUTPUTSELECT
reset => f_x1_step3.OUTPUTSELECT
reset => f_x1_step3.OUTPUTSELECT
reset => f_x1_step4.OUTPUTSELECT
reset => f_x1_step4.OUTPUTSELECT
reset => f_x1_step4.OUTPUTSELECT
reset => f_x1_step4.OUTPUTSELECT
reset => f_x1_step4.OUTPUTSELECT
reset => f_x1_step4.OUTPUTSELECT
reset => f_x1_step4.OUTPUTSELECT
reset => f_x1_step4.OUTPUTSELECT
reset => f_x1_step5.OUTPUTSELECT
reset => f_x1_step5.OUTPUTSELECT
reset => f_x1_step5.OUTPUTSELECT
reset => f_x1_step5.OUTPUTSELECT
reset => f_x1_step5.OUTPUTSELECT
reset => f_x1_step5.OUTPUTSELECT
reset => f_x1_step5.OUTPUTSELECT
reset => f_x1_step5.OUTPUTSELECT
reset => f_x1_step6.OUTPUTSELECT
reset => f_x1_step6.OUTPUTSELECT
reset => f_x1_step6.OUTPUTSELECT
reset => f_x1_step6.OUTPUTSELECT
reset => f_x1_step6.OUTPUTSELECT
reset => f_x1_step6.OUTPUTSELECT
reset => f_x1_step6.OUTPUTSELECT
reset => f_x1_step6.OUTPUTSELECT
reset => f_x1_high_step.OUTPUTSELECT
reset => f_x1_high_step.OUTPUTSELECT
reset => f_x1_high_step.OUTPUTSELECT
reset => f_x1_high_step.OUTPUTSELECT
reset => f_x1_high_step.OUTPUTSELECT
reset => f_x1_high_step.OUTPUTSELECT
reset => f_x1_high_step.OUTPUTSELECT
reset => f_x1_high_step.OUTPUTSELECT
reset => g_x2_cos.OUTPUTSELECT
reset => g_x2_cos.OUTPUTSELECT
reset => g_x2_cos.OUTPUTSELECT
reset => g_x2_cos.OUTPUTSELECT
reset => g_x2_cos.OUTPUTSELECT
reset => g_x2_cos.OUTPUTSELECT
reset => g_x2_cos.OUTPUTSELECT
reset => g_x2_cos.OUTPUTSELECT
reset => g_x2_cos.OUTPUTSELECT
reset => g_x2_cos_step.OUTPUTSELECT
reset => g_x2_cos_step.OUTPUTSELECT
reset => g_x2_cos_step.OUTPUTSELECT
reset => g_x2_cos_step.OUTPUTSELECT
reset => g_x2_cos_step.OUTPUTSELECT
reset => g_x2_cos_step.OUTPUTSELECT
reset => g_x2_cos_step.OUTPUTSELECT
reset => g_x2_cos_step.OUTPUTSELECT
reset => g_x2_cos_step.OUTPUTSELECT
reset => always0.IN0
reset => j[26].ENA
reset => j[25].ENA
reset => j[24].ENA
reset => j[23].ENA
reset => j[22].ENA
reset => j[21].ENA
reset => j[20].ENA
reset => j[19].ENA
reset => j[18].ENA
reset => j[17].ENA
reset => j[16].ENA
reset => j[15].ENA
reset => j[14].ENA
reset => j[13].ENA
reset => j[12].ENA
reset => j[11].ENA
reset => j[10].ENA
reset => j[9].ENA
reset => j[8].ENA
reset => f_x1_step2_out[9].ENA
reset => f_x1_step2_out[8].ENA
reset => f_x1_step2_out[7].ENA
reset => f_x1_step2_out[6].ENA
reset => f_x1_step2_out[5].ENA
reset => f_x1_step2_out[4].ENA
reset => f_x1_step2_out[3].ENA
reset => f_x1_step2_out[2].ENA
reset => f_x1_step2_out[1].ENA
reset => f_x1_step2_out[0].ENA
reset => f_x1_high_step_out[9].ENA
reset => f_x1_high_step_out[8].ENA
reset => f_x1_high_step_out[7].ENA
reset => f_x1_high_step_out[6].ENA
reset => j[7].ENA
reset => j[6].ENA
reset => j[5].ENA
reset => j[4].ENA
reset => j[3].ENA
reset => j[2].ENA
reset => j[1].ENA
reset => j[0].ENA
reset => f_x1_high_step_out[5].ENA
reset => f_x1_high_step_out[4].ENA
reset => f_x1_high_step_out[3].ENA
reset => f_x1_high_step_out[2].ENA
reset => f_x1_high_step_out[1].ENA
reset => f_x1_high_step_out[0].ENA
reset => f_x1_step3_out[9].ENA
reset => f_x1_step3_out[8].ENA
reset => f_x1_step3_out[7].ENA
reset => f_x1_step3_out[6].ENA
reset => f_x1_step3_out[5].ENA
reset => f_x1_step3_out[4].ENA
reset => f_x1_step3_out[3].ENA
reset => f_x1_step3_out[2].ENA
reset => f_x1_step3_out[1].ENA
reset => f_x1_step3_out[0].ENA
reset => f_x1_step4_out[9].ENA
reset => f_x1_step4_out[8].ENA
reset => f_x1_step4_out[7].ENA
reset => f_x1_step4_out[6].ENA
reset => f_x1_step4_out[5].ENA
reset => f_x1_step4_out[4].ENA
reset => f_x1_step4_out[3].ENA
reset => f_x1_step4_out[2].ENA
reset => f_x1_step4_out[1].ENA
reset => f_x1_step4_out[0].ENA
reset => f_x1_step5_out[10].ENA
reset => f_x1_step5_out[9].ENA
reset => f_x1_step5_out[8].ENA
reset => f_x1_step5_out[7].ENA
reset => f_x1_step5_out[6].ENA
reset => f_x1_step5_out[5].ENA
reset => f_x1_step5_out[4].ENA
reset => f_x1_step5_out[3].ENA
reset => f_x1_step5_out[2].ENA
reset => f_x1_step5_out[1].ENA
reset => f_x1_step5_out[0].ENA
reset => f_x1_step6_out[10].ENA
reset => f_x1_step6_out[9].ENA
reset => f_x1_step6_out[8].ENA
reset => f_x1_step6_out[7].ENA
reset => f_x1_step6_out[6].ENA
reset => f_x1_step6_out[5].ENA
reset => f_x1_step6_out[4].ENA
reset => f_x1_step6_out[3].ENA
reset => f_x1_step6_out[2].ENA
reset => f_x1_step6_out[1].ENA
reset => f_x1_step6_out[0].ENA
reset => sum_real_n_truncation[11]~reg0.ENA
reset => sum_real_n_truncation[10]~reg0.ENA
reset => sum_real_n_truncation[9]~reg0.ENA
reset => sum_real_n_truncation[8]~reg0.ENA
reset => sum_real_n_truncation[7]~reg0.ENA
reset => sum_real_n_truncation[6]~reg0.ENA
reset => sum_real_n_truncation[5]~reg0.ENA
reset => sum_real_n_truncation[4]~reg0.ENA
reset => sum_real_n_truncation[3]~reg0.ENA
reset => sum_real_n_truncation[2]~reg0.ENA
reset => sum_real_n_truncation[1]~reg0.ENA
reset => sum_real_n_truncation[0]~reg0.ENA
reset => Y_out_real[23]~reg0.ENA
reset => Y_out_real[22]~reg0.ENA
reset => Y_out_real[21]~reg0.ENA
reset => Y_out_real[20]~reg0.ENA
reset => Y_out_real[19]~reg0.ENA
reset => Y_out_real[18]~reg0.ENA
reset => Y_out_real[17]~reg0.ENA
reset => Y_out_real[16]~reg0.ENA
reset => Y_out_real[15]~reg0.ENA
reset => Y_out_real[14]~reg0.ENA
reset => Y_out_real[13]~reg0.ENA
reset => Y_out_real[12]~reg0.ENA
reset => Y_out_real[11]~reg0.ENA
reset => Y_out_real[10]~reg0.ENA
reset => Y_out_real[9]~reg0.ENA
reset => Y_out_real[8]~reg0.ENA
reset => Y_out_real[7]~reg0.ENA
reset => Y_out_real[6]~reg0.ENA
reset => Y_out_real[5]~reg0.ENA
reset => Y_out_real[4]~reg0.ENA
reset => Y_out_real[3]~reg0.ENA
reset => Y_out_real[2]~reg0.ENA
reset => Y_out_real[1]~reg0.ENA
reset => Y_out_real[0]~reg0.ENA
reset => j[31].ENA
reset => j[30].ENA
reset => j[29].ENA
reset => j[28].ENA
reset => j[27].ENA
read => always0.IN1
X_in_real[0] => temp_X_in_real[0].DATAIN
X_in_real[1] => temp_X_in_real[1].DATAIN
X_in_real[2] => temp_X_in_real[2].DATAIN
X_in_real[3] => temp_X_in_real[3].DATAIN
X_in_real[4] => temp_X_in_real[4].DATAIN
X_in_real[5] => temp_X_in_real[5].DATAIN
X_in_real[6] => temp_X_in_real[6].DATAIN
X_in_real[7] => temp_X_in_real[7].DATAIN
X_in_real[8] => temp_X_in_real[8].DATAIN
X_in_real[9] => temp_X_in_real[9].DATAIN
X_in_real[10] => temp_X_in_real[10].DATAIN
X_in_real[11] => temp_X_in_real[11].DATAIN
X_in_real[12] => temp_X_in_real[12].DATAIN
X_in_real[13] => temp_X_in_real[13].DATAIN
X_in_real[14] => temp_X_in_real[14].DATAIN
X_in_real[15] => temp_X_in_real[15].DATAIN
X_in_real[16] => temp_X_in_real[16].DATAIN
X_in_real[17] => temp_X_in_real[17].DATAIN
X_in_real[18] => temp_X_in_real[18].DATAIN
X_in_real[19] => temp_X_in_real[19].DATAIN
X_in_real[20] => temp_X_in_real[20].DATAIN
X_in_real[21] => temp_X_in_real[21].DATAIN
X_in_real[22] => temp_X_in_real[22].DATAIN
X_in_real[23] => temp_X_in_real[23].DATAIN
X_in_imag[0] => ~NO_FANOUT~
X_in_imag[1] => ~NO_FANOUT~
X_in_imag[2] => ~NO_FANOUT~
X_in_imag[3] => ~NO_FANOUT~
X_in_imag[4] => ~NO_FANOUT~
X_in_imag[5] => ~NO_FANOUT~
X_in_imag[6] => ~NO_FANOUT~
X_in_imag[7] => ~NO_FANOUT~
X_in_imag[8] => ~NO_FANOUT~
X_in_imag[9] => ~NO_FANOUT~
X_in_imag[10] => ~NO_FANOUT~
X_in_imag[11] => ~NO_FANOUT~
X_in_imag[12] => ~NO_FANOUT~
X_in_imag[13] => ~NO_FANOUT~
X_in_imag[14] => ~NO_FANOUT~
X_in_imag[15] => ~NO_FANOUT~
X_in_imag[16] => ~NO_FANOUT~
X_in_imag[17] => ~NO_FANOUT~
X_in_imag[18] => ~NO_FANOUT~
X_in_imag[19] => ~NO_FANOUT~
X_in_imag[20] => ~NO_FANOUT~
X_in_imag[21] => ~NO_FANOUT~
X_in_imag[22] => ~NO_FANOUT~
X_in_imag[23] => ~NO_FANOUT~
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[0] <= Y_out_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[1] <= Y_out_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[2] <= Y_out_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[3] <= Y_out_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[4] <= Y_out_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[5] <= Y_out_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[6] <= Y_out_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[7] <= Y_out_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[8] <= Y_out_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[9] <= Y_out_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[10] <= Y_out_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[11] <= Y_out_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[12] <= Y_out_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[13] <= Y_out_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[14] <= Y_out_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[15] <= Y_out_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[16] <= Y_out_real[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[17] <= Y_out_real[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[18] <= Y_out_real[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[19] <= Y_out_real[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[20] <= Y_out_real[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[21] <= Y_out_real[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[22] <= Y_out_real[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[23] <= Y_out_real[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_imag[0] <= <GND>
Y_out_imag[1] <= <GND>
Y_out_imag[2] <= <GND>
Y_out_imag[3] <= <GND>
Y_out_imag[4] <= <GND>
Y_out_imag[5] <= <GND>
Y_out_imag[6] <= <GND>
Y_out_imag[7] <= <GND>
Y_out_imag[8] <= <GND>
Y_out_imag[9] <= <GND>
Y_out_imag[10] <= <GND>
Y_out_imag[11] <= <GND>
Y_out_imag[12] <= <GND>
Y_out_imag[13] <= <GND>
Y_out_imag[14] <= <GND>
Y_out_imag[15] <= <GND>
Y_out_imag[16] <= <GND>
Y_out_imag[17] <= <GND>
Y_out_imag[18] <= <GND>
Y_out_imag[19] <= <GND>
Y_out_imag[20] <= <GND>
Y_out_imag[21] <= <GND>
Y_out_imag[22] <= <GND>
Y_out_imag[23] <= <GND>
sum_real_n_truncation[0] <= sum_real_n_truncation[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_real_n_truncation[1] <= sum_real_n_truncation[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_real_n_truncation[2] <= sum_real_n_truncation[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_real_n_truncation[3] <= sum_real_n_truncation[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_real_n_truncation[4] <= sum_real_n_truncation[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_real_n_truncation[5] <= sum_real_n_truncation[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_real_n_truncation[6] <= sum_real_n_truncation[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_real_n_truncation[7] <= sum_real_n_truncation[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_real_n_truncation[8] <= sum_real_n_truncation[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_real_n_truncation[9] <= sum_real_n_truncation[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_real_n_truncation[10] <= sum_real_n_truncation[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_real_n_truncation[11] <= sum_real_n_truncation[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|part3|mycircuit:circuit|awgn:noiser
clk => j[0].CLK
clk => j[1].CLK
clk => j[2].CLK
clk => j[3].CLK
clk => j[4].CLK
clk => j[5].CLK
clk => j[6].CLK
clk => j[7].CLK
clk => j[8].CLK
clk => j[9].CLK
clk => j[10].CLK
clk => j[11].CLK
clk => j[12].CLK
clk => j[13].CLK
clk => j[14].CLK
clk => j[15].CLK
clk => j[16].CLK
clk => j[17].CLK
clk => j[18].CLK
clk => j[19].CLK
clk => j[20].CLK
clk => j[21].CLK
clk => j[22].CLK
clk => j[23].CLK
clk => j[24].CLK
clk => j[25].CLK
clk => j[26].CLK
clk => j[27].CLK
clk => j[28].CLK
clk => j[29].CLK
clk => j[30].CLK
clk => j[31].CLK
clk => Y_out_real[0]~reg0.CLK
clk => Y_out_real[1]~reg0.CLK
clk => Y_out_real[2]~reg0.CLK
clk => Y_out_real[3]~reg0.CLK
clk => Y_out_real[4]~reg0.CLK
clk => Y_out_real[5]~reg0.CLK
clk => Y_out_real[6]~reg0.CLK
clk => Y_out_real[7]~reg0.CLK
clk => Y_out_real[8]~reg0.CLK
clk => Y_out_real[9]~reg0.CLK
clk => Y_out_real[10]~reg0.CLK
clk => Y_out_real[11]~reg0.CLK
clk => Y_out_real[12]~reg0.CLK
clk => Y_out_real[13]~reg0.CLK
clk => Y_out_real[14]~reg0.CLK
clk => Y_out_real[15]~reg0.CLK
clk => Y_out_real[16]~reg0.CLK
clk => Y_out_real[17]~reg0.CLK
clk => Y_out_real[18]~reg0.CLK
clk => Y_out_real[19]~reg0.CLK
clk => Y_out_real[20]~reg0.CLK
clk => Y_out_real[21]~reg0.CLK
clk => Y_out_real[22]~reg0.CLK
clk => Y_out_real[23]~reg0.CLK
clk => sum_real_n_truncation[0]~reg0.CLK
clk => sum_real_n_truncation[1]~reg0.CLK
clk => sum_real_n_truncation[2]~reg0.CLK
clk => sum_real_n_truncation[3]~reg0.CLK
clk => sum_real_n_truncation[4]~reg0.CLK
clk => sum_real_n_truncation[5]~reg0.CLK
clk => sum_real_n_truncation[6]~reg0.CLK
clk => sum_real_n_truncation[7]~reg0.CLK
clk => sum_real_n_truncation[8]~reg0.CLK
clk => sum_real_n_truncation[9]~reg0.CLK
clk => sum_real_n_truncation[10]~reg0.CLK
clk => sum_real_n_truncation[11]~reg0.CLK
clk => f_x1_step6_out[0].CLK
clk => f_x1_step6_out[1].CLK
clk => f_x1_step6_out[2].CLK
clk => f_x1_step6_out[3].CLK
clk => f_x1_step6_out[4].CLK
clk => f_x1_step6_out[5].CLK
clk => f_x1_step6_out[6].CLK
clk => f_x1_step6_out[7].CLK
clk => f_x1_step6_out[8].CLK
clk => f_x1_step6_out[9].CLK
clk => f_x1_step6_out[10].CLK
clk => f_x1_step5_out[0].CLK
clk => f_x1_step5_out[1].CLK
clk => f_x1_step5_out[2].CLK
clk => f_x1_step5_out[3].CLK
clk => f_x1_step5_out[4].CLK
clk => f_x1_step5_out[5].CLK
clk => f_x1_step5_out[6].CLK
clk => f_x1_step5_out[7].CLK
clk => f_x1_step5_out[8].CLK
clk => f_x1_step5_out[9].CLK
clk => f_x1_step5_out[10].CLK
clk => f_x1_step4_out[0].CLK
clk => f_x1_step4_out[1].CLK
clk => f_x1_step4_out[2].CLK
clk => f_x1_step4_out[3].CLK
clk => f_x1_step4_out[4].CLK
clk => f_x1_step4_out[5].CLK
clk => f_x1_step4_out[6].CLK
clk => f_x1_step4_out[7].CLK
clk => f_x1_step4_out[8].CLK
clk => f_x1_step4_out[9].CLK
clk => f_x1_step3_out[0].CLK
clk => f_x1_step3_out[1].CLK
clk => f_x1_step3_out[2].CLK
clk => f_x1_step3_out[3].CLK
clk => f_x1_step3_out[4].CLK
clk => f_x1_step3_out[5].CLK
clk => f_x1_step3_out[6].CLK
clk => f_x1_step3_out[7].CLK
clk => f_x1_step3_out[8].CLK
clk => f_x1_step3_out[9].CLK
clk => f_x1_high_step_out[0].CLK
clk => f_x1_high_step_out[1].CLK
clk => f_x1_high_step_out[2].CLK
clk => f_x1_high_step_out[3].CLK
clk => f_x1_high_step_out[4].CLK
clk => f_x1_high_step_out[5].CLK
clk => f_x1_high_step_out[6].CLK
clk => f_x1_high_step_out[7].CLK
clk => f_x1_high_step_out[8].CLK
clk => f_x1_high_step_out[9].CLK
clk => f_x1_step2_out[0].CLK
clk => f_x1_step2_out[1].CLK
clk => f_x1_step2_out[2].CLK
clk => f_x1_step2_out[3].CLK
clk => f_x1_step2_out[4].CLK
clk => f_x1_step2_out[5].CLK
clk => f_x1_step2_out[6].CLK
clk => f_x1_step2_out[7].CLK
clk => f_x1_step2_out[8].CLK
clk => f_x1_step2_out[9].CLK
clk => g_x2_cos_step[0].CLK
clk => g_x2_cos_step[1].CLK
clk => g_x2_cos_step[2].CLK
clk => g_x2_cos_step[3].CLK
clk => g_x2_cos_step[4].CLK
clk => g_x2_cos_step[5].CLK
clk => g_x2_cos_step[6].CLK
clk => g_x2_cos_step[7].CLK
clk => g_x2_cos_step[8].CLK
clk => g_x2_cos[0].CLK
clk => g_x2_cos[1].CLK
clk => g_x2_cos[2].CLK
clk => g_x2_cos[3].CLK
clk => g_x2_cos[4].CLK
clk => g_x2_cos[5].CLK
clk => g_x2_cos[6].CLK
clk => g_x2_cos[7].CLK
clk => g_x2_cos[8].CLK
clk => f_x1_high_step[0].CLK
clk => f_x1_high_step[1].CLK
clk => f_x1_high_step[2].CLK
clk => f_x1_high_step[3].CLK
clk => f_x1_high_step[4].CLK
clk => f_x1_high_step[5].CLK
clk => f_x1_high_step[6].CLK
clk => f_x1_high_step[7].CLK
clk => f_x1_step6[0].CLK
clk => f_x1_step6[1].CLK
clk => f_x1_step6[2].CLK
clk => f_x1_step6[3].CLK
clk => f_x1_step6[4].CLK
clk => f_x1_step6[5].CLK
clk => f_x1_step6[6].CLK
clk => f_x1_step6[7].CLK
clk => f_x1_step5[0].CLK
clk => f_x1_step5[1].CLK
clk => f_x1_step5[2].CLK
clk => f_x1_step5[3].CLK
clk => f_x1_step5[4].CLK
clk => f_x1_step5[5].CLK
clk => f_x1_step5[6].CLK
clk => f_x1_step5[7].CLK
clk => f_x1_step4[0].CLK
clk => f_x1_step4[1].CLK
clk => f_x1_step4[2].CLK
clk => f_x1_step4[3].CLK
clk => f_x1_step4[4].CLK
clk => f_x1_step4[5].CLK
clk => f_x1_step4[6].CLK
clk => f_x1_step4[7].CLK
clk => f_x1_step3[0].CLK
clk => f_x1_step3[1].CLK
clk => f_x1_step3[2].CLK
clk => f_x1_step3[3].CLK
clk => f_x1_step3[4].CLK
clk => f_x1_step3[5].CLK
clk => f_x1_step3[6].CLK
clk => f_x1_step3[7].CLK
clk => f_x1_step2[0].CLK
clk => f_x1_step2[1].CLK
clk => f_x1_step2[2].CLK
clk => f_x1_step2[3].CLK
clk => f_x1_step2[4].CLK
clk => f_x1_step2[5].CLK
clk => f_x1_step2[6].CLK
clk => f_x1_step2[7].CLK
clk => f_x1_step1[0].CLK
clk => f_x1_step1[1].CLK
clk => f_x1_step1[2].CLK
clk => f_x1_step1[3].CLK
clk => f_x1_step1[4].CLK
clk => f_x1_step1[5].CLK
clk => f_x1_step1[6].CLK
clk => f_x1_step1[7].CLK
clk => busy~reg0.CLK
clk => i[0].CLK
clk => i[1].CLK
clk => i[2].CLK
clk => i[3].CLK
clk => i[4].CLK
clk => i[5].CLK
clk => i[6].CLK
clk => i[7].CLK
clk => i[8].CLK
clk => i[9].CLK
clk => i[10].CLK
clk => i[11].CLK
clk => i[12].CLK
clk => i[13].CLK
clk => i[14].CLK
clk => i[15].CLK
clk => i[16].CLK
clk => i[17].CLK
clk => i[18].CLK
clk => i[19].CLK
clk => i[20].CLK
clk => i[21].CLK
clk => i[22].CLK
clk => i[23].CLK
clk => i[24].CLK
clk => i[25].CLK
clk => i[26].CLK
clk => i[27].CLK
clk => i[28].CLK
clk => i[29].CLK
clk => i[30].CLK
clk => i[31].CLK
clk => temp_X_in_real[0].CLK
clk => temp_X_in_real[1].CLK
clk => temp_X_in_real[2].CLK
clk => temp_X_in_real[3].CLK
clk => temp_X_in_real[4].CLK
clk => temp_X_in_real[5].CLK
clk => temp_X_in_real[6].CLK
clk => temp_X_in_real[7].CLK
clk => temp_X_in_real[8].CLK
clk => temp_X_in_real[9].CLK
clk => temp_X_in_real[10].CLK
clk => temp_X_in_real[11].CLK
clk => temp_X_in_real[12].CLK
clk => temp_X_in_real[13].CLK
clk => temp_X_in_real[14].CLK
clk => temp_X_in_real[15].CLK
clk => temp_X_in_real[16].CLK
clk => temp_X_in_real[17].CLK
clk => temp_X_in_real[18].CLK
clk => temp_X_in_real[19].CLK
clk => temp_X_in_real[20].CLK
clk => temp_X_in_real[21].CLK
clk => temp_X_in_real[22].CLK
clk => temp_X_in_real[23].CLK
reset => f_x1_step1.OUTPUTSELECT
reset => f_x1_step1.OUTPUTSELECT
reset => f_x1_step1.OUTPUTSELECT
reset => f_x1_step1.OUTPUTSELECT
reset => f_x1_step1.OUTPUTSELECT
reset => f_x1_step1.OUTPUTSELECT
reset => f_x1_step1.OUTPUTSELECT
reset => f_x1_step1.OUTPUTSELECT
reset => f_x1_step2.OUTPUTSELECT
reset => f_x1_step2.OUTPUTSELECT
reset => f_x1_step2.OUTPUTSELECT
reset => f_x1_step2.OUTPUTSELECT
reset => f_x1_step2.OUTPUTSELECT
reset => f_x1_step2.OUTPUTSELECT
reset => f_x1_step2.OUTPUTSELECT
reset => f_x1_step2.OUTPUTSELECT
reset => f_x1_step3.OUTPUTSELECT
reset => f_x1_step3.OUTPUTSELECT
reset => f_x1_step3.OUTPUTSELECT
reset => f_x1_step3.OUTPUTSELECT
reset => f_x1_step3.OUTPUTSELECT
reset => f_x1_step3.OUTPUTSELECT
reset => f_x1_step3.OUTPUTSELECT
reset => f_x1_step3.OUTPUTSELECT
reset => f_x1_step4.OUTPUTSELECT
reset => f_x1_step4.OUTPUTSELECT
reset => f_x1_step4.OUTPUTSELECT
reset => f_x1_step4.OUTPUTSELECT
reset => f_x1_step4.OUTPUTSELECT
reset => f_x1_step4.OUTPUTSELECT
reset => f_x1_step4.OUTPUTSELECT
reset => f_x1_step4.OUTPUTSELECT
reset => f_x1_step5.OUTPUTSELECT
reset => f_x1_step5.OUTPUTSELECT
reset => f_x1_step5.OUTPUTSELECT
reset => f_x1_step5.OUTPUTSELECT
reset => f_x1_step5.OUTPUTSELECT
reset => f_x1_step5.OUTPUTSELECT
reset => f_x1_step5.OUTPUTSELECT
reset => f_x1_step5.OUTPUTSELECT
reset => f_x1_step6.OUTPUTSELECT
reset => f_x1_step6.OUTPUTSELECT
reset => f_x1_step6.OUTPUTSELECT
reset => f_x1_step6.OUTPUTSELECT
reset => f_x1_step6.OUTPUTSELECT
reset => f_x1_step6.OUTPUTSELECT
reset => f_x1_step6.OUTPUTSELECT
reset => f_x1_step6.OUTPUTSELECT
reset => f_x1_high_step.OUTPUTSELECT
reset => f_x1_high_step.OUTPUTSELECT
reset => f_x1_high_step.OUTPUTSELECT
reset => f_x1_high_step.OUTPUTSELECT
reset => f_x1_high_step.OUTPUTSELECT
reset => f_x1_high_step.OUTPUTSELECT
reset => f_x1_high_step.OUTPUTSELECT
reset => f_x1_high_step.OUTPUTSELECT
reset => g_x2_cos.OUTPUTSELECT
reset => g_x2_cos.OUTPUTSELECT
reset => g_x2_cos.OUTPUTSELECT
reset => g_x2_cos.OUTPUTSELECT
reset => g_x2_cos.OUTPUTSELECT
reset => g_x2_cos.OUTPUTSELECT
reset => g_x2_cos.OUTPUTSELECT
reset => g_x2_cos.OUTPUTSELECT
reset => g_x2_cos.OUTPUTSELECT
reset => g_x2_cos_step.OUTPUTSELECT
reset => g_x2_cos_step.OUTPUTSELECT
reset => g_x2_cos_step.OUTPUTSELECT
reset => g_x2_cos_step.OUTPUTSELECT
reset => g_x2_cos_step.OUTPUTSELECT
reset => g_x2_cos_step.OUTPUTSELECT
reset => g_x2_cos_step.OUTPUTSELECT
reset => g_x2_cos_step.OUTPUTSELECT
reset => g_x2_cos_step.OUTPUTSELECT
reset => always0.IN0
reset => j[26].ENA
reset => j[25].ENA
reset => j[24].ENA
reset => j[23].ENA
reset => j[22].ENA
reset => j[21].ENA
reset => j[20].ENA
reset => j[19].ENA
reset => j[18].ENA
reset => j[17].ENA
reset => j[16].ENA
reset => j[15].ENA
reset => j[14].ENA
reset => j[13].ENA
reset => j[12].ENA
reset => j[11].ENA
reset => j[10].ENA
reset => j[9].ENA
reset => j[8].ENA
reset => f_x1_step2_out[9].ENA
reset => f_x1_step2_out[8].ENA
reset => f_x1_step2_out[7].ENA
reset => f_x1_step2_out[6].ENA
reset => f_x1_step2_out[5].ENA
reset => f_x1_step2_out[4].ENA
reset => f_x1_step2_out[3].ENA
reset => f_x1_step2_out[2].ENA
reset => f_x1_step2_out[1].ENA
reset => f_x1_step2_out[0].ENA
reset => f_x1_high_step_out[9].ENA
reset => f_x1_high_step_out[8].ENA
reset => f_x1_high_step_out[7].ENA
reset => f_x1_high_step_out[6].ENA
reset => j[7].ENA
reset => j[6].ENA
reset => j[5].ENA
reset => j[4].ENA
reset => j[3].ENA
reset => j[2].ENA
reset => j[1].ENA
reset => j[0].ENA
reset => f_x1_high_step_out[5].ENA
reset => f_x1_high_step_out[4].ENA
reset => f_x1_high_step_out[3].ENA
reset => f_x1_high_step_out[2].ENA
reset => f_x1_high_step_out[1].ENA
reset => f_x1_high_step_out[0].ENA
reset => f_x1_step3_out[9].ENA
reset => f_x1_step3_out[8].ENA
reset => f_x1_step3_out[7].ENA
reset => f_x1_step3_out[6].ENA
reset => f_x1_step3_out[5].ENA
reset => f_x1_step3_out[4].ENA
reset => f_x1_step3_out[3].ENA
reset => f_x1_step3_out[2].ENA
reset => f_x1_step3_out[1].ENA
reset => f_x1_step3_out[0].ENA
reset => f_x1_step4_out[9].ENA
reset => f_x1_step4_out[8].ENA
reset => f_x1_step4_out[7].ENA
reset => f_x1_step4_out[6].ENA
reset => f_x1_step4_out[5].ENA
reset => f_x1_step4_out[4].ENA
reset => f_x1_step4_out[3].ENA
reset => f_x1_step4_out[2].ENA
reset => f_x1_step4_out[1].ENA
reset => f_x1_step4_out[0].ENA
reset => f_x1_step5_out[10].ENA
reset => f_x1_step5_out[9].ENA
reset => f_x1_step5_out[8].ENA
reset => f_x1_step5_out[7].ENA
reset => f_x1_step5_out[6].ENA
reset => f_x1_step5_out[5].ENA
reset => f_x1_step5_out[4].ENA
reset => f_x1_step5_out[3].ENA
reset => f_x1_step5_out[2].ENA
reset => f_x1_step5_out[1].ENA
reset => f_x1_step5_out[0].ENA
reset => f_x1_step6_out[10].ENA
reset => f_x1_step6_out[9].ENA
reset => f_x1_step6_out[8].ENA
reset => f_x1_step6_out[7].ENA
reset => f_x1_step6_out[6].ENA
reset => f_x1_step6_out[5].ENA
reset => f_x1_step6_out[4].ENA
reset => f_x1_step6_out[3].ENA
reset => f_x1_step6_out[2].ENA
reset => f_x1_step6_out[1].ENA
reset => f_x1_step6_out[0].ENA
reset => sum_real_n_truncation[11]~reg0.ENA
reset => sum_real_n_truncation[10]~reg0.ENA
reset => sum_real_n_truncation[9]~reg0.ENA
reset => sum_real_n_truncation[8]~reg0.ENA
reset => sum_real_n_truncation[7]~reg0.ENA
reset => sum_real_n_truncation[6]~reg0.ENA
reset => sum_real_n_truncation[5]~reg0.ENA
reset => sum_real_n_truncation[4]~reg0.ENA
reset => sum_real_n_truncation[3]~reg0.ENA
reset => sum_real_n_truncation[2]~reg0.ENA
reset => sum_real_n_truncation[1]~reg0.ENA
reset => sum_real_n_truncation[0]~reg0.ENA
reset => Y_out_real[23]~reg0.ENA
reset => Y_out_real[22]~reg0.ENA
reset => Y_out_real[21]~reg0.ENA
reset => Y_out_real[20]~reg0.ENA
reset => Y_out_real[19]~reg0.ENA
reset => Y_out_real[18]~reg0.ENA
reset => Y_out_real[17]~reg0.ENA
reset => Y_out_real[16]~reg0.ENA
reset => Y_out_real[15]~reg0.ENA
reset => Y_out_real[14]~reg0.ENA
reset => Y_out_real[13]~reg0.ENA
reset => Y_out_real[12]~reg0.ENA
reset => Y_out_real[11]~reg0.ENA
reset => Y_out_real[10]~reg0.ENA
reset => Y_out_real[9]~reg0.ENA
reset => Y_out_real[8]~reg0.ENA
reset => Y_out_real[7]~reg0.ENA
reset => Y_out_real[6]~reg0.ENA
reset => Y_out_real[5]~reg0.ENA
reset => Y_out_real[4]~reg0.ENA
reset => Y_out_real[3]~reg0.ENA
reset => Y_out_real[2]~reg0.ENA
reset => Y_out_real[1]~reg0.ENA
reset => Y_out_real[0]~reg0.ENA
reset => j[31].ENA
reset => j[30].ENA
reset => j[29].ENA
reset => j[28].ENA
reset => j[27].ENA
read => always0.IN1
X_in_real[0] => temp_X_in_real[0].DATAIN
X_in_real[1] => temp_X_in_real[1].DATAIN
X_in_real[2] => temp_X_in_real[2].DATAIN
X_in_real[3] => temp_X_in_real[3].DATAIN
X_in_real[4] => temp_X_in_real[4].DATAIN
X_in_real[5] => temp_X_in_real[5].DATAIN
X_in_real[6] => temp_X_in_real[6].DATAIN
X_in_real[7] => temp_X_in_real[7].DATAIN
X_in_real[8] => temp_X_in_real[8].DATAIN
X_in_real[9] => temp_X_in_real[9].DATAIN
X_in_real[10] => temp_X_in_real[10].DATAIN
X_in_real[11] => temp_X_in_real[11].DATAIN
X_in_real[12] => temp_X_in_real[12].DATAIN
X_in_real[13] => temp_X_in_real[13].DATAIN
X_in_real[14] => temp_X_in_real[14].DATAIN
X_in_real[15] => temp_X_in_real[15].DATAIN
X_in_real[16] => temp_X_in_real[16].DATAIN
X_in_real[17] => temp_X_in_real[17].DATAIN
X_in_real[18] => temp_X_in_real[18].DATAIN
X_in_real[19] => temp_X_in_real[19].DATAIN
X_in_real[20] => temp_X_in_real[20].DATAIN
X_in_real[21] => temp_X_in_real[21].DATAIN
X_in_real[22] => temp_X_in_real[22].DATAIN
X_in_real[23] => temp_X_in_real[23].DATAIN
X_in_imag[0] => ~NO_FANOUT~
X_in_imag[1] => ~NO_FANOUT~
X_in_imag[2] => ~NO_FANOUT~
X_in_imag[3] => ~NO_FANOUT~
X_in_imag[4] => ~NO_FANOUT~
X_in_imag[5] => ~NO_FANOUT~
X_in_imag[6] => ~NO_FANOUT~
X_in_imag[7] => ~NO_FANOUT~
X_in_imag[8] => ~NO_FANOUT~
X_in_imag[9] => ~NO_FANOUT~
X_in_imag[10] => ~NO_FANOUT~
X_in_imag[11] => ~NO_FANOUT~
X_in_imag[12] => ~NO_FANOUT~
X_in_imag[13] => ~NO_FANOUT~
X_in_imag[14] => ~NO_FANOUT~
X_in_imag[15] => ~NO_FANOUT~
X_in_imag[16] => ~NO_FANOUT~
X_in_imag[17] => ~NO_FANOUT~
X_in_imag[18] => ~NO_FANOUT~
X_in_imag[19] => ~NO_FANOUT~
X_in_imag[20] => ~NO_FANOUT~
X_in_imag[21] => ~NO_FANOUT~
X_in_imag[22] => ~NO_FANOUT~
X_in_imag[23] => ~NO_FANOUT~
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[0] <= Y_out_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[1] <= Y_out_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[2] <= Y_out_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[3] <= Y_out_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[4] <= Y_out_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[5] <= Y_out_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[6] <= Y_out_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[7] <= Y_out_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[8] <= Y_out_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[9] <= Y_out_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[10] <= Y_out_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[11] <= Y_out_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[12] <= Y_out_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[13] <= Y_out_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[14] <= Y_out_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[15] <= Y_out_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[16] <= Y_out_real[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[17] <= Y_out_real[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[18] <= Y_out_real[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[19] <= Y_out_real[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[20] <= Y_out_real[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[21] <= Y_out_real[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[22] <= Y_out_real[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[23] <= Y_out_real[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_imag[0] <= <GND>
Y_out_imag[1] <= <GND>
Y_out_imag[2] <= <GND>
Y_out_imag[3] <= <GND>
Y_out_imag[4] <= <GND>
Y_out_imag[5] <= <GND>
Y_out_imag[6] <= <GND>
Y_out_imag[7] <= <GND>
Y_out_imag[8] <= <GND>
Y_out_imag[9] <= <GND>
Y_out_imag[10] <= <GND>
Y_out_imag[11] <= <GND>
Y_out_imag[12] <= <GND>
Y_out_imag[13] <= <GND>
Y_out_imag[14] <= <GND>
Y_out_imag[15] <= <GND>
Y_out_imag[16] <= <GND>
Y_out_imag[17] <= <GND>
Y_out_imag[18] <= <GND>
Y_out_imag[19] <= <GND>
Y_out_imag[20] <= <GND>
Y_out_imag[21] <= <GND>
Y_out_imag[22] <= <GND>
Y_out_imag[23] <= <GND>
sum_real_n_truncation[0] <= sum_real_n_truncation[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_real_n_truncation[1] <= sum_real_n_truncation[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_real_n_truncation[2] <= sum_real_n_truncation[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_real_n_truncation[3] <= sum_real_n_truncation[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_real_n_truncation[4] <= sum_real_n_truncation[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_real_n_truncation[5] <= sum_real_n_truncation[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_real_n_truncation[6] <= sum_real_n_truncation[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_real_n_truncation[7] <= sum_real_n_truncation[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_real_n_truncation[8] <= sum_real_n_truncation[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_real_n_truncation[9] <= sum_real_n_truncation[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_real_n_truncation[10] <= sum_real_n_truncation[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_real_n_truncation[11] <= sum_real_n_truncation[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|part3|BPSK:demodulator_l
DataIn[0] => DataOut.DATAA
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAA
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAA
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAA
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAA
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAA
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAA
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAA
DataIn[7] => DataOut.DATAB
DataIn[8] => DataOut.DATAA
DataIn[8] => DataOut.DATAB
DataIn[9] => DataOut.DATAA
DataIn[9] => DataOut.DATAB
DataIn[10] => DataOut.DATAA
DataIn[10] => DataOut.DATAB
DataIn[11] => DataOut.DATAA
DataIn[11] => DataOut.DATAB
DataIn[12] => DataOut.DATAA
DataIn[12] => DataOut.DATAB
DataIn[13] => DataOut.DATAA
DataIn[13] => DataOut.DATAB
DataIn[14] => DataOut.DATAA
DataIn[14] => DataOut.DATAB
DataIn[15] => DataOut.DATAA
DataIn[15] => DataOut.DATAB
DataIn[16] => DataOut.DATAA
DataIn[16] => DataOut.DATAB
DataIn[17] => DataOut.DATAA
DataIn[17] => DataOut.DATAB
DataIn[18] => DataOut.DATAA
DataIn[18] => DataOut.DATAB
DataIn[19] => DataOut.DATAA
DataIn[19] => DataOut.DATAB
DataIn[20] => DataOut.DATAA
DataIn[20] => DataOut.DATAB
DataIn[21] => DataOut.DATAA
DataIn[21] => DataOut.DATAB
DataIn[22] => DataOut.DATAA
DataIn[22] => DataOut.DATAB
DataIn[23] => DataOut.DATAA
DataIn[23] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= DataOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= DataOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= DataOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= DataOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= DataOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= DataOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= DataOut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= DataOut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLK => DataOut[0]~reg0.CLK
CLK => DataOut[1]~reg0.CLK
CLK => DataOut[2]~reg0.CLK
CLK => DataOut[3]~reg0.CLK
CLK => DataOut[4]~reg0.CLK
CLK => DataOut[5]~reg0.CLK
CLK => DataOut[6]~reg0.CLK
CLK => DataOut[7]~reg0.CLK
CLK => DataOut[8]~reg0.CLK
CLK => DataOut[9]~reg0.CLK
CLK => DataOut[10]~reg0.CLK
CLK => DataOut[11]~reg0.CLK
CLK => DataOut[12]~reg0.CLK
CLK => DataOut[13]~reg0.CLK
CLK => DataOut[14]~reg0.CLK
CLK => DataOut[15]~reg0.CLK
CLK => DataOut[16]~reg0.CLK
CLK => DataOut[17]~reg0.CLK
CLK => DataOut[18]~reg0.CLK
CLK => DataOut[19]~reg0.CLK
CLK => DataOut[20]~reg0.CLK
CLK => DataOut[21]~reg0.CLK
CLK => DataOut[22]~reg0.CLK
CLK => DataOut[23]~reg0.CLK
Flag => Decoder0.IN0


|part3|BPSK:demodulator_r
DataIn[0] => DataOut.DATAA
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAA
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAA
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAA
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAA
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAA
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAA
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAA
DataIn[7] => DataOut.DATAB
DataIn[8] => DataOut.DATAA
DataIn[8] => DataOut.DATAB
DataIn[9] => DataOut.DATAA
DataIn[9] => DataOut.DATAB
DataIn[10] => DataOut.DATAA
DataIn[10] => DataOut.DATAB
DataIn[11] => DataOut.DATAA
DataIn[11] => DataOut.DATAB
DataIn[12] => DataOut.DATAA
DataIn[12] => DataOut.DATAB
DataIn[13] => DataOut.DATAA
DataIn[13] => DataOut.DATAB
DataIn[14] => DataOut.DATAA
DataIn[14] => DataOut.DATAB
DataIn[15] => DataOut.DATAA
DataIn[15] => DataOut.DATAB
DataIn[16] => DataOut.DATAA
DataIn[16] => DataOut.DATAB
DataIn[17] => DataOut.DATAA
DataIn[17] => DataOut.DATAB
DataIn[18] => DataOut.DATAA
DataIn[18] => DataOut.DATAB
DataIn[19] => DataOut.DATAA
DataIn[19] => DataOut.DATAB
DataIn[20] => DataOut.DATAA
DataIn[20] => DataOut.DATAB
DataIn[21] => DataOut.DATAA
DataIn[21] => DataOut.DATAB
DataIn[22] => DataOut.DATAA
DataIn[22] => DataOut.DATAB
DataIn[23] => DataOut.DATAA
DataIn[23] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= DataOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= DataOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= DataOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= DataOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= DataOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= DataOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= DataOut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= DataOut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLK => DataOut[0]~reg0.CLK
CLK => DataOut[1]~reg0.CLK
CLK => DataOut[2]~reg0.CLK
CLK => DataOut[3]~reg0.CLK
CLK => DataOut[4]~reg0.CLK
CLK => DataOut[5]~reg0.CLK
CLK => DataOut[6]~reg0.CLK
CLK => DataOut[7]~reg0.CLK
CLK => DataOut[8]~reg0.CLK
CLK => DataOut[9]~reg0.CLK
CLK => DataOut[10]~reg0.CLK
CLK => DataOut[11]~reg0.CLK
CLK => DataOut[12]~reg0.CLK
CLK => DataOut[13]~reg0.CLK
CLK => DataOut[14]~reg0.CLK
CLK => DataOut[15]~reg0.CLK
CLK => DataOut[16]~reg0.CLK
CLK => DataOut[17]~reg0.CLK
CLK => DataOut[18]~reg0.CLK
CLK => DataOut[19]~reg0.CLK
CLK => DataOut[20]~reg0.CLK
CLK => DataOut[21]~reg0.CLK
CLK => DataOut[22]~reg0.CLK
CLK => DataOut[23]~reg0.CLK
Flag => Decoder0.IN0


|part3|decrypt:rc4_de_l
clk => clk.IN1
rst => rst.IN1
password[0] => password[0].IN1
password[1] => password[1].IN1
password[2] => password[2].IN1
password[3] => password[3].IN1
password[4] => password[4].IN1
password[5] => password[5].IN1
password[6] => password[6].IN1
password[7] => password[7].IN1
password[8] => password[8].IN1
password[9] => password[9].IN1
password[10] => password[10].IN1
password[11] => password[11].IN1
password[12] => password[12].IN1
password[13] => password[13].IN1
password[14] => password[14].IN1
password[15] => password[15].IN1
password[16] => password[16].IN1
password[17] => password[17].IN1
password[18] => password[18].IN1
password[19] => password[19].IN1
password[20] => password[20].IN1
password[21] => password[21].IN1
password[22] => password[22].IN1
password[23] => password[23].IN1
data_in[0] => data_out.IN1
data_in[1] => data_out.IN1
data_in[2] => data_out.IN1
data_in[3] => data_out.IN1
data_in[4] => data_out.IN1
data_in[5] => data_out.IN1
data_in[6] => data_out.IN1
data_in[7] => data_out.IN1
data_in[8] => data_out.IN1
data_in[9] => data_out.IN1
data_in[10] => data_out.IN1
data_in[11] => data_out.IN1
data_in[12] => data_out.IN1
data_in[13] => data_out.IN1
data_in[14] => data_out.IN1
data_in[15] => data_out.IN1
data_in[16] => data_out.IN1
data_in[17] => data_out.IN1
data_in[18] => data_out.IN1
data_in[19] => data_out.IN1
data_in[20] => data_out.IN1
data_in[21] => data_out.IN1
data_in[22] => data_out.IN1
data_in[23] => data_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
init_done <= rc4:device.init_done


|part3|decrypt:rc4_de_l|rc4:device
clk => ~NO_FANOUT~
rst => KSState.OUTPUTSELECT
rst => KSState.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => KSState.0111.IN1
rst => Selector2328.IN2
rst => Selector2328.IN3
rst => Selector2328.IN4
rst => Selector2328.IN5
rst => Selector2328.IN6
rst => Selector2328.IN7
rst => output_ready.IN1
rst => Selector2049.IN3
rst => Selector2049.IN4
rst => Selector1.IN4
rst => Selector1.IN5
rst => key[0].IN1
rst => tmp[7].IN1
rst => Selector2068.IN3
rst => Selector2068.IN4
rst => Selector2068.IN5
rst => Selector2069.IN2
rst => Selector2069.IN3
rst => Selector2069.IN4
rst => S[255][0].IN1
rst => S[255][0].IN1
rst => S[254][0].IN1
rst => S[254][0].IN1
rst => S[253][0].IN1
rst => S[253][0].IN1
rst => S[252][0].IN1
rst => S[252][0].IN1
rst => S[251][0].IN1
rst => S[251][0].IN1
rst => S[250][0].IN1
rst => S[250][0].IN1
rst => S[249][0].IN1
rst => S[249][0].IN1
rst => S[248][0].IN1
rst => S[248][0].IN1
rst => S[247][0].IN1
rst => S[247][0].IN1
rst => S[246][0].IN1
rst => S[246][0].IN1
rst => S[245][0].IN1
rst => S[245][0].IN1
rst => S[244][0].IN1
rst => S[244][0].IN1
rst => S[243][0].IN1
rst => S[243][0].IN1
rst => S[242][0].IN1
rst => S[242][0].IN1
rst => S[241][0].IN1
rst => S[241][0].IN1
rst => S[240][0].IN1
rst => S[240][0].IN1
rst => S[239][0].IN1
rst => S[239][0].IN1
rst => S[238][0].IN1
rst => S[238][0].IN1
rst => S[237][0].IN1
rst => S[237][0].IN1
rst => S[236][0].IN1
rst => S[236][0].IN1
rst => S[235][0].IN1
rst => S[235][0].IN1
rst => S[234][0].IN1
rst => S[234][0].IN1
rst => S[233][0].IN1
rst => S[233][0].IN1
rst => S[232][0].IN1
rst => S[232][0].IN1
rst => S[231][0].IN1
rst => S[231][0].IN1
rst => S[230][0].IN1
rst => S[230][0].IN1
rst => S[229][0].IN1
rst => S[229][0].IN1
rst => S[228][0].IN1
rst => S[228][0].IN1
rst => S[227][0].IN1
rst => S[227][0].IN1
rst => S[226][0].IN1
rst => S[226][0].IN1
rst => S[225][0].IN1
rst => S[225][0].IN1
rst => S[224][0].IN1
rst => S[224][0].IN1
rst => S[223][0].IN1
rst => S[223][0].IN1
rst => S[222][0].IN1
rst => S[222][0].IN1
rst => S[221][0].IN1
rst => S[221][0].IN1
rst => S[220][0].IN1
rst => S[220][0].IN1
rst => S[219][0].IN1
rst => S[219][0].IN1
rst => S[218][0].IN1
rst => S[218][0].IN1
rst => S[217][0].IN1
rst => S[217][0].IN1
rst => S[216][0].IN1
rst => S[216][0].IN1
rst => S[215][0].IN1
rst => S[215][0].IN1
rst => S[214][0].IN1
rst => S[214][0].IN1
rst => S[213][0].IN1
rst => S[213][0].IN1
rst => S[212][0].IN1
rst => S[212][0].IN1
rst => S[211][0].IN1
rst => S[211][0].IN1
rst => S[210][0].IN1
rst => S[210][0].IN1
rst => S[209][0].IN1
rst => S[209][0].IN1
rst => S[208][0].IN1
rst => S[208][0].IN1
rst => S[207][0].IN1
rst => S[207][0].IN1
rst => S[206][0].IN1
rst => S[206][0].IN1
rst => S[205][0].IN1
rst => S[205][0].IN1
rst => S[204][0].IN1
rst => S[204][0].IN1
rst => S[203][0].IN1
rst => S[203][0].IN1
rst => S[202][0].IN1
rst => S[202][0].IN1
rst => S[201][0].IN1
rst => S[201][0].IN1
rst => S[200][0].IN1
rst => S[200][0].IN1
rst => S[199][0].IN1
rst => S[199][0].IN1
rst => S[198][0].IN1
rst => S[198][0].IN1
rst => S[197][0].IN1
rst => S[197][0].IN1
rst => S[196][0].IN1
rst => S[196][0].IN1
rst => S[195][0].IN1
rst => S[195][0].IN1
rst => S[194][0].IN1
rst => S[194][0].IN1
rst => S[193][0].IN1
rst => S[193][0].IN1
rst => S[192][0].IN1
rst => S[192][0].IN1
rst => S[191][0].IN1
rst => S[191][0].IN1
rst => S[190][0].IN1
rst => S[190][0].IN1
rst => S[189][0].IN1
rst => S[189][0].IN1
rst => S[188][0].IN1
rst => S[188][0].IN1
rst => S[187][0].IN1
rst => S[187][0].IN1
rst => S[186][0].IN1
rst => S[186][0].IN1
rst => S[185][0].IN1
rst => S[185][0].IN1
rst => S[184][0].IN1
rst => S[184][0].IN1
rst => S[183][0].IN1
rst => S[183][0].IN1
rst => S[182][0].IN1
rst => S[182][0].IN1
rst => S[181][0].IN1
rst => S[181][0].IN1
rst => S[180][0].IN1
rst => S[180][0].IN1
rst => S[179][0].IN1
rst => S[179][0].IN1
rst => S[178][0].IN1
rst => S[178][0].IN1
rst => S[177][0].IN1
rst => S[177][0].IN1
rst => S[176][0].IN1
rst => S[176][0].IN1
rst => S[175][0].IN1
rst => S[175][0].IN1
rst => S[174][0].IN1
rst => S[174][0].IN1
rst => S[173][0].IN1
rst => S[173][0].IN1
rst => S[172][0].IN1
rst => S[172][0].IN1
rst => S[171][0].IN1
rst => S[171][0].IN1
rst => S[170][0].IN1
rst => S[170][0].IN1
rst => S[169][0].IN1
rst => S[169][0].IN1
rst => S[168][0].IN1
rst => S[168][0].IN1
rst => S[167][0].IN1
rst => S[167][0].IN1
rst => S[166][0].IN1
rst => S[166][0].IN1
rst => S[165][0].IN1
rst => S[165][0].IN1
rst => S[164][0].IN1
rst => S[164][0].IN1
rst => S[163][0].IN1
rst => S[163][0].IN1
rst => S[162][0].IN1
rst => S[162][0].IN1
rst => S[161][0].IN1
rst => S[161][0].IN1
rst => S[160][0].IN1
rst => S[160][0].IN1
rst => S[159][0].IN1
rst => S[159][0].IN1
rst => S[158][0].IN1
rst => S[158][0].IN1
rst => S[157][0].IN1
rst => S[157][0].IN1
rst => S[156][0].IN1
rst => S[156][0].IN1
rst => S[155][0].IN1
rst => S[155][0].IN1
rst => S[154][0].IN1
rst => S[154][0].IN1
rst => S[153][0].IN1
rst => S[153][0].IN1
rst => S[152][0].IN1
rst => S[152][0].IN1
rst => S[151][0].IN1
rst => S[151][0].IN1
rst => S[150][0].IN1
rst => S[150][0].IN1
rst => S[149][0].IN1
rst => S[149][0].IN1
rst => S[148][0].IN1
rst => S[148][0].IN1
rst => S[147][0].IN1
rst => S[147][0].IN1
rst => S[146][0].IN1
rst => S[146][0].IN1
rst => S[145][0].IN1
rst => S[145][0].IN1
rst => S[144][0].IN1
rst => S[144][0].IN1
rst => S[143][0].IN1
rst => S[143][0].IN1
rst => S[142][0].IN1
rst => S[142][0].IN1
rst => S[141][0].IN1
rst => S[141][0].IN1
rst => S[140][0].IN1
rst => S[140][0].IN1
rst => S[139][0].IN1
rst => S[139][0].IN1
rst => S[138][0].IN1
rst => S[138][0].IN1
rst => S[137][0].IN1
rst => S[137][0].IN1
rst => S[136][0].IN1
rst => S[136][0].IN1
rst => S[135][0].IN1
rst => S[135][0].IN1
rst => S[134][0].IN1
rst => S[134][0].IN1
rst => S[133][0].IN1
rst => S[133][0].IN1
rst => S[132][0].IN1
rst => S[132][0].IN1
rst => S[131][0].IN1
rst => S[131][0].IN1
rst => S[130][0].IN1
rst => S[130][0].IN1
rst => S[129][0].IN1
rst => S[129][0].IN1
rst => S[128][0].IN1
rst => S[128][0].IN1
rst => S[127][0].IN1
rst => S[127][0].IN1
rst => S[126][0].IN1
rst => S[126][0].IN1
rst => S[125][0].IN1
rst => S[125][0].IN1
rst => S[124][0].IN1
rst => S[124][0].IN1
rst => S[123][0].IN1
rst => S[123][0].IN1
rst => S[122][0].IN1
rst => S[122][0].IN1
rst => S[121][0].IN1
rst => S[121][0].IN1
rst => S[120][0].IN1
rst => S[120][0].IN1
rst => S[119][0].IN1
rst => S[119][0].IN1
rst => S[118][0].IN1
rst => S[118][0].IN1
rst => S[117][0].IN1
rst => S[117][0].IN1
rst => S[116][0].IN1
rst => S[116][0].IN1
rst => S[115][0].IN1
rst => S[115][0].IN1
rst => S[114][0].IN1
rst => S[114][0].IN1
rst => S[113][0].IN1
rst => S[113][0].IN1
rst => S[112][0].IN1
rst => S[112][0].IN1
rst => S[111][0].IN1
rst => S[111][0].IN1
rst => S[110][0].IN1
rst => S[110][0].IN1
rst => S[109][0].IN1
rst => S[109][0].IN1
rst => S[108][0].IN1
rst => S[108][0].IN1
rst => S[107][0].IN1
rst => S[107][0].IN1
rst => S[106][0].IN1
rst => S[106][0].IN1
rst => S[105][0].IN1
rst => S[105][0].IN1
rst => S[104][0].IN1
rst => S[104][0].IN1
rst => S[103][0].IN1
rst => S[103][0].IN1
rst => S[102][0].IN1
rst => S[102][0].IN1
rst => S[101][0].IN1
rst => S[101][0].IN1
rst => S[100][0].IN1
rst => S[100][0].IN1
rst => S[99][0].IN1
rst => S[99][0].IN1
rst => S[98][0].IN1
rst => S[98][0].IN1
rst => S[97][0].IN1
rst => S[97][0].IN1
rst => S[96][0].IN1
rst => S[96][0].IN1
rst => S[95][0].IN1
rst => S[95][0].IN1
rst => S[94][0].IN1
rst => S[94][0].IN1
rst => S[93][0].IN1
rst => S[93][0].IN1
rst => S[92][0].IN1
rst => S[92][0].IN1
rst => S[91][0].IN1
rst => S[91][0].IN1
rst => S[90][0].IN1
rst => S[90][0].IN1
rst => S[89][0].IN1
rst => S[89][0].IN1
rst => S[88][0].IN1
rst => S[88][0].IN1
rst => S[87][0].IN1
rst => S[87][0].IN1
rst => S[86][0].IN1
rst => S[86][0].IN1
rst => S[85][0].IN1
rst => S[85][0].IN1
rst => S[84][0].IN1
rst => S[84][0].IN1
rst => S[83][0].IN1
rst => S[83][0].IN1
rst => S[82][0].IN1
rst => S[82][0].IN1
rst => S[81][0].IN1
rst => S[81][0].IN1
rst => S[80][0].IN1
rst => S[80][0].IN1
rst => S[79][0].IN1
rst => S[79][0].IN1
rst => S[78][0].IN1
rst => S[78][0].IN1
rst => S[77][0].IN1
rst => S[77][0].IN1
rst => S[76][0].IN1
rst => S[76][0].IN1
rst => S[75][0].IN1
rst => S[75][0].IN1
rst => S[74][0].IN1
rst => S[74][0].IN1
rst => S[73][0].IN1
rst => S[73][0].IN1
rst => S[72][0].IN1
rst => S[72][0].IN1
rst => S[71][0].IN1
rst => S[71][0].IN1
rst => S[70][0].IN1
rst => S[70][0].IN1
rst => S[69][0].IN1
rst => S[69][0].IN1
rst => S[68][0].IN1
rst => S[68][0].IN1
rst => S[67][0].IN1
rst => S[67][0].IN1
rst => S[66][0].IN1
rst => S[66][0].IN1
rst => S[65][0].IN1
rst => S[65][0].IN1
rst => S[64][0].IN1
rst => S[64][0].IN1
rst => S[63][0].IN1
rst => S[63][0].IN1
rst => S[62][0].IN1
rst => S[62][0].IN1
rst => S[61][0].IN1
rst => S[61][0].IN1
rst => S[60][0].IN1
rst => S[60][0].IN1
rst => S[59][0].IN1
rst => S[59][0].IN1
rst => S[58][0].IN1
rst => S[58][0].IN1
rst => S[57][0].IN1
rst => S[57][0].IN1
rst => S[56][0].IN1
rst => S[56][0].IN1
rst => S[55][0].IN1
rst => S[55][0].IN1
rst => S[54][0].IN1
rst => S[54][0].IN1
rst => S[53][0].IN1
rst => S[53][0].IN1
rst => S[52][0].IN1
rst => S[52][0].IN1
rst => S[51][0].IN1
rst => S[51][0].IN1
rst => S[50][0].IN1
rst => S[50][0].IN1
rst => S[49][0].IN1
rst => S[49][0].IN1
rst => S[48][0].IN1
rst => S[48][0].IN1
rst => S[47][0].IN1
rst => S[47][0].IN1
rst => S[46][0].IN1
rst => S[46][0].IN1
rst => S[45][0].IN1
rst => S[45][0].IN1
rst => S[44][0].IN1
rst => S[44][0].IN1
rst => S[43][0].IN1
rst => S[43][0].IN1
rst => S[42][0].IN1
rst => S[42][0].IN1
rst => S[41][0].IN1
rst => S[41][0].IN1
rst => S[40][0].IN1
rst => S[40][0].IN1
rst => S[39][0].IN1
rst => S[39][0].IN1
rst => S[38][0].IN1
rst => S[38][0].IN1
rst => S[37][0].IN1
rst => S[37][0].IN1
rst => S[36][0].IN1
rst => S[36][0].IN1
rst => S[35][0].IN1
rst => S[35][0].IN1
rst => S[34][0].IN1
rst => S[34][0].IN1
rst => S[33][0].IN1
rst => S[33][0].IN1
rst => S[32][0].IN1
rst => S[32][0].IN1
rst => S[31][0].IN1
rst => S[31][0].IN1
rst => S[30][0].IN1
rst => S[30][0].IN1
rst => S[29][0].IN1
rst => S[29][0].IN1
rst => S[28][0].IN1
rst => S[28][0].IN1
rst => S[27][0].IN1
rst => S[27][0].IN1
rst => S[26][0].IN1
rst => S[26][0].IN1
rst => S[25][0].IN1
rst => S[25][0].IN1
rst => S[24][0].IN1
rst => S[24][0].IN1
rst => S[23][0].IN1
rst => S[23][0].IN1
rst => S[22][0].IN1
rst => S[22][0].IN1
rst => S[21][0].IN1
rst => S[21][0].IN1
rst => S[20][0].IN1
rst => S[20][0].IN1
rst => S[19][0].IN1
rst => S[19][0].IN1
rst => S[18][0].IN1
rst => S[18][0].IN1
rst => S[17][0].IN1
rst => S[17][0].IN1
rst => S[16][0].IN1
rst => S[16][0].IN1
rst => S[15][0].IN1
rst => S[15][0].IN1
rst => S[14][0].IN1
rst => S[14][0].IN1
rst => S[13][0].IN1
rst => S[13][0].IN1
rst => S[12][0].IN1
rst => S[12][0].IN1
rst => S[11][0].IN1
rst => S[11][0].IN1
rst => S[10][0].IN1
rst => S[10][0].IN1
rst => S[9][0].IN1
rst => S[9][0].IN1
rst => S[8][0].IN1
rst => S[8][0].IN1
rst => S[7][0].IN1
rst => S[7][0].IN1
rst => S[6][0].IN1
rst => S[6][0].IN1
rst => S[5][0].IN1
rst => S[5][0].IN1
rst => S[4][0].IN1
rst => S[4][0].IN1
rst => S[3][0].IN1
rst => S[3][0].IN1
rst => S[2][0].IN1
rst => S[2][0].IN1
rst => S[1][0].IN1
rst => S[1][0].IN1
rst => S[0][0].IN1
rst => S[0][0].IN1
rst => Selector2330.IN1
rst => Selector2332.IN4
rst => Selector2334.IN1
rst => Selector2336.IN4
rst => Selector0.IN4
rst => j[6].IN1
rst => Selector0.IN5
rst => Selector2337.IN0
output_ready <= output_ready$latch.DB_MAX_OUTPUT_PORT_TYPE
password_input[0] => key[0].DATAIN
password_input[1] => key[1].DATAIN
password_input[2] => key[2].DATAIN
password_input[3] => key[3].DATAIN
password_input[4] => key[4].DATAIN
password_input[5] => key[5].DATAIN
password_input[6] => key[6].DATAIN
password_input[7] => key[7].DATAIN
K[0] <= K.DB_MAX_OUTPUT_PORT_TYPE
K[1] <= K.DB_MAX_OUTPUT_PORT_TYPE
K[2] <= K.DB_MAX_OUTPUT_PORT_TYPE
K[3] <= K.DB_MAX_OUTPUT_PORT_TYPE
K[4] <= K.DB_MAX_OUTPUT_PORT_TYPE
K[5] <= K.DB_MAX_OUTPUT_PORT_TYPE
K[6] <= K.DB_MAX_OUTPUT_PORT_TYPE
K[7] <= K.DB_MAX_OUTPUT_PORT_TYPE
init_done <= init_done.DB_MAX_OUTPUT_PORT_TYPE
valid => Selector2327.IN4
valid => Selector2329.IN7
valid => Selector2331.IN4
valid => Selector2333.IN4
valid => Selector2335.IN4
valid => Selector2338.IN4
valid => Selector2340.IN4


|part3|decrypt:rc4_de_r
clk => clk.IN1
rst => rst.IN1
password[0] => password[0].IN1
password[1] => password[1].IN1
password[2] => password[2].IN1
password[3] => password[3].IN1
password[4] => password[4].IN1
password[5] => password[5].IN1
password[6] => password[6].IN1
password[7] => password[7].IN1
password[8] => password[8].IN1
password[9] => password[9].IN1
password[10] => password[10].IN1
password[11] => password[11].IN1
password[12] => password[12].IN1
password[13] => password[13].IN1
password[14] => password[14].IN1
password[15] => password[15].IN1
password[16] => password[16].IN1
password[17] => password[17].IN1
password[18] => password[18].IN1
password[19] => password[19].IN1
password[20] => password[20].IN1
password[21] => password[21].IN1
password[22] => password[22].IN1
password[23] => password[23].IN1
data_in[0] => data_out.IN1
data_in[1] => data_out.IN1
data_in[2] => data_out.IN1
data_in[3] => data_out.IN1
data_in[4] => data_out.IN1
data_in[5] => data_out.IN1
data_in[6] => data_out.IN1
data_in[7] => data_out.IN1
data_in[8] => data_out.IN1
data_in[9] => data_out.IN1
data_in[10] => data_out.IN1
data_in[11] => data_out.IN1
data_in[12] => data_out.IN1
data_in[13] => data_out.IN1
data_in[14] => data_out.IN1
data_in[15] => data_out.IN1
data_in[16] => data_out.IN1
data_in[17] => data_out.IN1
data_in[18] => data_out.IN1
data_in[19] => data_out.IN1
data_in[20] => data_out.IN1
data_in[21] => data_out.IN1
data_in[22] => data_out.IN1
data_in[23] => data_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
init_done <= rc4:device.init_done


|part3|decrypt:rc4_de_r|rc4:device
clk => ~NO_FANOUT~
rst => KSState.OUTPUTSELECT
rst => KSState.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => KSState.0111.IN1
rst => Selector2328.IN2
rst => Selector2328.IN3
rst => Selector2328.IN4
rst => Selector2328.IN5
rst => Selector2328.IN6
rst => Selector2328.IN7
rst => output_ready.IN1
rst => Selector2049.IN3
rst => Selector2049.IN4
rst => Selector1.IN4
rst => Selector1.IN5
rst => key[0].IN1
rst => tmp[7].IN1
rst => Selector2068.IN3
rst => Selector2068.IN4
rst => Selector2068.IN5
rst => Selector2069.IN2
rst => Selector2069.IN3
rst => Selector2069.IN4
rst => S[255][0].IN1
rst => S[255][0].IN1
rst => S[254][0].IN1
rst => S[254][0].IN1
rst => S[253][0].IN1
rst => S[253][0].IN1
rst => S[252][0].IN1
rst => S[252][0].IN1
rst => S[251][0].IN1
rst => S[251][0].IN1
rst => S[250][0].IN1
rst => S[250][0].IN1
rst => S[249][0].IN1
rst => S[249][0].IN1
rst => S[248][0].IN1
rst => S[248][0].IN1
rst => S[247][0].IN1
rst => S[247][0].IN1
rst => S[246][0].IN1
rst => S[246][0].IN1
rst => S[245][0].IN1
rst => S[245][0].IN1
rst => S[244][0].IN1
rst => S[244][0].IN1
rst => S[243][0].IN1
rst => S[243][0].IN1
rst => S[242][0].IN1
rst => S[242][0].IN1
rst => S[241][0].IN1
rst => S[241][0].IN1
rst => S[240][0].IN1
rst => S[240][0].IN1
rst => S[239][0].IN1
rst => S[239][0].IN1
rst => S[238][0].IN1
rst => S[238][0].IN1
rst => S[237][0].IN1
rst => S[237][0].IN1
rst => S[236][0].IN1
rst => S[236][0].IN1
rst => S[235][0].IN1
rst => S[235][0].IN1
rst => S[234][0].IN1
rst => S[234][0].IN1
rst => S[233][0].IN1
rst => S[233][0].IN1
rst => S[232][0].IN1
rst => S[232][0].IN1
rst => S[231][0].IN1
rst => S[231][0].IN1
rst => S[230][0].IN1
rst => S[230][0].IN1
rst => S[229][0].IN1
rst => S[229][0].IN1
rst => S[228][0].IN1
rst => S[228][0].IN1
rst => S[227][0].IN1
rst => S[227][0].IN1
rst => S[226][0].IN1
rst => S[226][0].IN1
rst => S[225][0].IN1
rst => S[225][0].IN1
rst => S[224][0].IN1
rst => S[224][0].IN1
rst => S[223][0].IN1
rst => S[223][0].IN1
rst => S[222][0].IN1
rst => S[222][0].IN1
rst => S[221][0].IN1
rst => S[221][0].IN1
rst => S[220][0].IN1
rst => S[220][0].IN1
rst => S[219][0].IN1
rst => S[219][0].IN1
rst => S[218][0].IN1
rst => S[218][0].IN1
rst => S[217][0].IN1
rst => S[217][0].IN1
rst => S[216][0].IN1
rst => S[216][0].IN1
rst => S[215][0].IN1
rst => S[215][0].IN1
rst => S[214][0].IN1
rst => S[214][0].IN1
rst => S[213][0].IN1
rst => S[213][0].IN1
rst => S[212][0].IN1
rst => S[212][0].IN1
rst => S[211][0].IN1
rst => S[211][0].IN1
rst => S[210][0].IN1
rst => S[210][0].IN1
rst => S[209][0].IN1
rst => S[209][0].IN1
rst => S[208][0].IN1
rst => S[208][0].IN1
rst => S[207][0].IN1
rst => S[207][0].IN1
rst => S[206][0].IN1
rst => S[206][0].IN1
rst => S[205][0].IN1
rst => S[205][0].IN1
rst => S[204][0].IN1
rst => S[204][0].IN1
rst => S[203][0].IN1
rst => S[203][0].IN1
rst => S[202][0].IN1
rst => S[202][0].IN1
rst => S[201][0].IN1
rst => S[201][0].IN1
rst => S[200][0].IN1
rst => S[200][0].IN1
rst => S[199][0].IN1
rst => S[199][0].IN1
rst => S[198][0].IN1
rst => S[198][0].IN1
rst => S[197][0].IN1
rst => S[197][0].IN1
rst => S[196][0].IN1
rst => S[196][0].IN1
rst => S[195][0].IN1
rst => S[195][0].IN1
rst => S[194][0].IN1
rst => S[194][0].IN1
rst => S[193][0].IN1
rst => S[193][0].IN1
rst => S[192][0].IN1
rst => S[192][0].IN1
rst => S[191][0].IN1
rst => S[191][0].IN1
rst => S[190][0].IN1
rst => S[190][0].IN1
rst => S[189][0].IN1
rst => S[189][0].IN1
rst => S[188][0].IN1
rst => S[188][0].IN1
rst => S[187][0].IN1
rst => S[187][0].IN1
rst => S[186][0].IN1
rst => S[186][0].IN1
rst => S[185][0].IN1
rst => S[185][0].IN1
rst => S[184][0].IN1
rst => S[184][0].IN1
rst => S[183][0].IN1
rst => S[183][0].IN1
rst => S[182][0].IN1
rst => S[182][0].IN1
rst => S[181][0].IN1
rst => S[181][0].IN1
rst => S[180][0].IN1
rst => S[180][0].IN1
rst => S[179][0].IN1
rst => S[179][0].IN1
rst => S[178][0].IN1
rst => S[178][0].IN1
rst => S[177][0].IN1
rst => S[177][0].IN1
rst => S[176][0].IN1
rst => S[176][0].IN1
rst => S[175][0].IN1
rst => S[175][0].IN1
rst => S[174][0].IN1
rst => S[174][0].IN1
rst => S[173][0].IN1
rst => S[173][0].IN1
rst => S[172][0].IN1
rst => S[172][0].IN1
rst => S[171][0].IN1
rst => S[171][0].IN1
rst => S[170][0].IN1
rst => S[170][0].IN1
rst => S[169][0].IN1
rst => S[169][0].IN1
rst => S[168][0].IN1
rst => S[168][0].IN1
rst => S[167][0].IN1
rst => S[167][0].IN1
rst => S[166][0].IN1
rst => S[166][0].IN1
rst => S[165][0].IN1
rst => S[165][0].IN1
rst => S[164][0].IN1
rst => S[164][0].IN1
rst => S[163][0].IN1
rst => S[163][0].IN1
rst => S[162][0].IN1
rst => S[162][0].IN1
rst => S[161][0].IN1
rst => S[161][0].IN1
rst => S[160][0].IN1
rst => S[160][0].IN1
rst => S[159][0].IN1
rst => S[159][0].IN1
rst => S[158][0].IN1
rst => S[158][0].IN1
rst => S[157][0].IN1
rst => S[157][0].IN1
rst => S[156][0].IN1
rst => S[156][0].IN1
rst => S[155][0].IN1
rst => S[155][0].IN1
rst => S[154][0].IN1
rst => S[154][0].IN1
rst => S[153][0].IN1
rst => S[153][0].IN1
rst => S[152][0].IN1
rst => S[152][0].IN1
rst => S[151][0].IN1
rst => S[151][0].IN1
rst => S[150][0].IN1
rst => S[150][0].IN1
rst => S[149][0].IN1
rst => S[149][0].IN1
rst => S[148][0].IN1
rst => S[148][0].IN1
rst => S[147][0].IN1
rst => S[147][0].IN1
rst => S[146][0].IN1
rst => S[146][0].IN1
rst => S[145][0].IN1
rst => S[145][0].IN1
rst => S[144][0].IN1
rst => S[144][0].IN1
rst => S[143][0].IN1
rst => S[143][0].IN1
rst => S[142][0].IN1
rst => S[142][0].IN1
rst => S[141][0].IN1
rst => S[141][0].IN1
rst => S[140][0].IN1
rst => S[140][0].IN1
rst => S[139][0].IN1
rst => S[139][0].IN1
rst => S[138][0].IN1
rst => S[138][0].IN1
rst => S[137][0].IN1
rst => S[137][0].IN1
rst => S[136][0].IN1
rst => S[136][0].IN1
rst => S[135][0].IN1
rst => S[135][0].IN1
rst => S[134][0].IN1
rst => S[134][0].IN1
rst => S[133][0].IN1
rst => S[133][0].IN1
rst => S[132][0].IN1
rst => S[132][0].IN1
rst => S[131][0].IN1
rst => S[131][0].IN1
rst => S[130][0].IN1
rst => S[130][0].IN1
rst => S[129][0].IN1
rst => S[129][0].IN1
rst => S[128][0].IN1
rst => S[128][0].IN1
rst => S[127][0].IN1
rst => S[127][0].IN1
rst => S[126][0].IN1
rst => S[126][0].IN1
rst => S[125][0].IN1
rst => S[125][0].IN1
rst => S[124][0].IN1
rst => S[124][0].IN1
rst => S[123][0].IN1
rst => S[123][0].IN1
rst => S[122][0].IN1
rst => S[122][0].IN1
rst => S[121][0].IN1
rst => S[121][0].IN1
rst => S[120][0].IN1
rst => S[120][0].IN1
rst => S[119][0].IN1
rst => S[119][0].IN1
rst => S[118][0].IN1
rst => S[118][0].IN1
rst => S[117][0].IN1
rst => S[117][0].IN1
rst => S[116][0].IN1
rst => S[116][0].IN1
rst => S[115][0].IN1
rst => S[115][0].IN1
rst => S[114][0].IN1
rst => S[114][0].IN1
rst => S[113][0].IN1
rst => S[113][0].IN1
rst => S[112][0].IN1
rst => S[112][0].IN1
rst => S[111][0].IN1
rst => S[111][0].IN1
rst => S[110][0].IN1
rst => S[110][0].IN1
rst => S[109][0].IN1
rst => S[109][0].IN1
rst => S[108][0].IN1
rst => S[108][0].IN1
rst => S[107][0].IN1
rst => S[107][0].IN1
rst => S[106][0].IN1
rst => S[106][0].IN1
rst => S[105][0].IN1
rst => S[105][0].IN1
rst => S[104][0].IN1
rst => S[104][0].IN1
rst => S[103][0].IN1
rst => S[103][0].IN1
rst => S[102][0].IN1
rst => S[102][0].IN1
rst => S[101][0].IN1
rst => S[101][0].IN1
rst => S[100][0].IN1
rst => S[100][0].IN1
rst => S[99][0].IN1
rst => S[99][0].IN1
rst => S[98][0].IN1
rst => S[98][0].IN1
rst => S[97][0].IN1
rst => S[97][0].IN1
rst => S[96][0].IN1
rst => S[96][0].IN1
rst => S[95][0].IN1
rst => S[95][0].IN1
rst => S[94][0].IN1
rst => S[94][0].IN1
rst => S[93][0].IN1
rst => S[93][0].IN1
rst => S[92][0].IN1
rst => S[92][0].IN1
rst => S[91][0].IN1
rst => S[91][0].IN1
rst => S[90][0].IN1
rst => S[90][0].IN1
rst => S[89][0].IN1
rst => S[89][0].IN1
rst => S[88][0].IN1
rst => S[88][0].IN1
rst => S[87][0].IN1
rst => S[87][0].IN1
rst => S[86][0].IN1
rst => S[86][0].IN1
rst => S[85][0].IN1
rst => S[85][0].IN1
rst => S[84][0].IN1
rst => S[84][0].IN1
rst => S[83][0].IN1
rst => S[83][0].IN1
rst => S[82][0].IN1
rst => S[82][0].IN1
rst => S[81][0].IN1
rst => S[81][0].IN1
rst => S[80][0].IN1
rst => S[80][0].IN1
rst => S[79][0].IN1
rst => S[79][0].IN1
rst => S[78][0].IN1
rst => S[78][0].IN1
rst => S[77][0].IN1
rst => S[77][0].IN1
rst => S[76][0].IN1
rst => S[76][0].IN1
rst => S[75][0].IN1
rst => S[75][0].IN1
rst => S[74][0].IN1
rst => S[74][0].IN1
rst => S[73][0].IN1
rst => S[73][0].IN1
rst => S[72][0].IN1
rst => S[72][0].IN1
rst => S[71][0].IN1
rst => S[71][0].IN1
rst => S[70][0].IN1
rst => S[70][0].IN1
rst => S[69][0].IN1
rst => S[69][0].IN1
rst => S[68][0].IN1
rst => S[68][0].IN1
rst => S[67][0].IN1
rst => S[67][0].IN1
rst => S[66][0].IN1
rst => S[66][0].IN1
rst => S[65][0].IN1
rst => S[65][0].IN1
rst => S[64][0].IN1
rst => S[64][0].IN1
rst => S[63][0].IN1
rst => S[63][0].IN1
rst => S[62][0].IN1
rst => S[62][0].IN1
rst => S[61][0].IN1
rst => S[61][0].IN1
rst => S[60][0].IN1
rst => S[60][0].IN1
rst => S[59][0].IN1
rst => S[59][0].IN1
rst => S[58][0].IN1
rst => S[58][0].IN1
rst => S[57][0].IN1
rst => S[57][0].IN1
rst => S[56][0].IN1
rst => S[56][0].IN1
rst => S[55][0].IN1
rst => S[55][0].IN1
rst => S[54][0].IN1
rst => S[54][0].IN1
rst => S[53][0].IN1
rst => S[53][0].IN1
rst => S[52][0].IN1
rst => S[52][0].IN1
rst => S[51][0].IN1
rst => S[51][0].IN1
rst => S[50][0].IN1
rst => S[50][0].IN1
rst => S[49][0].IN1
rst => S[49][0].IN1
rst => S[48][0].IN1
rst => S[48][0].IN1
rst => S[47][0].IN1
rst => S[47][0].IN1
rst => S[46][0].IN1
rst => S[46][0].IN1
rst => S[45][0].IN1
rst => S[45][0].IN1
rst => S[44][0].IN1
rst => S[44][0].IN1
rst => S[43][0].IN1
rst => S[43][0].IN1
rst => S[42][0].IN1
rst => S[42][0].IN1
rst => S[41][0].IN1
rst => S[41][0].IN1
rst => S[40][0].IN1
rst => S[40][0].IN1
rst => S[39][0].IN1
rst => S[39][0].IN1
rst => S[38][0].IN1
rst => S[38][0].IN1
rst => S[37][0].IN1
rst => S[37][0].IN1
rst => S[36][0].IN1
rst => S[36][0].IN1
rst => S[35][0].IN1
rst => S[35][0].IN1
rst => S[34][0].IN1
rst => S[34][0].IN1
rst => S[33][0].IN1
rst => S[33][0].IN1
rst => S[32][0].IN1
rst => S[32][0].IN1
rst => S[31][0].IN1
rst => S[31][0].IN1
rst => S[30][0].IN1
rst => S[30][0].IN1
rst => S[29][0].IN1
rst => S[29][0].IN1
rst => S[28][0].IN1
rst => S[28][0].IN1
rst => S[27][0].IN1
rst => S[27][0].IN1
rst => S[26][0].IN1
rst => S[26][0].IN1
rst => S[25][0].IN1
rst => S[25][0].IN1
rst => S[24][0].IN1
rst => S[24][0].IN1
rst => S[23][0].IN1
rst => S[23][0].IN1
rst => S[22][0].IN1
rst => S[22][0].IN1
rst => S[21][0].IN1
rst => S[21][0].IN1
rst => S[20][0].IN1
rst => S[20][0].IN1
rst => S[19][0].IN1
rst => S[19][0].IN1
rst => S[18][0].IN1
rst => S[18][0].IN1
rst => S[17][0].IN1
rst => S[17][0].IN1
rst => S[16][0].IN1
rst => S[16][0].IN1
rst => S[15][0].IN1
rst => S[15][0].IN1
rst => S[14][0].IN1
rst => S[14][0].IN1
rst => S[13][0].IN1
rst => S[13][0].IN1
rst => S[12][0].IN1
rst => S[12][0].IN1
rst => S[11][0].IN1
rst => S[11][0].IN1
rst => S[10][0].IN1
rst => S[10][0].IN1
rst => S[9][0].IN1
rst => S[9][0].IN1
rst => S[8][0].IN1
rst => S[8][0].IN1
rst => S[7][0].IN1
rst => S[7][0].IN1
rst => S[6][0].IN1
rst => S[6][0].IN1
rst => S[5][0].IN1
rst => S[5][0].IN1
rst => S[4][0].IN1
rst => S[4][0].IN1
rst => S[3][0].IN1
rst => S[3][0].IN1
rst => S[2][0].IN1
rst => S[2][0].IN1
rst => S[1][0].IN1
rst => S[1][0].IN1
rst => S[0][0].IN1
rst => S[0][0].IN1
rst => Selector2330.IN1
rst => Selector2332.IN4
rst => Selector2334.IN1
rst => Selector2336.IN4
rst => Selector0.IN4
rst => j[6].IN1
rst => Selector0.IN5
rst => Selector2337.IN0
output_ready <= output_ready$latch.DB_MAX_OUTPUT_PORT_TYPE
password_input[0] => key[0].DATAIN
password_input[1] => key[1].DATAIN
password_input[2] => key[2].DATAIN
password_input[3] => key[3].DATAIN
password_input[4] => key[4].DATAIN
password_input[5] => key[5].DATAIN
password_input[6] => key[6].DATAIN
password_input[7] => key[7].DATAIN
K[0] <= K.DB_MAX_OUTPUT_PORT_TYPE
K[1] <= K.DB_MAX_OUTPUT_PORT_TYPE
K[2] <= K.DB_MAX_OUTPUT_PORT_TYPE
K[3] <= K.DB_MAX_OUTPUT_PORT_TYPE
K[4] <= K.DB_MAX_OUTPUT_PORT_TYPE
K[5] <= K.DB_MAX_OUTPUT_PORT_TYPE
K[6] <= K.DB_MAX_OUTPUT_PORT_TYPE
K[7] <= K.DB_MAX_OUTPUT_PORT_TYPE
init_done <= init_done.DB_MAX_OUTPUT_PORT_TYPE
valid => Selector2327.IN4
valid => Selector2329.IN7
valid => Selector2331.IN4
valid => Selector2333.IN4
valid => Selector2335.IN4
valid => Selector2338.IN4
valid => Selector2340.IN4


|part3|clock_generator:my_clock_gen
CLOCK2_50 => CLOCK2_50.IN1
reset => reset.IN1
AUD_XCK <= altpll:DE_Clock_Generator_Audio.clk


|part3|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio
inclk[0] => altpll_1uu1:auto_generated.inclk[0]
inclk[1] => altpll_1uu1:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => altpll_1uu1:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= altpll_1uu1:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|part3|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated
areset => generic_pll1.I_RST
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|part3|audio_and_video_config:cfg
clk => clk.IN3
reset => reset.IN3
I2C_SDAT <> Altera_UP_I2C:I2C_Controller.i2c_sdata
I2C_SCLK <= Altera_UP_I2C:I2C_Controller.i2c_sclk


|part3|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz
clk => middle_of_low_level~reg0.CLK
clk => middle_of_high_level~reg0.CLK
clk => falling_edge~reg0.CLK
clk => rising_edge~reg0.CLK
clk => new_clk~reg0.CLK
clk => clk_counter[1].CLK
clk => clk_counter[2].CLK
clk => clk_counter[3].CLK
clk => clk_counter[4].CLK
clk => clk_counter[5].CLK
clk => clk_counter[6].CLK
clk => clk_counter[7].CLK
clk => clk_counter[8].CLK
clk => clk_counter[9].CLK
clk => clk_counter[10].CLK
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => new_clk.OUTPUTSELECT
reset => rising_edge.OUTPUTSELECT
reset => falling_edge.OUTPUTSELECT
reset => middle_of_high_level.OUTPUTSELECT
reset => middle_of_low_level.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
new_clk <= new_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
rising_edge <= rising_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
middle_of_high_level <= middle_of_high_level~reg0.DB_MAX_OUTPUT_PORT_TYPE
middle_of_low_level <= middle_of_low_level~reg0.DB_MAX_OUTPUT_PORT_TYPE


|part3|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize
clk => rom_address_counter[0].CLK
clk => rom_address_counter[1].CLK
clk => rom_address_counter[2].CLK
clk => rom_address_counter[3].CLK
clk => rom_address_counter[4].CLK
clk => rom_address_counter[5].CLK
clk => auto_init_error~reg0.CLK
clk => send_stop_bit~reg0.CLK
clk => send_start_bit~reg0.CLK
clk => transfer_data~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => s_i2c_auto_init~1.DATAIN
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => transfer_data.OUTPUTSELECT
reset => send_start_bit.OUTPUTSELECT
reset => send_stop_bit.OUTPUTSELECT
reset => auto_init_error.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
clear_error => auto_init_error.OUTPUTSELECT
ack => always6.IN0
transfer_complete => transfer_data.OUTPUTSELECT
transfer_complete => send_start_bit.OUTPUTSELECT
transfer_complete => send_stop_bit.OUTPUTSELECT
transfer_complete => change_state.IN1
transfer_complete => Selector3.IN3
transfer_complete => Selector5.IN3
transfer_complete => Selector4.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
transfer_data <= transfer_data~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_start_bit <= send_start_bit~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_stop_bit <= send_stop_bit~reg0.DB_MAX_OUTPUT_PORT_TYPE
auto_init_complete <= auto_init_complete.DB_MAX_OUTPUT_PORT_TYPE
auto_init_error <= auto_init_error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|part3|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller
clk => current_byte[0].CLK
clk => current_byte[1].CLK
clk => current_byte[2].CLK
clk => current_byte[3].CLK
clk => current_byte[4].CLK
clk => current_byte[5].CLK
clk => current_byte[6].CLK
clk => current_byte[7].CLK
clk => current_bit[0].CLK
clk => current_bit[1].CLK
clk => current_bit[2].CLK
clk => data_from_i2c[0]~reg0.CLK
clk => data_from_i2c[1]~reg0.CLK
clk => data_from_i2c[2]~reg0.CLK
clk => data_from_i2c[3]~reg0.CLK
clk => data_from_i2c[4]~reg0.CLK
clk => data_from_i2c[5]~reg0.CLK
clk => data_from_i2c[6]~reg0.CLK
clk => data_from_i2c[7]~reg0.CLK
clk => ack~reg0.CLK
clk => i2c_scen~reg0.CLK
clk => s_i2c_transceiver~1.DATAIN
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => i2c_scen.OUTPUTSELECT
reset => ack.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => current_bit.OUTPUTSELECT
reset => current_bit.OUTPUTSELECT
reset => current_bit.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
clear_ack => ack.OUTPUTSELECT
clk_400KHz => i2c_sclk.DATAIN
clk_400KHz => always1.IN0
start_and_stop_en => always3.IN0
start_and_stop_en => always4.IN0
start_and_stop_en => Selector2.IN4
start_and_stop_en => Selector6.IN3
start_and_stop_en => Selector5.IN2
start_and_stop_en => Selector1.IN2
change_output_bit_en => ns_i2c_transceiver.OUTPUTSELECT
change_output_bit_en => ns_i2c_transceiver.OUTPUTSELECT
change_output_bit_en => always1.IN1
change_output_bit_en => always2.IN0
change_output_bit_en => always5.IN0
change_output_bit_en => Selector6.IN4
change_output_bit_en => Selector4.IN2
change_output_bit_en => Selector2.IN2
send_start_bit => always1.IN1
send_start_bit => ns_i2c_transceiver.OUTPUTSELECT
send_start_bit => ns_i2c_transceiver.OUTPUTSELECT
send_start_bit => ns_i2c_transceiver.OUTPUTSELECT
send_start_bit => ns_i2c_transceiver.DATAA
send_stop_bit => ns_i2c_transceiver.OUTPUTSELECT
send_stop_bit => ns_i2c_transceiver.OUTPUTSELECT
send_stop_bit => ns_i2c_transceiver.DATAA
data_in[0] => current_byte.DATAB
data_in[1] => current_byte.DATAB
data_in[2] => current_byte.DATAB
data_in[3] => current_byte.DATAB
data_in[4] => current_byte.DATAB
data_in[5] => current_byte.DATAB
data_in[6] => current_byte.DATAB
data_in[7] => current_byte.DATAB
transfer_data => ns_i2c_transceiver.DATAA
transfer_data => ns_i2c_transceiver.DATAB
transfer_data => Selector6.IN5
transfer_data => ns_i2c_transceiver.DATAB
transfer_data => ns_i2c_transceiver.DATAA
transfer_data => Selector0.IN2
read_byte => i2c_sdata.IN0
read_byte => i2c_sdata.IN0
num_bits_to_transfer[0] => current_bit.DATAB
num_bits_to_transfer[1] => current_bit.DATAB
num_bits_to_transfer[2] => current_bit.DATAB
i2c_sdata <> i2c_sdata
i2c_sclk <= clk_400KHz.DB_MAX_OUTPUT_PORT_TYPE
i2c_scen <= i2c_scen~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_clk <= enable_clk.DB_MAX_OUTPUT_PORT_TYPE
ack <= ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[0] <= data_from_i2c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[1] <= data_from_i2c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[2] <= data_from_i2c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[3] <= data_from_i2c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[4] <= data_from_i2c[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[5] <= data_from_i2c[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[6] <= data_from_i2c[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[7] <= data_from_i2c[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
transfer_complete <= transfer_complete.DB_MAX_OUTPUT_PORT_TYPE


|part3|audio_codec:codec
clk => clk.IN5
reset => reset.IN5
read => comb.IN1
read => comb.IN1
write => comb.IN1
write => comb.IN1
writedata_left[0] => writedata_left[0].IN1
writedata_left[1] => writedata_left[1].IN1
writedata_left[2] => writedata_left[2].IN1
writedata_left[3] => writedata_left[3].IN1
writedata_left[4] => writedata_left[4].IN1
writedata_left[5] => writedata_left[5].IN1
writedata_left[6] => writedata_left[6].IN1
writedata_left[7] => writedata_left[7].IN1
writedata_left[8] => writedata_left[8].IN1
writedata_left[9] => writedata_left[9].IN1
writedata_left[10] => writedata_left[10].IN1
writedata_left[11] => writedata_left[11].IN1
writedata_left[12] => writedata_left[12].IN1
writedata_left[13] => writedata_left[13].IN1
writedata_left[14] => writedata_left[14].IN1
writedata_left[15] => writedata_left[15].IN1
writedata_left[16] => writedata_left[16].IN1
writedata_left[17] => writedata_left[17].IN1
writedata_left[18] => writedata_left[18].IN1
writedata_left[19] => writedata_left[19].IN1
writedata_left[20] => writedata_left[20].IN1
writedata_left[21] => writedata_left[21].IN1
writedata_left[22] => writedata_left[22].IN1
writedata_left[23] => writedata_left[23].IN1
writedata_right[0] => writedata_right[0].IN1
writedata_right[1] => writedata_right[1].IN1
writedata_right[2] => writedata_right[2].IN1
writedata_right[3] => writedata_right[3].IN1
writedata_right[4] => writedata_right[4].IN1
writedata_right[5] => writedata_right[5].IN1
writedata_right[6] => writedata_right[6].IN1
writedata_right[7] => writedata_right[7].IN1
writedata_right[8] => writedata_right[8].IN1
writedata_right[9] => writedata_right[9].IN1
writedata_right[10] => writedata_right[10].IN1
writedata_right[11] => writedata_right[11].IN1
writedata_right[12] => writedata_right[12].IN1
writedata_right[13] => writedata_right[13].IN1
writedata_right[14] => writedata_right[14].IN1
writedata_right[15] => writedata_right[15].IN1
writedata_right[16] => writedata_right[16].IN1
writedata_right[17] => writedata_right[17].IN1
writedata_right[18] => writedata_right[18].IN1
writedata_right[19] => writedata_right[19].IN1
writedata_right[20] => writedata_right[20].IN1
writedata_right[21] => writedata_right[21].IN1
writedata_right[22] => writedata_right[22].IN1
writedata_right[23] => writedata_right[23].IN1
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_BCLK => AUD_BCLK.IN1
AUD_ADCLRCK => AUD_ADCLRCK.IN1
AUD_DACLRCK => AUD_DACLRCK.IN1
read_ready <= read_ready.DB_MAX_OUTPUT_PORT_TYPE
write_ready <= write_ready.DB_MAX_OUTPUT_PORT_TYPE
readdata_left[0] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_right[0] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
AUD_DACDAT <= Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer.serial_audio_out_data


|part3|audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|part3|audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|part3|audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
clk => clk.IN3
reset => reset.IN3
bit_clk_rising_edge => bit_clk_rising_edge.IN1
bit_clk_falling_edge => bit_clk_falling_edge.IN1
left_right_clk_rising_edge => left_right_clk_rising_edge.IN1
left_right_clk_falling_edge => left_right_clk_falling_edge.IN1
done_channel_sync => comb.IN1
done_channel_sync => comb.IN1
serial_audio_in_data => data_in_shift_reg.DATAB
read_left_audio_data_en => comb.IN1
read_right_audio_data_en => comb.IN1
left_audio_fifo_read_space[0] <= left_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[1] <= left_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[2] <= left_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[3] <= left_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[4] <= left_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[5] <= left_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[6] <= left_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[7] <= left_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[0] <= right_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[1] <= right_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[2] <= right_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[3] <= right_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[4] <= right_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[5] <= right_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[6] <= right_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[7] <= right_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
right_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data


|part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
clk => counting~reg0.CLK
clk => bit_counter[0].CLK
clk => bit_counter[1].CLK
clk => bit_counter[2].CLK
clk => bit_counter[3].CLK
clk => bit_counter[4].CLK
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => counting.OUTPUTSELECT
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => always0.IN1
bit_clk_falling_edge => always1.IN1
left_right_clk_rising_edge => reset_bit_counter.IN0
left_right_clk_falling_edge => reset_bit_counter.IN1
counting <= counting~reg0.DB_MAX_OUTPUT_PORT_TYPE


|part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_8ba1:auto_generated.data[0]
data[1] => scfifo_8ba1:auto_generated.data[1]
data[2] => scfifo_8ba1:auto_generated.data[2]
data[3] => scfifo_8ba1:auto_generated.data[3]
data[4] => scfifo_8ba1:auto_generated.data[4]
data[5] => scfifo_8ba1:auto_generated.data[5]
data[6] => scfifo_8ba1:auto_generated.data[6]
data[7] => scfifo_8ba1:auto_generated.data[7]
data[8] => scfifo_8ba1:auto_generated.data[8]
data[9] => scfifo_8ba1:auto_generated.data[9]
data[10] => scfifo_8ba1:auto_generated.data[10]
data[11] => scfifo_8ba1:auto_generated.data[11]
data[12] => scfifo_8ba1:auto_generated.data[12]
data[13] => scfifo_8ba1:auto_generated.data[13]
data[14] => scfifo_8ba1:auto_generated.data[14]
data[15] => scfifo_8ba1:auto_generated.data[15]
data[16] => scfifo_8ba1:auto_generated.data[16]
data[17] => scfifo_8ba1:auto_generated.data[17]
data[18] => scfifo_8ba1:auto_generated.data[18]
data[19] => scfifo_8ba1:auto_generated.data[19]
data[20] => scfifo_8ba1:auto_generated.data[20]
data[21] => scfifo_8ba1:auto_generated.data[21]
data[22] => scfifo_8ba1:auto_generated.data[22]
data[23] => scfifo_8ba1:auto_generated.data[23]
q[0] <= scfifo_8ba1:auto_generated.q[0]
q[1] <= scfifo_8ba1:auto_generated.q[1]
q[2] <= scfifo_8ba1:auto_generated.q[2]
q[3] <= scfifo_8ba1:auto_generated.q[3]
q[4] <= scfifo_8ba1:auto_generated.q[4]
q[5] <= scfifo_8ba1:auto_generated.q[5]
q[6] <= scfifo_8ba1:auto_generated.q[6]
q[7] <= scfifo_8ba1:auto_generated.q[7]
q[8] <= scfifo_8ba1:auto_generated.q[8]
q[9] <= scfifo_8ba1:auto_generated.q[9]
q[10] <= scfifo_8ba1:auto_generated.q[10]
q[11] <= scfifo_8ba1:auto_generated.q[11]
q[12] <= scfifo_8ba1:auto_generated.q[12]
q[13] <= scfifo_8ba1:auto_generated.q[13]
q[14] <= scfifo_8ba1:auto_generated.q[14]
q[15] <= scfifo_8ba1:auto_generated.q[15]
q[16] <= scfifo_8ba1:auto_generated.q[16]
q[17] <= scfifo_8ba1:auto_generated.q[17]
q[18] <= scfifo_8ba1:auto_generated.q[18]
q[19] <= scfifo_8ba1:auto_generated.q[19]
q[20] <= scfifo_8ba1:auto_generated.q[20]
q[21] <= scfifo_8ba1:auto_generated.q[21]
q[22] <= scfifo_8ba1:auto_generated.q[22]
q[23] <= scfifo_8ba1:auto_generated.q[23]
wrreq => scfifo_8ba1:auto_generated.wrreq
rdreq => scfifo_8ba1:auto_generated.rdreq
clock => scfifo_8ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_8ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_8ba1:auto_generated.empty
full <= scfifo_8ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_8ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_8ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_8ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_8ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_8ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_8ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_8ba1:auto_generated.usedw[6]


|part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated
clock => a_dpfifo_r2a1:dpfifo.clock
data[0] => a_dpfifo_r2a1:dpfifo.data[0]
data[1] => a_dpfifo_r2a1:dpfifo.data[1]
data[2] => a_dpfifo_r2a1:dpfifo.data[2]
data[3] => a_dpfifo_r2a1:dpfifo.data[3]
data[4] => a_dpfifo_r2a1:dpfifo.data[4]
data[5] => a_dpfifo_r2a1:dpfifo.data[5]
data[6] => a_dpfifo_r2a1:dpfifo.data[6]
data[7] => a_dpfifo_r2a1:dpfifo.data[7]
data[8] => a_dpfifo_r2a1:dpfifo.data[8]
data[9] => a_dpfifo_r2a1:dpfifo.data[9]
data[10] => a_dpfifo_r2a1:dpfifo.data[10]
data[11] => a_dpfifo_r2a1:dpfifo.data[11]
data[12] => a_dpfifo_r2a1:dpfifo.data[12]
data[13] => a_dpfifo_r2a1:dpfifo.data[13]
data[14] => a_dpfifo_r2a1:dpfifo.data[14]
data[15] => a_dpfifo_r2a1:dpfifo.data[15]
data[16] => a_dpfifo_r2a1:dpfifo.data[16]
data[17] => a_dpfifo_r2a1:dpfifo.data[17]
data[18] => a_dpfifo_r2a1:dpfifo.data[18]
data[19] => a_dpfifo_r2a1:dpfifo.data[19]
data[20] => a_dpfifo_r2a1:dpfifo.data[20]
data[21] => a_dpfifo_r2a1:dpfifo.data[21]
data[22] => a_dpfifo_r2a1:dpfifo.data[22]
data[23] => a_dpfifo_r2a1:dpfifo.data[23]
empty <= a_dpfifo_r2a1:dpfifo.empty
full <= a_dpfifo_r2a1:dpfifo.full
q[0] <= a_dpfifo_r2a1:dpfifo.q[0]
q[1] <= a_dpfifo_r2a1:dpfifo.q[1]
q[2] <= a_dpfifo_r2a1:dpfifo.q[2]
q[3] <= a_dpfifo_r2a1:dpfifo.q[3]
q[4] <= a_dpfifo_r2a1:dpfifo.q[4]
q[5] <= a_dpfifo_r2a1:dpfifo.q[5]
q[6] <= a_dpfifo_r2a1:dpfifo.q[6]
q[7] <= a_dpfifo_r2a1:dpfifo.q[7]
q[8] <= a_dpfifo_r2a1:dpfifo.q[8]
q[9] <= a_dpfifo_r2a1:dpfifo.q[9]
q[10] <= a_dpfifo_r2a1:dpfifo.q[10]
q[11] <= a_dpfifo_r2a1:dpfifo.q[11]
q[12] <= a_dpfifo_r2a1:dpfifo.q[12]
q[13] <= a_dpfifo_r2a1:dpfifo.q[13]
q[14] <= a_dpfifo_r2a1:dpfifo.q[14]
q[15] <= a_dpfifo_r2a1:dpfifo.q[15]
q[16] <= a_dpfifo_r2a1:dpfifo.q[16]
q[17] <= a_dpfifo_r2a1:dpfifo.q[17]
q[18] <= a_dpfifo_r2a1:dpfifo.q[18]
q[19] <= a_dpfifo_r2a1:dpfifo.q[19]
q[20] <= a_dpfifo_r2a1:dpfifo.q[20]
q[21] <= a_dpfifo_r2a1:dpfifo.q[21]
q[22] <= a_dpfifo_r2a1:dpfifo.q[22]
q[23] <= a_dpfifo_r2a1:dpfifo.q[23]
rdreq => a_dpfifo_r2a1:dpfifo.rreq
sclr => a_dpfifo_r2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_r2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_r2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_r2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_r2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_r2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_r2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_r2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_r2a1:dpfifo.wreq


|part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo
clock => altsyncram_p3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_p3i1:FIFOram.data_a[0]
data[1] => altsyncram_p3i1:FIFOram.data_a[1]
data[2] => altsyncram_p3i1:FIFOram.data_a[2]
data[3] => altsyncram_p3i1:FIFOram.data_a[3]
data[4] => altsyncram_p3i1:FIFOram.data_a[4]
data[5] => altsyncram_p3i1:FIFOram.data_a[5]
data[6] => altsyncram_p3i1:FIFOram.data_a[6]
data[7] => altsyncram_p3i1:FIFOram.data_a[7]
data[8] => altsyncram_p3i1:FIFOram.data_a[8]
data[9] => altsyncram_p3i1:FIFOram.data_a[9]
data[10] => altsyncram_p3i1:FIFOram.data_a[10]
data[11] => altsyncram_p3i1:FIFOram.data_a[11]
data[12] => altsyncram_p3i1:FIFOram.data_a[12]
data[13] => altsyncram_p3i1:FIFOram.data_a[13]
data[14] => altsyncram_p3i1:FIFOram.data_a[14]
data[15] => altsyncram_p3i1:FIFOram.data_a[15]
data[16] => altsyncram_p3i1:FIFOram.data_a[16]
data[17] => altsyncram_p3i1:FIFOram.data_a[17]
data[18] => altsyncram_p3i1:FIFOram.data_a[18]
data[19] => altsyncram_p3i1:FIFOram.data_a[19]
data[20] => altsyncram_p3i1:FIFOram.data_a[20]
data[21] => altsyncram_p3i1:FIFOram.data_a[21]
data[22] => altsyncram_p3i1:FIFOram.data_a[22]
data[23] => altsyncram_p3i1:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_p3i1:FIFOram.q_b[0]
q[1] <= altsyncram_p3i1:FIFOram.q_b[1]
q[2] <= altsyncram_p3i1:FIFOram.q_b[2]
q[3] <= altsyncram_p3i1:FIFOram.q_b[3]
q[4] <= altsyncram_p3i1:FIFOram.q_b[4]
q[5] <= altsyncram_p3i1:FIFOram.q_b[5]
q[6] <= altsyncram_p3i1:FIFOram.q_b[6]
q[7] <= altsyncram_p3i1:FIFOram.q_b[7]
q[8] <= altsyncram_p3i1:FIFOram.q_b[8]
q[9] <= altsyncram_p3i1:FIFOram.q_b[9]
q[10] <= altsyncram_p3i1:FIFOram.q_b[10]
q[11] <= altsyncram_p3i1:FIFOram.q_b[11]
q[12] <= altsyncram_p3i1:FIFOram.q_b[12]
q[13] <= altsyncram_p3i1:FIFOram.q_b[13]
q[14] <= altsyncram_p3i1:FIFOram.q_b[14]
q[15] <= altsyncram_p3i1:FIFOram.q_b[15]
q[16] <= altsyncram_p3i1:FIFOram.q_b[16]
q[17] <= altsyncram_p3i1:FIFOram.q_b[17]
q[18] <= altsyncram_p3i1:FIFOram.q_b[18]
q[19] <= altsyncram_p3i1:FIFOram.q_b[19]
q[20] <= altsyncram_p3i1:FIFOram.q_b[20]
q[21] <= altsyncram_p3i1:FIFOram.q_b[21]
q[22] <= altsyncram_p3i1:FIFOram.q_b[22]
q[23] <= altsyncram_p3i1:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_p3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0


|part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_8ba1:auto_generated.data[0]
data[1] => scfifo_8ba1:auto_generated.data[1]
data[2] => scfifo_8ba1:auto_generated.data[2]
data[3] => scfifo_8ba1:auto_generated.data[3]
data[4] => scfifo_8ba1:auto_generated.data[4]
data[5] => scfifo_8ba1:auto_generated.data[5]
data[6] => scfifo_8ba1:auto_generated.data[6]
data[7] => scfifo_8ba1:auto_generated.data[7]
data[8] => scfifo_8ba1:auto_generated.data[8]
data[9] => scfifo_8ba1:auto_generated.data[9]
data[10] => scfifo_8ba1:auto_generated.data[10]
data[11] => scfifo_8ba1:auto_generated.data[11]
data[12] => scfifo_8ba1:auto_generated.data[12]
data[13] => scfifo_8ba1:auto_generated.data[13]
data[14] => scfifo_8ba1:auto_generated.data[14]
data[15] => scfifo_8ba1:auto_generated.data[15]
data[16] => scfifo_8ba1:auto_generated.data[16]
data[17] => scfifo_8ba1:auto_generated.data[17]
data[18] => scfifo_8ba1:auto_generated.data[18]
data[19] => scfifo_8ba1:auto_generated.data[19]
data[20] => scfifo_8ba1:auto_generated.data[20]
data[21] => scfifo_8ba1:auto_generated.data[21]
data[22] => scfifo_8ba1:auto_generated.data[22]
data[23] => scfifo_8ba1:auto_generated.data[23]
q[0] <= scfifo_8ba1:auto_generated.q[0]
q[1] <= scfifo_8ba1:auto_generated.q[1]
q[2] <= scfifo_8ba1:auto_generated.q[2]
q[3] <= scfifo_8ba1:auto_generated.q[3]
q[4] <= scfifo_8ba1:auto_generated.q[4]
q[5] <= scfifo_8ba1:auto_generated.q[5]
q[6] <= scfifo_8ba1:auto_generated.q[6]
q[7] <= scfifo_8ba1:auto_generated.q[7]
q[8] <= scfifo_8ba1:auto_generated.q[8]
q[9] <= scfifo_8ba1:auto_generated.q[9]
q[10] <= scfifo_8ba1:auto_generated.q[10]
q[11] <= scfifo_8ba1:auto_generated.q[11]
q[12] <= scfifo_8ba1:auto_generated.q[12]
q[13] <= scfifo_8ba1:auto_generated.q[13]
q[14] <= scfifo_8ba1:auto_generated.q[14]
q[15] <= scfifo_8ba1:auto_generated.q[15]
q[16] <= scfifo_8ba1:auto_generated.q[16]
q[17] <= scfifo_8ba1:auto_generated.q[17]
q[18] <= scfifo_8ba1:auto_generated.q[18]
q[19] <= scfifo_8ba1:auto_generated.q[19]
q[20] <= scfifo_8ba1:auto_generated.q[20]
q[21] <= scfifo_8ba1:auto_generated.q[21]
q[22] <= scfifo_8ba1:auto_generated.q[22]
q[23] <= scfifo_8ba1:auto_generated.q[23]
wrreq => scfifo_8ba1:auto_generated.wrreq
rdreq => scfifo_8ba1:auto_generated.rdreq
clock => scfifo_8ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_8ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_8ba1:auto_generated.empty
full <= scfifo_8ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_8ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_8ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_8ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_8ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_8ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_8ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_8ba1:auto_generated.usedw[6]


|part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated
clock => a_dpfifo_r2a1:dpfifo.clock
data[0] => a_dpfifo_r2a1:dpfifo.data[0]
data[1] => a_dpfifo_r2a1:dpfifo.data[1]
data[2] => a_dpfifo_r2a1:dpfifo.data[2]
data[3] => a_dpfifo_r2a1:dpfifo.data[3]
data[4] => a_dpfifo_r2a1:dpfifo.data[4]
data[5] => a_dpfifo_r2a1:dpfifo.data[5]
data[6] => a_dpfifo_r2a1:dpfifo.data[6]
data[7] => a_dpfifo_r2a1:dpfifo.data[7]
data[8] => a_dpfifo_r2a1:dpfifo.data[8]
data[9] => a_dpfifo_r2a1:dpfifo.data[9]
data[10] => a_dpfifo_r2a1:dpfifo.data[10]
data[11] => a_dpfifo_r2a1:dpfifo.data[11]
data[12] => a_dpfifo_r2a1:dpfifo.data[12]
data[13] => a_dpfifo_r2a1:dpfifo.data[13]
data[14] => a_dpfifo_r2a1:dpfifo.data[14]
data[15] => a_dpfifo_r2a1:dpfifo.data[15]
data[16] => a_dpfifo_r2a1:dpfifo.data[16]
data[17] => a_dpfifo_r2a1:dpfifo.data[17]
data[18] => a_dpfifo_r2a1:dpfifo.data[18]
data[19] => a_dpfifo_r2a1:dpfifo.data[19]
data[20] => a_dpfifo_r2a1:dpfifo.data[20]
data[21] => a_dpfifo_r2a1:dpfifo.data[21]
data[22] => a_dpfifo_r2a1:dpfifo.data[22]
data[23] => a_dpfifo_r2a1:dpfifo.data[23]
empty <= a_dpfifo_r2a1:dpfifo.empty
full <= a_dpfifo_r2a1:dpfifo.full
q[0] <= a_dpfifo_r2a1:dpfifo.q[0]
q[1] <= a_dpfifo_r2a1:dpfifo.q[1]
q[2] <= a_dpfifo_r2a1:dpfifo.q[2]
q[3] <= a_dpfifo_r2a1:dpfifo.q[3]
q[4] <= a_dpfifo_r2a1:dpfifo.q[4]
q[5] <= a_dpfifo_r2a1:dpfifo.q[5]
q[6] <= a_dpfifo_r2a1:dpfifo.q[6]
q[7] <= a_dpfifo_r2a1:dpfifo.q[7]
q[8] <= a_dpfifo_r2a1:dpfifo.q[8]
q[9] <= a_dpfifo_r2a1:dpfifo.q[9]
q[10] <= a_dpfifo_r2a1:dpfifo.q[10]
q[11] <= a_dpfifo_r2a1:dpfifo.q[11]
q[12] <= a_dpfifo_r2a1:dpfifo.q[12]
q[13] <= a_dpfifo_r2a1:dpfifo.q[13]
q[14] <= a_dpfifo_r2a1:dpfifo.q[14]
q[15] <= a_dpfifo_r2a1:dpfifo.q[15]
q[16] <= a_dpfifo_r2a1:dpfifo.q[16]
q[17] <= a_dpfifo_r2a1:dpfifo.q[17]
q[18] <= a_dpfifo_r2a1:dpfifo.q[18]
q[19] <= a_dpfifo_r2a1:dpfifo.q[19]
q[20] <= a_dpfifo_r2a1:dpfifo.q[20]
q[21] <= a_dpfifo_r2a1:dpfifo.q[21]
q[22] <= a_dpfifo_r2a1:dpfifo.q[22]
q[23] <= a_dpfifo_r2a1:dpfifo.q[23]
rdreq => a_dpfifo_r2a1:dpfifo.rreq
sclr => a_dpfifo_r2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_r2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_r2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_r2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_r2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_r2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_r2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_r2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_r2a1:dpfifo.wreq


|part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo
clock => altsyncram_p3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_p3i1:FIFOram.data_a[0]
data[1] => altsyncram_p3i1:FIFOram.data_a[1]
data[2] => altsyncram_p3i1:FIFOram.data_a[2]
data[3] => altsyncram_p3i1:FIFOram.data_a[3]
data[4] => altsyncram_p3i1:FIFOram.data_a[4]
data[5] => altsyncram_p3i1:FIFOram.data_a[5]
data[6] => altsyncram_p3i1:FIFOram.data_a[6]
data[7] => altsyncram_p3i1:FIFOram.data_a[7]
data[8] => altsyncram_p3i1:FIFOram.data_a[8]
data[9] => altsyncram_p3i1:FIFOram.data_a[9]
data[10] => altsyncram_p3i1:FIFOram.data_a[10]
data[11] => altsyncram_p3i1:FIFOram.data_a[11]
data[12] => altsyncram_p3i1:FIFOram.data_a[12]
data[13] => altsyncram_p3i1:FIFOram.data_a[13]
data[14] => altsyncram_p3i1:FIFOram.data_a[14]
data[15] => altsyncram_p3i1:FIFOram.data_a[15]
data[16] => altsyncram_p3i1:FIFOram.data_a[16]
data[17] => altsyncram_p3i1:FIFOram.data_a[17]
data[18] => altsyncram_p3i1:FIFOram.data_a[18]
data[19] => altsyncram_p3i1:FIFOram.data_a[19]
data[20] => altsyncram_p3i1:FIFOram.data_a[20]
data[21] => altsyncram_p3i1:FIFOram.data_a[21]
data[22] => altsyncram_p3i1:FIFOram.data_a[22]
data[23] => altsyncram_p3i1:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_p3i1:FIFOram.q_b[0]
q[1] <= altsyncram_p3i1:FIFOram.q_b[1]
q[2] <= altsyncram_p3i1:FIFOram.q_b[2]
q[3] <= altsyncram_p3i1:FIFOram.q_b[3]
q[4] <= altsyncram_p3i1:FIFOram.q_b[4]
q[5] <= altsyncram_p3i1:FIFOram.q_b[5]
q[6] <= altsyncram_p3i1:FIFOram.q_b[6]
q[7] <= altsyncram_p3i1:FIFOram.q_b[7]
q[8] <= altsyncram_p3i1:FIFOram.q_b[8]
q[9] <= altsyncram_p3i1:FIFOram.q_b[9]
q[10] <= altsyncram_p3i1:FIFOram.q_b[10]
q[11] <= altsyncram_p3i1:FIFOram.q_b[11]
q[12] <= altsyncram_p3i1:FIFOram.q_b[12]
q[13] <= altsyncram_p3i1:FIFOram.q_b[13]
q[14] <= altsyncram_p3i1:FIFOram.q_b[14]
q[15] <= altsyncram_p3i1:FIFOram.q_b[15]
q[16] <= altsyncram_p3i1:FIFOram.q_b[16]
q[17] <= altsyncram_p3i1:FIFOram.q_b[17]
q[18] <= altsyncram_p3i1:FIFOram.q_b[18]
q[19] <= altsyncram_p3i1:FIFOram.q_b[19]
q[20] <= altsyncram_p3i1:FIFOram.q_b[20]
q[21] <= altsyncram_p3i1:FIFOram.q_b[21]
q[22] <= altsyncram_p3i1:FIFOram.q_b[22]
q[23] <= altsyncram_p3i1:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_p3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0


|part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
clk => clk.IN2
reset => reset.IN2
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
left_right_clk_rising_edge => always4.IN0
left_right_clk_rising_edge => read_left_channel.IN1
left_right_clk_falling_edge => always4.IN1
left_right_clk_falling_edge => read_right_channel.IN1
left_channel_data[1] => left_channel_data[1].IN1
left_channel_data[2] => left_channel_data[2].IN1
left_channel_data[3] => left_channel_data[3].IN1
left_channel_data[4] => left_channel_data[4].IN1
left_channel_data[5] => left_channel_data[5].IN1
left_channel_data[6] => left_channel_data[6].IN1
left_channel_data[7] => left_channel_data[7].IN1
left_channel_data[8] => left_channel_data[8].IN1
left_channel_data[9] => left_channel_data[9].IN1
left_channel_data[10] => left_channel_data[10].IN1
left_channel_data[11] => left_channel_data[11].IN1
left_channel_data[12] => left_channel_data[12].IN1
left_channel_data[13] => left_channel_data[13].IN1
left_channel_data[14] => left_channel_data[14].IN1
left_channel_data[15] => left_channel_data[15].IN1
left_channel_data[16] => left_channel_data[16].IN1
left_channel_data[17] => left_channel_data[17].IN1
left_channel_data[18] => left_channel_data[18].IN1
left_channel_data[19] => left_channel_data[19].IN1
left_channel_data[20] => left_channel_data[20].IN1
left_channel_data[21] => left_channel_data[21].IN1
left_channel_data[22] => left_channel_data[22].IN1
left_channel_data[23] => left_channel_data[23].IN1
left_channel_data[24] => left_channel_data[24].IN1
left_channel_data_en => comb.IN1
right_channel_data[1] => right_channel_data[1].IN1
right_channel_data[2] => right_channel_data[2].IN1
right_channel_data[3] => right_channel_data[3].IN1
right_channel_data[4] => right_channel_data[4].IN1
right_channel_data[5] => right_channel_data[5].IN1
right_channel_data[6] => right_channel_data[6].IN1
right_channel_data[7] => right_channel_data[7].IN1
right_channel_data[8] => right_channel_data[8].IN1
right_channel_data[9] => right_channel_data[9].IN1
right_channel_data[10] => right_channel_data[10].IN1
right_channel_data[11] => right_channel_data[11].IN1
right_channel_data[12] => right_channel_data[12].IN1
right_channel_data[13] => right_channel_data[13].IN1
right_channel_data[14] => right_channel_data[14].IN1
right_channel_data[15] => right_channel_data[15].IN1
right_channel_data[16] => right_channel_data[16].IN1
right_channel_data[17] => right_channel_data[17].IN1
right_channel_data[18] => right_channel_data[18].IN1
right_channel_data[19] => right_channel_data[19].IN1
right_channel_data[20] => right_channel_data[20].IN1
right_channel_data[21] => right_channel_data[21].IN1
right_channel_data[22] => right_channel_data[22].IN1
right_channel_data[23] => right_channel_data[23].IN1
right_channel_data[24] => right_channel_data[24].IN1
right_channel_data_en => comb.IN1
left_channel_fifo_write_space[0] <= left_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[1] <= left_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[2] <= left_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[3] <= left_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[4] <= left_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[5] <= left_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[6] <= left_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[7] <= left_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[0] <= right_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[1] <= right_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[2] <= right_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[3] <= right_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[4] <= right_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[5] <= right_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[6] <= right_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[7] <= right_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_audio_out_data <= serial_audio_out_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_8ba1:auto_generated.data[0]
data[1] => scfifo_8ba1:auto_generated.data[1]
data[2] => scfifo_8ba1:auto_generated.data[2]
data[3] => scfifo_8ba1:auto_generated.data[3]
data[4] => scfifo_8ba1:auto_generated.data[4]
data[5] => scfifo_8ba1:auto_generated.data[5]
data[6] => scfifo_8ba1:auto_generated.data[6]
data[7] => scfifo_8ba1:auto_generated.data[7]
data[8] => scfifo_8ba1:auto_generated.data[8]
data[9] => scfifo_8ba1:auto_generated.data[9]
data[10] => scfifo_8ba1:auto_generated.data[10]
data[11] => scfifo_8ba1:auto_generated.data[11]
data[12] => scfifo_8ba1:auto_generated.data[12]
data[13] => scfifo_8ba1:auto_generated.data[13]
data[14] => scfifo_8ba1:auto_generated.data[14]
data[15] => scfifo_8ba1:auto_generated.data[15]
data[16] => scfifo_8ba1:auto_generated.data[16]
data[17] => scfifo_8ba1:auto_generated.data[17]
data[18] => scfifo_8ba1:auto_generated.data[18]
data[19] => scfifo_8ba1:auto_generated.data[19]
data[20] => scfifo_8ba1:auto_generated.data[20]
data[21] => scfifo_8ba1:auto_generated.data[21]
data[22] => scfifo_8ba1:auto_generated.data[22]
data[23] => scfifo_8ba1:auto_generated.data[23]
q[0] <= scfifo_8ba1:auto_generated.q[0]
q[1] <= scfifo_8ba1:auto_generated.q[1]
q[2] <= scfifo_8ba1:auto_generated.q[2]
q[3] <= scfifo_8ba1:auto_generated.q[3]
q[4] <= scfifo_8ba1:auto_generated.q[4]
q[5] <= scfifo_8ba1:auto_generated.q[5]
q[6] <= scfifo_8ba1:auto_generated.q[6]
q[7] <= scfifo_8ba1:auto_generated.q[7]
q[8] <= scfifo_8ba1:auto_generated.q[8]
q[9] <= scfifo_8ba1:auto_generated.q[9]
q[10] <= scfifo_8ba1:auto_generated.q[10]
q[11] <= scfifo_8ba1:auto_generated.q[11]
q[12] <= scfifo_8ba1:auto_generated.q[12]
q[13] <= scfifo_8ba1:auto_generated.q[13]
q[14] <= scfifo_8ba1:auto_generated.q[14]
q[15] <= scfifo_8ba1:auto_generated.q[15]
q[16] <= scfifo_8ba1:auto_generated.q[16]
q[17] <= scfifo_8ba1:auto_generated.q[17]
q[18] <= scfifo_8ba1:auto_generated.q[18]
q[19] <= scfifo_8ba1:auto_generated.q[19]
q[20] <= scfifo_8ba1:auto_generated.q[20]
q[21] <= scfifo_8ba1:auto_generated.q[21]
q[22] <= scfifo_8ba1:auto_generated.q[22]
q[23] <= scfifo_8ba1:auto_generated.q[23]
wrreq => scfifo_8ba1:auto_generated.wrreq
rdreq => scfifo_8ba1:auto_generated.rdreq
clock => scfifo_8ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_8ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_8ba1:auto_generated.empty
full <= scfifo_8ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_8ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_8ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_8ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_8ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_8ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_8ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_8ba1:auto_generated.usedw[6]


|part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated
clock => a_dpfifo_r2a1:dpfifo.clock
data[0] => a_dpfifo_r2a1:dpfifo.data[0]
data[1] => a_dpfifo_r2a1:dpfifo.data[1]
data[2] => a_dpfifo_r2a1:dpfifo.data[2]
data[3] => a_dpfifo_r2a1:dpfifo.data[3]
data[4] => a_dpfifo_r2a1:dpfifo.data[4]
data[5] => a_dpfifo_r2a1:dpfifo.data[5]
data[6] => a_dpfifo_r2a1:dpfifo.data[6]
data[7] => a_dpfifo_r2a1:dpfifo.data[7]
data[8] => a_dpfifo_r2a1:dpfifo.data[8]
data[9] => a_dpfifo_r2a1:dpfifo.data[9]
data[10] => a_dpfifo_r2a1:dpfifo.data[10]
data[11] => a_dpfifo_r2a1:dpfifo.data[11]
data[12] => a_dpfifo_r2a1:dpfifo.data[12]
data[13] => a_dpfifo_r2a1:dpfifo.data[13]
data[14] => a_dpfifo_r2a1:dpfifo.data[14]
data[15] => a_dpfifo_r2a1:dpfifo.data[15]
data[16] => a_dpfifo_r2a1:dpfifo.data[16]
data[17] => a_dpfifo_r2a1:dpfifo.data[17]
data[18] => a_dpfifo_r2a1:dpfifo.data[18]
data[19] => a_dpfifo_r2a1:dpfifo.data[19]
data[20] => a_dpfifo_r2a1:dpfifo.data[20]
data[21] => a_dpfifo_r2a1:dpfifo.data[21]
data[22] => a_dpfifo_r2a1:dpfifo.data[22]
data[23] => a_dpfifo_r2a1:dpfifo.data[23]
empty <= a_dpfifo_r2a1:dpfifo.empty
full <= a_dpfifo_r2a1:dpfifo.full
q[0] <= a_dpfifo_r2a1:dpfifo.q[0]
q[1] <= a_dpfifo_r2a1:dpfifo.q[1]
q[2] <= a_dpfifo_r2a1:dpfifo.q[2]
q[3] <= a_dpfifo_r2a1:dpfifo.q[3]
q[4] <= a_dpfifo_r2a1:dpfifo.q[4]
q[5] <= a_dpfifo_r2a1:dpfifo.q[5]
q[6] <= a_dpfifo_r2a1:dpfifo.q[6]
q[7] <= a_dpfifo_r2a1:dpfifo.q[7]
q[8] <= a_dpfifo_r2a1:dpfifo.q[8]
q[9] <= a_dpfifo_r2a1:dpfifo.q[9]
q[10] <= a_dpfifo_r2a1:dpfifo.q[10]
q[11] <= a_dpfifo_r2a1:dpfifo.q[11]
q[12] <= a_dpfifo_r2a1:dpfifo.q[12]
q[13] <= a_dpfifo_r2a1:dpfifo.q[13]
q[14] <= a_dpfifo_r2a1:dpfifo.q[14]
q[15] <= a_dpfifo_r2a1:dpfifo.q[15]
q[16] <= a_dpfifo_r2a1:dpfifo.q[16]
q[17] <= a_dpfifo_r2a1:dpfifo.q[17]
q[18] <= a_dpfifo_r2a1:dpfifo.q[18]
q[19] <= a_dpfifo_r2a1:dpfifo.q[19]
q[20] <= a_dpfifo_r2a1:dpfifo.q[20]
q[21] <= a_dpfifo_r2a1:dpfifo.q[21]
q[22] <= a_dpfifo_r2a1:dpfifo.q[22]
q[23] <= a_dpfifo_r2a1:dpfifo.q[23]
rdreq => a_dpfifo_r2a1:dpfifo.rreq
sclr => a_dpfifo_r2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_r2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_r2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_r2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_r2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_r2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_r2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_r2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_r2a1:dpfifo.wreq


|part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo
clock => altsyncram_p3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_p3i1:FIFOram.data_a[0]
data[1] => altsyncram_p3i1:FIFOram.data_a[1]
data[2] => altsyncram_p3i1:FIFOram.data_a[2]
data[3] => altsyncram_p3i1:FIFOram.data_a[3]
data[4] => altsyncram_p3i1:FIFOram.data_a[4]
data[5] => altsyncram_p3i1:FIFOram.data_a[5]
data[6] => altsyncram_p3i1:FIFOram.data_a[6]
data[7] => altsyncram_p3i1:FIFOram.data_a[7]
data[8] => altsyncram_p3i1:FIFOram.data_a[8]
data[9] => altsyncram_p3i1:FIFOram.data_a[9]
data[10] => altsyncram_p3i1:FIFOram.data_a[10]
data[11] => altsyncram_p3i1:FIFOram.data_a[11]
data[12] => altsyncram_p3i1:FIFOram.data_a[12]
data[13] => altsyncram_p3i1:FIFOram.data_a[13]
data[14] => altsyncram_p3i1:FIFOram.data_a[14]
data[15] => altsyncram_p3i1:FIFOram.data_a[15]
data[16] => altsyncram_p3i1:FIFOram.data_a[16]
data[17] => altsyncram_p3i1:FIFOram.data_a[17]
data[18] => altsyncram_p3i1:FIFOram.data_a[18]
data[19] => altsyncram_p3i1:FIFOram.data_a[19]
data[20] => altsyncram_p3i1:FIFOram.data_a[20]
data[21] => altsyncram_p3i1:FIFOram.data_a[21]
data[22] => altsyncram_p3i1:FIFOram.data_a[22]
data[23] => altsyncram_p3i1:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_p3i1:FIFOram.q_b[0]
q[1] <= altsyncram_p3i1:FIFOram.q_b[1]
q[2] <= altsyncram_p3i1:FIFOram.q_b[2]
q[3] <= altsyncram_p3i1:FIFOram.q_b[3]
q[4] <= altsyncram_p3i1:FIFOram.q_b[4]
q[5] <= altsyncram_p3i1:FIFOram.q_b[5]
q[6] <= altsyncram_p3i1:FIFOram.q_b[6]
q[7] <= altsyncram_p3i1:FIFOram.q_b[7]
q[8] <= altsyncram_p3i1:FIFOram.q_b[8]
q[9] <= altsyncram_p3i1:FIFOram.q_b[9]
q[10] <= altsyncram_p3i1:FIFOram.q_b[10]
q[11] <= altsyncram_p3i1:FIFOram.q_b[11]
q[12] <= altsyncram_p3i1:FIFOram.q_b[12]
q[13] <= altsyncram_p3i1:FIFOram.q_b[13]
q[14] <= altsyncram_p3i1:FIFOram.q_b[14]
q[15] <= altsyncram_p3i1:FIFOram.q_b[15]
q[16] <= altsyncram_p3i1:FIFOram.q_b[16]
q[17] <= altsyncram_p3i1:FIFOram.q_b[17]
q[18] <= altsyncram_p3i1:FIFOram.q_b[18]
q[19] <= altsyncram_p3i1:FIFOram.q_b[19]
q[20] <= altsyncram_p3i1:FIFOram.q_b[20]
q[21] <= altsyncram_p3i1:FIFOram.q_b[21]
q[22] <= altsyncram_p3i1:FIFOram.q_b[22]
q[23] <= altsyncram_p3i1:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_p3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0


|part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_8ba1:auto_generated.data[0]
data[1] => scfifo_8ba1:auto_generated.data[1]
data[2] => scfifo_8ba1:auto_generated.data[2]
data[3] => scfifo_8ba1:auto_generated.data[3]
data[4] => scfifo_8ba1:auto_generated.data[4]
data[5] => scfifo_8ba1:auto_generated.data[5]
data[6] => scfifo_8ba1:auto_generated.data[6]
data[7] => scfifo_8ba1:auto_generated.data[7]
data[8] => scfifo_8ba1:auto_generated.data[8]
data[9] => scfifo_8ba1:auto_generated.data[9]
data[10] => scfifo_8ba1:auto_generated.data[10]
data[11] => scfifo_8ba1:auto_generated.data[11]
data[12] => scfifo_8ba1:auto_generated.data[12]
data[13] => scfifo_8ba1:auto_generated.data[13]
data[14] => scfifo_8ba1:auto_generated.data[14]
data[15] => scfifo_8ba1:auto_generated.data[15]
data[16] => scfifo_8ba1:auto_generated.data[16]
data[17] => scfifo_8ba1:auto_generated.data[17]
data[18] => scfifo_8ba1:auto_generated.data[18]
data[19] => scfifo_8ba1:auto_generated.data[19]
data[20] => scfifo_8ba1:auto_generated.data[20]
data[21] => scfifo_8ba1:auto_generated.data[21]
data[22] => scfifo_8ba1:auto_generated.data[22]
data[23] => scfifo_8ba1:auto_generated.data[23]
q[0] <= scfifo_8ba1:auto_generated.q[0]
q[1] <= scfifo_8ba1:auto_generated.q[1]
q[2] <= scfifo_8ba1:auto_generated.q[2]
q[3] <= scfifo_8ba1:auto_generated.q[3]
q[4] <= scfifo_8ba1:auto_generated.q[4]
q[5] <= scfifo_8ba1:auto_generated.q[5]
q[6] <= scfifo_8ba1:auto_generated.q[6]
q[7] <= scfifo_8ba1:auto_generated.q[7]
q[8] <= scfifo_8ba1:auto_generated.q[8]
q[9] <= scfifo_8ba1:auto_generated.q[9]
q[10] <= scfifo_8ba1:auto_generated.q[10]
q[11] <= scfifo_8ba1:auto_generated.q[11]
q[12] <= scfifo_8ba1:auto_generated.q[12]
q[13] <= scfifo_8ba1:auto_generated.q[13]
q[14] <= scfifo_8ba1:auto_generated.q[14]
q[15] <= scfifo_8ba1:auto_generated.q[15]
q[16] <= scfifo_8ba1:auto_generated.q[16]
q[17] <= scfifo_8ba1:auto_generated.q[17]
q[18] <= scfifo_8ba1:auto_generated.q[18]
q[19] <= scfifo_8ba1:auto_generated.q[19]
q[20] <= scfifo_8ba1:auto_generated.q[20]
q[21] <= scfifo_8ba1:auto_generated.q[21]
q[22] <= scfifo_8ba1:auto_generated.q[22]
q[23] <= scfifo_8ba1:auto_generated.q[23]
wrreq => scfifo_8ba1:auto_generated.wrreq
rdreq => scfifo_8ba1:auto_generated.rdreq
clock => scfifo_8ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_8ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_8ba1:auto_generated.empty
full <= scfifo_8ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_8ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_8ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_8ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_8ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_8ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_8ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_8ba1:auto_generated.usedw[6]


|part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated
clock => a_dpfifo_r2a1:dpfifo.clock
data[0] => a_dpfifo_r2a1:dpfifo.data[0]
data[1] => a_dpfifo_r2a1:dpfifo.data[1]
data[2] => a_dpfifo_r2a1:dpfifo.data[2]
data[3] => a_dpfifo_r2a1:dpfifo.data[3]
data[4] => a_dpfifo_r2a1:dpfifo.data[4]
data[5] => a_dpfifo_r2a1:dpfifo.data[5]
data[6] => a_dpfifo_r2a1:dpfifo.data[6]
data[7] => a_dpfifo_r2a1:dpfifo.data[7]
data[8] => a_dpfifo_r2a1:dpfifo.data[8]
data[9] => a_dpfifo_r2a1:dpfifo.data[9]
data[10] => a_dpfifo_r2a1:dpfifo.data[10]
data[11] => a_dpfifo_r2a1:dpfifo.data[11]
data[12] => a_dpfifo_r2a1:dpfifo.data[12]
data[13] => a_dpfifo_r2a1:dpfifo.data[13]
data[14] => a_dpfifo_r2a1:dpfifo.data[14]
data[15] => a_dpfifo_r2a1:dpfifo.data[15]
data[16] => a_dpfifo_r2a1:dpfifo.data[16]
data[17] => a_dpfifo_r2a1:dpfifo.data[17]
data[18] => a_dpfifo_r2a1:dpfifo.data[18]
data[19] => a_dpfifo_r2a1:dpfifo.data[19]
data[20] => a_dpfifo_r2a1:dpfifo.data[20]
data[21] => a_dpfifo_r2a1:dpfifo.data[21]
data[22] => a_dpfifo_r2a1:dpfifo.data[22]
data[23] => a_dpfifo_r2a1:dpfifo.data[23]
empty <= a_dpfifo_r2a1:dpfifo.empty
full <= a_dpfifo_r2a1:dpfifo.full
q[0] <= a_dpfifo_r2a1:dpfifo.q[0]
q[1] <= a_dpfifo_r2a1:dpfifo.q[1]
q[2] <= a_dpfifo_r2a1:dpfifo.q[2]
q[3] <= a_dpfifo_r2a1:dpfifo.q[3]
q[4] <= a_dpfifo_r2a1:dpfifo.q[4]
q[5] <= a_dpfifo_r2a1:dpfifo.q[5]
q[6] <= a_dpfifo_r2a1:dpfifo.q[6]
q[7] <= a_dpfifo_r2a1:dpfifo.q[7]
q[8] <= a_dpfifo_r2a1:dpfifo.q[8]
q[9] <= a_dpfifo_r2a1:dpfifo.q[9]
q[10] <= a_dpfifo_r2a1:dpfifo.q[10]
q[11] <= a_dpfifo_r2a1:dpfifo.q[11]
q[12] <= a_dpfifo_r2a1:dpfifo.q[12]
q[13] <= a_dpfifo_r2a1:dpfifo.q[13]
q[14] <= a_dpfifo_r2a1:dpfifo.q[14]
q[15] <= a_dpfifo_r2a1:dpfifo.q[15]
q[16] <= a_dpfifo_r2a1:dpfifo.q[16]
q[17] <= a_dpfifo_r2a1:dpfifo.q[17]
q[18] <= a_dpfifo_r2a1:dpfifo.q[18]
q[19] <= a_dpfifo_r2a1:dpfifo.q[19]
q[20] <= a_dpfifo_r2a1:dpfifo.q[20]
q[21] <= a_dpfifo_r2a1:dpfifo.q[21]
q[22] <= a_dpfifo_r2a1:dpfifo.q[22]
q[23] <= a_dpfifo_r2a1:dpfifo.q[23]
rdreq => a_dpfifo_r2a1:dpfifo.rreq
sclr => a_dpfifo_r2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_r2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_r2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_r2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_r2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_r2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_r2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_r2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_r2a1:dpfifo.wreq


|part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo
clock => altsyncram_p3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_p3i1:FIFOram.data_a[0]
data[1] => altsyncram_p3i1:FIFOram.data_a[1]
data[2] => altsyncram_p3i1:FIFOram.data_a[2]
data[3] => altsyncram_p3i1:FIFOram.data_a[3]
data[4] => altsyncram_p3i1:FIFOram.data_a[4]
data[5] => altsyncram_p3i1:FIFOram.data_a[5]
data[6] => altsyncram_p3i1:FIFOram.data_a[6]
data[7] => altsyncram_p3i1:FIFOram.data_a[7]
data[8] => altsyncram_p3i1:FIFOram.data_a[8]
data[9] => altsyncram_p3i1:FIFOram.data_a[9]
data[10] => altsyncram_p3i1:FIFOram.data_a[10]
data[11] => altsyncram_p3i1:FIFOram.data_a[11]
data[12] => altsyncram_p3i1:FIFOram.data_a[12]
data[13] => altsyncram_p3i1:FIFOram.data_a[13]
data[14] => altsyncram_p3i1:FIFOram.data_a[14]
data[15] => altsyncram_p3i1:FIFOram.data_a[15]
data[16] => altsyncram_p3i1:FIFOram.data_a[16]
data[17] => altsyncram_p3i1:FIFOram.data_a[17]
data[18] => altsyncram_p3i1:FIFOram.data_a[18]
data[19] => altsyncram_p3i1:FIFOram.data_a[19]
data[20] => altsyncram_p3i1:FIFOram.data_a[20]
data[21] => altsyncram_p3i1:FIFOram.data_a[21]
data[22] => altsyncram_p3i1:FIFOram.data_a[22]
data[23] => altsyncram_p3i1:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_p3i1:FIFOram.q_b[0]
q[1] <= altsyncram_p3i1:FIFOram.q_b[1]
q[2] <= altsyncram_p3i1:FIFOram.q_b[2]
q[3] <= altsyncram_p3i1:FIFOram.q_b[3]
q[4] <= altsyncram_p3i1:FIFOram.q_b[4]
q[5] <= altsyncram_p3i1:FIFOram.q_b[5]
q[6] <= altsyncram_p3i1:FIFOram.q_b[6]
q[7] <= altsyncram_p3i1:FIFOram.q_b[7]
q[8] <= altsyncram_p3i1:FIFOram.q_b[8]
q[9] <= altsyncram_p3i1:FIFOram.q_b[9]
q[10] <= altsyncram_p3i1:FIFOram.q_b[10]
q[11] <= altsyncram_p3i1:FIFOram.q_b[11]
q[12] <= altsyncram_p3i1:FIFOram.q_b[12]
q[13] <= altsyncram_p3i1:FIFOram.q_b[13]
q[14] <= altsyncram_p3i1:FIFOram.q_b[14]
q[15] <= altsyncram_p3i1:FIFOram.q_b[15]
q[16] <= altsyncram_p3i1:FIFOram.q_b[16]
q[17] <= altsyncram_p3i1:FIFOram.q_b[17]
q[18] <= altsyncram_p3i1:FIFOram.q_b[18]
q[19] <= altsyncram_p3i1:FIFOram.q_b[19]
q[20] <= altsyncram_p3i1:FIFOram.q_b[20]
q[21] <= altsyncram_p3i1:FIFOram.q_b[21]
q[22] <= altsyncram_p3i1:FIFOram.q_b[22]
q[23] <= altsyncram_p3i1:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_p3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0


|part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


