===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 34.6951 seconds

  ----Wall Time----  ----Name----
    4.1103 ( 11.8%)  FIR Parser
   16.2470 ( 46.8%)  'firrtl.circuit' Pipeline
    1.3742 (  4.0%)    'firrtl.module' Pipeline
    1.2365 (  3.6%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1377 (  0.4%)      LowerCHIRRTLPass
    0.1056 (  0.3%)    InferWidths
    0.7352 (  2.1%)    InferResets
    0.0225 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0920 (  0.3%)    WireDFT
    0.0230 (  0.1%)    PrefixModules
    0.7148 (  2.1%)    LowerFIRRTLTypes
    6.8992 ( 19.9%)    'firrtl.module' Pipeline
    0.8664 (  2.5%)      ExpandWhens
    0.0248 (  0.1%)      RemoveResets
    5.5825 ( 16.1%)      Canonicalizer
    0.4254 (  1.2%)      InferReadWrite
    0.4340 (  1.3%)    Inliner
    1.2110 (  3.5%)    IMConstProp
    0.0401 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    4.2369 ( 12.2%)    'firrtl.module' Pipeline
    4.2369 ( 12.2%)      Canonicalizer
    0.4210 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.8486 ( 11.1%)  LowerFIRRTLToHW
    0.0340 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    7.1635 ( 20.6%)  'hw.module' Pipeline
    0.8780 (  2.5%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    4.8344 ( 13.9%)    Canonicalizer
    0.6455 (  1.9%)    HWCleanup
    0.0812 (  0.2%)    HWLegalizeModules
    0.7245 (  2.1%)    PrettifyVerilog
    3.3226 (  9.6%)  ExportVerilog
    0.0021 (  0.0%)  Rest
   34.6951 (100.0%)  Total

{
  totalTime: 34.725,
  maxMemory: 674254848
}
