$comment
	File created using the following command:
		vcd file ProyectoA.msim.vcd -direction
$end
$date
	Wed Nov 16 01:55:11 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module partea_vlg_vec_tst $end
$var reg 1 ! sw1 $end
$var reg 1 " sw2 $end
$var wire 1 # led $end
$var wire 1 $ sampler $end
$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + led~output_o $end
$var wire 1 , sw2~input_o $end
$var wire 1 - sw1~input_o $end
$var wire 1 . led~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
x$
0%
1&
x'
1(
1)
1*
1+
0,
0-
0.
$end
#50000
1!
1-
0$
#100000
1"
0!
1,
0-
1$
#150000
1!
1-
0$
1.
0+
0#
#200000
0"
0!
0,
0-
1$
0.
1+
1#
#250000
1!
1-
0$
#300000
1"
0!
1,
0-
1$
#350000
1!
1-
0$
1.
0+
0#
#400000
0"
0!
0,
0-
1$
0.
1+
1#
#450000
1!
1-
0$
#500000
1"
0!
1,
0-
1$
#550000
1!
1-
0$
1.
0+
0#
#600000
0"
0!
0,
0-
1$
0.
1+
1#
#650000
1!
1-
0$
#700000
1"
0!
1,
0-
1$
#750000
1!
1-
0$
1.
0+
0#
#800000
0"
0!
0,
0-
1$
0.
1+
1#
#850000
1!
1-
0$
#900000
1"
0!
1,
0-
1$
#950000
1!
1-
0$
1.
0+
0#
#1000000
