INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/90543/Desktop/muhtas1/project_1/project_1.srcs/sources_1/new/spi_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'spi_master'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/90543/Desktop/muhtas1/project_1/project_1.srcs/sim_1/new/tb_spi_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_spi_master'
