static void * F_1 ( void * V_1 )\r\n{\r\nunsigned long V_2 = ( unsigned long ) V_1 ;\r\nT_1 * V_3 ;\r\nV_3 = F_2 ( V_4 , V_2 ) ;\r\nif ( ! V_3 || ! F_3 ( * V_3 ) )\r\nreturn NULL ;\r\nV_2 = ( F_4 ( * V_3 ) << V_5 ) | ( V_2 & ~ V_6 ) ;\r\nreturn F_5 ( V_2 ) ;\r\n}\r\nstatic int F_6 ( struct V_7 * V_7 , unsigned long V_8 )\r\n{\r\nint V_9 ;\r\nif ( V_7 -> V_10 . V_11 == 1 && V_12 -> V_13 . V_14 )\r\nV_9 = 0 ;\r\nelse if ( V_7 -> V_10 . V_15 )\r\nV_9 = 1 ;\r\nelse\r\nV_9 = ! ( V_8 & V_16 ) ;\r\nif ( ! V_9 ) {\r\nF_7 () ;\r\nF_8 ( & V_7 -> V_10 . V_17 ) ;\r\nF_9 ( V_12 -> V_13 . V_14 -> V_18 ,\r\n& V_7 -> V_10 . V_17 ) ;\r\n}\r\nreturn V_9 ;\r\n}\r\nvoid F_10 ( struct V_7 * V_7 , struct V_19 * V_20 ,\r\nunsigned long * V_21 , long V_22 , int V_23 )\r\n{\r\nstruct V_19 * V_24 , * V_25 ;\r\nunsigned long V_26 ;\r\nif ( * V_21 & V_27 ) {\r\nV_26 = * V_21 & V_28 ;\r\nV_24 = & V_7 -> V_10 . V_29 [ V_26 ] ;\r\nif ( V_23 )\r\nV_24 = F_1 ( V_24 ) ;\r\nV_25 = & V_7 -> V_10 . V_29 [ V_24 -> V_30 ] ;\r\nif ( V_23 )\r\nV_25 = F_1 ( V_25 ) ;\r\nV_20 -> V_31 = V_26 ;\r\nV_20 -> V_30 = V_24 -> V_30 ;\r\nV_25 -> V_31 = V_22 ;\r\nV_24 -> V_30 = V_22 ;\r\n} else {\r\nV_20 -> V_31 = V_20 -> V_30 = V_22 ;\r\n* V_21 = ( * V_21 & ~ V_28 ) |\r\nV_22 | V_27 ;\r\n}\r\nF_11 ( V_21 ) ;\r\n}\r\nstatic inline void F_12 ( struct V_7 * V_7 ,\r\nstruct V_19 * V_20 )\r\n{\r\nif ( F_13 ( & V_7 -> V_10 . V_32 ) )\r\nV_20 -> V_33 |= V_34 ;\r\n}\r\nstatic void F_14 ( struct V_7 * V_7 , long V_22 ,\r\nstruct V_19 * V_20 ,\r\nunsigned long V_35 , unsigned long V_36 )\r\n{\r\nstruct V_19 * V_37 , * V_38 ;\r\nunsigned long V_39 , V_40 , V_24 ;\r\nstruct V_41 * V_42 ;\r\nunsigned long * V_21 ;\r\nunsigned long V_43 ;\r\nV_43 = V_36 & ( V_44 | V_45 ) ;\r\nV_40 = V_20 -> V_33 |= V_43 ;\r\nV_39 = F_15 ( V_40 , F_16 ( V_35 , V_40 ) ) ;\r\nV_42 = F_17 ( F_18 ( V_7 ) , V_39 ) ;\r\nif ( ! V_42 )\r\nreturn;\r\nV_21 = F_1 ( & V_42 -> V_10 . V_21 [ V_39 - V_42 -> V_46 ] ) ;\r\nF_19 ( V_21 ) ;\r\nV_24 = * V_21 & V_28 ;\r\nV_37 = F_1 ( & V_7 -> V_10 . V_29 [ V_20 -> V_31 ] ) ;\r\nV_38 = F_1 ( & V_7 -> V_10 . V_29 [ V_20 -> V_30 ] ) ;\r\nV_37 -> V_30 = V_20 -> V_30 ;\r\nV_38 -> V_31 = V_20 -> V_31 ;\r\nif ( V_24 == V_22 ) {\r\nV_24 = V_20 -> V_31 ;\r\nif ( V_24 == V_22 )\r\n* V_21 &= ~ ( V_27 | V_28 ) ;\r\nelse\r\n* V_21 = ( * V_21 & ~ V_28 ) | V_24 ;\r\n}\r\n* V_21 |= V_43 << V_47 ;\r\nF_11 ( V_21 ) ;\r\n}\r\nstatic T_1 F_20 ( T_2 * V_48 , unsigned long V_49 ,\r\nint V_50 , unsigned long * V_51 )\r\n{\r\nT_1 * V_52 ;\r\nunsigned long V_53 = * V_51 ;\r\nunsigned int V_54 ;\r\nV_52 = F_21 ( V_48 , V_49 , & V_54 ) ;\r\nif ( ! V_52 )\r\nreturn F_22 ( 0 ) ;\r\nif ( V_54 )\r\n* V_51 = 1ul << V_54 ;\r\nelse\r\n* V_51 = V_55 ;\r\nif ( V_53 > * V_51 )\r\nreturn F_22 ( 0 ) ;\r\nif ( ! F_3 ( * V_52 ) )\r\nreturn F_22 ( 0 ) ;\r\nreturn F_23 ( V_52 , V_50 ) ;\r\n}\r\nstatic inline void F_24 ( unsigned long * V_56 , unsigned long V_35 )\r\n{\r\nasm volatile(PPC_RELEASE_BARRIER "" : : : "memory");\r\nV_56 [ 0 ] = V_35 ;\r\n}\r\nlong F_25 ( struct V_7 * V_7 , unsigned long V_8 ,\r\nlong V_22 , unsigned long V_57 , unsigned long V_40 ,\r\nT_2 * V_48 , bool V_23 , unsigned long * V_58 )\r\n{\r\nunsigned long V_26 , V_59 , V_60 , V_39 , V_61 ;\r\nunsigned long V_62 , V_49 ;\r\nunsigned long * V_56 ;\r\nstruct V_19 * V_20 ;\r\nunsigned long V_63 ;\r\nstruct V_41 * V_42 ;\r\nunsigned long * V_64 , V_65 ;\r\nunsigned long V_66 ;\r\nunsigned long * V_21 ;\r\nT_1 V_67 ;\r\nunsigned int V_50 ;\r\nunsigned long V_68 ;\r\nunsigned long V_43 ;\r\nV_61 = F_16 ( V_57 , V_40 ) ;\r\nif ( ! V_61 )\r\nreturn V_69 ;\r\nV_50 = F_26 ( V_40 ) ;\r\nV_57 &= ~ ( V_70 | V_71 | V_72 ) ;\r\nV_40 &= ~ V_73 ;\r\nV_63 = V_40 ;\r\nV_68 = V_7 -> V_74 ;\r\nF_27 () ;\r\nV_60 = ( V_40 & V_75 ) & ~ ( V_61 - 1 ) ;\r\nV_39 = V_60 >> V_5 ;\r\nV_42 = F_17 ( F_18 ( V_7 ) , V_39 ) ;\r\nV_59 = 0 ;\r\nV_66 = ~ 0ul ;\r\nV_21 = NULL ;\r\nif ( ! ( V_42 && ! ( V_42 -> V_8 & V_76 ) ) ) {\r\nif ( ! F_28 ( V_77 ) )\r\nreturn V_69 ;\r\nV_57 |= V_71 ;\r\nV_40 |= V_78 | V_79 ;\r\ngoto V_80;\r\n}\r\nif ( ! F_29 ( V_42 , V_61 ) )\r\nreturn V_69 ;\r\nV_62 = V_39 - V_42 -> V_46 ;\r\nV_21 = & V_42 -> V_10 . V_21 [ V_62 ] ;\r\nif ( ! V_7 -> V_10 . V_15 ) {\r\nV_64 = V_42 -> V_10 . V_81 ;\r\nif ( ! V_64 )\r\nreturn V_69 ;\r\nV_64 += V_62 ;\r\nif ( V_23 )\r\nV_64 = F_1 ( V_64 ) ;\r\nV_59 = * V_64 ;\r\nif ( ! V_59 )\r\nreturn V_82 ;\r\nV_66 = V_59 & ( V_83 | V_84 ) ;\r\nV_65 = V_55 << ( V_59 & V_85 ) ;\r\nV_59 &= V_6 ;\r\n} else {\r\nV_49 = F_30 ( V_42 , V_39 ) ;\r\nV_65 = V_61 ;\r\nV_67 = F_20 ( V_48 , V_49 , V_50 , & V_65 ) ;\r\nif ( F_3 ( V_67 ) ) {\r\nif ( V_50 && ! F_31 ( V_67 ) )\r\nV_40 = F_32 ( V_40 ) ;\r\nV_66 = F_33 ( F_34 ( V_67 ) ) ;\r\nV_59 = F_4 ( V_67 ) << V_5 ;\r\n}\r\n}\r\nif ( V_65 < V_61 )\r\nreturn V_69 ;\r\nif ( V_59 && V_65 > V_61 )\r\nV_59 |= V_60 & ( V_65 - 1 ) ;\r\nV_40 &= ~ ( V_86 - V_61 ) ;\r\nV_40 |= V_59 ;\r\nif ( V_59 )\r\nV_57 |= V_72 ;\r\nelse\r\nV_57 |= V_71 ;\r\nif ( V_66 != ~ 0ul && ! F_35 ( V_40 , V_66 ) ) {\r\nif ( V_66 )\r\nreturn V_69 ;\r\nV_40 &= ~ ( V_84 | V_83 | V_87 ) ;\r\nV_40 |= V_88 ;\r\n}\r\nV_80:\r\nif ( V_22 >= V_7 -> V_10 . V_89 )\r\nreturn V_69 ;\r\nif ( F_36 ( ( V_8 & V_90 ) == 0 ) ) {\r\nV_22 &= ~ 7UL ;\r\nV_56 = ( unsigned long * ) ( V_7 -> V_10 . V_91 + ( V_22 << 4 ) ) ;\r\nfor ( V_26 = 0 ; V_26 < 8 ; ++ V_26 ) {\r\nif ( ( * V_56 & V_72 ) == 0 &&\r\nF_37 ( V_56 , V_70 | V_72 |\r\nV_71 ) )\r\nbreak;\r\nV_56 += 2 ;\r\n}\r\nif ( V_26 == 8 ) {\r\nV_56 -= 16 ;\r\nfor ( V_26 = 0 ; V_26 < 8 ; ++ V_26 ) {\r\nwhile ( ! F_37 ( V_56 , V_70 ) )\r\nF_38 () ;\r\nif ( ! ( * V_56 & ( V_72 | V_71 ) ) )\r\nbreak;\r\n* V_56 &= ~ V_70 ;\r\nV_56 += 2 ;\r\n}\r\nif ( V_26 == 8 )\r\nreturn V_92 ;\r\n}\r\nV_22 += V_26 ;\r\n} else {\r\nV_56 = ( unsigned long * ) ( V_7 -> V_10 . V_91 + ( V_22 << 4 ) ) ;\r\nif ( ! F_37 ( V_56 , V_70 | V_72 |\r\nV_71 ) ) {\r\nwhile ( ! F_37 ( V_56 , V_70 ) )\r\nF_38 () ;\r\nif ( * V_56 & ( V_72 | V_71 ) ) {\r\n* V_56 &= ~ V_70 ;\r\nreturn V_92 ;\r\n}\r\n}\r\n}\r\nV_20 = & V_7 -> V_10 . V_29 [ V_22 ] ;\r\nif ( V_23 )\r\nV_20 = F_1 ( V_20 ) ;\r\nif ( V_20 ) {\r\nV_20 -> V_33 = V_63 ;\r\nF_12 ( V_7 , V_20 ) ;\r\n}\r\nif ( V_57 & V_72 ) {\r\nif ( V_23 )\r\nV_21 = F_1 ( V_21 ) ;\r\nF_19 ( V_21 ) ;\r\nif ( V_7 -> V_10 . V_15 &&\r\nF_39 ( V_7 , V_68 ) ) {\r\nV_57 |= V_71 ;\r\nV_57 &= ~ V_72 ;\r\nF_11 ( V_21 ) ;\r\n} else {\r\nF_10 ( V_7 , V_20 , V_21 , V_22 ,\r\nV_23 ) ;\r\nV_43 = * V_21 >> V_47 ;\r\nV_40 &= V_43 | ~ ( V_44 | V_45 ) ;\r\n}\r\n}\r\nV_56 [ 1 ] = V_40 ;\r\nF_40 () ;\r\nV_56 [ 0 ] = V_57 ;\r\nasm volatile("ptesync" : : : "memory");\r\n* V_58 = V_22 ;\r\nreturn V_93 ;\r\n}\r\nlong F_41 ( struct V_94 * V_95 , unsigned long V_8 ,\r\nlong V_22 , unsigned long V_57 , unsigned long V_40 )\r\n{\r\nreturn F_25 ( V_95 -> V_7 , V_8 , V_22 , V_57 , V_40 ,\r\nV_95 -> V_10 . V_48 , true , & V_95 -> V_10 . V_96 [ 4 ] ) ;\r\n}\r\nstatic inline int F_42 ( unsigned int * V_97 )\r\n{\r\nunsigned int V_98 , V_99 ;\r\nunsigned int V_100 = V_101 ;\r\nasm volatile("1:lwarx %1,0,%2\n"\r\n" cmpwi cr0,%1,0\n"\r\n" bne 2f\n"\r\n" stwcx. %3,0,%2\n"\r\n" bne- 1b\n"\r\n" isync\n"\r\n"2:"\r\n: "=&r" (tmp), "=&r" (old)\r\n: "r" (lock), "r" (token)\r\n: "cc", "memory");\r\nreturn V_99 == 0 ;\r\n}\r\nlong F_43 ( struct V_7 * V_7 , unsigned long V_8 ,\r\nunsigned long V_22 , unsigned long V_102 ,\r\nunsigned long * V_103 )\r\n{\r\nunsigned long * V_56 ;\r\nunsigned long V_104 , V_105 , V_106 ;\r\nstruct V_19 * V_20 ;\r\nif ( V_22 >= V_7 -> V_10 . V_89 )\r\nreturn V_69 ;\r\nV_56 = ( unsigned long * ) ( V_7 -> V_10 . V_91 + ( V_22 << 4 ) ) ;\r\nwhile ( ! F_37 ( V_56 , V_70 ) )\r\nF_38 () ;\r\nif ( ( V_56 [ 0 ] & ( V_71 | V_72 ) ) == 0 ||\r\n( ( V_8 & V_107 ) && ( V_56 [ 0 ] & ~ 0x7fUL ) != V_102 ) ||\r\n( ( V_8 & V_108 ) && ( V_56 [ 0 ] & V_102 ) != 0 ) ) {\r\nV_56 [ 0 ] &= ~ V_70 ;\r\nreturn V_109 ;\r\n}\r\nV_20 = F_1 ( & V_7 -> V_10 . V_29 [ V_22 ] ) ;\r\nV_104 = V_56 [ 0 ] & ~ V_70 ;\r\nif ( V_104 & V_72 ) {\r\nV_56 [ 0 ] &= ~ V_72 ;\r\nV_106 = F_44 ( V_104 , V_56 [ 1 ] , V_22 ) ;\r\nif ( F_6 ( V_7 , V_8 ) ) {\r\nwhile ( ! F_42 ( & V_7 -> V_10 . V_110 ) )\r\nF_38 () ;\r\nasm volatile("ptesync" : : : "memory");\r\nasm volatile(PPC_TLBIE(%1,%0)"; eieio; tlbsync"\r\n: : "r" (rb), "r" (kvm->arch.lpid));\r\nasm volatile("ptesync" : : : "memory");\r\nV_7 -> V_10 . V_110 = 0 ;\r\n} else {\r\nasm volatile("ptesync" : : : "memory");\r\nasm volatile("tlbiel %0" : : "r" (rb));\r\nasm volatile("ptesync" : : : "memory");\r\n}\r\nF_14 ( V_7 , V_22 , V_20 , V_104 , V_56 [ 1 ] ) ;\r\n}\r\nV_105 = V_20 -> V_33 & ~ V_73 ;\r\nF_12 ( V_7 , V_20 ) ;\r\nF_24 ( V_56 , 0 ) ;\r\nV_103 [ 0 ] = V_104 ;\r\nV_103 [ 1 ] = V_105 ;\r\nreturn V_93 ;\r\n}\r\nlong F_45 ( struct V_94 * V_95 , unsigned long V_8 ,\r\nunsigned long V_22 , unsigned long V_102 )\r\n{\r\nreturn F_43 ( V_95 -> V_7 , V_8 , V_22 , V_102 ,\r\n& V_95 -> V_10 . V_96 [ 4 ] ) ;\r\n}\r\nlong F_46 ( struct V_94 * V_95 )\r\n{\r\nstruct V_7 * V_7 = V_95 -> V_7 ;\r\nunsigned long * args = & V_95 -> V_10 . V_96 [ 4 ] ;\r\nunsigned long * V_111 , * V_112 [ 4 ] , V_113 [ 4 ] ;\r\nlong int V_26 , V_114 , V_115 , V_116 , V_117 , V_118 [ 4 ] ;\r\nunsigned long V_8 , V_119 , V_22 , V_43 ;\r\nlong int V_120 = 0 ;\r\nlong int V_121 = V_93 ;\r\nstruct V_19 * V_20 , * V_122 [ 4 ] ;\r\nif ( F_13 ( & V_7 -> V_123 ) == 1 )\r\nV_120 = 1 ;\r\nfor ( V_26 = 0 ; V_26 < 4 && V_121 == V_93 ; ) {\r\nV_116 = 0 ;\r\nfor (; V_26 < 4 ; ++ V_26 ) {\r\nV_114 = V_26 * 2 ;\r\nV_22 = args [ V_114 ] ;\r\nV_8 = V_22 >> 56 ;\r\nV_22 &= ( ( 1ul << 56 ) - 1 ) ;\r\nV_119 = V_8 >> 6 ;\r\nV_8 &= 3 ;\r\nif ( V_119 == 3 ) {\r\nV_26 = 4 ;\r\nbreak;\r\n}\r\nif ( V_119 != 1 || V_8 == 3 ||\r\nV_22 >= V_7 -> V_10 . V_89 ) {\r\nargs [ V_114 ] = ( ( 0xa0 | V_8 ) << 56 ) + V_22 ;\r\nV_121 = V_69 ;\r\nbreak;\r\n}\r\nV_111 = ( unsigned long * )\r\n( V_7 -> V_10 . V_91 + ( V_22 << 4 ) ) ;\r\nif ( ! F_37 ( V_111 , V_70 ) ) {\r\nif ( V_116 )\r\nbreak;\r\nwhile ( ! F_37 ( V_111 , V_70 ) )\r\nF_38 () ;\r\n}\r\nV_117 = 0 ;\r\nif ( V_111 [ 0 ] & ( V_71 | V_72 ) ) {\r\nswitch ( V_8 & 3 ) {\r\ncase 0 :\r\nV_117 = 1 ;\r\nbreak;\r\ncase 1 :\r\nif ( ! ( V_111 [ 0 ] & args [ V_114 + 1 ] ) )\r\nV_117 = 1 ;\r\nbreak;\r\ncase 2 :\r\nif ( ( V_111 [ 0 ] & ~ 0x7fUL ) == args [ V_114 + 1 ] )\r\nV_117 = 1 ;\r\nbreak;\r\n}\r\n}\r\nif ( ! V_117 ) {\r\nV_111 [ 0 ] &= ~ V_70 ;\r\nargs [ V_114 ] = ( ( 0x90 | V_8 ) << 56 ) + V_22 ;\r\ncontinue;\r\n}\r\nargs [ V_114 ] = ( ( 0x80 | V_8 ) << 56 ) + V_22 ;\r\nV_20 = F_1 ( & V_7 -> V_10 . V_29 [ V_22 ] ) ;\r\nF_12 ( V_7 , V_20 ) ;\r\nif ( ! ( V_111 [ 0 ] & V_72 ) ) {\r\nV_43 = V_20 -> V_33 & ( V_44 | V_45 ) ;\r\nargs [ V_114 ] |= V_43 << ( 56 - 5 ) ;\r\nV_111 [ 0 ] = 0 ;\r\ncontinue;\r\n}\r\nV_111 [ 0 ] &= ~ V_72 ;\r\nV_113 [ V_116 ] = F_44 ( V_111 [ 0 ] , V_111 [ 1 ] , V_22 ) ;\r\nV_118 [ V_116 ] = V_114 ;\r\nV_112 [ V_116 ] = V_111 ;\r\nV_122 [ V_116 ] = V_20 ;\r\n++ V_116 ;\r\n}\r\nif ( ! V_116 )\r\nbreak;\r\nif ( ! V_120 ) {\r\nwhile( ! F_42 ( & V_7 -> V_10 . V_110 ) )\r\nF_38 () ;\r\nasm volatile("ptesync" : : : "memory");\r\nfor ( V_115 = 0 ; V_115 < V_116 ; ++ V_115 )\r\nasm volatile(PPC_TLBIE(%1,%0) : :\r\n"r" (tlbrb[k]),\r\n"r" (kvm->arch.lpid));\r\nasm volatile("eieio; tlbsync; ptesync" : : : "memory");\r\nV_7 -> V_10 . V_110 = 0 ;\r\n} else {\r\nasm volatile("ptesync" : : : "memory");\r\nfor ( V_115 = 0 ; V_115 < V_116 ; ++ V_115 )\r\nasm volatile("tlbiel %0" : : "r" (tlbrb[k]));\r\nasm volatile("ptesync" : : : "memory");\r\n}\r\nfor ( V_115 = 0 ; V_115 < V_116 ; ++ V_115 ) {\r\nV_114 = V_118 [ V_115 ] ;\r\nV_22 = args [ V_114 ] & ( ( 1ul << 56 ) - 1 ) ;\r\nV_111 = V_112 [ V_115 ] ;\r\nV_20 = V_122 [ V_115 ] ;\r\nF_14 ( V_7 , V_22 , V_20 , V_111 [ 0 ] , V_111 [ 1 ] ) ;\r\nV_43 = V_20 -> V_33 & ( V_44 | V_45 ) ;\r\nargs [ V_114 ] |= V_43 << ( 56 - 5 ) ;\r\nV_111 [ 0 ] = 0 ;\r\n}\r\n}\r\nreturn V_121 ;\r\n}\r\nlong F_47 ( struct V_94 * V_95 , unsigned long V_8 ,\r\nunsigned long V_22 , unsigned long V_102 ,\r\nunsigned long V_124 )\r\n{\r\nstruct V_7 * V_7 = V_95 -> V_7 ;\r\nunsigned long * V_56 ;\r\nstruct V_19 * V_20 ;\r\nunsigned long V_104 , V_105 , V_106 , V_125 , V_126 ;\r\nif ( V_22 >= V_7 -> V_10 . V_89 )\r\nreturn V_69 ;\r\nV_56 = ( unsigned long * ) ( V_7 -> V_10 . V_91 + ( V_22 << 4 ) ) ;\r\nwhile ( ! F_37 ( V_56 , V_70 ) )\r\nF_38 () ;\r\nif ( ( V_56 [ 0 ] & ( V_71 | V_72 ) ) == 0 ||\r\n( ( V_8 & V_107 ) && ( V_56 [ 0 ] & ~ 0x7fUL ) != V_102 ) ) {\r\nV_56 [ 0 ] &= ~ V_70 ;\r\nreturn V_109 ;\r\n}\r\nV_104 = V_56 [ 0 ] ;\r\nV_126 = ( V_8 << 55 ) & V_86 ;\r\nV_126 |= ( V_8 << 48 ) & V_78 ;\r\nV_126 |= V_8 & ( V_127 | V_128 | V_79 ) ;\r\nV_125 = V_86 | V_127 | V_128 |\r\nV_78 | V_79 ;\r\nV_20 = F_1 ( & V_7 -> V_10 . V_29 [ V_22 ] ) ;\r\nif ( V_20 ) {\r\nV_105 = ( V_20 -> V_33 & ~ V_125 ) | V_126 ;\r\nV_20 -> V_33 = V_105 ;\r\nF_12 ( V_7 , V_20 ) ;\r\n}\r\nV_105 = ( V_56 [ 1 ] & ~ V_125 ) | V_126 ;\r\nif ( V_104 & V_72 ) {\r\nV_106 = F_44 ( V_104 , V_105 , V_22 ) ;\r\nV_56 [ 0 ] = V_104 & ~ V_72 ;\r\nif ( F_6 ( V_7 , V_8 ) ) {\r\nwhile( ! F_42 ( & V_7 -> V_10 . V_110 ) )\r\nF_38 () ;\r\nasm volatile("ptesync" : : : "memory");\r\nasm volatile(PPC_TLBIE(%1,%0)"; eieio; tlbsync"\r\n: : "r" (rb), "r" (kvm->arch.lpid));\r\nasm volatile("ptesync" : : : "memory");\r\nV_7 -> V_10 . V_110 = 0 ;\r\n} else {\r\nasm volatile("ptesync" : : : "memory");\r\nasm volatile("tlbiel %0" : : "r" (rb));\r\nasm volatile("ptesync" : : : "memory");\r\n}\r\nif ( F_26 ( V_105 ) && V_7 -> V_10 . V_15 ) {\r\nunsigned long V_61 , V_39 , V_49 ;\r\nstruct V_41 * V_42 ;\r\nT_2 * V_48 = V_95 -> V_10 . V_48 ;\r\nT_1 V_67 ;\r\nV_61 = F_16 ( V_104 , V_105 ) ;\r\nV_39 = ( ( V_105 & V_75 ) & ~ ( V_61 - 1 ) ) >> V_5 ;\r\nV_42 = F_17 ( F_18 ( V_7 ) , V_39 ) ;\r\nif ( V_42 ) {\r\nV_49 = F_30 ( V_42 , V_39 ) ;\r\nV_67 = F_20 ( V_48 , V_49 , 1 , & V_61 ) ;\r\nif ( F_3 ( V_67 ) && ! F_31 ( V_67 ) )\r\nV_105 = F_32 ( V_105 ) ;\r\n}\r\n}\r\n}\r\nV_56 [ 1 ] = V_105 ;\r\nF_40 () ;\r\nV_56 [ 0 ] = V_104 & ~ V_70 ;\r\nasm volatile("ptesync" : : : "memory");\r\nreturn V_93 ;\r\n}\r\nlong F_48 ( struct V_94 * V_95 , unsigned long V_8 ,\r\nunsigned long V_22 )\r\n{\r\nstruct V_7 * V_7 = V_95 -> V_7 ;\r\nunsigned long * V_56 , V_104 , V_105 ;\r\nint V_26 , V_116 = 1 ;\r\nstruct V_19 * V_20 = NULL ;\r\nif ( V_22 >= V_7 -> V_10 . V_89 )\r\nreturn V_69 ;\r\nif ( V_8 & V_129 ) {\r\nV_22 &= ~ 3 ;\r\nV_116 = 4 ;\r\n}\r\nV_20 = F_1 ( & V_7 -> V_10 . V_29 [ V_22 ] ) ;\r\nfor ( V_26 = 0 ; V_26 < V_116 ; ++ V_26 , ++ V_22 ) {\r\nV_56 = ( unsigned long * ) ( V_7 -> V_10 . V_91 + ( V_22 << 4 ) ) ;\r\nV_104 = V_56 [ 0 ] & ~ V_70 ;\r\nV_105 = V_56 [ 1 ] ;\r\nif ( V_104 & V_71 ) {\r\nV_104 &= ~ V_71 ;\r\nV_104 |= V_72 ;\r\n}\r\nif ( V_104 & V_72 ) {\r\nV_105 = V_20 [ V_26 ] . V_33 | ( V_105 & ( V_44 | V_45 ) ) ;\r\nV_105 &= ~ V_73 ;\r\n}\r\nV_95 -> V_10 . V_96 [ 4 + V_26 * 2 ] = V_104 ;\r\nV_95 -> V_10 . V_96 [ 5 + V_26 * 2 ] = V_105 ;\r\n}\r\nreturn V_93 ;\r\n}\r\nvoid F_49 ( struct V_7 * V_7 , unsigned long * V_130 ,\r\nunsigned long V_22 )\r\n{\r\nunsigned long V_106 ;\r\nV_130 [ 0 ] &= ~ V_72 ;\r\nV_106 = F_44 ( V_130 [ 0 ] , V_130 [ 1 ] , V_22 ) ;\r\nwhile ( ! F_42 ( & V_7 -> V_10 . V_110 ) )\r\nF_38 () ;\r\nasm volatile("ptesync" : : : "memory");\r\nasm volatile(PPC_TLBIE(%1,%0)"; eieio; tlbsync"\r\n: : "r" (rb), "r" (kvm->arch.lpid));\r\nasm volatile("ptesync" : : : "memory");\r\nV_7 -> V_10 . V_110 = 0 ;\r\n}\r\nvoid F_50 ( struct V_7 * V_7 , unsigned long * V_130 ,\r\nunsigned long V_22 )\r\n{\r\nunsigned long V_106 ;\r\nunsigned char V_131 ;\r\nV_106 = F_44 ( V_130 [ 0 ] , V_130 [ 1 ] , V_22 ) ;\r\nV_131 = ( V_130 [ 1 ] & ~ V_44 ) >> 8 ;\r\n* ( ( char * ) V_130 + 14 ) = V_131 ;\r\nwhile ( ! F_42 ( & V_7 -> V_10 . V_110 ) )\r\nF_38 () ;\r\nasm volatile(PPC_TLBIE(%1,%0)"; eieio; tlbsync"\r\n: : "r" (rb), "r" (kvm->arch.lpid));\r\nasm volatile("ptesync" : : : "memory");\r\nV_7 -> V_10 . V_110 = 0 ;\r\n}\r\nlong F_51 ( struct V_7 * V_7 , T_3 V_132 , unsigned long V_133 ,\r\nunsigned long V_134 )\r\n{\r\nunsigned int V_26 ;\r\nunsigned int V_135 ;\r\nunsigned long V_136 ;\r\nunsigned long V_137 , V_138 ;\r\nunsigned long V_102 ;\r\nunsigned long * V_56 ;\r\nunsigned long V_125 , V_139 ;\r\nunsigned long V_104 , V_105 ;\r\nV_125 = V_140 | V_141 | V_142 ;\r\nV_139 = 0 ;\r\nV_135 = 12 ;\r\nif ( V_133 & V_143 ) {\r\nV_125 |= V_144 ;\r\nV_139 |= V_144 ;\r\nV_135 = V_145 [ ( V_133 & V_146 ) >> 4 ] ;\r\n}\r\nif ( V_133 & V_147 ) {\r\nV_136 = ( 1UL << 40 ) - 1 ;\r\nV_137 = ( V_133 & ~ V_140 ) >> V_148 ;\r\nV_137 ^= V_137 << 25 ;\r\n} else {\r\nV_136 = ( 1UL << 28 ) - 1 ;\r\nV_137 = ( V_133 & ~ V_140 ) >> V_149 ;\r\n}\r\nV_138 = ( V_137 ^ ( ( V_132 & V_136 ) >> V_135 ) ) & V_7 -> V_10 . V_150 ;\r\nV_102 = V_133 & ~ ( V_136 >> 16 ) ;\r\nV_102 |= ( V_132 & V_136 ) >> 16 ;\r\nif ( V_135 >= 24 )\r\nV_102 &= ~ ( ( 1UL << ( V_135 - 16 ) ) - 1 ) ;\r\nelse\r\nV_102 &= ~ 0x7fUL ;\r\nV_139 |= V_102 ;\r\nfor (; ; ) {\r\nV_56 = ( unsigned long * ) ( V_7 -> V_10 . V_91 + ( V_138 << 7 ) ) ;\r\nfor ( V_26 = 0 ; V_26 < 16 ; V_26 += 2 ) {\r\nV_104 = V_56 [ V_26 ] & ~ V_70 ;\r\nif ( ! ( V_104 & V_134 ) || ( V_104 & V_125 ) != V_139 )\r\ncontinue;\r\nwhile ( ! F_37 ( & V_56 [ V_26 ] , V_70 ) )\r\nF_38 () ;\r\nV_104 = V_56 [ V_26 ] & ~ V_70 ;\r\nV_105 = V_56 [ V_26 + 1 ] ;\r\nif ( ( V_104 & V_134 ) && ( V_104 & V_125 ) == V_139 &&\r\nF_16 ( V_104 , V_105 ) == ( 1ul << V_135 ) )\r\nreturn ( V_138 << 3 ) + ( V_26 >> 1 ) ;\r\nV_56 [ V_26 ] = V_104 ;\r\n}\r\nif ( V_139 & V_142 )\r\nbreak;\r\nV_139 |= V_142 ;\r\nV_138 = V_138 ^ V_7 -> V_10 . V_150 ;\r\n}\r\nreturn - 1 ;\r\n}\r\nlong F_52 ( struct V_94 * V_95 , unsigned long V_2 ,\r\nunsigned long V_133 , unsigned int V_151 , bool V_152 )\r\n{\r\nstruct V_7 * V_7 = V_95 -> V_7 ;\r\nlong int V_153 ;\r\nunsigned long V_104 , V_105 , V_154 ;\r\nunsigned long * V_56 ;\r\nunsigned long V_134 ;\r\nstruct V_19 * V_20 ;\r\nunsigned long V_155 , V_156 ;\r\nV_134 = V_72 ;\r\nif ( V_151 & V_157 )\r\nV_134 |= V_71 ;\r\nV_153 = F_51 ( V_7 , V_2 , V_133 , V_134 ) ;\r\nif ( V_153 < 0 ) {\r\nif ( V_151 & V_157 )\r\nreturn V_151 ;\r\nreturn 0 ;\r\n}\r\nV_56 = ( unsigned long * ) ( V_7 -> V_10 . V_91 + ( V_153 << 4 ) ) ;\r\nV_104 = V_56 [ 0 ] & ~ V_70 ;\r\nV_105 = V_56 [ 1 ] ;\r\nV_20 = F_1 ( & V_7 -> V_10 . V_29 [ V_153 ] ) ;\r\nV_154 = V_20 -> V_33 ;\r\nF_24 ( V_56 , V_104 ) ;\r\nif ( ( V_151 & V_157 ) && ( V_104 & V_72 ) )\r\nreturn 0 ;\r\nV_155 = V_154 & ( V_86 | V_127 ) ;\r\nV_156 = ( V_95 -> V_10 . V_158 . V_159 & V_160 ) ? V_161 : V_162 ;\r\nV_151 &= ~ V_157 ;\r\nif ( ! V_152 ) {\r\nif ( V_154 & ( V_128 | V_87 ) )\r\nreturn V_151 | V_163 ;\r\nif ( ! F_53 ( V_155 , V_133 & V_156 ) )\r\nreturn V_151 | V_164 ;\r\n} else if ( V_151 & V_165 ) {\r\nif ( ! F_54 ( V_155 , V_133 & V_156 ) )\r\nreturn V_151 | V_166 ;\r\n} else {\r\nif ( ! F_53 ( V_155 , V_133 & V_156 ) )\r\nreturn V_151 | V_166 ;\r\n}\r\nif ( V_152 && ( V_95 -> V_10 . V_158 . V_159 & V_167 ) ) {\r\nunsigned int V_168 = F_55 ( V_154 , V_95 -> V_10 . V_169 ) ;\r\nif ( V_151 & V_165 )\r\nV_168 >>= 1 ;\r\nif ( V_168 & 1 )\r\nreturn V_151 | V_170 ;\r\n}\r\nV_95 -> V_10 . V_171 = V_2 ;\r\nV_95 -> V_10 . V_172 = V_153 ;\r\nV_95 -> V_10 . V_173 [ 0 ] = V_104 ;\r\nV_95 -> V_10 . V_173 [ 1 ] = V_105 ;\r\nif ( V_152 && ( V_95 -> V_10 . V_158 . V_159 & V_174 ) &&\r\n( V_105 & ( V_78 | V_79 ) ) ==\r\n( V_78 | V_79 ) )\r\nreturn - 2 ;\r\nreturn - 1 ;\r\n}
