

================================================================
== Vivado HLS Report for 'readmem'
================================================================
* Date:           Fri Dec 25 17:01:13 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_stable_content
* Solution:       Optimaized
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 13.33 ns | 10.138 ns |   1.67 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       22|       22| 0.293 us | 0.293 us |   10|   10| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------+----------+---------+---------+----------+----------+-----+-----+----------+
        |             |          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |   Instance  |  Module  |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-------------+----------+---------+---------+----------+----------+-----+-----+----------+
        |readmemB_U0  |readmemB  |       10|       10| 0.133 us | 0.133 us |   10|   10| function |
        |readmemA_U0  |readmemA  |       11|       11| 0.147 us | 0.147 us |   10|   10| function |
        +-------------+----------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        0|      -|       5|     44|    -|
|Instance         |        -|      -|     453|   1099|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     458|   1145|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------+----------+---------+-------+-----+-----+-----+
    |   Instance  |  Module  | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------+----------+---------+-------+-----+-----+-----+
    |readmemA_U0  |readmemA  |        0|      0|   88|  237|    0|
    |readmemB_U0  |readmemB  |        0|      0|  365|  862|    0|
    +-------------+----------+---------+-------+-----+-----+-----+
    |Total        |          |        0|      0|  453| 1099|    0|
    +-------------+----------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------+---------+---+----+-----+------+-----+---------+
    |     Name     | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +--------------+---------+---+----+-----+------+-----+---------+
    |req_strm_V_U  |        0|  5|   0|    -|     4|   32|      128|
    +--------------+---------+---+----+-----+------+-----+---------+
    |Total         |        0|  5|   0|    0|     4|   32|      128|
    +--------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|in_strm_V_dout     |  in |   32|   ap_fifo  |   in_strm_V  |    pointer   |
|in_strm_V_empty_n  |  in |    1|   ap_fifo  |   in_strm_V  |    pointer   |
|in_strm_V_read     | out |    1|   ap_fifo  |   in_strm_V  |    pointer   |
|out_strm_V_din     | out |   32|   ap_fifo  |  out_strm_V  |    pointer   |
|out_strm_V_full_n  |  in |    1|   ap_fifo  |  out_strm_V  |    pointer   |
|out_strm_V_write   | out |    1|   ap_fifo  |  out_strm_V  |    pointer   |
|tb_address0        | out |    4|  ap_memory |      tb      |     array    |
|tb_ce0             | out |    1|  ap_memory |      tb      |     array    |
|tb_d0              | out |   32|  ap_memory |      tb      |     array    |
|tb_q0              |  in |   32|  ap_memory |      tb      |     array    |
|tb_we0             | out |    1|  ap_memory |      tb      |     array    |
|tb_address1        | out |    4|  ap_memory |      tb      |     array    |
|tb_ce1             | out |    1|  ap_memory |      tb      |     array    |
|tb_d1              | out |   32|  ap_memory |      tb      |     array    |
|tb_q1              |  in |   32|  ap_memory |      tb      |     array    |
|tb_we1             | out |    1|  ap_memory |      tb      |     array    |
|ap_clk             |  in |    1| ap_ctrl_hs |    readmem   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    readmem   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    readmem   | return value |
|ap_done            | out |    1| ap_ctrl_hs |    readmem   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    readmem   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    readmem   | return value |
|ap_continue        |  in |    1| ap_ctrl_hs |    readmem   | return value |
+-------------------+-----+-----+------------+--------------+--------------+

