

================================================================
== Vitis HLS Report for 'syr2k'
================================================================
* Date:           Sun Jun 23 03:32:49 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        syr2k
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.906 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
    +---------+---------+-----------+----------+------+-------+---------+
    |     6689|    38433|  33.445 us|  0.192 ms|  6690|  38434|       no|
    +---------+---------+-----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1  |     6688|    38432|  209 ~ 1201|          -|          -|    32|        no|
        +-------------------+---------+---------+------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvars_iv17 = alloca i32 1"   --->   Operation 6 'alloca' 'indvars_iv17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ii = alloca i32 1" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:10]   --->   Operation 7 'alloca' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln8 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:8]   --->   Operation 8 'spectopmodule' 'spectopmodule_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln10 = store i11 0, i11 %ii" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:10]   --->   Operation 15 'store' 'store_ln10' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln0 = store i6 1, i6 %indvars_iv17"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln11 = br void %VITIS_LOOP_13_2" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:11]   --->   Operation 17 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.42>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvars_iv17_load = load i6 %indvars_iv17" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:11]   --->   Operation 18 'load' 'indvars_iv17_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.84ns)   --->   "%icmp_ln11 = icmp_eq  i6 %indvars_iv17_load, i6 33" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:11]   --->   Operation 19 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %VITIS_LOOP_13_2.split, void %for.end36" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:11]   --->   Operation 20 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%ii_load = load i11 %ii" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:11]   --->   Operation 21 'load' 'ii_load' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i11 %ii_load" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:11]   --->   Operation 22 'zext' 'zext_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i11 %ii_load" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:11]   --->   Operation 23 'trunc' 'trunc_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 %zext_ln11" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 24 'getelementptr' 'B_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (1.29ns)   --->   "%B_load = load i10 %B_addr" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 25 'load' 'B_load' <Predicate = (!icmp_ln11)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln11" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 26 'getelementptr' 'A_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (1.29ns)   --->   "%A_load = load i10 %A_addr" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 27 'load' 'A_load' <Predicate = (!icmp_ln11)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 28 [1/1] (0.96ns)   --->   "%add_ln22 = add i11 %ii_load, i11 32" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:22]   --->   Operation 28 'add' 'add_ln22' <Predicate = (!icmp_ln11)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.84ns)   --->   "%add_ln11 = add i6 %indvars_iv17_load, i6 1" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:11]   --->   Operation 29 'add' 'add_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.46ns)   --->   "%store_ln10 = store i11 %add_ln22, i11 %ii" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:10]   --->   Operation 30 'store' 'store_ln10' <Predicate = (!icmp_ln11)> <Delay = 0.46>
ST_2 : Operation 31 [1/1] (0.46ns)   --->   "%store_ln11 = store i6 %add_ln11, i6 %indvars_iv17" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:11]   --->   Operation 31 'store' 'store_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.46>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln24 = ret" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:24]   --->   Operation 32 'ret' 'ret_ln24' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 33 [1/2] (1.29ns)   --->   "%B_load = load i10 %B_addr" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 33 'load' 'B_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 34 [1/2] (1.29ns)   --->   "%A_load = load i10 %A_addr" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 34 'load' 'A_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 2.23>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%bitcast_ln18 = bitcast i32 %B_load" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 35 'bitcast' 'bitcast_ln18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%bitcast_ln18_1 = bitcast i32 %A_load" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 36 'bitcast' 'bitcast_ln18_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [2/2] (2.23ns)   --->   "%call_ln11 = call void @syr2k_Pipeline_VITIS_LOOP_13_2, i6 %indvars_iv17_load, i10 %trunc_ln11, i32 %C, i32 %A, i32 %bitcast_ln18, i32 %B, i32 %bitcast_ln18_1" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:11]   --->   Operation 37 'call' 'call_ln11' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln10 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:10]   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:11]   --->   Operation 39 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/2] (0.00ns)   --->   "%call_ln11 = call void @syr2k_Pipeline_VITIS_LOOP_13_2, i6 %indvars_iv17_load, i10 %trunc_ln11, i32 %C, i32 %A, i32 %bitcast_ln18, i32 %B, i32 %bitcast_ln18_1" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:11]   --->   Operation 40 'call' 'call_ln11' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln11 = br void %VITIS_LOOP_13_2" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:11]   --->   Operation 41 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.460ns
The critical path consists of the following:
	'alloca' operation 11 bit ('ii', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:10) [5]  (0.000 ns)
	'store' operation 0 bit ('store_ln10', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:10) of constant 0 on local variable 'ii', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:10 [13]  (0.460 ns)

 <State 2>: 1.425ns
The critical path consists of the following:
	'load' operation 11 bit ('ii_load', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:11) on local variable 'ii', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:10 [21]  (0.000 ns)
	'add' operation 11 bit ('add_ln22', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:22) [33]  (0.965 ns)
	'store' operation 0 bit ('store_ln10', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:10) of variable 'add_ln22', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:22 on local variable 'ii', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:10 [35]  (0.460 ns)

 <State 3>: 1.297ns
The critical path consists of the following:
	'load' operation 32 bit ('B_load', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18) on array 'B' [27]  (1.297 ns)

 <State 4>: 2.231ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln11', HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:11) to 'syr2k_Pipeline_VITIS_LOOP_13_2' [32]  (2.231 ns)

 <State 5>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
