Loading plugins phase: Elapsed time ==> 0s.312ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p E:\PSoC\RosOnAStick\RosOnAStick.cydsn\RosOnAStick.cyprj -d CY8C4245AXI-483 -s E:\PSoC\RosOnAStick\RosOnAStick.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0060: warning: Warning in component: cy_boot. CY_BOOT: Versions of the cy_boot component prior to v4.20 may exhibit a defect where PSoC 4100/PSoC 4200 devices cannot wake from the Deep-Sleep state. It is recommended that you upgrade your cy_boot component version to v4.20.

ADD: pft.M0111: information: One or more rows of flash have been configured to be protected; however, debugging has been enabled in the System DWR Editor. This means that while write restrictions are honored flash rows can still be read via SWD or JTAG. To prevent any ability to read the flash rows, disable debugging in the System DWR Editor.
 * E:\PSoC\RosOnAStick\RosOnAStick.cydsn\RosOnAStick.cydwr (Chip Protection)

ADD: sdb.M0061: information: Info from component: ADC_SAR_SEQ. The actual sample rate (148148 SPS) differs from the desired sample rate (166666 SPS) due to the clock configuration in the DWR.
 * E:\PSoC\RosOnAStick\RosOnAStick.cydsn\TopDesign\TopDesign.cysch (Instance:ADC_SAR_SEQ)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 5s.357ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.218ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  RosOnAStick.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\PSoC\RosOnAStick\RosOnAStick.cydsn\RosOnAStick.cyprj -dcpsoc3 RosOnAStick.v -verilog
======================================================================

======================================================================
Compiling:  RosOnAStick.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\PSoC\RosOnAStick\RosOnAStick.cydsn\RosOnAStick.cyprj -dcpsoc3 RosOnAStick.v -verilog
======================================================================

======================================================================
Compiling:  RosOnAStick.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\PSoC\RosOnAStick\RosOnAStick.cydsn\RosOnAStick.cyprj -dcpsoc3 -verilog RosOnAStick.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Sep 04 18:17:30 2017


======================================================================
Compiling:  RosOnAStick.v
Program  :   vpp
Options  :    -yv2 -q10 RosOnAStick.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Sep 04 18:17:30 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v1_10\Bus_Connect_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_dffe_v1_0\cy_dffe_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_40\B_Counter_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\xor_v1_0\xor_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\nand_v1_0\nand_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'RosOnAStick.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  RosOnAStick.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\PSoC\RosOnAStick\RosOnAStick.cydsn\RosOnAStick.cyprj -dcpsoc3 -verilog RosOnAStick.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Sep 04 18:17:30 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'E:\PSoC\RosOnAStick\RosOnAStick.cydsn\codegentemp\RosOnAStick.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'E:\PSoC\RosOnAStick\RosOnAStick.cydsn\codegentemp\RosOnAStick.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v1_10\Bus_Connect_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_dffe_v1_0\cy_dffe_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_40\B_Counter_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\nand_v1_0\nand_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  RosOnAStick.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\PSoC\RosOnAStick\RosOnAStick.cydsn\RosOnAStick.cyprj -dcpsoc3 -verilog RosOnAStick.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Sep 04 18:17:32 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'E:\PSoC\RosOnAStick\RosOnAStick.cydsn\codegentemp\RosOnAStick.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'E:\PSoC\RosOnAStick\RosOnAStick.cydsn\codegentemp\RosOnAStick.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v1_10\Bus_Connect_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_dffe_v1_0\cy_dffe_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_40\B_Counter_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\nand_v1_0\nand_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ROSSerial_UART:Net_452\
	\ROSSerial_UART:Net_682\
	\ROSSerial_UART:Net_427\
	Net_25
	\I2CMaster:Net_1257\
	\I2CMaster:uncfg_rx_irq\
	\I2CMaster:Net_1099\
	\I2CMaster:Net_1258\
	Net_838
	Net_839
	Net_840
	Net_841
	Net_842
	Net_843
	Net_844
	Net_828
	Net_829
	\ADC_SAR_SEQ:Net_3093\
	\ADC_SAR_SEQ:Net_3090\
	Net_377_0
	Net_417
	\CapSense:Net_474\
	\Stepper_Control:control_out_0\
	Net_426
	Net_427
	Net_428
	Net_429
	Net_430
	\UpDown:Net_89\
	\UpDown:Net_95\
	\UpDown:CounterUDB:ctrl_cmod_2\
	\UpDown:CounterUDB:ctrl_cmod_1\
	\UpDown:CounterUDB:ctrl_cmod_0\
	Net_733
	Net_734


Deleted 35 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \ROSSerial_UART:Net_676\ to \ROSSerial_UART:Net_459\
Aliasing \ROSSerial_UART:Net_245\ to \ROSSerial_UART:Net_459\
Aliasing \ROSSerial_UART:Net_416\ to \ROSSerial_UART:Net_459\
Aliasing zero to \ROSSerial_UART:Net_459\
Aliasing one to \ROSSerial_UART:tmpOE__tx_net_0\
Aliasing \ROSSerial_UART:tmpOE__rx_net_0\ to \ROSSerial_UART:tmpOE__tx_net_0\
Aliasing tmpOE__P1_6_net_0 to \ROSSerial_UART:tmpOE__tx_net_0\
Aliasing \I2CMaster:select_s_wire\ to \ROSSerial_UART:Net_459\
Aliasing \I2CMaster:rx_wire\ to \ROSSerial_UART:Net_459\
Aliasing \I2CMaster:sclk_s_wire\ to \ROSSerial_UART:Net_459\
Aliasing \I2CMaster:mosi_s_wire\ to \ROSSerial_UART:Net_459\
Aliasing \I2CMaster:miso_m_wire\ to \ROSSerial_UART:Net_459\
Aliasing \I2CMaster:tmpOE__sda_net_0\ to \ROSSerial_UART:tmpOE__tx_net_0\
Aliasing \I2CMaster:tmpOE__scl_net_0\ to \ROSSerial_UART:tmpOE__tx_net_0\
Aliasing \I2CMaster:cts_wire\ to \ROSSerial_UART:Net_459\
Aliasing \ADC_SAR_SEQ:Net_26\ to \ROSSerial_UART:Net_459\
Aliasing \ADC_SAR_SEQ:Net_1963_1\ to \ROSSerial_UART:Net_459\
Aliasing \ADC_SAR_SEQ:Net_1963_0\ to \ROSSerial_UART:Net_459\
Aliasing \ADC_SAR_SEQ:Net_11\ to \ROSSerial_UART:Net_459\
Aliasing \ADC_SAR_SEQ:Net_14\ to \ROSSerial_UART:Net_459\
Aliasing \ADC_SAR_SEQ:Net_13\ to \ROSSerial_UART:Net_459\
Aliasing \ADC_SAR_SEQ:soc\ to \ROSSerial_UART:Net_459\
Aliasing \ADC_SAR_SEQ:Net_15\ to \ROSSerial_UART:Net_459\
Aliasing \ADC_SAR_SEQ:tmpOE__Bypass_net_0\ to \ROSSerial_UART:tmpOE__tx_net_0\
Aliasing tmpOE__PWM_Pin_net_0 to \ROSSerial_UART:tmpOE__tx_net_0\
Aliasing tmpOE__Quad_In_A_net_0 to \ROSSerial_UART:tmpOE__tx_net_0\
Aliasing tmpOE__Quad_In_B_net_0 to \ROSSerial_UART:tmpOE__tx_net_0\
Aliasing tmpOE__Analog_In_net_1 to \ROSSerial_UART:tmpOE__tx_net_0\
Aliasing tmpOE__Analog_In_net_0 to \ROSSerial_UART:tmpOE__tx_net_0\
Aliasing Net_382_3 to \ROSSerial_UART:Net_459\
Aliasing Net_382_2 to \ROSSerial_UART:Net_459\
Aliasing Net_382_1 to \ROSSerial_UART:tmpOE__tx_net_0\
Aliasing Net_382_0 to \ROSSerial_UART:tmpOE__tx_net_0\
Aliasing tmpOE__Step_A_N_net_0 to \ROSSerial_UART:tmpOE__tx_net_0\
Aliasing tmpOE__Step_A_P_net_0 to \ROSSerial_UART:tmpOE__tx_net_0\
Aliasing tmpOE__Step_B_N_net_0 to \ROSSerial_UART:tmpOE__tx_net_0\
Aliasing \CapSense:Net_104\ to \ROSSerial_UART:Net_459\
Aliasing \CapSense:Net_312\ to \ROSSerial_UART:Net_459\
Aliasing \CapSense:tmpOE__Cmod_net_0\ to \ROSSerial_UART:tmpOE__tx_net_0\
Aliasing \CapSense:IDAC2:Net_3\ to \ROSSerial_UART:tmpOE__tx_net_0\
Aliasing \CapSense:tmpOE__Sns_net_0\ to \ROSSerial_UART:tmpOE__tx_net_0\
Aliasing \CapSense:IDAC1:Net_3\ to \ROSSerial_UART:tmpOE__tx_net_0\
Aliasing \Stepper_Control:rst\ to \ROSSerial_UART:Net_459\
Aliasing tmpOE__Step_B_P_net_0 to \ROSSerial_UART:tmpOE__tx_net_0\
Aliasing \UpDown:CounterUDB:ctrl_capmode_1\ to \ROSSerial_UART:Net_459\
Aliasing \UpDown:CounterUDB:ctrl_capmode_0\ to \ROSSerial_UART:Net_459\
Aliasing \UpDown:CounterUDB:capt_rising\ to \ROSSerial_UART:Net_459\
Aliasing \UpDown:CounterUDB:reload\ to \ROSSerial_UART:Net_459\
Aliasing \UpDown:CounterUDB:reset\ to \ROSSerial_UART:Net_459\
Aliasing \UpDown:CounterUDB:underflow\ to \UpDown:CounterUDB:status_1\
Aliasing tmpOE__UD_Ref_net_0 to \ROSSerial_UART:tmpOE__tx_net_0\
Aliasing tmpOE__UD_Signal_net_0 to \ROSSerial_UART:tmpOE__tx_net_0\
Aliasing Net_779 to \ROSSerial_UART:tmpOE__tx_net_0\
Aliasing tmpOE__Sum_node_net_0 to \ROSSerial_UART:tmpOE__tx_net_0\
Aliasing tmpOE__Feedback_net_0 to \ROSSerial_UART:tmpOE__tx_net_0\
Aliasing tmpOE__Agnd_net_0 to \ROSSerial_UART:tmpOE__tx_net_0\
Aliasing tmpOE__Button_in_net_0 to \ROSSerial_UART:tmpOE__tx_net_0\
Aliasing \UpDown:CounterUDB:prevCapture\\D\ to \ROSSerial_UART:Net_459\
Aliasing \UpDown:CounterUDB:cmp_out_reg_i\\D\ to \UpDown:CounterUDB:prevCompare\\D\
Removing Lhs of wire \ROSSerial_UART:Net_652\[3] = \ROSSerial_UART:Net_459\[2]
Removing Lhs of wire \ROSSerial_UART:Net_676\[5] = \ROSSerial_UART:Net_459\[2]
Removing Lhs of wire \ROSSerial_UART:Net_245\[6] = \ROSSerial_UART:Net_459\[2]
Removing Lhs of wire \ROSSerial_UART:Net_416\[7] = \ROSSerial_UART:Net_459\[2]
Removing Rhs of wire \ROSSerial_UART:Net_654\[8] = \ROSSerial_UART:Net_379\[9]
Removing Lhs of wire \ROSSerial_UART:Net_655\[12] = Net_21[1]
Removing Lhs of wire \ROSSerial_UART:Net_653\[13] = \ROSSerial_UART:Net_459\[2]
Removing Lhs of wire \ROSSerial_UART:Net_651\[14] = \ROSSerial_UART:Net_459\[2]
Removing Lhs of wire \ROSSerial_UART:Net_663\[15] = \ROSSerial_UART:Net_459\[2]
Removing Rhs of wire zero[22] = \ROSSerial_UART:Net_459\[2]
Removing Rhs of wire one[23] = \ROSSerial_UART:tmpOE__tx_net_0\[17]
Removing Lhs of wire \ROSSerial_UART:tmpOE__rx_net_0\[31] = one[23]
Removing Lhs of wire tmpOE__P1_6_net_0[46] = one[23]
Removing Lhs of wire \I2CMaster:select_s_wire\[59] = zero[22]
Removing Lhs of wire \I2CMaster:rx_wire\[60] = zero[22]
Removing Lhs of wire \I2CMaster:Net_1170\[63] = \I2CMaster:Net_847\[58]
Removing Lhs of wire \I2CMaster:sclk_s_wire\[64] = zero[22]
Removing Lhs of wire \I2CMaster:mosi_s_wire\[65] = zero[22]
Removing Lhs of wire \I2CMaster:miso_m_wire\[66] = zero[22]
Removing Lhs of wire \I2CMaster:tmpOE__sda_net_0\[68] = one[23]
Removing Lhs of wire \I2CMaster:tmpOE__scl_net_0\[74] = one[23]
Removing Lhs of wire \I2CMaster:cts_wire\[83] = zero[22]
Removing Rhs of wire \ADC_SAR_SEQ:Net_17\[111] = \ADC_SAR_SEQ:Net_1845\[141]
Removing Lhs of wire \ADC_SAR_SEQ:Net_26\[133] = zero[22]
Removing Lhs of wire \ADC_SAR_SEQ:Net_1963_1\[134] = zero[22]
Removing Lhs of wire \ADC_SAR_SEQ:Net_1963_0\[135] = zero[22]
Removing Lhs of wire \ADC_SAR_SEQ:Net_11\[136] = zero[22]
Removing Lhs of wire \ADC_SAR_SEQ:Net_14\[137] = zero[22]
Removing Lhs of wire \ADC_SAR_SEQ:Net_13\[138] = zero[22]
Removing Lhs of wire \ADC_SAR_SEQ:soc\[139] = zero[22]
Removing Lhs of wire \ADC_SAR_SEQ:Net_15\[140] = zero[22]
Removing Lhs of wire \ADC_SAR_SEQ:tmpOE__Bypass_net_0\[148] = one[23]
Removing Lhs of wire tmpOE__PWM_Pin_net_0[348] = one[23]
Removing Lhs of wire tmpOE__Quad_In_A_net_0[354] = one[23]
Removing Lhs of wire tmpOE__Quad_In_B_net_0[359] = one[23]
Removing Lhs of wire tmpOE__Analog_In_net_1[366] = one[23]
Removing Lhs of wire tmpOE__Analog_In_net_0[367] = one[23]
Removing Lhs of wire Net_382_3[374] = zero[22]
Removing Lhs of wire Net_382_2[375] = zero[22]
Removing Lhs of wire Net_382_1[376] = one[23]
Removing Lhs of wire Net_382_0[377] = one[23]
Removing Lhs of wire tmpOE__Step_A_N_net_0[379] = one[23]
Removing Rhs of wire Net_379_2[380] = cy_dffe_1_2[472]
Removing Rhs of wire Net_377_1[386] = \Stepper_Control:control_out_1\[449]
Removing Rhs of wire Net_377_1[386] = \Stepper_Control:control_1\[469]
Removing Rhs of wire Net_379_3[388] = cy_dffe_1_3[471]
Removing Rhs of wire Net_379_1[391] = cy_dffe_1_1[473]
Removing Rhs of wire Net_379_0[393] = cy_dffe_1_0[474]
Removing Rhs of wire Net_287_3[394] = \mux_1:tmp__mux_1_reg_3\[385]
Removing Rhs of wire Net_287_2[395] = \mux_1:tmp__mux_1_reg_2\[389]
Removing Rhs of wire Net_287_1[396] = \mux_1:tmp__mux_1_reg_1\[390]
Removing Rhs of wire Net_287_0[397] = \mux_1:tmp__mux_1_reg_0\[392]
Removing Lhs of wire tmpOE__Step_A_P_net_0[399] = one[23]
Removing Lhs of wire tmpOE__Step_B_N_net_0[407] = one[23]
Removing Lhs of wire \CapSense:Net_104\[420] = zero[22]
Removing Lhs of wire \CapSense:Net_312\[424] = zero[22]
Removing Lhs of wire \CapSense:tmpOE__Cmod_net_0\[427] = one[23]
Removing Lhs of wire \CapSense:IDAC2:Net_3\[434] = one[23]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_0\[436] = one[23]
Removing Lhs of wire \CapSense:IDAC1:Net_3\[442] = one[23]
Removing Lhs of wire \Stepper_Control:clk\[446] = Net_286[405]
Removing Lhs of wire \Stepper_Control:rst\[447] = zero[22]
Removing Rhs of wire Net_378[450] = \Stepper_Control:control_out_2\[451]
Removing Rhs of wire Net_378[450] = \Stepper_Control:control_2\[468]
Removing Lhs of wire tmpOE__Step_B_P_net_0[476] = one[23]
Removing Lhs of wire \UpDown:CounterUDB:ctrl_capmode_1\[489] = zero[22]
Removing Lhs of wire \UpDown:CounterUDB:ctrl_capmode_0\[490] = zero[22]
Removing Lhs of wire \UpDown:CounterUDB:ctrl_enable\[502] = \UpDown:CounterUDB:control_7\[494]
Removing Lhs of wire \UpDown:CounterUDB:capt_rising\[504] = zero[22]
Removing Lhs of wire \UpDown:CounterUDB:capt_falling\[505] = \UpDown:CounterUDB:prevCapture\[503]
Removing Lhs of wire \UpDown:CounterUDB:reload\[508] = zero[22]
Removing Lhs of wire \UpDown:CounterUDB:final_enable\[509] = \UpDown:CounterUDB:control_7\[494]
Removing Lhs of wire \UpDown:CounterUDB:counter_enable\[510] = \UpDown:CounterUDB:control_7\[494]
Removing Rhs of wire \UpDown:CounterUDB:status_0\[511] = \UpDown:CounterUDB:cmp_out_status\[512]
Removing Rhs of wire \UpDown:CounterUDB:status_1\[513] = \UpDown:CounterUDB:per_zero\[514]
Removing Rhs of wire \UpDown:CounterUDB:status_2\[515] = \UpDown:CounterUDB:overflow_status\[516]
Removing Rhs of wire \UpDown:CounterUDB:status_3\[517] = \UpDown:CounterUDB:underflow_status\[518]
Removing Lhs of wire \UpDown:CounterUDB:status_4\[519] = \UpDown:CounterUDB:hwCapture\[507]
Removing Rhs of wire \UpDown:CounterUDB:status_5\[520] = \UpDown:CounterUDB:fifo_full\[521]
Removing Rhs of wire \UpDown:CounterUDB:status_6\[522] = \UpDown:CounterUDB:fifo_nempty\[523]
Removing Lhs of wire \UpDown:CounterUDB:reset\[525] = zero[22]
Removing Rhs of wire \UpDown:CounterUDB:overflow\[527] = \UpDown:CounterUDB:per_FF\[528]
Removing Lhs of wire \UpDown:CounterUDB:underflow\[529] = \UpDown:CounterUDB:status_1\[513]
Removing Rhs of wire \UpDown:CounterUDB:cmp_out_i\[535] = \UpDown:CounterUDB:cmp_less\[536]
Removing Lhs of wire \UpDown:CounterUDB:cs_addr_2\[548] = \UpDown:CounterUDB:dp_dir\[547]
Removing Lhs of wire \UpDown:CounterUDB:cs_addr_1\[549] = \UpDown:CounterUDB:count_enable\[546]
Removing Lhs of wire \UpDown:CounterUDB:cs_addr_0\[550] = zero[22]
Removing Rhs of wire Net_771[725] = cy_tff_1[748]
Removing Lhs of wire Net_547[727] = cy_dffe_3[724]
Removing Lhs of wire Net_543[730] = cy_dffe_2[728]
Removing Lhs of wire Net_554[732] = cydff_3[731]
Removing Lhs of wire Net_558[734] = cydff_4[733]
Removing Lhs of wire tmpOE__UD_Ref_net_0[738] = one[23]
Removing Lhs of wire tmpOE__UD_Signal_net_0[743] = one[23]
Removing Lhs of wire Net_779[749] = one[23]
Removing Lhs of wire tmpOE__Sum_node_net_0[762] = one[23]
Removing Lhs of wire tmpOE__Feedback_net_0[768] = one[23]
Removing Lhs of wire tmpOE__Agnd_net_0[774] = one[23]
Removing Lhs of wire tmpOE__Button_in_net_0[780] = one[23]
Removing Lhs of wire \UpDown:CounterUDB:prevCapture\\D\[789] = zero[22]
Removing Lhs of wire \UpDown:CounterUDB:overflow_reg_i\\D\[790] = \UpDown:CounterUDB:overflow\[527]
Removing Lhs of wire \UpDown:CounterUDB:underflow_reg_i\\D\[791] = \UpDown:CounterUDB:status_1\[513]
Removing Lhs of wire \UpDown:CounterUDB:tc_reg_i\\D\[792] = \UpDown:CounterUDB:tc_i\[532]
Removing Lhs of wire \UpDown:CounterUDB:prevCompare\\D\[793] = \UpDown:CounterUDB:cmp_out_i\[535]
Removing Lhs of wire \UpDown:CounterUDB:cmp_out_reg_i\\D\[794] = \UpDown:CounterUDB:cmp_out_i\[535]
Removing Lhs of wire \UpDown:CounterUDB:upcnt_stored\\D\[795] = Net_641[541]
Removing Lhs of wire \UpDown:CounterUDB:dwncnt_stored\\D\[797] = Net_520[544]
Removing Lhs of wire cydff_3D[801] = cy_dffe_2[728]
Removing Lhs of wire cydff_4D[802] = cy_dffe_3[724]

------------------------------------------------------
Aliased 0 equations, 109 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_287_3' (cost = 1):
Net_287_3 <= ((Net_377_1 and Net_379_3));

Note:  Expanding virtual equation for 'Net_287_2' (cost = 1):
Net_287_2 <= ((Net_379_2 and Net_377_1));

Note:  Expanding virtual equation for 'Net_287_1' (cost = 2):
Net_287_1 <= (Net_379_1
	OR not Net_377_1);

Note:  Expanding virtual equation for 'Net_287_0' (cost = 2):
Net_287_0 <= (Net_379_0
	OR not Net_377_1);

Note:  Expanding virtual equation for '\UpDown:CounterUDB:capt_either_edge\' (cost = 0):
\UpDown:CounterUDB:capt_either_edge\ <= (\UpDown:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for 'Net_656' (cost = 4):
Net_656 <= ((not cydff_3 and cy_dffe_2)
	OR (not cy_dffe_2 and cydff_3));

Note:  Expanding virtual equation for 'Net_639' (cost = 4):
Net_639 <= ((not cydff_4 and cy_dffe_3)
	OR (not cy_dffe_3 and cydff_4));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for 'Net_638' (cost = 32):
Net_638 <= ((cy_dffe_3 and cydff_4)
	OR (not cy_dffe_3 and not cydff_4)
	OR (cy_dffe_2 and cydff_3)
	OR (not cy_dffe_2 and not cydff_3));

Note:  Expanding virtual equation for 'Net_520' (cost = 36):
Net_520 <= ((not cydff_4 and cy_dffe_3 and cy_dffe_2 and cydff_3)
	OR (not cy_dffe_2 and not cydff_3 and not cydff_4 and cy_dffe_3)
	OR (not cy_dffe_3 and cy_dffe_2 and cydff_3 and cydff_4)
	OR (not cy_dffe_3 and not cy_dffe_2 and not cydff_3 and cydff_4));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for 'Net_641' (cost = 8):
Net_641 <= ((not cydff_3 and cy_dffe_3 and cy_dffe_2 and cydff_4)
	OR (not cy_dffe_3 and not cydff_3 and not cydff_4 and cy_dffe_2)
	OR (not cy_dffe_2 and cy_dffe_3 and cydff_3 and cydff_4)
	OR (not cy_dffe_3 and not cy_dffe_2 and not cydff_4 and cydff_3));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 12 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UpDown:CounterUDB:hwCapture\ to zero
Removing Lhs of wire \UpDown:CounterUDB:hwCapture\[507] = zero[22]

------------------------------------------------------
Aliased 0 equations, 1 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\PSoC\RosOnAStick\RosOnAStick.cydsn\RosOnAStick.cyprj -dcpsoc3 RosOnAStick.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.354ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Monday, 04 September 2017 18:17:33
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\PSoC\RosOnAStick\RosOnAStick.cydsn\RosOnAStick.cyprj -d CY8C4245AXI-483 RosOnAStick.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.078ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \UpDown:CounterUDB:prevCapture\ from registered to combinatorial
Assigning clock Clock_1 to clock HFCLK because it is a pass-through
Assigning clock Clock_2 to clock HFCLK because it is a pass-through

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 6: Automatic-assigning  clock 'CapSense_SampleClk'. Signal=\CapSense:Net_420_ff6\
    Fixed Function Clock 5: Automatic-assigning  clock 'CapSense_SenseClk'. Signal=\CapSense:Net_429_ff5\
    Fixed Function Clock 8: Automatic-assigning  clock 'Quad_Clock'. Signal=Net_83_ff8
    Fixed Function Clock 7: Automatic-assigning  clock 'ADC_SAR_SEQ_intClock'. Signal=\ADC_SAR_SEQ:Net_17_ff7\
    Fixed Function Clock 2: Automatic-assigning  clock 'ROSSerial_UART_Clock'. Signal=Net_21_ff2
    Fixed Function Clock 3: Automatic-assigning  clock 'I2CMaster_SCBCLK'. Signal=\I2CMaster:Net_847_ff3\
    Fixed Function Clock 9: Automatic-assigning  clock 'PWM_Clock'. Signal=Net_71_ff9
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UpDown:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: HFCLK was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: HFCLK, EnableOut: Constant 1
    UDB Clk/Enable \UpDown:CounterUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: HFCLK was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: HFCLK, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \ROSSerial_UART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \ROSSerial_UART:tx(0)\__PA ,
            input => \ROSSerial_UART:Net_656\ ,
            pad => \ROSSerial_UART:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \ROSSerial_UART:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ROSSerial_UART:rx(0)\__PA ,
            fb => \ROSSerial_UART:Net_654\ ,
            pad => \ROSSerial_UART:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = P1_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_6(0)__PA ,
            pad => P1_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \I2CMaster:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2CMaster:sda(0)\__PA ,
            fb => \I2CMaster:sda_wire\ ,
            pad => \I2CMaster:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \I2CMaster:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2CMaster:scl(0)\__PA ,
            fb => \I2CMaster:scl_wire\ ,
            pad => \I2CMaster:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \ADC_SAR_SEQ:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_SAR_SEQ:Bypass(0)\__PA ,
            analog_term => \ADC_SAR_SEQ:Net_1848\ ,
            pad => \ADC_SAR_SEQ:Bypass(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = PWM_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_Pin(0)__PA ,
            input => Net_95 ,
            pad => PWM_Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Quad_In_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Quad_In_A(0)__PA ,
            fb => Net_75 ,
            pad => Quad_In_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Quad_In_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Quad_In_B(0)__PA ,
            fb => Net_74 ,
            pad => Quad_In_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Analog_In(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Analog_In(0)__PA ,
            analog_term => Net_52 ,
            pad => Analog_In(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Analog_In(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Analog_In(1)__PA ,
            analog_term => Net_437 ,
            pad => Analog_In(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Step_A_N(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Step_A_N(0)__PA ,
            input => Net_379_2 ,
            pad => Step_A_N(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Step_A_P(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Step_A_P(0)__PA ,
            input => Net_379_0 ,
            pad => Step_A_P(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Step_B_N(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Step_B_N(0)__PA ,
            input => Net_379_3 ,
            pad => Step_B_N(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \CapSense:Cmod(0)\
        Attributes:
            Alias: Cmod
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Cmod(0)\__PA ,
            analog_term => \CapSense:Net_398\ ,
            pad => \CapSense:Cmod(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(0)\
        Attributes:
            Alias: Button0__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(0)\__PA ,
            analog_term => \CapSense:Net_245\ ,
            pad => \CapSense:Sns(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Step_B_P(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Step_B_P(0)__PA ,
            input => Net_379_1 ,
            pad => Step_B_P(0)_PAD );
        Properties:
        {
        }

    Pin : Name = UD_Ref(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => UD_Ref(0)__PA ,
            fb => Net_591 ,
            pad => UD_Ref(0)_PAD );
        Properties:
        {
        }

    Pin : Name = UD_Signal(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => UD_Signal(0)__PA ,
            fb => Net_589 ,
            pad => UD_Signal(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sum_node(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Sum_node(0)__PA ,
            analog_term => Net_824 ,
            pad => Sum_node(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Feedback(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Feedback(0)__PA ,
            analog_term => Net_823 ,
            pad => Feedback(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Agnd(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Agnd(0)__PA ,
            analog_term => Net_822 ,
            pad => Agnd(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_in(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_in(0)__PA ,
            pad => Button_in(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\UpDown:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UpDown:CounterUDB:cmp_out_i\ * 
              !\UpDown:CounterUDB:prevCompare\
        );
        Output = \UpDown:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\UpDown:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UpDown:CounterUDB:overflow\ * 
              !\UpDown:CounterUDB:overflow_reg_i\
        );
        Output = \UpDown:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\UpDown:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UpDown:CounterUDB:status_1\ * 
              !\UpDown:CounterUDB:underflow_reg_i\
        );
        Output = \UpDown:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\UpDown:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UpDown:CounterUDB:control_7\ * !\UpDown:CounterUDB:count_up\ * 
              \UpDown:CounterUDB:count_down\
            + \UpDown:CounterUDB:control_7\ * \UpDown:CounterUDB:count_up\ * 
              !\UpDown:CounterUDB:count_down\
        );
        Output = \UpDown:CounterUDB:count_enable\ (fanout=4)

    MacroCell: Name=\UpDown:CounterUDB:dp_dir\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        !(
              !\UpDown:CounterUDB:upcnt_stored\ * !cy_dffe_3 * cydff_4
            + !\UpDown:CounterUDB:upcnt_stored\ * cy_dffe_3 * !cydff_4
            + !\UpDown:CounterUDB:upcnt_stored\ * !cy_dffe_2 * !cydff_3
            + !\UpDown:CounterUDB:upcnt_stored\ * cy_dffe_2 * cydff_3
            + \UpDown:CounterUDB:dwncnt_stored\ * !cy_dffe_3 * !cy_dffe_2 * 
              !cydff_3 * cydff_4
            + \UpDown:CounterUDB:dwncnt_stored\ * !cy_dffe_3 * cy_dffe_2 * 
              cydff_3 * cydff_4
            + \UpDown:CounterUDB:dwncnt_stored\ * cy_dffe_3 * !cy_dffe_2 * 
              !cydff_3 * !cydff_4
            + \UpDown:CounterUDB:dwncnt_stored\ * cy_dffe_3 * cy_dffe_2 * 
              cydff_3 * !cydff_4
        );
        Output = \UpDown:CounterUDB:dp_dir\ (fanout=4)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=Net_379_3, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_377_1 * Net_379_3 * Net_378
        );
        Output = Net_379_3 (fanout=2)

    MacroCell: Name=Net_379_2, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_379_2 * !Net_377_1 * Net_378
        );
        Output = Net_379_2 (fanout=2)

    MacroCell: Name=Net_379_1, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_377_1 * !Net_379_1 * Net_378
        );
        Output = Net_379_1 (fanout=2)

    MacroCell: Name=Net_379_0, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_377_1 * !Net_379_0 * Net_378
        );
        Output = Net_379_0 (fanout=2)

    MacroCell: Name=\UpDown:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UpDown:CounterUDB:overflow\
        );
        Output = \UpDown:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\UpDown:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UpDown:CounterUDB:status_1\
        );
        Output = \UpDown:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\UpDown:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UpDown:CounterUDB:cmp_out_i\
        );
        Output = \UpDown:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\UpDown:CounterUDB:upcnt_stored\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !cy_dffe_3 * !cy_dffe_2 * cydff_3 * !cydff_4
            + !cy_dffe_3 * cy_dffe_2 * !cydff_3 * !cydff_4
            + cy_dffe_3 * !cy_dffe_2 * cydff_3 * cydff_4
            + cy_dffe_3 * cy_dffe_2 * !cydff_3 * cydff_4
        );
        Output = \UpDown:CounterUDB:upcnt_stored\ (fanout=2)

    MacroCell: Name=\UpDown:CounterUDB:count_up\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UpDown:CounterUDB:upcnt_stored\ * !cy_dffe_3 * !cy_dffe_2 * 
              cydff_3 * !cydff_4
            + !\UpDown:CounterUDB:upcnt_stored\ * !cy_dffe_3 * cy_dffe_2 * 
              !cydff_3 * !cydff_4
            + !\UpDown:CounterUDB:upcnt_stored\ * cy_dffe_3 * !cy_dffe_2 * 
              cydff_3 * cydff_4
            + !\UpDown:CounterUDB:upcnt_stored\ * cy_dffe_3 * cy_dffe_2 * 
              !cydff_3 * cydff_4
        );
        Output = \UpDown:CounterUDB:count_up\ (fanout=1)

    MacroCell: Name=\UpDown:CounterUDB:dwncnt_stored\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !cy_dffe_3 * !cy_dffe_2 * !cydff_3 * cydff_4
            + !cy_dffe_3 * cy_dffe_2 * cydff_3 * cydff_4
            + cy_dffe_3 * !cy_dffe_2 * !cydff_3 * !cydff_4
            + cy_dffe_3 * cy_dffe_2 * cydff_3 * !cydff_4
        );
        Output = \UpDown:CounterUDB:dwncnt_stored\ (fanout=2)

    MacroCell: Name=\UpDown:CounterUDB:count_down\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UpDown:CounterUDB:dwncnt_stored\ * !cy_dffe_3 * !cy_dffe_2 * 
              !cydff_3 * cydff_4
            + !\UpDown:CounterUDB:dwncnt_stored\ * !cy_dffe_3 * cy_dffe_2 * 
              cydff_3 * cydff_4
            + !\UpDown:CounterUDB:dwncnt_stored\ * cy_dffe_3 * !cy_dffe_2 * 
              !cydff_3 * !cydff_4
            + !\UpDown:CounterUDB:dwncnt_stored\ * cy_dffe_3 * cy_dffe_2 * 
              cydff_3 * !cydff_4
        );
        Output = \UpDown:CounterUDB:count_down\ (fanout=1)

    MacroCell: Name=cy_dffe_3, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              cy_dffe_3 * !Net_771
            + Net_771 * Net_591
        );
        Output = cy_dffe_3 (fanout=7)

    MacroCell: Name=cy_dffe_2, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_771 * cy_dffe_2
            + Net_771 * Net_589
        );
        Output = cy_dffe_2 (fanout=7)

    MacroCell: Name=cydff_3, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cy_dffe_2
        );
        Output = cydff_3 (fanout=5)

    MacroCell: Name=cydff_4, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cy_dffe_3
        );
        Output = cydff_4 (fanout=5)

    MacroCell: Name=Net_771, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_771 (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UpDown:CounterUDB:sC32:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            cs_addr_2 => \UpDown:CounterUDB:dp_dir\ ,
            cs_addr_1 => \UpDown:CounterUDB:count_enable\ ,
            chain_out => \UpDown:CounterUDB:sC32:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \UpDown:CounterUDB:sC32:counterdp:u1\

    datapathcell: Name =\UpDown:CounterUDB:sC32:counterdp:u1\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            cs_addr_2 => \UpDown:CounterUDB:dp_dir\ ,
            cs_addr_1 => \UpDown:CounterUDB:count_enable\ ,
            chain_in => \UpDown:CounterUDB:sC32:counterdp:carry0\ ,
            chain_out => \UpDown:CounterUDB:sC32:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \UpDown:CounterUDB:sC32:counterdp:u0\
        Next in chain : \UpDown:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\UpDown:CounterUDB:sC32:counterdp:u2\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            cs_addr_2 => \UpDown:CounterUDB:dp_dir\ ,
            cs_addr_1 => \UpDown:CounterUDB:count_enable\ ,
            chain_in => \UpDown:CounterUDB:sC32:counterdp:carry1\ ,
            chain_out => \UpDown:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \UpDown:CounterUDB:sC32:counterdp:u1\
        Next in chain : \UpDown:CounterUDB:sC32:counterdp:u3\

    datapathcell: Name =\UpDown:CounterUDB:sC32:counterdp:u3\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            cs_addr_2 => \UpDown:CounterUDB:dp_dir\ ,
            cs_addr_1 => \UpDown:CounterUDB:count_enable\ ,
            z0_comb => \UpDown:CounterUDB:status_1\ ,
            f0_comb => \UpDown:CounterUDB:overflow\ ,
            cl1_comb => \UpDown:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \UpDown:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \UpDown:CounterUDB:status_5\ ,
            chain_in => \UpDown:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \UpDown:CounterUDB:sC32:counterdp:u2\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UpDown:CounterUDB:sSTSReg:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            status_6 => \UpDown:CounterUDB:status_6\ ,
            status_5 => \UpDown:CounterUDB:status_5\ ,
            status_3 => \UpDown:CounterUDB:status_3\ ,
            status_2 => \UpDown:CounterUDB:status_2\ ,
            status_1 => \UpDown:CounterUDB:status_1\ ,
            status_0 => \UpDown:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Stepper_Control:Sync:ctrl_reg\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            control_7 => \Stepper_Control:control_7\ ,
            control_6 => \Stepper_Control:control_6\ ,
            control_5 => \Stepper_Control:control_5\ ,
            control_4 => \Stepper_Control:control_4\ ,
            control_3 => \Stepper_Control:control_3\ ,
            control_2 => Net_378 ,
            control_1 => Net_377_1 ,
            control_0 => \Stepper_Control:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000111"
            cy_ctrl_mode_1 = "00000100"
            cy_ext_reset = 1
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\UpDown:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            control_7 => \UpDown:CounterUDB:control_7\ ,
            control_6 => \UpDown:CounterUDB:control_6\ ,
            control_5 => \UpDown:CounterUDB:control_5\ ,
            control_4 => \UpDown:CounterUDB:control_4\ ,
            control_3 => \UpDown:CounterUDB:control_3\ ,
            control_2 => \UpDown:CounterUDB:control_2\ ,
            control_1 => \UpDown:CounterUDB:control_1\ ,
            control_0 => \UpDown:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ROSSerial_UART:SCB_IRQ\
        PORT MAP (
            interrupt => Net_26 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\I2CMaster:SCB_IRQ\
        PORT MAP (
            interrupt => Net_830 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\ADC_SAR_SEQ:IRQ\
        PORT MAP (
            interrupt => \ADC_SAR_SEQ:Net_2273\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\CapSense:ISR\
        PORT MAP (
            interrupt => \CapSense:Net_248\ );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    0 :    4 :    4 :  0.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   25 :   11 :   36 : 69.44 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    1 :    0 :    1 : 100.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    2 :    0 :    2 : 100.00 %
Timer/Counter/PWM             :    2 :    2 :    4 : 50.00 %
UDB                           :      :      :      :        
  Macrocells                  :   22 :   10 :   32 : 68.75 %
  Unique P-terms              :   42 :   22 :   64 : 65.63 %
  Total P-terms               :   42 :      :      :        
  Datapath Cells              :    4 :    0 :    4 : 100.00 %
  Status Cells                :    1 :    3 :    4 : 25.00 %
    StatusI Registers         :    1 :      :      :        
  Control Cells               :    2 :    2 :    4 : 50.00 %
    Control Registers         :    2 :      :      :        
Comparator/Opamp              :    1 :    1 :    2 : 50.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    1 :    0 :    1 : 100.00 %
  8-bit IDAC                  :    1 :    0 :    1 : 100.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.093ms
Tech mapping phase: Elapsed time ==> 0s.124ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Info: plm.M0038: The pin named Quad_In_B(0) at location [IOP=(1)][IoId=(4)] prevents usage of special purposes: F(OA,1). (App=cydsfit)
Elapsed time ==> 0.2343974s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.483ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0133143 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_437 {
    p2_6
  }
  Net: Net_52 {
    p2_7
  }
  Net: Net_822 {
    p1_0
    CTB0_A20
    CTB0_oa0_vplus
  }
  Net: Net_823 {
    p1_2
  }
  Net: Net_824 {
    p1_1
    CTB0_A11
    CTB0_oa0_vminus
  }
  Net: \ADC_SAR_SEQ:Net_1846\ {
  }
  Net: \ADC_SAR_SEQ:Net_1848\ {
    p1_7
    swh_1
    Net_2120
  }
  Net: \ADC_SAR_SEQ:Net_1851\ {
  }
  Net: \ADC_SAR_SEQ:mux_bus_minus_0\ {
  }
  Net: \ADC_SAR_SEQ:mux_bus_minus_1\ {
  }
  Net: \ADC_SAR_SEQ:mux_bus_minus_2\ {
  }
  Net: \ADC_SAR_SEQ:mux_bus_minus_3\ {
  }
  Net: \ADC_SAR_SEQ:mux_bus_plus_3\ {
  }
  Net: \CapSense:Net_245\ {
    source
    swhv_3
    amuxbusa
    P3_P41
    p3_1
    idac0_out
    swhv_1
  }
  Net: \CapSense:Net_398\ {
    Net_2110
    swh_2
    p4_2
    P4_P42
  }
  Net: \ADC_SAR_SEQ:muxout_plus\ {
    sarmux_vplus
  }
  Net: AMuxNet::\ADC_SAR_SEQ:cy_psoc4_sarmux_8\_CYAMUXSIDE_A {
    SARMUX0_sw7
    SARMUX0_sw6
    sarbus0
    SARMUX0_sw22
    CTB0_D51
    CTB0_oa0_vout1
    CTB0_D81
  }
  Net: \ADC_SAR_SEQ:muxout_minus\ {
    sarmux_vminus
  }
  Net: AMuxNet::\ADC_SAR_SEQ:cy_psoc4_sarmux_8\_CYAMUXSIDE_B {
  }
}
Map of item to net {
  p2_6                                             -> Net_437
  p2_7                                             -> Net_52
  p1_0                                             -> Net_822
  CTB0_A20                                         -> Net_822
  CTB0_oa0_vplus                                   -> Net_822
  p1_2                                             -> Net_823
  p1_1                                             -> Net_824
  CTB0_A11                                         -> Net_824
  CTB0_oa0_vminus                                  -> Net_824
  p1_7                                             -> \ADC_SAR_SEQ:Net_1848\
  swh_1                                            -> \ADC_SAR_SEQ:Net_1848\
  Net_2120                                         -> \ADC_SAR_SEQ:Net_1848\
  source                                           -> \CapSense:Net_245\
  swhv_3                                           -> \CapSense:Net_245\
  amuxbusa                                         -> \CapSense:Net_245\
  P3_P41                                           -> \CapSense:Net_245\
  p3_1                                             -> \CapSense:Net_245\
  idac0_out                                        -> \CapSense:Net_245\
  swhv_1                                           -> \CapSense:Net_245\
  Net_2110                                         -> \CapSense:Net_398\
  swh_2                                            -> \CapSense:Net_398\
  p4_2                                             -> \CapSense:Net_398\
  P4_P42                                           -> \CapSense:Net_398\
  sarmux_vplus                                     -> \ADC_SAR_SEQ:muxout_plus\
  SARMUX0_sw7                                      -> AMuxNet::\ADC_SAR_SEQ:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  SARMUX0_sw6                                      -> AMuxNet::\ADC_SAR_SEQ:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  sarbus0                                          -> AMuxNet::\ADC_SAR_SEQ:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  SARMUX0_sw22                                     -> AMuxNet::\ADC_SAR_SEQ:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  CTB0_D51                                         -> AMuxNet::\ADC_SAR_SEQ:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  CTB0_oa0_vout1                                   -> AMuxNet::\ADC_SAR_SEQ:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  CTB0_D81                                         -> AMuxNet::\ADC_SAR_SEQ:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  sarmux_vminus                                    -> \ADC_SAR_SEQ:muxout_minus\
}
Mux Info {
  Mux: \ADC_SAR_SEQ:cy_psoc4_sarmux_8\_CYAMUXSIDE_A {
     Mouth: \ADC_SAR_SEQ:muxout_plus\
     Guts:  AMuxNet::\ADC_SAR_SEQ:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_52
      Outer: SARMUX0_sw7
      Inner: __open__
      Path {
        SARMUX0_sw7
        p2_7
      }
    }
    Arm: 1 {
      Net:   Net_437
      Outer: SARMUX0_sw6
      Inner: __open__
      Path {
        SARMUX0_sw6
        p2_6
      }
    }
    Arm: 2 {
      Net:   Net_823
      Outer: SARMUX0_sw22
      Inner: CTB0_D51
      Path {
        sarbus0
        SARMUX0_sw22
        CTB0_D51
        CTB0_oa0_vout1
        CTB0_D81
        p1_2
      }
    }
  }
  Mux: \ADC_SAR_SEQ:cy_psoc4_sarmux_8\_CYAMUXSIDE_B {
     Mouth: \ADC_SAR_SEQ:muxout_minus\
     Guts:  AMuxNet::\ADC_SAR_SEQ:cy_psoc4_sarmux_8\_CYAMUXSIDE_B
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \ADC_SAR_SEQ:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 1 {
      Net:   \ADC_SAR_SEQ:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 2 {
      Net:   \ADC_SAR_SEQ:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Analog Code Generation phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.0 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    8 :    0 :    8 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.88
                   Pterms :            5.25
               Macrocells :            2.75
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 124, final cost is 124 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       8.00 :       5.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UpDown:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UpDown:CounterUDB:cmp_out_i\ * 
              !\UpDown:CounterUDB:prevCompare\
        );
        Output = \UpDown:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UpDown:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UpDown:CounterUDB:overflow\ * 
              !\UpDown:CounterUDB:overflow_reg_i\
        );
        Output = \UpDown:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_379_2, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_379_2 * !Net_377_1 * Net_378
        );
        Output = Net_379_2 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UpDown:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UpDown:CounterUDB:status_1\
        );
        Output = \UpDown:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UpDown:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UpDown:CounterUDB:status_1\ * 
              !\UpDown:CounterUDB:underflow_reg_i\
        );
        Output = \UpDown:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_379_1, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_377_1 * !Net_379_1 * Net_378
        );
        Output = Net_379_1 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UpDown:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UpDown:CounterUDB:overflow\
        );
        Output = \UpDown:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UpDown:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UpDown:CounterUDB:cmp_out_i\
        );
        Output = \UpDown:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UpDown:CounterUDB:sC32:counterdp:u3\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        cs_addr_2 => \UpDown:CounterUDB:dp_dir\ ,
        cs_addr_1 => \UpDown:CounterUDB:count_enable\ ,
        z0_comb => \UpDown:CounterUDB:status_1\ ,
        f0_comb => \UpDown:CounterUDB:overflow\ ,
        cl1_comb => \UpDown:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \UpDown:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \UpDown:CounterUDB:status_5\ ,
        chain_in => \UpDown:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \UpDown:CounterUDB:sC32:counterdp:u2\

statusicell: Name =\UpDown:CounterUDB:sSTSReg:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        status_6 => \UpDown:CounterUDB:status_6\ ,
        status_5 => \UpDown:CounterUDB:status_5\ ,
        status_3 => \UpDown:CounterUDB:status_3\ ,
        status_2 => \UpDown:CounterUDB:status_2\ ,
        status_1 => \UpDown:CounterUDB:status_1\ ,
        status_0 => \UpDown:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UpDown:CounterUDB:dp_dir\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        !(
              !\UpDown:CounterUDB:upcnt_stored\ * !cy_dffe_3 * cydff_4
            + !\UpDown:CounterUDB:upcnt_stored\ * cy_dffe_3 * !cydff_4
            + !\UpDown:CounterUDB:upcnt_stored\ * !cy_dffe_2 * !cydff_3
            + !\UpDown:CounterUDB:upcnt_stored\ * cy_dffe_2 * cydff_3
            + \UpDown:CounterUDB:dwncnt_stored\ * !cy_dffe_3 * !cy_dffe_2 * 
              !cydff_3 * cydff_4
            + \UpDown:CounterUDB:dwncnt_stored\ * !cy_dffe_3 * cy_dffe_2 * 
              cydff_3 * cydff_4
            + \UpDown:CounterUDB:dwncnt_stored\ * cy_dffe_3 * !cy_dffe_2 * 
              !cydff_3 * !cydff_4
            + \UpDown:CounterUDB:dwncnt_stored\ * cy_dffe_3 * cy_dffe_2 * 
              cydff_3 * !cydff_4
        );
        Output = \UpDown:CounterUDB:dp_dir\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_771, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_771 (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UpDown:CounterUDB:upcnt_stored\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !cy_dffe_3 * !cy_dffe_2 * cydff_3 * !cydff_4
            + !cy_dffe_3 * cy_dffe_2 * !cydff_3 * !cydff_4
            + cy_dffe_3 * !cy_dffe_2 * cydff_3 * cydff_4
            + cy_dffe_3 * cy_dffe_2 * !cydff_3 * cydff_4
        );
        Output = \UpDown:CounterUDB:upcnt_stored\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=cy_dffe_2, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_771 * cy_dffe_2
            + Net_771 * Net_589
        );
        Output = cy_dffe_2 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=cy_dffe_3, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              cy_dffe_3 * !Net_771
            + Net_771 * Net_591
        );
        Output = cy_dffe_3 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UpDown:CounterUDB:sC32:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        cs_addr_2 => \UpDown:CounterUDB:dp_dir\ ,
        cs_addr_1 => \UpDown:CounterUDB:count_enable\ ,
        chain_out => \UpDown:CounterUDB:sC32:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \UpDown:CounterUDB:sC32:counterdp:u1\

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_379_3, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_377_1 * Net_379_3 * Net_378
        );
        Output = Net_379_3 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_379_0, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_377_1 * !Net_379_0 * Net_378
        );
        Output = Net_379_0 (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UpDown:CounterUDB:sC32:counterdp:u2\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        cs_addr_2 => \UpDown:CounterUDB:dp_dir\ ,
        cs_addr_1 => \UpDown:CounterUDB:count_enable\ ,
        chain_in => \UpDown:CounterUDB:sC32:counterdp:carry1\ ,
        chain_out => \UpDown:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \UpDown:CounterUDB:sC32:counterdp:u1\
    Next in chain : \UpDown:CounterUDB:sC32:counterdp:u3\

controlcell: Name =\Stepper_Control:Sync:ctrl_reg\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        control_7 => \Stepper_Control:control_7\ ,
        control_6 => \Stepper_Control:control_6\ ,
        control_5 => \Stepper_Control:control_5\ ,
        control_4 => \Stepper_Control:control_4\ ,
        control_3 => \Stepper_Control:control_3\ ,
        control_2 => Net_378 ,
        control_1 => Net_377_1 ,
        control_0 => \Stepper_Control:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000111"
        cy_ctrl_mode_1 = "00000100"
        cy_ext_reset = 1
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UpDown:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UpDown:CounterUDB:control_7\ * !\UpDown:CounterUDB:count_up\ * 
              \UpDown:CounterUDB:count_down\
            + \UpDown:CounterUDB:control_7\ * \UpDown:CounterUDB:count_up\ * 
              !\UpDown:CounterUDB:count_down\
        );
        Output = \UpDown:CounterUDB:count_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UpDown:CounterUDB:count_down\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UpDown:CounterUDB:dwncnt_stored\ * !cy_dffe_3 * !cy_dffe_2 * 
              !cydff_3 * cydff_4
            + !\UpDown:CounterUDB:dwncnt_stored\ * !cy_dffe_3 * cy_dffe_2 * 
              cydff_3 * cydff_4
            + !\UpDown:CounterUDB:dwncnt_stored\ * cy_dffe_3 * !cy_dffe_2 * 
              !cydff_3 * !cydff_4
            + !\UpDown:CounterUDB:dwncnt_stored\ * cy_dffe_3 * cy_dffe_2 * 
              cydff_3 * !cydff_4
        );
        Output = \UpDown:CounterUDB:count_down\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=cydff_3, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cy_dffe_2
        );
        Output = cydff_3 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=cydff_4, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cy_dffe_3
        );
        Output = cydff_4 (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UpDown:CounterUDB:count_up\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UpDown:CounterUDB:upcnt_stored\ * !cy_dffe_3 * !cy_dffe_2 * 
              cydff_3 * !cydff_4
            + !\UpDown:CounterUDB:upcnt_stored\ * !cy_dffe_3 * cy_dffe_2 * 
              !cydff_3 * !cydff_4
            + !\UpDown:CounterUDB:upcnt_stored\ * cy_dffe_3 * !cy_dffe_2 * 
              cydff_3 * cydff_4
            + !\UpDown:CounterUDB:upcnt_stored\ * cy_dffe_3 * cy_dffe_2 * 
              !cydff_3 * cydff_4
        );
        Output = \UpDown:CounterUDB:count_up\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UpDown:CounterUDB:dwncnt_stored\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !cy_dffe_3 * !cy_dffe_2 * !cydff_3 * cydff_4
            + !cy_dffe_3 * cy_dffe_2 * cydff_3 * cydff_4
            + cy_dffe_3 * !cy_dffe_2 * !cydff_3 * !cydff_4
            + cy_dffe_3 * cy_dffe_2 * cydff_3 * !cydff_4
        );
        Output = \UpDown:CounterUDB:dwncnt_stored\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\UpDown:CounterUDB:sC32:counterdp:u1\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        cs_addr_2 => \UpDown:CounterUDB:dp_dir\ ,
        cs_addr_1 => \UpDown:CounterUDB:count_enable\ ,
        chain_in => \UpDown:CounterUDB:sC32:counterdp:carry0\ ,
        chain_out => \UpDown:CounterUDB:sC32:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \UpDown:CounterUDB:sC32:counterdp:u0\
    Next in chain : \UpDown:CounterUDB:sC32:counterdp:u2\

controlcell: Name =\UpDown:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        control_7 => \UpDown:CounterUDB:control_7\ ,
        control_6 => \UpDown:CounterUDB:control_6\ ,
        control_5 => \UpDown:CounterUDB:control_5\ ,
        control_4 => \UpDown:CounterUDB:control_4\ ,
        control_3 => \UpDown:CounterUDB:control_3\ ,
        control_2 => \UpDown:CounterUDB:control_2\ ,
        control_1 => \UpDown:CounterUDB:control_1\ ,
        control_0 => \UpDown:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =\ROSSerial_UART:SCB_IRQ\
        PORT MAP (
            interrupt => Net_26 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(11)] 
    interrupt: Name =\I2CMaster:SCB_IRQ\
        PORT MAP (
            interrupt => Net_830 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(14)] 
    interrupt: Name =\ADC_SAR_SEQ:IRQ\
        PORT MAP (
            interrupt => \ADC_SAR_SEQ:Net_2273\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\CapSense:ISR\
        PORT MAP (
            interrupt => \CapSense:Net_248\ );
        Properties:
        {
            int_type = "10"
        }
Port 0 contains the following IO cells:
[IoId=4]: 
Pin : Name = \I2CMaster:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2CMaster:scl(0)\__PA ,
        fb => \I2CMaster:scl_wire\ ,
        pad => \I2CMaster:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \I2CMaster:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2CMaster:sda(0)\__PA ,
        fb => \I2CMaster:sda_wire\ ,
        pad => \I2CMaster:sda(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Button_in(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_in(0)__PA ,
        pad => Button_in(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = Agnd(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Agnd(0)__PA ,
        analog_term => Net_822 ,
        pad => Agnd(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Sum_node(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Sum_node(0)__PA ,
        analog_term => Net_824 ,
        pad => Sum_node(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Feedback(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Feedback(0)__PA ,
        analog_term => Net_823 ,
        pad => Feedback(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Quad_In_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Quad_In_B(0)__PA ,
        fb => Net_74 ,
        pad => Quad_In_B(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Quad_In_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Quad_In_A(0)__PA ,
        fb => Net_75 ,
        pad => Quad_In_A(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = P1_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_6(0)__PA ,
        pad => P1_6(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \ADC_SAR_SEQ:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_SAR_SEQ:Bypass(0)\__PA ,
        analog_term => \ADC_SAR_SEQ:Net_1848\ ,
        pad => \ADC_SAR_SEQ:Bypass(0)_PAD\ );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Step_A_P(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Step_A_P(0)__PA ,
        input => Net_379_0 ,
        pad => Step_A_P(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Step_A_N(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Step_A_N(0)__PA ,
        input => Net_379_2 ,
        pad => Step_A_N(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Step_B_P(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Step_B_P(0)__PA ,
        input => Net_379_1 ,
        pad => Step_B_P(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Step_B_N(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Step_B_N(0)__PA ,
        input => Net_379_3 ,
        pad => Step_B_N(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = UD_Signal(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => UD_Signal(0)__PA ,
        fb => Net_589 ,
        pad => UD_Signal(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = UD_Ref(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => UD_Ref(0)__PA ,
        fb => Net_591 ,
        pad => UD_Ref(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Analog_In(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Analog_In(1)__PA ,
        analog_term => Net_437 ,
        pad => Analog_In(1)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Analog_In(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Analog_In(0)__PA ,
        analog_term => Net_52 ,
        pad => Analog_In(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = PWM_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_Pin(0)__PA ,
        input => Net_95 ,
        pad => PWM_Pin(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \CapSense:Sns(0)\
    Attributes:
        Alias: Button0__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(0)\__PA ,
        pad => \CapSense:Sns(0)_PAD\ );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \ROSSerial_UART:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ROSSerial_UART:rx(0)\__PA ,
        fb => \ROSSerial_UART:Net_654\ ,
        pad => \ROSSerial_UART:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \ROSSerial_UART:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \ROSSerial_UART:tx(0)\__PA ,
        input => \ROSSerial_UART:Net_656\ ,
        pad => \ROSSerial_UART:tx(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \CapSense:Cmod(0)\
    Attributes:
        Alias: Cmod
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Cmod(0)\__PA ,
        analog_term => \CapSense:Net_398\ ,
        pad => \CapSense:Cmod(0)_PAD\ ,
        input => __ONE__ );
    Properties:
    {
    }

Clock group 0: 
    M0S8 Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_6 => \CapSense:Net_420_ff6\ ,
            ff_div_5 => \CapSense:Net_429_ff5\ ,
            ff_div_8 => Net_83_ff8 ,
            ff_div_7 => \ADC_SAR_SEQ:Net_17_ff7\ ,
            ff_div_2 => Net_21_ff2 ,
            ff_div_3 => \I2CMaster:Net_847_ff3\ ,
            ff_div_9 => Net_71_ff9 );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
LP Comparator group 0: empty
Serial Communication (SCB) group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\ROSSerial_UART:SCB\
        PORT MAP (
            clock => Net_21_ff2 ,
            interrupt => Net_26 ,
            rx => \ROSSerial_UART:Net_654\ ,
            tx => \ROSSerial_UART:Net_656\ ,
            mosi_m => \ROSSerial_UART:Net_660\ ,
            select_m_3 => \ROSSerial_UART:ss_3\ ,
            select_m_2 => \ROSSerial_UART:ss_2\ ,
            select_m_1 => \ROSSerial_UART:ss_1\ ,
            select_m_0 => \ROSSerial_UART:ss_0\ ,
            sclk_m => \ROSSerial_UART:Net_687\ ,
            miso_s => \ROSSerial_UART:Net_703\ );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\I2CMaster:SCB\
        PORT MAP (
            clock => \I2CMaster:Net_847_ff3\ ,
            interrupt => Net_830 ,
            tx => \I2CMaster:tx_wire\ ,
            rts => \I2CMaster:rts_wire\ ,
            mosi_m => \I2CMaster:mosi_m_wire\ ,
            select_m_3 => \I2CMaster:select_m_wire_3\ ,
            select_m_2 => \I2CMaster:select_m_wire_2\ ,
            select_m_1 => \I2CMaster:select_m_wire_1\ ,
            select_m_0 => \I2CMaster:select_m_wire_0\ ,
            sclk_m => \I2CMaster:sclk_m_wire\ ,
            miso_s => \I2CMaster:miso_s_wire\ ,
            scl => \I2CMaster:scl_wire\ ,
            sda => \I2CMaster:sda_wire\ ,
            tx_req => Net_833 ,
            rx_req => Net_832 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
CapSense group 0: 
    PSoC4 CapSense @ F(CSD,0): 
    p4csdcell: Name =\CapSense:CSD_FFB\
        PORT MAP (
            shield => \CapSense:Net_241\ ,
            csh => \CapSense:Net_246\ ,
            cmod => \CapSense:Net_398\ ,
            sense_out => \CapSense:Net_329\ ,
            sample_out => \CapSense:Net_328\ ,
            clk1 => \CapSense:Net_429_ff5\ ,
            clk2 => \CapSense:Net_420_ff6\ ,
            irq => \CapSense:Net_248\ );
        Properties:
        {
            cy_registers = ""
            is_capsense = 1
            is_cmod_charge = 0
            is_csh_charge = 0
            is_mutual = 0
            sensors_count = 1
            shield_count = 1
        }
8-bit IDAC group 0: 
    PSoC4 8-bit IDAC @ F(CSIDAC8,0): 
    p4csidac8cell: Name =\CapSense:IDAC1:cy_psoc4_idac\
        PORT MAP (
            en => __ONE__ );
        Properties:
        {
            cy_registers = ""
            resolution = 8
        }
7-bit IDAC group 0: 
    PSoC4 7-bit IDAC @ F(CSIDAC7,0): 
    p4csidac7cell: Name =\CapSense:IDAC2:cy_psoc4_idac\
        PORT MAP (
            en => __ONE__ );
        Properties:
        {
            cy_registers = ""
            resolution = 7
        }
Timer/Counter/PWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\QuadDec_1:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_83_ff8 ,
            capture => zero ,
            count => Net_75 ,
            reload => zero ,
            stop => zero ,
            start => Net_74 ,
            tr_underflow => Net_79 ,
            tr_overflow => Net_78 ,
            tr_compare_match => Net_80 ,
            line_out => Net_81 ,
            line_out_compl => Net_82 ,
            interrupt => Net_77 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,1): 
    m0s8tcpwmcell: Name =\PWM_1:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_71_ff9 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_115 ,
            tr_overflow => Net_114 ,
            tr_compare_match => Net_116 ,
            line_out => Net_95 ,
            line_out_compl => Net_117 ,
            interrupt => Net_113 );
        Properties:
        {
            cy_registers = ""
        }
Comparator/Opamp group 0: 
    PSoC4 Comparator/Opamp @ F(OA,0): 
    p4abufcell: Name =\Transimpedance:cy_psoc4_abuf\
        PORT MAP (
            vplus => Net_822 ,
            vminus => Net_824 ,
            vout1 => \Transimpedance:Net_18\ ,
            vout10 => Net_823 ,
            ctb_dsi_comp => \Transimpedance:Net_12\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_available = 0
            has_resistor = 0
            needs_dsab = 0
        }
Die Temp group 0: empty
SAR ADC group 0: 
    PSoC4 SAR ADC @ F(SARADC,0): 
    p4sarcell: Name =\ADC_SAR_SEQ:cy_psoc4_sar\
        PORT MAP (
            vplus => \ADC_SAR_SEQ:muxout_plus\ ,
            vminus => \ADC_SAR_SEQ:muxout_minus\ ,
            vref => \ADC_SAR_SEQ:Net_1846\ ,
            ext_vref => \ADC_SAR_SEQ:Net_1848\ ,
            clock => \ADC_SAR_SEQ:Net_17_ff7\ ,
            sample_done => Net_48 ,
            chan_id_valid => \ADC_SAR_SEQ:Net_2269\ ,
            chan_id_3 => \ADC_SAR_SEQ:Net_2270_3\ ,
            chan_id_2 => \ADC_SAR_SEQ:Net_2270_2\ ,
            chan_id_1 => \ADC_SAR_SEQ:Net_2270_1\ ,
            chan_id_0 => \ADC_SAR_SEQ:Net_2270_0\ ,
            data_valid => \ADC_SAR_SEQ:Net_2271\ ,
            data_11 => \ADC_SAR_SEQ:Net_2272_11\ ,
            data_10 => \ADC_SAR_SEQ:Net_2272_10\ ,
            data_9 => \ADC_SAR_SEQ:Net_2272_9\ ,
            data_8 => \ADC_SAR_SEQ:Net_2272_8\ ,
            data_7 => \ADC_SAR_SEQ:Net_2272_7\ ,
            data_6 => \ADC_SAR_SEQ:Net_2272_6\ ,
            data_5 => \ADC_SAR_SEQ:Net_2272_5\ ,
            data_4 => \ADC_SAR_SEQ:Net_2272_4\ ,
            data_3 => \ADC_SAR_SEQ:Net_2272_3\ ,
            data_2 => \ADC_SAR_SEQ:Net_2272_2\ ,
            data_1 => \ADC_SAR_SEQ:Net_2272_1\ ,
            data_0 => \ADC_SAR_SEQ:Net_2272_0\ ,
            eos_intr => Net_49 ,
            irq => \ADC_SAR_SEQ:Net_2273\ );
        Properties:
        {
            cy_registers = ""
        }
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
ANAPUMP group 0: empty
WCO group 0: empty

Blocks not positioned by the digital component placer:
    PSoC4 SAR Muxes @ <No Location>: 
    p4sarmuxcell: Name =\ADC_SAR_SEQ:cy_psoc4_sarmux_8\
        PORT MAP (
            muxin_plus_2 => Net_823 ,
            muxin_plus_1 => Net_437 ,
            muxin_plus_0 => Net_52 ,
            muxin_minus_2 => \ADC_SAR_SEQ:mux_bus_minus_2\ ,
            muxin_minus_1 => \ADC_SAR_SEQ:mux_bus_minus_1\ ,
            muxin_minus_0 => \ADC_SAR_SEQ:mux_bus_minus_0\ ,
            cmn_neg_0 => \ADC_SAR_SEQ:Net_1851\ ,
            vout_plus => \ADC_SAR_SEQ:muxout_plus\ ,
            vout_minus => \ADC_SAR_SEQ:muxout_minus\ );
        Properties:
        {
            cy_registers = ""
            input_mode = "000"
            muxin_width = 3
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                         | 
Port | Pin | Fixed |      Type |       Drive Mode |                    Name | Connections
-----+-----+-------+-----------+------------------+-------------------------+----------------------------------------
   0 |   4 |     * |      NONE |    OPEN_DRAIN_LO |      \I2CMaster:scl(0)\ | FB(\I2CMaster:scl_wire\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |      \I2CMaster:sda(0)\ | FB(\I2CMaster:sda_wire\)
     |   7 |     * |      NONE |      RES_PULL_UP |            Button_in(0) | 
-----+-----+-------+-----------+------------------+-------------------------+----------------------------------------
   1 |   0 |     * |      NONE |      HI_Z_ANALOG |                 Agnd(0) | Analog(Net_822)
     |   1 |     * |      NONE |      HI_Z_ANALOG |             Sum_node(0) | Analog(Net_824)
     |   2 |     * |      NONE |      HI_Z_ANALOG |             Feedback(0) | Analog(Net_823)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |            Quad_In_B(0) | FB(Net_74)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |            Quad_In_A(0) | FB(Net_75)
     |   6 |     * |      NONE |         CMOS_OUT |                 P1_6(0) | 
     |   7 |     * |      NONE |      HI_Z_ANALOG | \ADC_SAR_SEQ:Bypass(0)\ | Analog(\ADC_SAR_SEQ:Net_1848\)
-----+-----+-------+-----------+------------------+-------------------------+----------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |             Step_A_P(0) | In(Net_379_0)
     |   1 |     * |      NONE |         CMOS_OUT |             Step_A_N(0) | In(Net_379_2)
     |   2 |     * |      NONE |         CMOS_OUT |             Step_B_P(0) | In(Net_379_1)
     |   3 |     * |      NONE |         CMOS_OUT |             Step_B_N(0) | In(Net_379_3)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |            UD_Signal(0) | FB(Net_589)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |               UD_Ref(0) | FB(Net_591)
     |   6 |     * |      NONE |      HI_Z_ANALOG |            Analog_In(1) | Analog(Net_437)
     |   7 |     * |      NONE |      HI_Z_ANALOG |            Analog_In(0) | Analog(Net_52)
-----+-----+-------+-----------+------------------+-------------------------+----------------------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |              PWM_Pin(0) | In(Net_95)
     |   1 |     * |      NONE |      HI_Z_ANALOG |       \CapSense:Sns(0)\ | 
-----+-----+-------+-----------+------------------+-------------------------+----------------------------------------
   4 |   0 |     * |      NONE |     HI_Z_DIGITAL |  \ROSSerial_UART:rx(0)\ | FB(\ROSSerial_UART:Net_654\)
     |   1 |     * |      NONE |         CMOS_OUT |  \ROSSerial_UART:tx(0)\ | In(\ROSSerial_UART:Net_656\)
     |   2 |     * |      NONE |      HI_Z_ANALOG |      \CapSense:Cmod(0)\ | In(__ONE__), Analog(\CapSense:Net_398\)
---------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.015ms
Digital Placement phase: Elapsed time ==> 1s.450ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.074ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.655ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in RosOnAStick_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.577ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.351ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.006ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.068ms
API generation phase: Elapsed time ==> 4s.562ms
Dependency generation phase: Elapsed time ==> 0s.070ms
Cleanup phase: Elapsed time ==> 0s.014ms
