<?xml version="1.0" encoding="UTF-8"?>
<RootFolder label="COREGEN" treetype="folder" language="COREGEN">
	<Folder label="VERILOG Component Instantiation" treetype="folder">
		<Template label="color_rom" treetype="template">
 
 
// The following must be inserted into your Verilog file for this
// core to be instantiated. Change the instance name and port connections
// (in parentheses) to your own signal names.
 
color_rom YourInstanceName (
    .A(A),
    .CLK(CLK),
    .QSPO_CE(QSPO_CE),
    .QSPO(QSPO));

 
		</Template>
		<Template label="sine_rom" treetype="template">
 
 
// The following must be inserted into your Verilog file for this
// core to be instantiated. Change the instance name and port connections
// (in parentheses) to your own signal names.
 
sine_rom YourInstanceName (
    .addr(addr), // Bus [5 : 0] 
    .clk(clk),
    .dout(dout), // Bus [17 : 0] 
    .en(en));

 
		</Template>
		<Template label="text_ram" treetype="template">
 
 
// The following must be inserted into your Verilog file for this
// core to be instantiated. Change the instance name and port connections
// (in parentheses) to your own signal names.
 
text_ram YourInstanceName (
    .addra(addra),
    .addrb(addrb),
    .clka(clka),
    .clkb(clkb),
    .dina(dina),
    .doutb(doutb),
    .ena(ena),
    .enb(enb),
    .wea(wea));

 
		</Template>
	</Folder>
	<Folder label="VHDL Component Instantiation" treetype="folder">
		<Template label="color_rom" treetype="template">
 
 
-- The following code must appear in the VHDL architecture header:
 
component color_rom
    port (
    A: IN std_logic_VECTOR(5 downto 0);
    CLK: IN std_logic;
    QSPO_CE: IN std_logic;
    QSPO: OUT std_logic_VECTOR(35 downto 0));
end component;



 
-------------------------------------------------------------
 
-- The following code must appear in the VHDL architecture body.
-- Substitute your own instance name and net names.
 
your_instance_name : color_rom
        port map (
            A =&gt; A,
            CLK =&gt; CLK,
            QSPO_CE =&gt; QSPO_CE,
            QSPO =&gt; QSPO);
 
		</Template>
		<Template label="sine_rom" treetype="template">
 
 
-- The following code must appear in the VHDL architecture header:
 
component sine_rom
    port (
    addr: IN std_logic_VECTOR(5 downto 0);
    clk: IN std_logic;
    dout: OUT std_logic_VECTOR(17 downto 0);
    en: IN std_logic);
end component;


 
-------------------------------------------------------------
 
-- The following code must appear in the VHDL architecture body.
-- Substitute your own instance name and net names.
 
your_instance_name : sine_rom
        port map (
            addr =&gt; addr,
            clk =&gt; clk,
            dout =&gt; dout,
            en =&gt; en);
 
		</Template>
		<Template label="text_ram" treetype="template">
 
 
-- The following code must appear in the VHDL architecture header:
 
component text_ram
    port (
    addra: IN std_logic_VECTOR(8 downto 0);
    addrb: IN std_logic_VECTOR(8 downto 0);
    clka: IN std_logic;
    clkb: IN std_logic;
    dina: IN std_logic_VECTOR(7 downto 0);
    doutb: OUT std_logic_VECTOR(7 downto 0);
    ena: IN std_logic;
    enb: IN std_logic;
    wea: IN std_logic);
end component;



 
-------------------------------------------------------------
 
-- The following code must appear in the VHDL architecture body.
-- Substitute your own instance name and net names.
 
your_instance_name : text_ram
        port map (
            addra =&gt; addra,
            addrb =&gt; addrb,
            clka =&gt; clka,
            clkb =&gt; clkb,
            dina =&gt; dina,
            doutb =&gt; doutb,
            ena =&gt; ena,
            enb =&gt; enb,
            wea =&gt; wea);
 
		</Template>
	</Folder>
</RootFolder>
