$date
  Sat Jun 25 16:42:20 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module forwarding_unit_alu_tb $end
$var reg 5 ! register_rs1_id_ex[4:0] $end
$var reg 5 " register_rs2_id_ex[4:0] $end
$var reg 5 # register_rd_ex_mem[4:0] $end
$var reg 5 $ register_rd_mem_wb[4:0] $end
$var reg 1 % ex_mem_regwrite $end
$var reg 1 & mem_wb_regwrite $end
$var reg 2 ' sel_fwd_1[1:0] $end
$var reg 2 ( sel_fwd_2[1:0] $end
$scope module dut $end
$var reg 5 ) register_rs1_id_ex[4:0] $end
$var reg 5 * register_rs2_id_ex[4:0] $end
$var reg 5 + register_rd_ex_mem[4:0] $end
$var reg 5 , register_rd_mem_wb[4:0] $end
$var reg 1 - ex_mem_regwrite $end
$var reg 1 . mem_wb_regwrite $end
$var reg 2 / sel_fwd_1[1:0] $end
$var reg 2 0 sel_fwd_2[1:0] $end
$var reg 2 1 internal_sel_fwd_1[1:0] $end
$var reg 2 2 internal_sel_fwd_2[1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
bUUUUU !
bUUUUU "
bUUUUU #
bUUUUU $
U%
U&
b00 '
b00 (
bUUUUU )
bUUUUU *
bUUUUU +
bUUUUU ,
U-
U.
b00 /
b00 0
b00 1
b00 2
#10000000
b00010 !
b00000 "
b00010 #
b00000 $
1%
0&
b10 '
b00010 )
b00000 *
b00010 +
b00000 ,
1-
0.
b10 /
b10 1
#110000000
#120000000
#220000000
#230000000
