
# Messages from "go new"


# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 1.43 seconds, memory usage 1847296kB, peak memory usage 1847296kB (SOL-9)
go libraries
Pragma 'hls_design<>' detected on routine 'modulo_sub' (CIN-6)
Source file analysis completed (CIN-68)
# Info: Branching solution 'solution.v1' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp_md/src/ntt.cpp (CIN-69)
Pragma 'hls_design<top>' detected on routine 'inPlaceNTT_DIT_precomp' (CIN-6)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Pragma 'hls_design<>' detected on routine 'modulo_add' (CIN-6)
# Warning: last line of file ends without a newline (CRD-1)
Pragma 'hls_design<>' detected on routine 'mult' (CIN-6)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 1.42 seconds, memory usage 1379704kB, peak memory usage 1379704kB (SOL-9)
go libraries
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp_md/src/ntt.cpp (CIN-69)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Pragma 'hls_design<>' detected on routine 'modulo_sub' (CIN-6)
Pragma 'hls_design<>' detected on routine 'modulo_add' (CIN-6)
Source file analysis completed (CIN-68)
Pragma 'hls_design<top>' detected on routine 'inPlaceNTT_DIT_precomp' (CIN-6)
Moving session transcript to file "/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp_md/catapult.log"

go analyze
directive set DSP_EXTRACTION yes
go compile
solution file add ${sfd}/src/main.cpp -exclude true

solution file add ${sfd}/src/utils.cpp -exclude true
.
solution file add ${sfd}/src/ntt.cpp
set sfd [file dirname [info script]]
option set Input/CppStandard c++98
option set Input/TargetPlatform x86_64
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
solution library add Xilinx_RAMS
solution library add mgc_Xilinx-VIRTEX-7-2_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family VIRTEX-7 -speed -2 -part xc7vx690tffg1761-2

# Messages from "go compile"

# Info: Completed transformation 'compile' on solution 'inPlaceNTT_DIT_precomp.v7': elapsed time 1.69 seconds, memory usage 1847296kB, peak memory usage 1847296kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 104, Real ops = 35, Vars = 49 (SOL-21)
Optimizing block '/inPlaceNTT_DIT_precomp/mult' ... (CIN-4)
Inlining routine 'operator>><96, false>' (CIN-14)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Inlining routine 'inPlaceNTT_DIT_precomp' (CIN-14)
Synthesizing routine 'inPlaceNTT_DIT_precomp' (CIN-13)
Inlining routine 'mult' (CIN-14)
Synthesizing routine 'mult' (CIN-13)
Synthesizing routine 'modulo_sub' (CIN-13)
Design 'inPlaceNTT_DIT_precomp' was read (SOL-1)
Optimizing block '/inPlaceNTT_DIT_precomp/modulo_add' ... (CIN-4)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp_md/Catapult/inPlaceNTT_DIT_precomp.v7/CDesignChecker/design_checker.sh'
Inlining routine 'modulo_add' (CIN-14)
Synthesizing routine 'modulo_add' (CIN-13)
INOUT port 'complete' is only used as an output. (OPT-11)
INOUT port 'twiddle_h' is only used as an input. (OPT-10)
Optimizing block '/inPlaceNTT_DIT_precomp' ... (CIN-4)
Optimizing block '/inPlaceNTT_DIT_precomp/modulo_sub' ... (CIN-4)
INOUT port 'twiddle' is only used as an input. (OPT-10)
INOUT port 'run' is only used as an input. (OPT-10)
Found design routine 'modulo_sub' specified by directive (CIN-52)
Found design routine 'modulo_add' specified by directive (CIN-52)
Found top design routine 'inPlaceNTT_DIT_precomp' specified by directive (CIN-52)
Found design routine 'mult' specified by directive (CIN-52)
Loop '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' iterated at most 1025 times. (LOOP-2)
Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
Generating synthesis internal form... (CIN-3)
# Info: Starting transformation 'compile' on solution 'inPlaceNTT_DIT_precomp.v7' (SOL-8)

# Messages from "go libraries"

# Info: Design complexity at end of 'libraries': Total ops = 104, Real ops = 35, Vars = 49 (SOL-21)
# Info: Completed transformation 'libraries' on solution 'inPlaceNTT_DIT_precomp.v7': elapsed time 0.31 seconds, memory usage 1847296kB, peak memory usage 1847296kB (SOL-9)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Starting transformation 'libraries' on solution 'inPlaceNTT_DIT_precomp.v7' (SOL-8)

# Messages from "go assembly"

# Info: Design complexity at end of 'assembly': Total ops = 106, Real ops = 35, Vars = 51 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'inPlaceNTT_DIT_precomp.v7': elapsed time 0.22 seconds, memory usage 1839104kB, peak memory usage 1847296kB (SOL-9)
# Info: Starting transformation 'assembly' on solution 'inPlaceNTT_DIT_precomp.v7' (SOL-8)
go extract

# Messages from "go architect"

# Info: Design complexity at end of 'loops': Total ops = 1553, Real ops = 350, Vars = 408 (SOL-21)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v8': elapsed time 5.06 seconds, memory usage 1912832kB, peak memory usage 1978368kB (SOL-9)
Loop '/inPlaceNTT_DIT_precomp/core/main' is left rolled. (LOOP-4)
CU_DIRECTIVE sid15 SET /inPlaceNTT_DIT_precomp/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL}: Race condition
CU_DIRECTIVE sid15 SET /inPlaceNTT_DIT_precomp/core/COMP_LOOP {UNROLL 16}: Race condition
CU_DIRECTIVE sid15 SET /inPlaceNTT_DIT_precomp/vec:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL}: Race condition
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp_md/Catapult/inPlaceNTT_DIT_precomp.v8/CDesignChecker/design_checker.sh'
# Info: Branching solution 'inPlaceNTT_DIT_precomp.v8' at state 'assembly' (PRJ-2)
CU_DESIGN sid15 ADD {} {VERSION v8 SID sid15 BRANCH_SID sid11 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp_md/Catapult/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1761-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} FLOWPKGS {} SOLUTIONLIBS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name inPlaceNTT_DIT_precomp}: Race condition
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
N_UNROLL parameter 32 not an exact divisor of 1025, the total number of loop iterations. (LOOP-8)
Loop '/inPlaceNTT_DIT_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' is being partially unrolled 32 times. (LOOP-3)
/inPlaceNTT_DIT_precomp/core/COMP_LOOP/UNROLL 32
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v8' (SOL-8)
go extract
# Info: Design complexity at end of 'loops': Total ops = 816, Real ops = 189, Vars = 231 (SOL-21)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v7': elapsed time 2.09 seconds, memory usage 1839104kB, peak memory usage 1847296kB (SOL-9)
Loop '/inPlaceNTT_DIT_precomp/core/main' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v7' (SOL-8)
Loop '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' is being partially unrolled 16 times. (LOOP-3)
N_UNROLL parameter 16 not an exact divisor of 1025, the total number of loop iterations. (LOOP-8)
# Info: Design complexity at end of 'memories': Total ops = 1588, Real ops = 350, Vars = 405 (SOL-21)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v8': elapsed time 2.22 seconds, memory usage 1978368kB, peak memory usage 1978368kB (SOL-9)
I/O-Port Resource '/inPlaceNTT_DIT_precomp/modulo_add/base:rsc' (from var: base) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIT_precomp/mult/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIT_precomp/mult/x:rsc' (from var: x) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v8' (SOL-8)
I/O-Port Resource '/inPlaceNTT_DIT_precomp/mult/y_:rsc' (from var: y_) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIT_precomp/mult/y:rsc' (from var: y) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIT_precomp/modulo_sub/return:rsc' (from var: return) mapped to 'mgc_ioport.mgc_out_dreg' (size: 32). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIT_precomp/modulo_sub/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 1024 x 32). (MEM-4)
I/O-Port Resource '/inPlaceNTT_DIT_precomp/modulo_sub/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIT_precomp/modulo_add/return:rsc' (from var: return) mapped to 'mgc_ioport.mgc_out_dreg' (size: 32). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIT_precomp/modulo_add/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIT_precomp/modulo_sub/base:rsc' (from var: base) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIT_precomp/modulo_add/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIT_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIT_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
Memory Resource '/inPlaceNTT_DIT_precomp/twiddle_h:rsc' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 1024 x 32). (MEM-4)
Memory Resource '/inPlaceNTT_DIT_precomp/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 1024 x 32). (MEM-4)
I/O-Port Resource '/inPlaceNTT_DIT_precomp/mult/return:rsc' (from var: return) mapped to 'mgc_ioport.mgc_out_dreg' (size: 32). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIT_precomp/mult/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# Info: Design complexity at end of 'cluster': Total ops = 1537, Real ops = 336, Vars = 377 (SOL-21)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v8': elapsed time 5.07 seconds, memory usage 1978368kB, peak memory usage 1978368kB (SOL-9)
Module for CCORE 'mult' has been successfully synthesized (TD-4)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v8' (SOL-8)
# Info: Design complexity at end of 'architect': Total ops = 1865, Real ops = 368, Vars = 412 (SOL-21)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v8': elapsed time 3.46 seconds, memory usage 1978368kB, peak memory usage 1978368kB (SOL-9)
Design 'inPlaceNTT_DIT_precomp' contains '368' real operations. (SOL-11)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v8' (SOL-8)

# Messages from "go allocate"

# Info: Design complexity at end of 'allocate': Total ops = 1865, Real ops = 368, Vars = 412 (SOL-21)
# Info: Completed transformation 'allocate' on solution 'inPlaceNTT_DIT_precomp.v8': elapsed time 2.78 seconds, memory usage 1978368kB, peak memory usage 1978368kB (SOL-9)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP-1:VEC_LOOP' (9 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP-2:VEC_LOOP' (9 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP-7:VEC_LOOP' (9 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP-8:VEC_LOOP' (9 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP-5:VEC_LOOP' (9 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP-6:VEC_LOOP' (9 c-steps) (SCHD-7)
# Info: Initial schedule of SEQUENTIAL '/inPlaceNTT_DIT_precomp/core': Latency = 106607, Area (Datapath, Register, Total) = 26453.77, 0.00, 26453.77 (CRAAS-11)
Prescheduled SEQUENTIAL '/inPlaceNTT_DIT_precomp/core' (total length 106613 c-steps) (SCHD-8)
# Info: Final schedule of SEQUENTIAL '/inPlaceNTT_DIT_precomp/core': Latency = 106607, Area (Datapath, Register, Total) = 8192.81, 0.00, 8192.81 (CRAAS-12)
At least one feasible schedule exists. (CRAAS-9)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' (35 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/core:rlp' (0 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/main' (3 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP-19:VEC_LOOP' (9 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP-20:VEC_LOOP' (9 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP-17:VEC_LOOP' (9 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP-18:VEC_LOOP' (9 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP-23:VEC_LOOP' (9 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP-24:VEC_LOOP' (9 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP-21:VEC_LOOP' (9 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP-22:VEC_LOOP' (9 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP-11:VEC_LOOP' (9 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP-12:VEC_LOOP' (9 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP-9:VEC_LOOP' (9 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP-10:VEC_LOOP' (9 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP-15:VEC_LOOP' (9 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP-16:VEC_LOOP' (9 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP-13:VEC_LOOP' (9 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP-14:VEC_LOOP' (9 c-steps) (SCHD-7)
Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIT_precomp/core' (CRAAS-1)
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIT_precomp.v8' (SOL-8)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Info: Select qualified components for data operations ... (CRAAS-3)
Resource allocation and scheduling done. (CRAAS-2)
Netlist written to file 'schedule.gnt' (NET-4)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP-27:VEC_LOOP' (9 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP-28:VEC_LOOP' (9 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP-25:VEC_LOOP' (9 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP-26:VEC_LOOP' (9 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP-31:VEC_LOOP' (9 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP-32:VEC_LOOP' (9 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP-29:VEC_LOOP' (9 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP-3:VEC_LOOP' (9 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP-30:VEC_LOOP' (9 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP-4:VEC_LOOP' (9 c-steps) (SCHD-7)

# Messages from "go schedule"

# Info: Design complexity at end of 'schedule': Total ops = 30033, Real ops = 468, Vars = 806 (SOL-21)
# Info: Completed transformation 'schedule' on solution 'inPlaceNTT_DIT_precomp.v8': elapsed time 39.06 seconds, memory usage 2043332kB, peak memory usage 2043904kB (SOL-9)
Global signal 'vec:rsc.adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
Global signal 'p:rsc.dat' added to design 'inPlaceNTT_DIT_precomp' for component 'p:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
Global signal 'vec:rsc.adrb' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.db' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
Global signal 'twiddle:rsc.db' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.web' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.qa' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.adrb' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
Global signal 'r:rsc.dat' added to design 'inPlaceNTT_DIT_precomp' for component 'r:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'p:rsc' (SCHD-46)
Global signal 'twiddle:rsc.qb' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'r:rsc' (SCHD-46)
Global signal 'twiddle_h:rsc.web' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.qb' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.adrb' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.db' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle:rsc.da' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.wea' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
Global signal 'twiddle:rsc.adra' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
Global signal 'complete:rsc.vld' added to design 'inPlaceNTT_DIT_precomp' for component 'complete:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle_h:rsc' (SCHD-46)
Global signal 'vec:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy:obj' (LIB-3)
Global signal 'complete:rsc.rdy' added to design 'inPlaceNTT_DIT_precomp' for component 'complete:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.wea' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.qa' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.adra' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.da' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'r:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'r:rsc.triosy:obj' (LIB-3)
Global signal 'p:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'p:rsc.triosy:obj' (LIB-3)
Global signal 'twiddle_h:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle_h:rsc.triosy:obj' (LIB-3)
Global signal 'twiddle:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Info: Creating buffer for wait controller for component 'run:rsc' (SCHD-46)
Global signal 'run:rsc.rdy' added to design 'inPlaceNTT_DIT_precomp' for component 'run:rsci' (LIB-3)
Global signal 'vec:rsc.web' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.qb' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Info: Starting transformation 'schedule' on solution 'inPlaceNTT_DIT_precomp.v8' (SOL-8)
Global signal 'run:rsc.vld' added to design 'inPlaceNTT_DIT_precomp' for component 'run:rsci' (LIB-3)
Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIT_precomp/core' (CRAAS-1)
# Info: Running transformation 'schedule' on solution 'inPlaceNTT_DIT_precomp.v8': elapsed time 23.63 seconds, memory usage 2043332kB, peak memory usage 2043904kB (SOL-15)
# Warning: Input port 'r:rsc.dat' is never used. (OPT-4)
Report written to file 'cycle.rpt'

# Messages from "go dpfsm"

# Info: Design complexity at end of 'dpfsm': Total ops = 5862, Real ops = 2326, Vars = 1101 (SOL-21)
# Info: Completed transformation 'dpfsm' on solution 'inPlaceNTT_DIT_precomp.v8': elapsed time 23.33 seconds, memory usage 2043332kB, peak memory usage 2043904kB (SOL-9)
Creating shared register 'VEC_LOOP:mult(vec)#1.sva' for variables 'VEC_LOOP:mult(vec)#1.sva, VEC_LOOP:mult(vec)#10.sva, VEC_LOOP:mult(vec)#11.sva, VEC_LOOP:mult(vec)#12.sva, VEC_LOOP:mult(vec)#13.sva, VEC_LOOP:mult(vec)#14.sva, VEC_LOOP:mult(vec)#15.sva, VEC_LOOP:mult(vec)#16.sva, VEC_LOOP:mult(vec)#17.sva, VEC_LOOP:mult(vec)#18.sva, VEC_LOOP:mult(vec)#19.sva, VEC_LOOP:mult(vec)#2.sva, VEC_LOOP:mult(vec)#20.sva, VEC_LOOP:mult(vec)#21.sva, VEC_LOOP:mult(vec)#22.sva, VEC_LOOP:mult(vec)#23.sva, VEC_LOOP:mult(vec)#24.sva, VEC_LOOP:mult(vec)#25.sva, VEC_LOOP:mult(vec)#26.sva, VEC_LOOP:mult(vec)#27.sva, VEC_LOOP:mult(vec)#28.sva, VEC_LOOP:mult(vec)#29.sva, VEC_LOOP:mult(vec)#3.sva, VEC_LOOP:mult(vec)#30.sva, VEC_LOOP:mult(vec)#31.sva, VEC_LOOP:mult(vec)#4.sva, VEC_LOOP:mult(vec)#5.sva, VEC_LOOP:mult(vec)#6.sva, VEC_LOOP:mult(vec)#7.sva, VEC_LOOP:mult(vec)#8.sva, VEC_LOOP:mult(vec)#9.sva, VEC_LOOP:mult(vec).sva' (31 registers deleted). (FSM-3)
Creating shared register 'VEC_LOOP:acc#11.psp.sva' for variables 'VEC_LOOP:acc#11.psp.sva, VEC_LOOP:acc#13.psp.sva, VEC_LOOP:acc#15.psp.sva, VEC_LOOP:acc#17.psp.sva, VEC_LOOP:acc#19.psp.sva, VEC_LOOP:acc#21.psp.sva, VEC_LOOP:acc#23.psp.sva, VEC_LOOP:acc#25.psp.sva, COMP_LOOP-3:twiddle_f:mul.psp.sva, VEC_LOOP:acc#12.psp.sva, VEC_LOOP:acc#16.psp.sva, VEC_LOOP:acc#20.psp.sva, VEC_LOOP:acc#24.psp.sva, VEC_LOOP:acc#14.psp.sva, VEC_LOOP:acc#22.psp.sva' (2 registers deleted). (FSM-3)
Creating shared register 'VEC_LOOP:j#10(10:0).sva#1' for variables 'VEC_LOOP:j#10(10:0).sva#1, VEC_LOOP:j#11(10:0).sva#1, VEC_LOOP:j#12(10:0).sva#1, VEC_LOOP:j#13(10:0).sva#1, VEC_LOOP:j#14(10:0).sva#1, VEC_LOOP:j#15(10:0).sva#1, VEC_LOOP:j#16(10:0).sva#1, VEC_LOOP:j#17(10:0).sva#1, VEC_LOOP:j#18(10:0).sva#1, VEC_LOOP:j#19(10:0).sva#1, VEC_LOOP:j#2(10:0).sva#1, VEC_LOOP:j#20(10:0).sva#1, VEC_LOOP:j#21(10:0).sva#1, VEC_LOOP:j#22(10:0).sva#1, VEC_LOOP:j#23(10:0).sva#1, VEC_LOOP:j#24(10:0).sva#1, VEC_LOOP:j#25(10:0).sva#1, VEC_LOOP:j#26(10:0).sva#1, VEC_LOOP:j#27(10:0).sva#1, VEC_LOOP:j#28(10:0).sva#1, VEC_LOOP:j#29(10:0).sva#1, VEC_LOOP:j#3(10:0).sva#1, VEC_LOOP:j#30(10:0).sva#1, VEC_LOOP:j#31(10:0).sva#1, VEC_LOOP:j#4(10:0).sva#1, VEC_LOOP:j#5(10:0).sva#1, VEC_LOOP:j#6(10:0).sva#1, VEC_LOOP:j#7(10:0).sva#1, VEC_LOOP:j#8(10:0).sva#1, VEC_LOOP:j#9(10:0).sva#1, VEC_LOOP:j(10:0).sva#1' (30 registers deleted). (FSM-3)
Creating shared register 'VEC_LOOP:acc#1.cse#10.sva' for variables 'VEC_LOOP:acc#1.cse#10.sva, VEC_LOOP:acc#1.cse#12.sva, VEC_LOOP:acc#1.cse#14.sva, VEC_LOOP:acc#1.cse#16.sva, VEC_LOOP:acc#1.cse#18.sva, VEC_LOOP:acc#1.cse#2.sva, VEC_LOOP:acc#1.cse#20.sva, VEC_LOOP:acc#1.cse#22.sva, VEC_LOOP:acc#1.cse#24.sva, VEC_LOOP:acc#1.cse#26.sva, VEC_LOOP:acc#1.cse#28.sva, VEC_LOOP:acc#1.cse#30.sva, VEC_LOOP:acc#1.cse#4.sva, VEC_LOOP:acc#1.cse#6.sva, VEC_LOOP:acc#1.cse#8.sva, VEC_LOOP:acc#1.cse.sva, COMP_LOOP:twiddle_f:mul.cse#2.sva, VEC_LOOP:j#10(10:0).sva(9:0), VEC_LOOP:j#12(10:0).sva(9:0), VEC_LOOP:j#14(10:0).sva(9:0), VEC_LOOP:j#16(10:0).sva(9:0), VEC_LOOP:j#18(10:0).sva(9:0), VEC_LOOP:j#2(10:0).sva(9:0), VEC_LOOP:j#20(10:0).sva(9:0), VEC_LOOP:j#22(10:0).sva(9:0), VEC_LOOP:j#24(10:0).sva(9:0), VEC_LOOP:j#26(10:0).sva(9:0), VEC_LOOP:j#28(10:0).sva(9:0), VEC_LOOP:j#30(10:0).sva(9:0), VEC_LOOP:j#4(10:0).sva(9:0), VEC_LOOP:j#6(10:0).sva(9:0), VEC_LOOP:j#8(10:0).sva(9:0), VEC_LOOP:j(10:0).sva(9:0), VEC_LOOP:j#11(10:0).sva(9:0), VEC_LOOP:j#13(10:0).sva(9:0), VEC_LOOP:j#15(10:0).sva(9:0), VEC_LOOP:j#19(10:0).sva(9:0), VEC_LOOP:j#21(10:0).sva(9:0), VEC_LOOP:j#23(10:0).sva(9:0), VEC_LOOP:j#27(10:0).sva(9:0), VEC_LOOP:j#29(10:0).sva(9:0), VEC_LOOP:j#3(10:0).sva(9:0), VEC_LOOP:j#31(10:0).sva(9:0), VEC_LOOP:j#5(10:0).sva(9:0), VEC_LOOP:j#7(10:0).sva(9:0), VEC_LOOP:j#17(10:0).sva(9:0), VEC_LOOP:j#25(10:0).sva(9:0), VEC_LOOP:j#9(10:0).sva(9:0)' (47 registers deleted). (FSM-3)
Creating shared register 'VEC_LOOP:acc#10.cse#1.sva' for variables 'VEC_LOOP:acc#10.cse#1.sva, VEC_LOOP:acc#10.cse#10.sva, VEC_LOOP:acc#10.cse#11.sva, VEC_LOOP:acc#10.cse#12.sva, VEC_LOOP:acc#10.cse#13.sva, VEC_LOOP:acc#10.cse#14.sva, VEC_LOOP:acc#10.cse#15.sva, VEC_LOOP:acc#10.cse#16.sva, VEC_LOOP:acc#10.cse#17.sva, VEC_LOOP:acc#10.cse#18.sva, VEC_LOOP:acc#10.cse#19.sva, VEC_LOOP:acc#10.cse#2.sva, VEC_LOOP:acc#10.cse#20.sva, VEC_LOOP:acc#10.cse#21.sva, VEC_LOOP:acc#10.cse#22.sva, VEC_LOOP:acc#10.cse#23.sva, VEC_LOOP:acc#10.cse#24.sva, VEC_LOOP:acc#10.cse#25.sva, VEC_LOOP:acc#10.cse#26.sva, VEC_LOOP:acc#10.cse#27.sva, VEC_LOOP:acc#10.cse#28.sva, VEC_LOOP:acc#10.cse#29.sva, VEC_LOOP:acc#10.cse#3.sva, VEC_LOOP:acc#10.cse#30.sva, VEC_LOOP:acc#10.cse#31.sva, VEC_LOOP:acc#10.cse#4.sva, VEC_LOOP:acc#10.cse#5.sva, VEC_LOOP:acc#10.cse#6.sva, VEC_LOOP:acc#10.cse#7.sva, VEC_LOOP:acc#10.cse#8.sva, VEC_LOOP:acc#10.cse#9.sva, VEC_LOOP:acc#10.cse.sva' (31 registers deleted). (FSM-3)
Creating shared register 'COMP_LOOP:twiddle_f#11.sva' for variables 'COMP_LOOP:twiddle_f#11.sva, COMP_LOOP:twiddle_f#13.sva, COMP_LOOP:twiddle_f#15.sva, COMP_LOOP:twiddle_f#17.sva, COMP_LOOP:twiddle_f#19.sva, COMP_LOOP:twiddle_f#21.sva, COMP_LOOP:twiddle_f#23.sva, COMP_LOOP:twiddle_f#25.sva, COMP_LOOP:twiddle_f#27.sva, COMP_LOOP:twiddle_f#29.sva, COMP_LOOP:twiddle_f#31.sva, COMP_LOOP:twiddle_f#4.sva, COMP_LOOP:twiddle_f#6.sva, COMP_LOOP:twiddle_f#8.sva, VEC_LOOP:j#1.sva, VEC_LOOP:modulo_sub(return)#1.sva, VEC_LOOP:modulo_sub(return)#2.sva, VEC_LOOP:modulo_sub(return)#9.sva, VEC_LOOP:modulo_sub(return).sva' (18 registers deleted). (FSM-3)
# Info: Starting transformation 'dpfsm' on solution 'inPlaceNTT_DIT_precomp.v8' (SOL-8)
Creating shared register 'COMP_LOOP:twiddle_f#1.sva' for variables 'COMP_LOOP:twiddle_f#1.sva, COMP_LOOP:twiddle_f#10.sva, COMP_LOOP:twiddle_f#12.sva, COMP_LOOP:twiddle_f#14.sva, COMP_LOOP:twiddle_f#16.sva, COMP_LOOP:twiddle_f#18.sva, COMP_LOOP:twiddle_f#2.sva, COMP_LOOP:twiddle_f#20.sva, COMP_LOOP:twiddle_f#22.sva, COMP_LOOP:twiddle_f#24.sva, COMP_LOOP:twiddle_f#26.sva, COMP_LOOP:twiddle_f#28.sva, COMP_LOOP:twiddle_f#3.sva, COMP_LOOP:twiddle_f#30.sva, COMP_LOOP:twiddle_f#5.sva, COMP_LOOP:twiddle_f#7.sva, COMP_LOOP:twiddle_f.sva, VEC_LOOP:modulo_sub(return)#8.sva' (17 registers deleted). (FSM-3)
Creating shared register 'COMP_LOOP:twiddle_help#11.sva' for variables 'COMP_LOOP:twiddle_help#11.sva, COMP_LOOP:twiddle_help#13.sva, COMP_LOOP:twiddle_help#15.sva, COMP_LOOP:twiddle_help#17.sva, COMP_LOOP:twiddle_help#19.sva, COMP_LOOP:twiddle_help#21.sva, COMP_LOOP:twiddle_help#23.sva, COMP_LOOP:twiddle_help#25.sva, COMP_LOOP:twiddle_help#27.sva, COMP_LOOP:twiddle_help#29.sva, COMP_LOOP:twiddle_help#31.sva, COMP_LOOP:twiddle_help#4.sva, COMP_LOOP:twiddle_help#6.sva, COMP_LOOP:twiddle_help#8.sva' (13 registers deleted). (FSM-3)
Performing FSM extraction... (FSM-1)
Creating shared register 'COMP_LOOP:twiddle_help#1.sva' for variables 'COMP_LOOP:twiddle_help#1.sva, COMP_LOOP:twiddle_help#10.sva, COMP_LOOP:twiddle_help#12.sva, COMP_LOOP:twiddle_help#14.sva, COMP_LOOP:twiddle_help#16.sva, COMP_LOOP:twiddle_help#18.sva, COMP_LOOP:twiddle_help#2.sva, COMP_LOOP:twiddle_help#20.sva, COMP_LOOP:twiddle_help#22.sva, COMP_LOOP:twiddle_help#24.sva, COMP_LOOP:twiddle_help#26.sva, COMP_LOOP:twiddle_help#28.sva, COMP_LOOP:twiddle_help#3.sva, COMP_LOOP:twiddle_help#30.sva, COMP_LOOP:twiddle_help#5.sva, COMP_LOOP:twiddle_help#7.sva, COMP_LOOP:twiddle_help.sva' (16 registers deleted). (FSM-3)
Creating shared register 'VEC_LOOP:acc#12.psp.sva' for variables 'VEC_LOOP:acc#12.psp.sva, VEC_LOOP:acc#16.psp.sva, VEC_LOOP:acc#20.psp.sva, VEC_LOOP:acc#24.psp.sva' (3 registers deleted). (FSM-3)
Creating shared register 'VEC_LOOP:acc#11.psp.sva' for variables 'VEC_LOOP:acc#11.psp.sva, VEC_LOOP:acc#13.psp.sva, VEC_LOOP:acc#15.psp.sva, VEC_LOOP:acc#17.psp.sva, VEC_LOOP:acc#19.psp.sva, VEC_LOOP:acc#21.psp.sva, VEC_LOOP:acc#23.psp.sva, VEC_LOOP:acc#25.psp.sva, COMP_LOOP-3:twiddle_f:mul.psp.sva' (8 registers deleted). (FSM-3)
Creating shared register 'factor1#1.sva' for variables 'factor1#1.sva, factor1#10.sva, factor1#11.sva, factor1#12.sva, factor1#13.sva, factor1#14.sva, factor1#15.sva, factor1#16.sva, factor1#17.sva, factor1#18.sva, factor1#19.sva, factor1#2.sva, factor1#20.sva, factor1#21.sva, factor1#22.sva, factor1#23.sva, factor1#24.sva, factor1#25.sva, factor1#26.sva, factor1#27.sva, factor1#28.sva, factor1#29.sva, factor1#3.sva, factor1#30.sva, factor1#31.sva, factor1#4.sva, factor1#5.sva, factor1#6.sva, factor1#7.sva, factor1#8.sva, factor1#9.sva, factor1.sva' (31 registers deleted). (FSM-3)
Creating shared register 'COMP_LOOP:twiddle_f#9.sva' for variables 'COMP_LOOP:twiddle_f#9.sva, VEC_LOOP:j#1.sva#1, VEC_LOOP:modulo_sub(return)#10.sva, VEC_LOOP:modulo_sub(return)#11.sva, VEC_LOOP:modulo_sub(return)#12.sva, VEC_LOOP:modulo_sub(return)#13.sva, VEC_LOOP:modulo_sub(return)#14.sva, VEC_LOOP:modulo_sub(return)#15.sva, VEC_LOOP:modulo_sub(return)#16.sva, VEC_LOOP:modulo_sub(return)#17.sva, VEC_LOOP:modulo_sub(return)#18.sva, VEC_LOOP:modulo_sub(return)#19.sva, VEC_LOOP:modulo_sub(return)#20.sva, VEC_LOOP:modulo_sub(return)#21.sva, VEC_LOOP:modulo_sub(return)#22.sva, VEC_LOOP:modulo_sub(return)#23.sva, VEC_LOOP:modulo_sub(return)#24.sva, VEC_LOOP:modulo_sub(return)#25.sva, VEC_LOOP:modulo_sub(return)#26.sva, VEC_LOOP:modulo_sub(return)#27.sva, VEC_LOOP:modulo_sub(return)#28.sva, VEC_LOOP:modulo_sub(return)#29.sva, VEC_LOOP:modulo_sub(return)#3.sva, VEC_LOOP:modulo_sub(return)#30.sva, VEC_LOOP:modulo_sub(return)#31.sva, VEC_LOOP:modulo_sub(return)#4.sva, VEC_LOOP:modulo_sub(return)#5.sva, VEC_LOOP:modulo_sub(return)#6.sva, VEC_LOOP:modulo_sub(return)#7.sva' (28 registers deleted). (FSM-3)

# Messages from "go extract"

# Info: Design complexity at end of 'instance': Total ops = 4982, Real ops = 2023, Vars = 4503 (SOL-21)
# Info: Completed transformation 'instance' on solution 'inPlaceNTT_DIT_precomp.v8': elapsed time 9.96 seconds, memory usage 2043332kB, peak memory usage 2043904kB (SOL-9)
Netlist written to file 'schematic.nlv' (NET-4)
# Info: Starting transformation 'instance' on solution 'inPlaceNTT_DIT_precomp.v8' (SOL-8)
# Info: Design complexity at end of 'extract': Total ops = 4879, Real ops = 1990, Vars = 1035 (SOL-21)
# Info: Completed transformation 'extract' on solution 'inPlaceNTT_DIT_precomp.v8': elapsed time 19.37 seconds, memory usage 2108868kB, peak memory usage 2108868kB (SOL-9)
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: ../td_ccore_solutions/modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350_0/rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.vhd
order file name is: rtl.vhdl_order.txt
generate concat
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.vhd
Add dependent file: ./rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
order file name is: rtl.vhdl_order_sim.txt
Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp_md/Catapult/inPlaceNTT_DIT_precomp.v8/concat_rtl.vhdl
Add dependent file: ../td_ccore_solutions/mult_211a0e259bca55d0a7d87e37cf4e500170bb_0/rtl.vhdl
Add dependent file: ../td_ccore_solutions/modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028_0/rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
Add dependent file: ../td_ccore_solutions/modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350_0/rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.vhd
Add dependent file: ../td_ccore_solutions/mult_211a0e259bca55d0a7d87e37cf4e500170bb_0/rtl.vhdl
Add dependent file: ../td_ccore_solutions/modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028_0/rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Add dependent file: ../td_ccore_solutions/modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028_0/rtl.v
Add dependent file: ../td_ccore_solutions/modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350_0/rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.v
order file name is: rtl.v_order.txt
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.v
order file name is: rtl.v_order_sim.txt
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
Add dependent file: ../td_ccore_solutions/mult_211a0e259bca55d0a7d87e37cf4e500170bb_0/rtl.v
Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp_md/Catapult/inPlaceNTT_DIT_precomp.v8/concat_rtl.v
Add dependent file: ./rtl.v
Report written to file 'rtl.rpt'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
Add dependent file: ../td_ccore_solutions/mult_211a0e259bca55d0a7d87e37cf4e500170bb_0/rtl.v
Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp_md/Catapult/inPlaceNTT_DIT_precomp.v8/concat_sim_rtl.v
Add dependent file: ./rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.v
# Info: Starting transformation 'extract' on solution 'inPlaceNTT_DIT_precomp.v8' (SOL-8)
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Add dependent file: ../td_ccore_solutions/modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028_0/rtl.v
Add dependent file: ../td_ccore_solutions/modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350_0/rtl.v
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
Generating SCVerify testbench files
Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp_md/Catapult/inPlaceNTT_DIT_precomp.v8/concat_sim_rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
Add dependent file: ./rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Error: Top function does not appear to have the CCS_BLOCK macro wrapping the function name
Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
Netlist written to file 'rtl.v' (NET-4)
generate concat
Netlist written to file 'rtl.vhdl' (NET-4)
Generating scverify_top.cpp ()
