#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed May 31 00:57:08 2023
# Process ID: 29575
# Current directory: /sim2/akashl/ember-fpga
# Command line: vivado ember-genesys2.xpr
# Log file: /sim2/akashl/ember-fpga/vivado.log
# Journal file: /sim2/akashl/ember-fpga/vivado.jou
#-----------------------------------------------------------
start_gui
open_project ember-genesys2.xpr
open_bd_design {/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/bd/ember_fpga/ember_fpga.bd}
update_compile_order -fileset sources_1
update_module_reference ember_fpga_rram_top_wrapper_0_0
delete_bd_objs [get_bd_cells xlconstant_0]
delete_bd_objs [get_bd_cells xlconstant_1]
delete_bd_objs [get_bd_nets xlconstant_2_dout] [get_bd_cells xlconstant_2]
delete_bd_objs [get_bd_nets xlconstant_3_dout] [get_bd_cells xlconstant_3]
delete_bd_objs [get_bd_nets xlconstant_0_dout1]
delete_bd_objs [get_bd_nets xlconstant_0_dout]
connect_bd_net [get_bd_ports aclk] [get_bd_pins rram_top_wrapper_0/aclk]
connect_bd_net [get_bd_ports bsl_dac_en] [get_bd_pins rram_top_wrapper_0/bsl_dac_en]
connect_bd_net [get_bd_ports bl_en] [get_bd_pins rram_top_wrapper_0/bl_en]
connect_bd_net [get_bd_ports sl_en] [get_bd_pins rram_top_wrapper_0/sl_en]
connect_bd_net [get_bd_ports bleed_en] [get_bd_pins rram_top_wrapper_0/bleed_en]
connect_bd_net [get_bd_ports set_rst] [get_bd_pins rram_top_wrapper_0/set_rst]
connect_bd_net [get_bd_ports read_dac_config] [get_bd_pins rram_top_wrapper_0/read_dac_config]
connect_bd_net [get_bd_ports wl_en] [get_bd_pins rram_top_wrapper_0/wl_en]
connect_bd_net [get_bd_ports wl_dac_en] [get_bd_pins rram_top_wrapper_0/wl_dac_en]
connect_bd_net [get_bd_ports read_dac_en] [get_bd_pins rram_top_wrapper_0/read_dac_en]
regenerate_bd_layout
startgroup
create_bd_port -dir O -from 4 -to 0 bsl_dac_config
connect_bd_net [get_bd_pins /rram_top_wrapper_0/bsl_dac_config] [get_bd_ports bsl_dac_config]
endgroup
connect_bd_net [get_bd_ports clamp_ref] [get_bd_pins rram_top_wrapper_0/clamp_ref]
disconnect_bd_net /clk [get_bd_ports sa_clk]
connect_bd_net [get_bd_ports sa_clk] [get_bd_pins rram_top_wrapper_0/sa_clk]
delete_bd_objs [get_bd_nets clk_wiz_clk_out2]
connect_bd_net [get_bd_ports sa_en] [get_bd_pins rram_top_wrapper_0/sa_en]
startgroup
create_bd_port -dir O we
connect_bd_net [get_bd_pins /rram_top_wrapper_0/we] [get_bd_ports we]
endgroup
startgroup
create_bd_port -dir O -from 7 -to 0 wl_dac_config
connect_bd_net [get_bd_pins /rram_top_wrapper_0/wl_dac_config] [get_bd_ports wl_dac_config]
endgroup
regenerate_bd_layout
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.CLKOUT2_USED {false} CONFIG.MMCM_CLKOUT1_DIVIDE {1} CONFIG.NUM_OUT_CLKS {1}] [get_bd_cells clk_wiz]
endgroup
regenerate_bd_layout
regenerate_bd_layout
delete_bd_objs [get_bd_cells ila_0]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
regenerate_bd_layout
reset_run ember_fpga_clk_wiz_0_synth_1
launch_runs ember_fpga_clk_wiz_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 48
wait_on_run synth_1
open_run synth_1 -name synth_1
check_timing -verbose -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_methodology -name ultrafast_methodology_1
launch_runs impl_1 -jobs 48
wait_on_run impl_1
close_design
open_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 48
wait_on_run impl_1
close_design
open_run synth_1 -name synth_1
check_timing -verbose -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing -delay_type min_max -max_paths 10 -sort_by group -input_pins -routable_nets -name timing_1
report_cdc -name cdc_1
report_pulse_width -significant_digits 3 -name timing_1
report_methodology -name ultrafast_methodology_1
close_design
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
create_ip_run [get_files -of_objects [get_fileset sources_1] /sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/bd/ember_fpga/ember_fpga.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
open_bd_design {/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/bd/ember_fpga/ember_fpga.bd}
reset_run impl_1 -prev_step 
open_run synth_1 -name synth_1
report_drc -name drc_1 -ruledecks {default}
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_methodology -name ultrafast_methodology_1
reset_run synth_1
launch_runs impl_1 -jobs 48
wait_on_run impl_1
close_design
reset_run impl_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
reset_run synth_1
launch_runs impl_1 -jobs 48
wait_on_run impl_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
open_run impl_1
report_methodology -name ultrafast_methodology_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_methodology -name ultrafast_methodology_2
open_run synth_1 -name synth_1
report_methodology -name ultrafast_methodology_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/bd/ember_fpga/ember_fpga.bd]
refresh_design
