# mealy-moore-fsm_project
This project implements Finite State Machines (FSM) using Verilog, covering both Mealy and Moore models. It includes state diagrams, Verilog code, and testbenches for real-time system control applications, verified through simulation and FPGA synthesis.
