vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/sim/PmodMTDS_axi_quad_spi_0_0.vhd" \
"../../../bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_gpio_0_0/sim/PmodMTDS_axi_gpio_0_0.vhd" \
"../../../bd/design_1/ip/design_1_PmodMTDS_0_0/src/axi_timer_0/sim/axi_timer_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_1_0/sim/design_1_axi_gpio_1_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_2_0/sim/design_1_axi_gpio_2_0.vhd" \

vhdl xbip_dsp48_wrapper_v3_0_4  \
"../../../../OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/xbip_dsp48_macro_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \

vhdl xbip_utils_v3_0_10  \
"../../../../OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/xbip_dsp48_macro_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" \

vhdl xbip_pipe_v3_0_6  \
"../../../../OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/xbip_dsp48_macro_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \

vhdl xbip_dsp48_macro_v3_0_17  \
"../../../../OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/xbip_dsp48_macro_0/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/xbip_dsp48_macro_0/sim/xbip_dsp48_macro_0.vhd" \

vhdl c_reg_fd_v12_0_6  \
"../../../../OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/cordic_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd" \

vhdl xbip_dsp48_addsub_v3_0_6  \
"../../../../OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/cordic_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \

vhdl xbip_addsub_v3_0_6  \
"../../../../OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/cordic_0/hdl/xbip_addsub_v3_0_vh_rfs.vhd" \

vhdl c_addsub_v12_0_13  \
"../../../../OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/cordic_0/hdl/c_addsub_v12_0_vh_rfs.vhd" \

vhdl xbip_bram18k_v3_0_6  \
"../../../../OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/cordic_0/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \

vhdl mult_gen_v12_0_15  \
"../../../../OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/cordic_0/hdl/mult_gen_v12_0_vh_rfs.vhd" \

vhdl axi_utils_v2_0_6  \
"../../../../OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/cordic_0/hdl/axi_utils_v2_0_vh_rfs.vhd" \

vhdl cordic_v6_0_15  \
"../../../../OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/cordic_0/hdl/cordic_v6_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/cordic_0/sim/cordic_0.vhd" \

nosort
