Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.41 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.42 secs
 
--> Reading design: LFSR_TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "LFSR_TOP.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "LFSR_TOP"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : LFSR_TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\uofa\users$\users6\a1687296\Xilinx\LFSR\Clock_Divider.v" into library work
Parsing module <Clock_Divider>.
Analyzing Verilog file "\\uofa\users$\users6\a1687296\Xilinx\LFSR\LFSR_TOP.v" into library work
Parsing module <LFSR_TOP>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <LFSR_TOP>.

Elaborating module <Clock_Divider>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <LFSR_TOP>.
    Related source file is "\\uofa\users$\users6\a1687296\Xilinx\LFSR\LFSR_TOP.v".
    Register <out_reg> equivalent to <Led> has been removed
    Found 8-bit register for signal <Led>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <LFSR_TOP> synthesized.

Synthesizing Unit <Clock_Divider>.
    Related source file is "\\uofa\users$\users6\a1687296\Xilinx\LFSR\Clock_Divider.v".
WARNING:Xst:2935 - Signal 'clk_div<31>', unconnected in block 'Clock_Divider', is tied to its initial value (0).
    Found 1-bit register for signal <clk_div<2>>.
    Found 1-bit register for signal <clk_div<3>>.
    Found 1-bit register for signal <clk_div<4>>.
    Found 1-bit register for signal <clk_div<5>>.
    Found 1-bit register for signal <clk_div<6>>.
    Found 1-bit register for signal <clk_div<7>>.
    Found 1-bit register for signal <clk_div<8>>.
    Found 1-bit register for signal <clk_div<9>>.
    Found 1-bit register for signal <clk_div<10>>.
    Found 1-bit register for signal <clk_div<11>>.
    Found 1-bit register for signal <clk_div<12>>.
    Found 1-bit register for signal <clk_div<13>>.
    Found 1-bit register for signal <clk_div<14>>.
    Found 1-bit register for signal <clk_div<15>>.
    Found 1-bit register for signal <clk_div<16>>.
    Found 1-bit register for signal <clk_div<17>>.
    Found 1-bit register for signal <clk_div<18>>.
    Found 1-bit register for signal <clk_div<19>>.
    Found 1-bit register for signal <clk_div<20>>.
    Found 1-bit register for signal <clk_div<21>>.
    Found 1-bit register for signal <clk_div<22>>.
    Found 1-bit register for signal <clk_div<23>>.
    Found 1-bit register for signal <clk_div<24>>.
    Found 1-bit register for signal <clk_div<25>>.
    Found 1-bit register for signal <clk_div<26>>.
    Found 1-bit register for signal <clk_div<27>>.
    Found 1-bit register for signal <clk_div<28>>.
    Found 1-bit register for signal <clk_div<29>>.
    Found 1-bit register for signal <clk_div<30>>.
    Found 1-bit register for signal <clk_div<1>>.
    Summary:
	inferred  30 D-type flip-flop(s).
Unit <Clock_Divider> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 31
 1-bit register                                        : 30
 8-bit register                                        : 1
# Xors                                                 : 1
 1-bit xor4                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 38
 Flip-Flops                                            : 38
# Xors                                                 : 1
 1-bit xor4                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <LFSR_TOP> ...

Optimizing unit <Clock_Divider> ...
WARNING:Xst:2677 - Node <alt_clk/clk_div_30> of sequential type is unconnected in block <LFSR_TOP>.
WARNING:Xst:2677 - Node <alt_clk/clk_div_29> of sequential type is unconnected in block <LFSR_TOP>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block LFSR_TOP, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 36
 Flip-Flops                                            : 36

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : LFSR_TOP.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 29
#      INV                         : 28
#      LUT4                        : 1
# FlipFlops/Latches                : 36
#      FD                          : 36
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              36  out of  18224     0%  
 Number of Slice LUTs:                   29  out of   9112     0%  
    Number used as Logic:                29  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     36
   Number with an unused Flip Flop:       0  out of     36     0%  
   Number with an unused LUT:             7  out of     36    19%  
   Number of fully used LUT-FF pairs:    29  out of     36    80%  
   Number of unique control sets:        29

IO Utilization: 
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    232     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------+-------+
Clock Signal                       | Clock buffer(FF name)   | Load  |
-----------------------------------+-------------------------+-------+
alt_clk/clk_div_28                 | NONE(Led_0)             | 8     |
alt_clk/clk_div_27                 | NONE(alt_clk/clk_div_28)| 1     |
alt_clk/clk_div_26                 | NONE(alt_clk/clk_div_27)| 1     |
alt_clk/clk_div_25                 | NONE(alt_clk/clk_div_26)| 1     |
alt_clk/clk_div_24                 | NONE(alt_clk/clk_div_25)| 1     |
alt_clk/clk_div_23                 | NONE(alt_clk/clk_div_24)| 1     |
alt_clk/clk_div_22                 | NONE(alt_clk/clk_div_23)| 1     |
alt_clk/clk_div_21                 | NONE(alt_clk/clk_div_22)| 1     |
alt_clk/clk_div_20                 | NONE(alt_clk/clk_div_21)| 1     |
alt_clk/clk_div_19                 | NONE(alt_clk/clk_div_20)| 1     |
alt_clk/clk_div_18                 | NONE(alt_clk/clk_div_19)| 1     |
alt_clk/clk_div_17                 | NONE(alt_clk/clk_div_18)| 1     |
alt_clk/clk_div_16                 | NONE(alt_clk/clk_div_17)| 1     |
alt_clk/clk_div_15                 | NONE(alt_clk/clk_div_16)| 1     |
alt_clk/clk_div_14                 | NONE(alt_clk/clk_div_15)| 1     |
alt_clk/clk_div_13                 | NONE(alt_clk/clk_div_14)| 1     |
alt_clk/clk_div_12                 | NONE(alt_clk/clk_div_13)| 1     |
alt_clk/clk_div_11                 | NONE(alt_clk/clk_div_12)| 1     |
alt_clk/clk_div_10                 | NONE(alt_clk/clk_div_11)| 1     |
alt_clk/clk_div_9                  | NONE(alt_clk/clk_div_10)| 1     |
alt_clk/clk_div_8                  | NONE(alt_clk/clk_div_9) | 1     |
alt_clk/clk_div_7                  | NONE(alt_clk/clk_div_8) | 1     |
alt_clk/clk_div_6                  | NONE(alt_clk/clk_div_7) | 1     |
alt_clk/clk_div_5                  | NONE(alt_clk/clk_div_6) | 1     |
alt_clk/clk_div_4                  | NONE(alt_clk/clk_div_5) | 1     |
alt_clk/clk_div_3                  | NONE(alt_clk/clk_div_4) | 1     |
alt_clk/clk_div_2                  | NONE(alt_clk/clk_div_3) | 1     |
alt_clk/clk_div_1                  | NONE(alt_clk/clk_div_2) | 1     |
clk                                | BUFGP                   | 1     |
-----------------------------------+-------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.510ns (Maximum Frequency: 398.406MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.240ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'alt_clk/clk_div_28'
  Clock period: 1.895ns (frequency: 527.704MHz)
  Total number of paths / destination ports: 14 / 8
-------------------------------------------------------------------------
Delay:               1.895ns (Levels of Logic = 1)
  Source:            Led_7 (FF)
  Destination:       Led_0 (FF)
  Source Clock:      alt_clk/clk_div_28 rising
  Destination Clock: alt_clk/clk_div_28 rising

  Data Path: Led_7 to Led_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   1.042  Led_7 (Led_7)
     LUT4:I0->O            2   0.254   0.000  Mxor_feedback_xo<0>1 (feedback)
     FD:D                      0.074          Led_0
    ----------------------------------------
    Total                      1.895ns (0.853ns logic, 1.042ns route)
                                       (45.0% logic, 55.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alt_clk/clk_div_27'
  Clock period: 2.510ns (frequency: 398.406MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.510ns (Levels of Logic = 1)
  Source:            alt_clk/clk_div_28 (FF)
  Destination:       alt_clk/clk_div_28 (FF)
  Source Clock:      alt_clk/clk_div_27 rising
  Destination Clock: alt_clk/clk_div_27 rising

  Data Path: alt_clk/clk_div_28 to alt_clk/clk_div_28
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.525   0.975  alt_clk/clk_div_28 (alt_clk/clk_div_28)
     INV:I->O              1   0.255   0.681  alt_clk/clk_div[28]_INV_28_o1_INV_0 (alt_clk/clk_div[28]_INV_28_o)
     FD:D                      0.074          alt_clk/clk_div_28
    ----------------------------------------
    Total                      2.510ns (0.854ns logic, 1.656ns route)
                                       (34.0% logic, 66.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alt_clk/clk_div_26'
  Clock period: 2.260ns (frequency: 442.478MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.260ns (Levels of Logic = 1)
  Source:            alt_clk/clk_div_27 (FF)
  Destination:       alt_clk/clk_div_27 (FF)
  Source Clock:      alt_clk/clk_div_26 rising
  Destination Clock: alt_clk/clk_div_26 rising

  Data Path: alt_clk/clk_div_27 to alt_clk/clk_div_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  alt_clk/clk_div_27 (alt_clk/clk_div_27)
     INV:I->O              1   0.255   0.681  alt_clk/clk_div[27]_INV_27_o1_INV_0 (alt_clk/clk_div[27]_INV_27_o)
     FD:D                      0.074          alt_clk/clk_div_27
    ----------------------------------------
    Total                      2.260ns (0.854ns logic, 1.406ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alt_clk/clk_div_25'
  Clock period: 2.260ns (frequency: 442.478MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.260ns (Levels of Logic = 1)
  Source:            alt_clk/clk_div_26 (FF)
  Destination:       alt_clk/clk_div_26 (FF)
  Source Clock:      alt_clk/clk_div_25 rising
  Destination Clock: alt_clk/clk_div_25 rising

  Data Path: alt_clk/clk_div_26 to alt_clk/clk_div_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  alt_clk/clk_div_26 (alt_clk/clk_div_26)
     INV:I->O              1   0.255   0.681  alt_clk/clk_div[26]_INV_26_o1_INV_0 (alt_clk/clk_div[26]_INV_26_o)
     FD:D                      0.074          alt_clk/clk_div_26
    ----------------------------------------
    Total                      2.260ns (0.854ns logic, 1.406ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alt_clk/clk_div_24'
  Clock period: 2.260ns (frequency: 442.478MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.260ns (Levels of Logic = 1)
  Source:            alt_clk/clk_div_25 (FF)
  Destination:       alt_clk/clk_div_25 (FF)
  Source Clock:      alt_clk/clk_div_24 rising
  Destination Clock: alt_clk/clk_div_24 rising

  Data Path: alt_clk/clk_div_25 to alt_clk/clk_div_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  alt_clk/clk_div_25 (alt_clk/clk_div_25)
     INV:I->O              1   0.255   0.681  alt_clk/clk_div[25]_INV_25_o1_INV_0 (alt_clk/clk_div[25]_INV_25_o)
     FD:D                      0.074          alt_clk/clk_div_25
    ----------------------------------------
    Total                      2.260ns (0.854ns logic, 1.406ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alt_clk/clk_div_23'
  Clock period: 2.260ns (frequency: 442.478MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.260ns (Levels of Logic = 1)
  Source:            alt_clk/clk_div_24 (FF)
  Destination:       alt_clk/clk_div_24 (FF)
  Source Clock:      alt_clk/clk_div_23 rising
  Destination Clock: alt_clk/clk_div_23 rising

  Data Path: alt_clk/clk_div_24 to alt_clk/clk_div_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  alt_clk/clk_div_24 (alt_clk/clk_div_24)
     INV:I->O              1   0.255   0.681  alt_clk/clk_div[24]_INV_24_o1_INV_0 (alt_clk/clk_div[24]_INV_24_o)
     FD:D                      0.074          alt_clk/clk_div_24
    ----------------------------------------
    Total                      2.260ns (0.854ns logic, 1.406ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alt_clk/clk_div_22'
  Clock period: 2.260ns (frequency: 442.478MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.260ns (Levels of Logic = 1)
  Source:            alt_clk/clk_div_23 (FF)
  Destination:       alt_clk/clk_div_23 (FF)
  Source Clock:      alt_clk/clk_div_22 rising
  Destination Clock: alt_clk/clk_div_22 rising

  Data Path: alt_clk/clk_div_23 to alt_clk/clk_div_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  alt_clk/clk_div_23 (alt_clk/clk_div_23)
     INV:I->O              1   0.255   0.681  alt_clk/clk_div[23]_INV_23_o1_INV_0 (alt_clk/clk_div[23]_INV_23_o)
     FD:D                      0.074          alt_clk/clk_div_23
    ----------------------------------------
    Total                      2.260ns (0.854ns logic, 1.406ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alt_clk/clk_div_21'
  Clock period: 2.260ns (frequency: 442.478MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.260ns (Levels of Logic = 1)
  Source:            alt_clk/clk_div_22 (FF)
  Destination:       alt_clk/clk_div_22 (FF)
  Source Clock:      alt_clk/clk_div_21 rising
  Destination Clock: alt_clk/clk_div_21 rising

  Data Path: alt_clk/clk_div_22 to alt_clk/clk_div_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  alt_clk/clk_div_22 (alt_clk/clk_div_22)
     INV:I->O              1   0.255   0.681  alt_clk/clk_div[22]_INV_22_o1_INV_0 (alt_clk/clk_div[22]_INV_22_o)
     FD:D                      0.074          alt_clk/clk_div_22
    ----------------------------------------
    Total                      2.260ns (0.854ns logic, 1.406ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alt_clk/clk_div_20'
  Clock period: 2.260ns (frequency: 442.478MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.260ns (Levels of Logic = 1)
  Source:            alt_clk/clk_div_21 (FF)
  Destination:       alt_clk/clk_div_21 (FF)
  Source Clock:      alt_clk/clk_div_20 rising
  Destination Clock: alt_clk/clk_div_20 rising

  Data Path: alt_clk/clk_div_21 to alt_clk/clk_div_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  alt_clk/clk_div_21 (alt_clk/clk_div_21)
     INV:I->O              1   0.255   0.681  alt_clk/clk_div[21]_INV_21_o1_INV_0 (alt_clk/clk_div[21]_INV_21_o)
     FD:D                      0.074          alt_clk/clk_div_21
    ----------------------------------------
    Total                      2.260ns (0.854ns logic, 1.406ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alt_clk/clk_div_19'
  Clock period: 2.260ns (frequency: 442.478MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.260ns (Levels of Logic = 1)
  Source:            alt_clk/clk_div_20 (FF)
  Destination:       alt_clk/clk_div_20 (FF)
  Source Clock:      alt_clk/clk_div_19 rising
  Destination Clock: alt_clk/clk_div_19 rising

  Data Path: alt_clk/clk_div_20 to alt_clk/clk_div_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  alt_clk/clk_div_20 (alt_clk/clk_div_20)
     INV:I->O              1   0.255   0.681  alt_clk/clk_div[20]_INV_20_o1_INV_0 (alt_clk/clk_div[20]_INV_20_o)
     FD:D                      0.074          alt_clk/clk_div_20
    ----------------------------------------
    Total                      2.260ns (0.854ns logic, 1.406ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alt_clk/clk_div_18'
  Clock period: 2.260ns (frequency: 442.478MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.260ns (Levels of Logic = 1)
  Source:            alt_clk/clk_div_19 (FF)
  Destination:       alt_clk/clk_div_19 (FF)
  Source Clock:      alt_clk/clk_div_18 rising
  Destination Clock: alt_clk/clk_div_18 rising

  Data Path: alt_clk/clk_div_19 to alt_clk/clk_div_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  alt_clk/clk_div_19 (alt_clk/clk_div_19)
     INV:I->O              1   0.255   0.681  alt_clk/clk_div[19]_INV_19_o1_INV_0 (alt_clk/clk_div[19]_INV_19_o)
     FD:D                      0.074          alt_clk/clk_div_19
    ----------------------------------------
    Total                      2.260ns (0.854ns logic, 1.406ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alt_clk/clk_div_17'
  Clock period: 2.260ns (frequency: 442.478MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.260ns (Levels of Logic = 1)
  Source:            alt_clk/clk_div_18 (FF)
  Destination:       alt_clk/clk_div_18 (FF)
  Source Clock:      alt_clk/clk_div_17 rising
  Destination Clock: alt_clk/clk_div_17 rising

  Data Path: alt_clk/clk_div_18 to alt_clk/clk_div_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  alt_clk/clk_div_18 (alt_clk/clk_div_18)
     INV:I->O              1   0.255   0.681  alt_clk/clk_div[18]_INV_18_o1_INV_0 (alt_clk/clk_div[18]_INV_18_o)
     FD:D                      0.074          alt_clk/clk_div_18
    ----------------------------------------
    Total                      2.260ns (0.854ns logic, 1.406ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alt_clk/clk_div_16'
  Clock period: 2.260ns (frequency: 442.478MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.260ns (Levels of Logic = 1)
  Source:            alt_clk/clk_div_17 (FF)
  Destination:       alt_clk/clk_div_17 (FF)
  Source Clock:      alt_clk/clk_div_16 rising
  Destination Clock: alt_clk/clk_div_16 rising

  Data Path: alt_clk/clk_div_17 to alt_clk/clk_div_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  alt_clk/clk_div_17 (alt_clk/clk_div_17)
     INV:I->O              1   0.255   0.681  alt_clk/clk_div[17]_INV_17_o1_INV_0 (alt_clk/clk_div[17]_INV_17_o)
     FD:D                      0.074          alt_clk/clk_div_17
    ----------------------------------------
    Total                      2.260ns (0.854ns logic, 1.406ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alt_clk/clk_div_15'
  Clock period: 2.260ns (frequency: 442.478MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.260ns (Levels of Logic = 1)
  Source:            alt_clk/clk_div_16 (FF)
  Destination:       alt_clk/clk_div_16 (FF)
  Source Clock:      alt_clk/clk_div_15 rising
  Destination Clock: alt_clk/clk_div_15 rising

  Data Path: alt_clk/clk_div_16 to alt_clk/clk_div_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  alt_clk/clk_div_16 (alt_clk/clk_div_16)
     INV:I->O              1   0.255   0.681  alt_clk/clk_div[16]_INV_16_o1_INV_0 (alt_clk/clk_div[16]_INV_16_o)
     FD:D                      0.074          alt_clk/clk_div_16
    ----------------------------------------
    Total                      2.260ns (0.854ns logic, 1.406ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alt_clk/clk_div_14'
  Clock period: 2.260ns (frequency: 442.478MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.260ns (Levels of Logic = 1)
  Source:            alt_clk/clk_div_15 (FF)
  Destination:       alt_clk/clk_div_15 (FF)
  Source Clock:      alt_clk/clk_div_14 rising
  Destination Clock: alt_clk/clk_div_14 rising

  Data Path: alt_clk/clk_div_15 to alt_clk/clk_div_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  alt_clk/clk_div_15 (alt_clk/clk_div_15)
     INV:I->O              1   0.255   0.681  alt_clk/clk_div[15]_INV_15_o1_INV_0 (alt_clk/clk_div[15]_INV_15_o)
     FD:D                      0.074          alt_clk/clk_div_15
    ----------------------------------------
    Total                      2.260ns (0.854ns logic, 1.406ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alt_clk/clk_div_13'
  Clock period: 2.260ns (frequency: 442.478MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.260ns (Levels of Logic = 1)
  Source:            alt_clk/clk_div_14 (FF)
  Destination:       alt_clk/clk_div_14 (FF)
  Source Clock:      alt_clk/clk_div_13 rising
  Destination Clock: alt_clk/clk_div_13 rising

  Data Path: alt_clk/clk_div_14 to alt_clk/clk_div_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  alt_clk/clk_div_14 (alt_clk/clk_div_14)
     INV:I->O              1   0.255   0.681  alt_clk/clk_div[14]_INV_14_o1_INV_0 (alt_clk/clk_div[14]_INV_14_o)
     FD:D                      0.074          alt_clk/clk_div_14
    ----------------------------------------
    Total                      2.260ns (0.854ns logic, 1.406ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alt_clk/clk_div_12'
  Clock period: 2.260ns (frequency: 442.478MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.260ns (Levels of Logic = 1)
  Source:            alt_clk/clk_div_13 (FF)
  Destination:       alt_clk/clk_div_13 (FF)
  Source Clock:      alt_clk/clk_div_12 rising
  Destination Clock: alt_clk/clk_div_12 rising

  Data Path: alt_clk/clk_div_13 to alt_clk/clk_div_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  alt_clk/clk_div_13 (alt_clk/clk_div_13)
     INV:I->O              1   0.255   0.681  alt_clk/clk_div[13]_INV_13_o1_INV_0 (alt_clk/clk_div[13]_INV_13_o)
     FD:D                      0.074          alt_clk/clk_div_13
    ----------------------------------------
    Total                      2.260ns (0.854ns logic, 1.406ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alt_clk/clk_div_11'
  Clock period: 2.260ns (frequency: 442.478MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.260ns (Levels of Logic = 1)
  Source:            alt_clk/clk_div_12 (FF)
  Destination:       alt_clk/clk_div_12 (FF)
  Source Clock:      alt_clk/clk_div_11 rising
  Destination Clock: alt_clk/clk_div_11 rising

  Data Path: alt_clk/clk_div_12 to alt_clk/clk_div_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  alt_clk/clk_div_12 (alt_clk/clk_div_12)
     INV:I->O              1   0.255   0.681  alt_clk/clk_div[12]_INV_12_o1_INV_0 (alt_clk/clk_div[12]_INV_12_o)
     FD:D                      0.074          alt_clk/clk_div_12
    ----------------------------------------
    Total                      2.260ns (0.854ns logic, 1.406ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alt_clk/clk_div_10'
  Clock period: 2.260ns (frequency: 442.478MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.260ns (Levels of Logic = 1)
  Source:            alt_clk/clk_div_11 (FF)
  Destination:       alt_clk/clk_div_11 (FF)
  Source Clock:      alt_clk/clk_div_10 rising
  Destination Clock: alt_clk/clk_div_10 rising

  Data Path: alt_clk/clk_div_11 to alt_clk/clk_div_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  alt_clk/clk_div_11 (alt_clk/clk_div_11)
     INV:I->O              1   0.255   0.681  alt_clk/clk_div[11]_INV_11_o1_INV_0 (alt_clk/clk_div[11]_INV_11_o)
     FD:D                      0.074          alt_clk/clk_div_11
    ----------------------------------------
    Total                      2.260ns (0.854ns logic, 1.406ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alt_clk/clk_div_9'
  Clock period: 2.260ns (frequency: 442.478MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.260ns (Levels of Logic = 1)
  Source:            alt_clk/clk_div_10 (FF)
  Destination:       alt_clk/clk_div_10 (FF)
  Source Clock:      alt_clk/clk_div_9 rising
  Destination Clock: alt_clk/clk_div_9 rising

  Data Path: alt_clk/clk_div_10 to alt_clk/clk_div_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  alt_clk/clk_div_10 (alt_clk/clk_div_10)
     INV:I->O              1   0.255   0.681  alt_clk/clk_div[10]_INV_10_o1_INV_0 (alt_clk/clk_div[10]_INV_10_o)
     FD:D                      0.074          alt_clk/clk_div_10
    ----------------------------------------
    Total                      2.260ns (0.854ns logic, 1.406ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alt_clk/clk_div_8'
  Clock period: 2.260ns (frequency: 442.478MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.260ns (Levels of Logic = 1)
  Source:            alt_clk/clk_div_9 (FF)
  Destination:       alt_clk/clk_div_9 (FF)
  Source Clock:      alt_clk/clk_div_8 rising
  Destination Clock: alt_clk/clk_div_8 rising

  Data Path: alt_clk/clk_div_9 to alt_clk/clk_div_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  alt_clk/clk_div_9 (alt_clk/clk_div_9)
     INV:I->O              1   0.255   0.681  alt_clk/clk_div[9]_INV_9_o1_INV_0 (alt_clk/clk_div[9]_INV_9_o)
     FD:D                      0.074          alt_clk/clk_div_9
    ----------------------------------------
    Total                      2.260ns (0.854ns logic, 1.406ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alt_clk/clk_div_7'
  Clock period: 2.260ns (frequency: 442.478MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.260ns (Levels of Logic = 1)
  Source:            alt_clk/clk_div_8 (FF)
  Destination:       alt_clk/clk_div_8 (FF)
  Source Clock:      alt_clk/clk_div_7 rising
  Destination Clock: alt_clk/clk_div_7 rising

  Data Path: alt_clk/clk_div_8 to alt_clk/clk_div_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  alt_clk/clk_div_8 (alt_clk/clk_div_8)
     INV:I->O              1   0.255   0.681  alt_clk/clk_div[8]_INV_8_o1_INV_0 (alt_clk/clk_div[8]_INV_8_o)
     FD:D                      0.074          alt_clk/clk_div_8
    ----------------------------------------
    Total                      2.260ns (0.854ns logic, 1.406ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alt_clk/clk_div_6'
  Clock period: 2.260ns (frequency: 442.478MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.260ns (Levels of Logic = 1)
  Source:            alt_clk/clk_div_7 (FF)
  Destination:       alt_clk/clk_div_7 (FF)
  Source Clock:      alt_clk/clk_div_6 rising
  Destination Clock: alt_clk/clk_div_6 rising

  Data Path: alt_clk/clk_div_7 to alt_clk/clk_div_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  alt_clk/clk_div_7 (alt_clk/clk_div_7)
     INV:I->O              1   0.255   0.681  alt_clk/clk_div[7]_INV_7_o1_INV_0 (alt_clk/clk_div[7]_INV_7_o)
     FD:D                      0.074          alt_clk/clk_div_7
    ----------------------------------------
    Total                      2.260ns (0.854ns logic, 1.406ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alt_clk/clk_div_5'
  Clock period: 2.260ns (frequency: 442.478MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.260ns (Levels of Logic = 1)
  Source:            alt_clk/clk_div_6 (FF)
  Destination:       alt_clk/clk_div_6 (FF)
  Source Clock:      alt_clk/clk_div_5 rising
  Destination Clock: alt_clk/clk_div_5 rising

  Data Path: alt_clk/clk_div_6 to alt_clk/clk_div_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  alt_clk/clk_div_6 (alt_clk/clk_div_6)
     INV:I->O              1   0.255   0.681  alt_clk/clk_div[6]_INV_6_o1_INV_0 (alt_clk/clk_div[6]_INV_6_o)
     FD:D                      0.074          alt_clk/clk_div_6
    ----------------------------------------
    Total                      2.260ns (0.854ns logic, 1.406ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alt_clk/clk_div_4'
  Clock period: 2.260ns (frequency: 442.478MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.260ns (Levels of Logic = 1)
  Source:            alt_clk/clk_div_5 (FF)
  Destination:       alt_clk/clk_div_5 (FF)
  Source Clock:      alt_clk/clk_div_4 rising
  Destination Clock: alt_clk/clk_div_4 rising

  Data Path: alt_clk/clk_div_5 to alt_clk/clk_div_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  alt_clk/clk_div_5 (alt_clk/clk_div_5)
     INV:I->O              1   0.255   0.681  alt_clk/clk_div[5]_INV_5_o1_INV_0 (alt_clk/clk_div[5]_INV_5_o)
     FD:D                      0.074          alt_clk/clk_div_5
    ----------------------------------------
    Total                      2.260ns (0.854ns logic, 1.406ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alt_clk/clk_div_3'
  Clock period: 2.260ns (frequency: 442.478MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.260ns (Levels of Logic = 1)
  Source:            alt_clk/clk_div_4 (FF)
  Destination:       alt_clk/clk_div_4 (FF)
  Source Clock:      alt_clk/clk_div_3 rising
  Destination Clock: alt_clk/clk_div_3 rising

  Data Path: alt_clk/clk_div_4 to alt_clk/clk_div_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  alt_clk/clk_div_4 (alt_clk/clk_div_4)
     INV:I->O              1   0.255   0.681  alt_clk/clk_div[4]_INV_4_o1_INV_0 (alt_clk/clk_div[4]_INV_4_o)
     FD:D                      0.074          alt_clk/clk_div_4
    ----------------------------------------
    Total                      2.260ns (0.854ns logic, 1.406ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alt_clk/clk_div_2'
  Clock period: 2.260ns (frequency: 442.478MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.260ns (Levels of Logic = 1)
  Source:            alt_clk/clk_div_3 (FF)
  Destination:       alt_clk/clk_div_3 (FF)
  Source Clock:      alt_clk/clk_div_2 rising
  Destination Clock: alt_clk/clk_div_2 rising

  Data Path: alt_clk/clk_div_3 to alt_clk/clk_div_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  alt_clk/clk_div_3 (alt_clk/clk_div_3)
     INV:I->O              1   0.255   0.681  alt_clk/clk_div[3]_INV_3_o1_INV_0 (alt_clk/clk_div[3]_INV_3_o)
     FD:D                      0.074          alt_clk/clk_div_3
    ----------------------------------------
    Total                      2.260ns (0.854ns logic, 1.406ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alt_clk/clk_div_1'
  Clock period: 2.260ns (frequency: 442.478MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.260ns (Levels of Logic = 1)
  Source:            alt_clk/clk_div_2 (FF)
  Destination:       alt_clk/clk_div_2 (FF)
  Source Clock:      alt_clk/clk_div_1 rising
  Destination Clock: alt_clk/clk_div_1 rising

  Data Path: alt_clk/clk_div_2 to alt_clk/clk_div_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  alt_clk/clk_div_2 (alt_clk/clk_div_2)
     INV:I->O              1   0.255   0.681  alt_clk/clk_div[2]_INV_2_o1_INV_0 (alt_clk/clk_div[2]_INV_2_o)
     FD:D                      0.074          alt_clk/clk_div_2
    ----------------------------------------
    Total                      2.260ns (0.854ns logic, 1.406ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.260ns (frequency: 442.478MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.260ns (Levels of Logic = 1)
  Source:            alt_clk/clk_div_1 (FF)
  Destination:       alt_clk/clk_div_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: alt_clk/clk_div_1 to alt_clk/clk_div_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  alt_clk/clk_div_1 (alt_clk/clk_div_1)
     INV:I->O              1   0.255   0.681  alt_clk/clk_div[1]_INV_1_o1_INV_0 (alt_clk/clk_div[1]_INV_1_o)
     FD:D                      0.074          alt_clk/clk_div_1
    ----------------------------------------
    Total                      2.260ns (0.854ns logic, 1.406ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'alt_clk/clk_div_28'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              4.240ns (Levels of Logic = 1)
  Source:            Led_5 (FF)
  Destination:       out_reg<5> (PAD)
  Source Clock:      alt_clk/clk_div_28 rising

  Data Path: Led_5 to out_reg<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.525   0.803  Led_5 (Led_5)
     OBUF:I->O                 2.912          out_reg_5_OBUF (out_reg<5>)
    ----------------------------------------
    Total                      4.240ns (3.437ns logic, 0.803ns route)
                                       (81.1% logic, 18.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock alt_clk/clk_div_1
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
alt_clk/clk_div_1|    2.260|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock alt_clk/clk_div_10
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
alt_clk/clk_div_10|    2.260|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alt_clk/clk_div_11
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
alt_clk/clk_div_11|    2.260|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alt_clk/clk_div_12
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
alt_clk/clk_div_12|    2.260|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alt_clk/clk_div_13
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
alt_clk/clk_div_13|    2.260|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alt_clk/clk_div_14
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
alt_clk/clk_div_14|    2.260|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alt_clk/clk_div_15
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
alt_clk/clk_div_15|    2.260|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alt_clk/clk_div_16
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
alt_clk/clk_div_16|    2.260|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alt_clk/clk_div_17
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
alt_clk/clk_div_17|    2.260|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alt_clk/clk_div_18
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
alt_clk/clk_div_18|    2.260|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alt_clk/clk_div_19
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
alt_clk/clk_div_19|    2.260|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alt_clk/clk_div_2
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
alt_clk/clk_div_2|    2.260|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock alt_clk/clk_div_20
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
alt_clk/clk_div_20|    2.260|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alt_clk/clk_div_21
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
alt_clk/clk_div_21|    2.260|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alt_clk/clk_div_22
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
alt_clk/clk_div_22|    2.260|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alt_clk/clk_div_23
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
alt_clk/clk_div_23|    2.260|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alt_clk/clk_div_24
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
alt_clk/clk_div_24|    2.260|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alt_clk/clk_div_25
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
alt_clk/clk_div_25|    2.260|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alt_clk/clk_div_26
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
alt_clk/clk_div_26|    2.260|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alt_clk/clk_div_27
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
alt_clk/clk_div_27|    2.510|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alt_clk/clk_div_28
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
alt_clk/clk_div_28|    1.895|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alt_clk/clk_div_3
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
alt_clk/clk_div_3|    2.260|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock alt_clk/clk_div_4
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
alt_clk/clk_div_4|    2.260|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock alt_clk/clk_div_5
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
alt_clk/clk_div_5|    2.260|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock alt_clk/clk_div_6
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
alt_clk/clk_div_6|    2.260|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock alt_clk/clk_div_7
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
alt_clk/clk_div_7|    2.260|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock alt_clk/clk_div_8
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
alt_clk/clk_div_8|    2.260|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock alt_clk/clk_div_9
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
alt_clk/clk_div_9|    2.260|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.260|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.02 secs
 
--> 

Total memory usage is 257376 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    1 (   0 filtered)

