#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xd0b7b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xd0b940 .scope module, "tb" "tb" 3 59;
 .timescale -12 -12;
L_0xd03c60 .functor NOT 1, L_0xd3ef70, C4<0>, C4<0>, C4<0>;
L_0xd03fa0 .functor XOR 1, L_0xd3ebd0, L_0xd3ec90, C4<0>, C4<0>;
L_0xd042e0 .functor XOR 1, L_0xd03fa0, L_0xd3ee50, C4<0>, C4<0>;
v0xd3dce0_0 .net "Q_dut", 0 0, v0xd3d6d0_0;  1 drivers
v0xd3dda0_0 .net "Q_ref", 0 0, v0xd036f0_0;  1 drivers
v0xd3de40_0 .net *"_ivl_10", 0 0, L_0xd3ee50;  1 drivers
v0xd3df10_0 .net *"_ivl_12", 0 0, L_0xd042e0;  1 drivers
v0xd3dfd0_0 .net *"_ivl_2", 0 0, L_0xd3eb00;  1 drivers
v0xd3e100_0 .net *"_ivl_4", 0 0, L_0xd3ebd0;  1 drivers
v0xd3e1e0_0 .net *"_ivl_6", 0 0, L_0xd3ec90;  1 drivers
v0xd3e2c0_0 .net *"_ivl_8", 0 0, L_0xd03fa0;  1 drivers
v0xd3e3a0_0 .var "clk", 0 0;
v0xd3e4d0_0 .net "j", 0 0, v0xd04a70_0;  1 drivers
v0xd3e570_0 .net "k", 0 0, v0xd3d120_0;  1 drivers
v0xd3e610_0 .var/2u "stats1", 159 0;
v0xd3e6f0_0 .var/2u "strobe", 0 0;
v0xd3e7b0_0 .net "tb_match", 0 0, L_0xd3ef70;  1 drivers
v0xd3e870_0 .net "tb_mismatch", 0 0, L_0xd03c60;  1 drivers
v0xd3e930_0 .net "wavedrom_enable", 0 0, v0xd3d220_0;  1 drivers
v0xd3e9d0_0 .net "wavedrom_title", 511 0, v0xd3d2c0_0;  1 drivers
L_0xd3eb00 .concat [ 1 0 0 0], v0xd036f0_0;
L_0xd3ebd0 .concat [ 1 0 0 0], v0xd036f0_0;
L_0xd3ec90 .concat [ 1 0 0 0], v0xd3d6d0_0;
L_0xd3ee50 .concat [ 1 0 0 0], v0xd036f0_0;
L_0xd3ef70 .cmp/eeq 1, L_0xd3eb00, L_0xd042e0;
S_0xd11ea0 .scope module, "good1" "reference_module" 3 100, 3 4 0, S_0xd0b940;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "j";
    .port_info 2 /INPUT 1 "k";
    .port_info 3 /OUTPUT 1 "Q";
v0xd036f0_0 .var "Q", 0 0;
v0xd03a30_0 .net "clk", 0 0, v0xd3e3a0_0;  1 drivers
v0xd03d70_0 .net "j", 0 0, v0xd04a70_0;  alias, 1 drivers
v0xd040b0_0 .net "k", 0 0, v0xd3d120_0;  alias, 1 drivers
E_0xd10fc0 .event posedge, v0xd03a30_0;
S_0xd3c9d0 .scope module, "stim1" "stimulus_gen" 3 95, 3 17 0, S_0xd0b940;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "j";
    .port_info 2 /OUTPUT 1 "k";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0xd04730_0 .net "clk", 0 0, v0xd3e3a0_0;  alias, 1 drivers
v0xd04a70_0 .var "j", 0 0;
v0xd3d120_0 .var "k", 0 0;
v0xd3d220_0 .var "wavedrom_enable", 0 0;
v0xd3d2c0_0 .var "wavedrom_title", 511 0;
E_0xd11250/0 .event negedge, v0xd03a30_0;
E_0xd11250/1 .event posedge, v0xd03a30_0;
E_0xd11250 .event/or E_0xd11250/0, E_0xd11250/1;
E_0xd114a0 .event negedge, v0xd03a30_0;
S_0xd3ccc0 .scope task, "wavedrom_start" "wavedrom_start" 3 28, 3 28 0, S_0xd3c9d0;
 .timescale -12 -12;
v0xd043f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xd3cf20 .scope task, "wavedrom_stop" "wavedrom_stop" 3 31, 3 31 0, S_0xd3c9d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xd3d430 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0xd0b940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "j";
    .port_info 2 /INPUT 1 "k";
    .port_info 3 /OUTPUT 1 "Q";
v0xd3d6d0_0 .var "Q", 0 0;
v0xd3d790_0 .net "clk", 0 0, v0xd3e3a0_0;  alias, 1 drivers
v0xd3d8a0_0 .net "j", 0 0, v0xd04a70_0;  alias, 1 drivers
v0xd3d990_0 .net "k", 0 0, v0xd3d120_0;  alias, 1 drivers
S_0xd3dac0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 114, 3 114 0, S_0xd0b940;
 .timescale -12 -12;
E_0xcfc9f0 .event anyedge, v0xd3e6f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd3e6f0_0;
    %nor/r;
    %assign/vec4 v0xd3e6f0_0, 0;
    %wait E_0xcfc9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd3c9d0;
T_3 ;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xd3d120_0, 0;
    %assign/vec4 v0xd04a70_0, 0;
    %wait E_0xd114a0;
    %wait E_0xd10fc0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xd3d120_0, 0;
    %assign/vec4 v0xd04a70_0, 0;
    %wait E_0xd10fc0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xd3d120_0, 0;
    %assign/vec4 v0xd04a70_0, 0;
    %wait E_0xd10fc0;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xd3d120_0, 0;
    %assign/vec4 v0xd04a70_0, 0;
    %wait E_0xd10fc0;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xd3d120_0, 0;
    %assign/vec4 v0xd04a70_0, 0;
    %wait E_0xd10fc0;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xd3d120_0, 0;
    %assign/vec4 v0xd04a70_0, 0;
    %wait E_0xd10fc0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xd3d120_0, 0;
    %assign/vec4 v0xd04a70_0, 0;
    %wait E_0xd10fc0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xd3d120_0, 0;
    %assign/vec4 v0xd04a70_0, 0;
    %wait E_0xd10fc0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xd3d120_0, 0;
    %assign/vec4 v0xd04a70_0, 0;
    %wait E_0xd10fc0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xd3d120_0, 0;
    %assign/vec4 v0xd04a70_0, 0;
    %wait E_0xd10fc0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xd3d120_0, 0;
    %assign/vec4 v0xd04a70_0, 0;
    %wait E_0xd114a0;
    %fork TD_tb.stim1.wavedrom_stop, S_0xd3cf20;
    %join;
    %pushi/vec4 400, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd11250;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0xd3d120_0, 0;
    %assign/vec4 v0xd04a70_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 54 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xd11ea0;
T_4 ;
    %wait E_0xd10fc0;
    %load/vec4 v0xd03d70_0;
    %load/vec4 v0xd036f0_0;
    %inv;
    %and;
    %load/vec4 v0xd040b0_0;
    %inv;
    %load/vec4 v0xd036f0_0;
    %and;
    %or;
    %assign/vec4 v0xd036f0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0xd3d430;
T_5 ;
    %wait E_0xd10fc0;
    %load/vec4 v0xd3d8a0_0;
    %load/vec4 v0xd3d6d0_0;
    %inv;
    %and;
    %load/vec4 v0xd3d990_0;
    %inv;
    %load/vec4 v0xd3d6d0_0;
    %and;
    %or;
    %assign/vec4 v0xd3d6d0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0xd0b940;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd3e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd3e6f0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xd0b940;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xd3e3a0_0;
    %inv;
    %store/vec4 v0xd3e3a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xd0b940;
T_8 ;
    %vpi_call/w 3 87 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 88 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd04730_0, v0xd3e870_0, v0xd3e3a0_0, v0xd3e4d0_0, v0xd3e570_0, v0xd3dda0_0, v0xd3dce0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xd0b940;
T_9 ;
    %load/vec4 v0xd3e610_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xd3e610_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd3e610_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has no mismatches.", "Q" {0 0 0};
T_9.1 ;
    %load/vec4 v0xd3e610_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd3e610_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 126 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 127 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd3e610_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd3e610_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 128 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xd0b940;
T_10 ;
    %wait E_0xd11250;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd3e610_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd3e610_0, 4, 32;
    %load/vec4 v0xd3e7b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xd3e610_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 139 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd3e610_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd3e610_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd3e610_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xd3dda0_0;
    %load/vec4 v0xd3dda0_0;
    %load/vec4 v0xd3dce0_0;
    %xor;
    %load/vec4 v0xd3dda0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xd3e610_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 143 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd3e610_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xd3e610_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd3e610_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q7/ece241_2013_q7_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/machine/ece241_2013_q7/iter0/response46/top_module.sv";
