INFO:sim:172 - Generating IP...
Resolving generics for 'bram_data_mem'...
Applying external generics to 'bram_data_mem'...
Delivering associated files for 'bram_data_mem'...
Delivering EJava files for 'bram_data_mem'...
Generating implementation netlist for 'bram_data_mem'...
INFO:sim - Pre-processing HDL files for 'bram_data_mem'...
Running synthesis for 'bram_data_mem'
Running ngcbuild...
Writing VEO instantiation template for 'bram_data_mem'...
Writing Verilog behavioral simulation model for 'bram_data_mem'...
WARNING:sim - Overwriting existing file
   /home/vanshita/COA-Laboratory-CS39001/Assn-7/ipcore_dir/tmp/_cg/bram_data_mem
   /doc/blk_mem_gen_v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
/home/vanshita/COA-Laboratory-CS39001/Assn-7/ipcore_dir/tmp/_cg/bram_data_mem
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'bram_data_mem'...
Generating metadata file...
Generating ISE project file for 'bram_data_mem'...
Generating ISE project...
XCO file found: bram_data_mem.xco
XMDF file found: bram_data_mem_xmdf.tcl
Adding
/home/vanshita/COA-Laboratory-CS39001/Assn-7/ipcore_dir/tmp/_cg/bram_data_mem.as
y -view all -origin_type imported
Adding
/home/vanshita/COA-Laboratory-CS39001/Assn-7/ipcore_dir/tmp/_cg/bram_data_mem.ng
c -view all -origin_type created
Checking file
"/home/vanshita/COA-Laboratory-CS39001/Assn-7/ipcore_dir/tmp/_cg/bram_data_mem.n
gc" for project device match ...
File
"/home/vanshita/COA-Laboratory-CS39001/Assn-7/ipcore_dir/tmp/_cg/bram_data_mem.n
gc" device information matches project device.
Adding
/home/vanshita/COA-Laboratory-CS39001/Assn-7/ipcore_dir/tmp/_cg/bram_data_mem.sy
m -view all -origin_type imported
Adding
/home/vanshita/COA-Laboratory-CS39001/Assn-7/ipcore_dir/tmp/_cg/bram_data_mem.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/vanshita/COA-Laboratory-CS39001/Assn-7/ipcore_dir/tmp/_cg/bram_data_me
   m.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/vanshita/COA-Laboratory-CS39001/Assn-7/ipcore_dir/tmp/_cg/bram_data_mem.ve
o -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/bram_data_mem"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'bram_data_mem'.
