$date
	Wed Apr 11 11:06:50 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 1 % i $end
$var reg 1 & reset $end
$scope module t $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 & reset $end
$var reg 1 " q $end
$var reg 1 ! qbar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
x$
0#
x"
x!
$end
#2
0$
#5
1!
0"
1%
1#
#6
1$
#8
1&
#10
0$
0%
0#
#14
1$
#15
1%
1#
#16
0!
1"
0&
#18
0$
#20
0%
0#
#22
1$
#24
1!
0"
1&
#25
1%
1#
#26
0$
#30
1$
0%
0#
#32
