Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep  4 09:44:18 MDT 2019
| Date              : Thu Oct 29 20:39:35 2020
| Host              : wei-Berkeley running 64-bit Ubuntu 18.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
| Design            : top
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.26 06-20-2019
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.855        0.000                      0                74398        0.005        0.000                      0                74398        0.455        0.000                       0                 29606  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)           Period(ns)      Frequency(MHz)
-----                     ------------           ----------      --------------
clk_128_p                 {0.000 3.906}          7.812           128.008         
  user_clk_mmcm           {0.000 1.953}          3.906           256.016         
clk_pl_0                  {0.000 5.000}          10.000          100.000         
ethclk0                   {0.000 3.200}          6.400           156.250         
  qpll0outclk[0]          {0.000 0.097}          0.194           5156.250        
    rxoutclk_out[0]       {0.000 3.200}          6.400           156.250         
    rxoutclk_out[0]_1     {0.000 3.200}          6.400           156.250         
    rxoutclk_out[0]_2     {0.000 3.200}          6.400           156.250         
    txoutclk_out[0]       {0.000 3.200}          6.400           156.250         
    txoutclk_out[0]_1     {0.000 3.200}          6.400           156.250         
    txoutclk_out[0]_2     {0.000 3.200}          6.400           156.250         
    txoutclkpcs_out[0]    {0.000 3.103}          6.206           161.133         
    txoutclkpcs_out[0]_1  {0.000 3.103}          6.206           161.133         
    txoutclkpcs_out[0]_2  {0.000 3.103}          6.206           161.133         
  qpll0outrefclk[0]       {0.000 3.200}          6.400           156.250         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_128_p                       6.073        0.000                      0                  921        0.016        0.000                      0                  921        1.562        0.000                       0                   572  
  user_clk_mmcm                 0.855        0.000                      0                20920        0.011        0.000                      0                20920        0.515        0.000                       0                  9160  
clk_pl_0                        1.994        0.000                      0                19837        0.010        0.000                      0                19837        3.500        0.000                       0                  7630  
    rxoutclk_out[0]             3.177        0.000                      0                 3104        0.016        0.000                      0                 3104        0.455        0.000                       0                  1273  
    rxoutclk_out[0]_1           2.608        0.000                      0                 3104        0.016        0.000                      0                 3104        0.455        0.000                       0                  1273  
    rxoutclk_out[0]_2           3.445        0.000                      0                 3104        0.011        0.000                      0                 3104        0.455        0.000                       0                  1273  
    txoutclk_out[0]             2.843        0.000                      0                 5800        0.010        0.000                      0                 5800        0.601        0.000                       0                  2791  
    txoutclk_out[0]_1           2.785        0.000                      0                 5800        0.013        0.000                      0                 5800        0.601        0.000                       0                  2791  
    txoutclk_out[0]_2           3.214        0.000                      0                 5898        0.012        0.000                      0                 5898        0.601        0.000                       0                  2813  
    txoutclkpcs_out[0]          5.193        0.000                      0                    8        0.147        0.000                      0                    8        2.828        0.000                       0                    10  
    txoutclkpcs_out[0]_1        5.226        0.000                      0                    8        0.158        0.000                      0                    8        2.828        0.000                       0                    10  
    txoutclkpcs_out[0]_2        5.602        0.000                      0                    8        0.132        0.000                      0                    8        2.828        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
txoutclk_out[0]    rxoutclk_out[0]          4.505        0.000                      0                    7        0.642        0.000                      0                    7  
txoutclk_out[0]_1  rxoutclk_out[0]_1        4.751        0.000                      0                    7        0.485        0.000                      0                    7  
txoutclk_out[0]_2  rxoutclk_out[0]_2        5.444        0.000                      0                    7        0.059        0.000                      0                    7  
rxoutclk_out[0]    txoutclk_out[0]          3.046        0.000                      0                  115        0.005        0.000                      0                  115  
rxoutclk_out[0]_1  txoutclk_out[0]_1        4.245        0.000                      0                  115        0.005        0.000                      0                  115  
rxoutclk_out[0]_2  txoutclk_out[0]_2        4.241        0.000                      0                  115        0.018        0.000                      0                  115  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 6.706        0.000                      0                 3343        0.177        0.000                      0                 3343  
**async_default**  rxoutclk_out[0]    rxoutclk_out[0]          5.857        0.000                      0                    3        0.190        0.000                      0                    3  
**async_default**  txoutclk_out[0]    rxoutclk_out[0]          4.713        0.000                      0                    3        0.677        0.000                      0                    3  
**async_default**  rxoutclk_out[0]_1  rxoutclk_out[0]_1        4.374        0.000                      0                    3        0.857        0.000                      0                    3  
**async_default**  txoutclk_out[0]_1  rxoutclk_out[0]_1        4.893        0.000                      0                    3        0.566        0.000                      0                    3  
**async_default**  rxoutclk_out[0]_2  rxoutclk_out[0]_2        5.009        0.000                      0                    3        0.516        0.000                      0                    3  
**async_default**  txoutclk_out[0]_2  rxoutclk_out[0]_2        5.562        0.000                      0                    3        0.064        0.000                      0                    3  
**async_default**  rxoutclk_out[0]    txoutclk_out[0]          4.967        0.000                      0                    6        0.018        0.000                      0                    6  
**async_default**  txoutclk_out[0]    txoutclk_out[0]          4.177        0.000                      0                  615        0.120        0.000                      0                  615  
**async_default**  rxoutclk_out[0]_1  txoutclk_out[0]_1        5.035        0.000                      0                    6        0.059        0.000                      0                    6  
**async_default**  txoutclk_out[0]_1  txoutclk_out[0]_1        4.245        0.000                      0                  615        0.112        0.000                      0                  615  
**async_default**  rxoutclk_out[0]_2  txoutclk_out[0]_2        5.610        0.000                      0                    6        0.066        0.000                      0                    6  
**async_default**  txoutclk_out[0]_2  txoutclk_out[0]_2        4.523        0.000                      0                  615        0.133        0.000                      0                  615  
**async_default**  user_clk_mmcm      user_clk_mmcm            1.774        0.000                      0                  626        0.110        0.000                      0                  626  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_128_p
  To Clock:  clk_128_p

Setup :            0  Failing Endpoints,  Worst Slack        6.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.073ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_128_p rise@7.812ns - clk_128_p rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.486ns (31.294%)  route 1.067ns (68.706%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.612ns = ( 11.424 - 7.812 ) 
    Source Clock Delay      (SCD):    4.100ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.043ns (routing 2.209ns, distribution 0.834ns)
  Clock Net Delay (Destination): 2.715ns (routing 2.008ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.029    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=576, routed)         3.043     4.100    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y249         FDSE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y249         FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.179 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/Q
                         net (fo=10, routed)          0.355     4.534    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0
    SLICE_X0Y252         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     4.644 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[1]_i_2/O
                         net (fo=7, routed)           0.249     4.893    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx_reg[0]
    SLICE_X1Y250         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     5.041 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx[2]_i_4/O
                         net (fo=1, routed)           0.237     5.278    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx_reg[0]_0
    SLICE_X1Y250         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     5.427 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.226     5.653    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2
    SLICE_X0Y249         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      7.812     7.812 r  
    AL16                                              0.000     7.812 r  clk_128_p (IN)
                         net (fo=0)                   0.000     7.812    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     8.358 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.398    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.398 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     8.685    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.709 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=576, routed)         2.715    11.424    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y249         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/C
                         clock pessimism              0.398    11.822    
                         clock uncertainty           -0.035    11.786    
    SLICE_X0Y249         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.726    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]
  -------------------------------------------------------------------
                         required time                         11.726    
                         arrival time                          -5.653    
  -------------------------------------------------------------------
                         slack                                  6.073    

Slack (MET) :             6.169ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_128_p rise@7.812ns - clk_128_p rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.486ns (31.890%)  route 1.038ns (68.110%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.620ns = ( 11.432 - 7.812 ) 
    Source Clock Delay      (SCD):    4.100ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.043ns (routing 2.209ns, distribution 0.834ns)
  Clock Net Delay (Destination): 2.723ns (routing 2.008ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.029    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=576, routed)         3.043     4.100    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y249         FDSE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y249         FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.179 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/Q
                         net (fo=10, routed)          0.355     4.534    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0
    SLICE_X0Y252         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     4.644 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[1]_i_2/O
                         net (fo=7, routed)           0.249     4.893    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx_reg[0]
    SLICE_X1Y250         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     5.041 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx[2]_i_4/O
                         net (fo=1, routed)           0.237     5.278    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx_reg[0]_0
    SLICE_X1Y250         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     5.427 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.197     5.624    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2
    SLICE_X1Y249         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      7.812     7.812 r  
    AL16                                              0.000     7.812 r  clk_128_p (IN)
                         net (fo=0)                   0.000     7.812    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     8.358 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.398    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.398 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     8.685    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.709 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=576, routed)         2.723    11.432    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y249         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/C
                         clock pessimism              0.458    11.890    
                         clock uncertainty           -0.035    11.855    
    SLICE_X1Y249         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    11.794    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]
  -------------------------------------------------------------------
                         required time                         11.794    
                         arrival time                          -5.624    
  -------------------------------------------------------------------
                         slack                                  6.169    

Slack (MET) :             6.169ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_128_p rise@7.812ns - clk_128_p rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.486ns (31.890%)  route 1.038ns (68.110%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.620ns = ( 11.432 - 7.812 ) 
    Source Clock Delay      (SCD):    4.100ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.043ns (routing 2.209ns, distribution 0.834ns)
  Clock Net Delay (Destination): 2.723ns (routing 2.008ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.029    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=576, routed)         3.043     4.100    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y249         FDSE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y249         FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.179 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/Q
                         net (fo=10, routed)          0.355     4.534    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0
    SLICE_X0Y252         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     4.644 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[1]_i_2/O
                         net (fo=7, routed)           0.249     4.893    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx_reg[0]
    SLICE_X1Y250         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     5.041 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx[2]_i_4/O
                         net (fo=1, routed)           0.237     5.278    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx_reg[0]_0
    SLICE_X1Y250         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     5.427 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.197     5.624    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2
    SLICE_X1Y249         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      7.812     7.812 r  
    AL16                                              0.000     7.812 r  clk_128_p (IN)
                         net (fo=0)                   0.000     7.812    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     8.358 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.398    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.398 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     8.685    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.709 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=576, routed)         2.723    11.432    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y249         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/C
                         clock pessimism              0.458    11.890    
                         clock uncertainty           -0.035    11.855    
    SLICE_X1Y249         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061    11.794    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]
  -------------------------------------------------------------------
                         required time                         11.794    
                         arrival time                          -5.624    
  -------------------------------------------------------------------
                         slack                                  6.169    

Slack (MET) :             6.325ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_128_p rise@7.812ns - clk_128_p rise@0.000ns)
  Data Path Delay:        1.358ns  (logic 0.389ns (28.645%)  route 0.969ns (71.355%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.603ns = ( 11.415 - 7.812 ) 
    Source Clock Delay      (SCD):    4.092ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.035ns (routing 2.209ns, distribution 0.826ns)
  Clock Net Delay (Destination): 2.706ns (routing 2.008ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.029    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=576, routed)         3.035     4.092    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y275         FDSE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y275         FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     4.172 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg/Q
                         net (fo=8, routed)           0.416     4.588    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg_n_0
    SLICE_X3Y275         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     4.710 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_i_3/O
                         net (fo=4, routed)           0.109     4.819    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx_reg[0]
    SLICE_X2Y275         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.097     4.916 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx[2]_i_4/O
                         net (fo=1, routed)           0.085     5.001    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx_reg[0]_0
    SLICE_X2Y276         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     5.091 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx[2]_i_1/O
                         net (fo=3, routed)           0.359     5.450    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0
    SLICE_X2Y275         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      7.812     7.812 r  
    AL16                                              0.000     7.812 r  clk_128_p (IN)
                         net (fo=0)                   0.000     7.812    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     8.358 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.398    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.398 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     8.685    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.709 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=576, routed)         2.706    11.415    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y275         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/C
                         clock pessimism              0.456    11.871    
                         clock uncertainty           -0.035    11.835    
    SLICE_X2Y275         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.775    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         11.775    
                         arrival time                          -5.450    
  -------------------------------------------------------------------
                         slack                                  6.325    

Slack (MET) :             6.325ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_128_p rise@7.812ns - clk_128_p rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.389ns (28.624%)  route 0.970ns (71.376%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.603ns = ( 11.415 - 7.812 ) 
    Source Clock Delay      (SCD):    4.092ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.035ns (routing 2.209ns, distribution 0.826ns)
  Clock Net Delay (Destination): 2.706ns (routing 2.008ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.029    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=576, routed)         3.035     4.092    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y275         FDSE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y275         FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     4.172 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg/Q
                         net (fo=8, routed)           0.416     4.588    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg_n_0
    SLICE_X3Y275         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     4.710 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_i_3/O
                         net (fo=4, routed)           0.109     4.819    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx_reg[0]
    SLICE_X2Y275         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.097     4.916 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx[2]_i_4/O
                         net (fo=1, routed)           0.085     5.001    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx_reg[0]_0
    SLICE_X2Y276         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     5.091 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx[2]_i_1/O
                         net (fo=3, routed)           0.360     5.451    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0
    SLICE_X2Y275         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      7.812     7.812 r  
    AL16                                              0.000     7.812 r  clk_128_p (IN)
                         net (fo=0)                   0.000     7.812    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     8.358 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.398    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.398 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     8.685    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.709 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=576, routed)         2.706    11.415    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y275         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/C
                         clock pessimism              0.456    11.871    
                         clock uncertainty           -0.035    11.835    
    SLICE_X2Y275         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059    11.776    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         11.776    
                         arrival time                          -5.451    
  -------------------------------------------------------------------
                         slack                                  6.325    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_128_p rise@7.812ns - clk_128_p rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.364ns (27.003%)  route 0.984ns (72.997%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.620ns = ( 11.432 - 7.812 ) 
    Source Clock Delay      (SCD):    4.109ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.052ns (routing 2.209ns, distribution 0.843ns)
  Clock Net Delay (Destination): 2.723ns (routing 2.008ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.029    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=576, routed)         3.052     4.109    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y255         FDSE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y255         FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.187 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/Q
                         net (fo=10, routed)          0.369     4.556    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0
    SLICE_X1Y255         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.099     4.655 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[2]_i_6/O
                         net (fo=1, routed)           0.137     4.792    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_rx_reg[0]_0
    SLICE_X1Y256         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     4.831 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_rx[2]_i_5/O
                         net (fo=1, routed)           0.210     5.041    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx_reg[0]_1
    SLICE_X1Y256         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     5.189 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.268     5.457    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2
    SLICE_X1Y255         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      7.812     7.812 r  
    AL16                                              0.000     7.812 r  clk_128_p (IN)
                         net (fo=0)                   0.000     7.812    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     8.358 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.398    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.398 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     8.685    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.709 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=576, routed)         2.723    11.432    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y255         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/C
                         clock pessimism              0.456    11.889    
                         clock uncertainty           -0.035    11.853    
    SLICE_X1Y255         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061    11.792    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]
  -------------------------------------------------------------------
                         required time                         11.792    
                         arrival time                          -5.457    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.345ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_128_p rise@7.812ns - clk_128_p rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.311ns (23.296%)  route 1.024ns (76.704%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.608ns = ( 11.420 - 7.812 ) 
    Source Clock Delay      (SCD):    4.099ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.042ns (routing 2.209ns, distribution 0.833ns)
  Clock Net Delay (Destination): 2.711ns (routing 2.008ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.029    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=576, routed)         3.042     4.099    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y272         FDSE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y272         FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.178 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/Q
                         net (fo=10, routed)          0.387     4.565    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/sm_reset_rx_timer_clr_reg_0
    SLICE_X2Y272         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.664 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/sm_reset_rx_timer_clr_i_2/O
                         net (fo=3, routed)           0.218     4.882    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/sm_reset_rx_timer_clr_i_2_n_0
    SLICE_X0Y271         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     4.918 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx[2]_i_3/O
                         net (fo=1, routed)           0.208     5.126    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx[2]_i_3_n_0
    SLICE_X2Y271         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     5.223 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.211     5.434    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2
    SLICE_X1Y272         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      7.812     7.812 r  
    AL16                                              0.000     7.812 r  clk_128_p (IN)
                         net (fo=0)                   0.000     7.812    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     8.358 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.398    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.398 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     8.685    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.709 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=576, routed)         2.711    11.420    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y272         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/C
                         clock pessimism              0.455    11.875    
                         clock uncertainty           -0.035    11.840    
    SLICE_X1Y272         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    11.779    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]
  -------------------------------------------------------------------
                         required time                         11.779    
                         arrival time                          -5.434    
  -------------------------------------------------------------------
                         slack                                  6.345    

Slack (MET) :             6.345ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_128_p rise@7.812ns - clk_128_p rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.311ns (23.296%)  route 1.024ns (76.704%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.608ns = ( 11.420 - 7.812 ) 
    Source Clock Delay      (SCD):    4.099ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.042ns (routing 2.209ns, distribution 0.833ns)
  Clock Net Delay (Destination): 2.711ns (routing 2.008ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.029    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=576, routed)         3.042     4.099    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y272         FDSE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y272         FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.178 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/Q
                         net (fo=10, routed)          0.387     4.565    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/sm_reset_rx_timer_clr_reg_0
    SLICE_X2Y272         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.664 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/sm_reset_rx_timer_clr_i_2/O
                         net (fo=3, routed)           0.218     4.882    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/sm_reset_rx_timer_clr_i_2_n_0
    SLICE_X0Y271         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     4.918 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx[2]_i_3/O
                         net (fo=1, routed)           0.208     5.126    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx[2]_i_3_n_0
    SLICE_X2Y271         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     5.223 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.211     5.434    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2
    SLICE_X1Y272         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      7.812     7.812 r  
    AL16                                              0.000     7.812 r  clk_128_p (IN)
                         net (fo=0)                   0.000     7.812    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     8.358 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.398    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.398 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     8.685    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.709 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=576, routed)         2.711    11.420    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y272         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/C
                         clock pessimism              0.455    11.875    
                         clock uncertainty           -0.035    11.840    
    SLICE_X1Y272         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061    11.779    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]
  -------------------------------------------------------------------
                         required time                         11.779    
                         arrival time                          -5.434    
  -------------------------------------------------------------------
                         slack                                  6.345    

Slack (MET) :             6.347ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_128_p rise@7.812ns - clk_128_p rise@0.000ns)
  Data Path Delay:        1.330ns  (logic 0.311ns (23.383%)  route 1.019ns (76.617%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.604ns = ( 11.416 - 7.812 ) 
    Source Clock Delay      (SCD):    4.099ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.042ns (routing 2.209ns, distribution 0.833ns)
  Clock Net Delay (Destination): 2.707ns (routing 2.008ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.029    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=576, routed)         3.042     4.099    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y272         FDSE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y272         FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.178 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/Q
                         net (fo=10, routed)          0.387     4.565    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/sm_reset_rx_timer_clr_reg_0
    SLICE_X2Y272         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.664 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/sm_reset_rx_timer_clr_i_2/O
                         net (fo=3, routed)           0.218     4.882    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/sm_reset_rx_timer_clr_i_2_n_0
    SLICE_X0Y271         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     4.918 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx[2]_i_3/O
                         net (fo=1, routed)           0.208     5.126    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx[2]_i_3_n_0
    SLICE_X2Y271         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     5.223 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.206     5.429    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2
    SLICE_X2Y272         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      7.812     7.812 r  
    AL16                                              0.000     7.812 r  clk_128_p (IN)
                         net (fo=0)                   0.000     7.812    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     8.358 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.398    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.398 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     8.685    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.709 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=576, routed)         2.707    11.416    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y272         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/C
                         clock pessimism              0.455    11.872    
                         clock uncertainty           -0.035    11.836    
    SLICE_X2Y272         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.776    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]
  -------------------------------------------------------------------
                         required time                         11.776    
                         arrival time                          -5.429    
  -------------------------------------------------------------------
                         slack                                  6.347    

Slack (MET) :             6.421ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_128_p rise@7.812ns - clk_128_p rise@0.000ns)
  Data Path Delay:        1.218ns  (logic 0.387ns (31.773%)  route 0.831ns (68.227%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.596ns = ( 11.408 - 7.812 ) 
    Source Clock Delay      (SCD):    4.072ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.015ns (routing 2.209ns, distribution 0.806ns)
  Clock Net Delay (Destination): 2.699ns (routing 2.008ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.029    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=576, routed)         3.015     4.072    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X3Y277         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y277         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.151 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[1]/Q
                         net (fo=8, routed)           0.250     4.401    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[1]
    SLICE_X3Y276         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.158     4.559 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_4/O
                         net (fo=2, routed)           0.137     4.696    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_4_n_0
    SLICE_X3Y276         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     4.846 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_1/O
                         net (fo=10, routed)          0.444     5.290    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sel
    SLICE_X2Y277         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      7.812     7.812 r  
    AL16                                              0.000     7.812 r  clk_128_p (IN)
                         net (fo=0)                   0.000     7.812    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     8.358 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.398    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.398 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     8.685    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.709 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=576, routed)         2.699    11.408    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y277         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[0]/C
                         clock pessimism              0.398    11.806    
                         clock uncertainty           -0.035    11.771    
    SLICE_X2Y277         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059    11.712    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         11.712    
                         arrival time                          -5.290    
  -------------------------------------------------------------------
                         slack                                  6.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_128_p rise@0.000ns - clk_128_p rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.060ns (32.967%)  route 0.122ns (67.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.117ns
    Source Clock Delay      (SCD):    3.614ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Net Delay (Source):      2.717ns (routing 2.008ns, distribution 0.709ns)
  Clock Net Delay (Destination): 3.060ns (routing 2.209ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     0.873    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.897 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=576, routed)         2.717     3.614    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y257         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y257         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     3.674 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg/Q
                         net (fo=1, routed)           0.122     3.796    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync3
    SLICE_X1Y256         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.029    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=576, routed)         3.060     4.117    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y256         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
                         clock pessimism             -0.397     3.720    
    SLICE_X1Y256         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     3.780    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg
  -------------------------------------------------------------------
                         required time                         -3.780    
                         arrival time                           3.796    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_128_p rise@0.000ns - clk_128_p rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.061ns (50.413%)  route 0.060ns (49.587%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Net Delay (Source):      1.647ns (routing 1.199ns, distribution 0.448ns)
  Clock Net Delay (Destination): 1.856ns (routing 1.336ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.506    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=576, routed)         1.647     2.170    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y277         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y277         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.211 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[0]/Q
                         net (fo=9, routed)           0.054     2.265    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[0]
    SLICE_X3Y277         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     2.285 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[2]_i_1/O
                         net (fo=1, routed)           0.006     2.291    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__0[2]
    SLICE_X3Y277         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.658    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=576, routed)         1.856     2.533    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X3Y277         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[2]/C
                         clock pessimism             -0.314     2.219    
    SLICE_X3Y277         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.266    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.266    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_128_p rise@0.000ns - clk_128_p rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.081ns (45.000%)  route 0.099ns (55.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.100ns
    Source Clock Delay      (SCD):    3.619ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Net Delay (Source):      2.722ns (routing 2.008ns, distribution 0.714ns)
  Clock Net Delay (Destination): 3.043ns (routing 2.209ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     0.873    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.897 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=576, routed)         2.722     3.619    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X5Y247         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y247         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     3.677 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[3]/Q
                         net (fo=7, routed)           0.075     3.752    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[3]
    SLICE_X4Y247         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     3.775 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[5]_i_1/O
                         net (fo=1, routed)           0.024     3.799    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__0__0[5]
    SLICE_X4Y247         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.029    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=576, routed)         3.043     4.100    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X4Y247         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/C
                         clock pessimism             -0.398     3.703    
    SLICE_X4Y247         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     3.763    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.763    
                         arrival time                           3.799    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_128_p rise@0.000ns - clk_128_p rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.060ns (65.217%)  route 0.032ns (34.783%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    2.180ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Net Delay (Source):      1.657ns (routing 1.199ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.865ns (routing 1.336ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.506    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=576, routed)         1.657     2.180    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X3Y266         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y266         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.219 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr_reg[1]/Q
                         net (fo=4, routed)           0.025     2.244    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr[1]
    SLICE_X3Y266         LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     2.265 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr[2]_i_1/O
                         net (fo=1, routed)           0.007     2.272    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_1_in[2]
    SLICE_X3Y266         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.658    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=576, routed)         1.865     2.542    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X3Y266         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr_reg[2]/C
                         clock pessimism             -0.356     2.186    
    SLICE_X3Y266         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     2.233    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_128_p rise@0.000ns - clk_128_p rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.130%)  route 0.033ns (35.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.546ns
    Source Clock Delay      (SCD):    2.184ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Net Delay (Source):      1.661ns (routing 1.199ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.869ns (routing 1.336ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.506    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=576, routed)         1.661     2.184    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y252         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y252         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.223 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr_reg[1]/Q
                         net (fo=4, routed)           0.027     2.250    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr[1]
    SLICE_X0Y252         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     2.270 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr[2]_i_1/O
                         net (fo=1, routed)           0.006     2.276    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr[2]_i_1_n_0
    SLICE_X0Y252         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.658    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=576, routed)         1.869     2.546    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y252         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr_reg[2]/C
                         clock pessimism             -0.356     2.190    
    SLICE_X0Y252         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.237    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_128_p rise@0.000ns - clk_128_p rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.059ns (63.441%)  route 0.034ns (36.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    2.172ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Net Delay (Source):      1.649ns (routing 1.199ns, distribution 0.450ns)
  Clock Net Delay (Destination): 1.856ns (routing 1.336ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.506    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=576, routed)         1.649     2.172    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X3Y277         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y277         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.211 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[8]/Q
                         net (fo=4, routed)           0.028     2.239    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[8]
    SLICE_X3Y277         LUT5 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.020     2.259 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_2/O
                         net (fo=1, routed)           0.006     2.265    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__0[9]
    SLICE_X3Y277         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.658    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=576, routed)         1.856     2.533    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X3Y277         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[9]/C
                         clock pessimism             -0.355     2.178    
    SLICE_X3Y277         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     2.225    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_128_p rise@0.000ns - clk_128_p rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.064ns (47.407%)  route 0.071ns (52.593%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Net Delay (Source):      1.647ns (routing 1.199ns, distribution 0.448ns)
  Clock Net Delay (Destination): 1.856ns (routing 1.336ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.506    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=576, routed)         1.647     2.170    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y277         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y277         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.211 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[0]/Q
                         net (fo=9, routed)           0.054     2.265    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[0]
    SLICE_X3Y277         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     2.288 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[1]_i_1/O
                         net (fo=1, routed)           0.017     2.305    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__0[1]
    SLICE_X3Y277         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.658    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=576, routed)         1.856     2.533    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X3Y277         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[1]/C
                         clock pessimism             -0.314     2.219    
    SLICE_X3Y277         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.265    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_128_p rise@0.000ns - clk_128_p rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.072ns (54.545%)  route 0.060ns (45.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.180ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Net Delay (Source):      1.657ns (routing 1.199ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.860ns (routing 1.336ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.506    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=576, routed)         1.657     2.180    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y262         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y262         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.219 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]/Q
                         net (fo=8, routed)           0.054     2.273    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all[0]
    SLICE_X0Y262         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     2.306 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_i_1/O
                         net (fo=1, routed)           0.006     2.312    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0
    SLICE_X0Y262         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.658    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=576, routed)         1.860     2.537    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y262         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg/C
                         clock pessimism             -0.314     2.223    
    SLICE_X0Y262         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.270    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_128_p rise@0.000ns - clk_128_p rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    2.180ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Net Delay (Source):      1.657ns (routing 1.199ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.865ns (routing 1.336ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.506    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=576, routed)         1.657     2.180    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y276         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y276         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.219 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg/Q
                         net (fo=3, routed)           0.026     2.245    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat
    SLICE_X2Y276         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     2.259 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_i_1/O
                         net (fo=1, routed)           0.017     2.276    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_i_1_n_0
    SLICE_X2Y276         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.658    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=576, routed)         1.865     2.542    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y276         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg/C
                         clock pessimism             -0.356     2.186    
    SLICE_X2Y276         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.232    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_128_p rise@0.000ns - clk_128_p rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    2.176ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Net Delay (Source):      1.653ns (routing 1.199ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.859ns (routing 1.336ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.506    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=576, routed)         1.653     2.176    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y263         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y263         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.215 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_reg/Q
                         net (fo=5, routed)           0.027     2.242    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat
    SLICE_X2Y263         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     2.256 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_i_1/O
                         net (fo=1, routed)           0.016     2.272    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_i_1_n_0
    SLICE_X2Y263         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.658    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=576, routed)         1.859     2.536    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y263         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_reg/C
                         clock pessimism             -0.354     2.182    
    SLICE_X2Y263         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.228    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_reg
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_128_p
Waveform(ns):       { 0.000 3.906 }
Period(ns):         7.812
Sources:            { clk_128_p }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         7.812       3.812      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         7.812       3.812      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         7.812       3.812      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     BUFGCE/I              n/a            1.290         7.812       6.522      BUFGCE_X0Y8         zcu111_infr_inst/bufg_128/I
Min Period        n/a     MMCME4_ADV/CLKIN1     n/a            1.071         7.812       6.741      MMCM_X0Y0           zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
Min Period        n/a     FDRE/C                n/a            0.550         7.812       7.262      SLICE_X0Y257        tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C
Min Period        n/a     FDRE/C                n/a            0.550         7.812       7.262      SLICE_X1Y256        tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
Min Period        n/a     FDRE/C                n/a            0.550         7.812       7.262      SLICE_X0Y257        tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg/C
Min Period        n/a     FDRE/C                n/a            0.550         7.812       7.262      SLICE_X0Y257        tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg/C
Min Period        n/a     FDRE/C                n/a            0.550         7.812       7.262      SLICE_X0Y257        tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg/C
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1     n/a            2.344         3.906       1.562      MMCM_X0Y0           zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1     n/a            2.344         3.906       1.562      MMCM_X0Y0           zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
Low Pulse Width   Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         3.906       2.106      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         3.906       2.106      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         3.906       2.106      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         3.906       2.106      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         3.906       2.106      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         3.906       2.106      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    FDRE/C                n/a            0.275         3.906       3.631      SLICE_X0Y257        tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C
Low Pulse Width   Fast    FDRE/C                n/a            0.275         3.906       3.631      SLICE_X0Y257        tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg/C
High Pulse Width  Slow    MMCME4_ADV/CLKIN1     n/a            2.344         3.906       1.562      MMCM_X0Y0           zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1     n/a            2.344         3.906       1.562      MMCM_X0Y0           zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         3.906       2.106      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         3.906       2.106      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         3.906       2.106      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         3.906       2.106      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         3.906       2.106      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         3.906       2.106      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    FDRE/C                n/a            0.275         3.906       3.631      SLICE_X0Y257        tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.275         3.906       3.631      SLICE_X1Y256        tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  user_clk_mmcm
  To Clock:  user_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        0.855ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.515ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/add_del/op_mem_20_24_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe2_rxs_ss_bram_inst/ipb_gbe2_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_7/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.598ns  (logic 0.079ns (3.041%)  route 2.519ns (96.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns = ( 8.276 - 3.906 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.825ns (routing 1.373ns, distribution 1.452ns)
  Clock Net Delay (Destination): 2.583ns (routing 1.247ns, distribution 1.336ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        2.825     4.060    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/add_del/O[0]
    SLICE_X46Y300        FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/add_del/op_mem_20_24_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y300        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     4.139 r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/add_del/op_mem_20_24_reg[0][0]/Q
                         net (fo=24, routed)          2.519     6.658    axi4lite_interconnect/axi4lite_gbe2_rxs_ss_bram_inst/ipb_gbe2_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_0_0[0]
    RAMB36_X3Y68         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe2_rxs_ss_bram_inst/ipb_gbe2_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_7/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        2.583     8.276    axi4lite_interconnect/axi4lite_gbe2_rxs_ss_bram_inst/ipb_gbe2_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X3Y68         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe2_rxs_ss_bram_inst/ipb_gbe2_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_7/CLKBWRCLK
                         clock pessimism             -0.339     7.937    
                         clock uncertainty           -0.062     7.875    
    RAMB36_X3Y68         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.362     7.513    axi4lite_interconnect/axi4lite_gbe2_rxs_ss_bram_inst/ipb_gbe2_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_7
  -------------------------------------------------------------------
                         required time                          7.513    
                         arrival time                          -6.658    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/add_del/op_mem_20_24_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe2_rxs_ss_bram_inst/ipb_gbe2_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_4/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 0.079ns (3.110%)  route 2.461ns (96.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.362ns = ( 8.268 - 3.906 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.825ns (routing 1.373ns, distribution 1.452ns)
  Clock Net Delay (Destination): 2.575ns (routing 1.247ns, distribution 1.328ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        2.825     4.060    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/add_del/O[0]
    SLICE_X46Y300        FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/add_del/op_mem_20_24_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y300        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     4.139 r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/add_del/op_mem_20_24_reg[0][0]/Q
                         net (fo=24, routed)          2.461     6.600    axi4lite_interconnect/axi4lite_gbe2_rxs_ss_bram_inst/ipb_gbe2_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_0_0[0]
    RAMB36_X3Y65         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe2_rxs_ss_bram_inst/ipb_gbe2_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_4/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        2.575     8.268    axi4lite_interconnect/axi4lite_gbe2_rxs_ss_bram_inst/ipb_gbe2_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X3Y65         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe2_rxs_ss_bram_inst/ipb_gbe2_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_4/CLKBWRCLK
                         clock pessimism             -0.339     7.929    
                         clock uncertainty           -0.062     7.867    
    RAMB36_X3Y65         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.362     7.505    axi4lite_interconnect/axi4lite_gbe2_rxs_ss_bram_inst/ipb_gbe2_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_4
  -------------------------------------------------------------------
                         required time                          7.505    
                         arrival time                          -6.600    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.921ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/txs/ss/add_del/op_mem_20_24_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/ipb_gbe2_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_21/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 0.081ns (3.195%)  route 2.454ns (96.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.320ns = ( 8.226 - 3.906 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.825ns (routing 1.373ns, distribution 1.452ns)
  Clock Net Delay (Destination): 2.533ns (routing 1.247ns, distribution 1.286ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        2.825     4.060    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/txs/ss/add_del/O[0]
    SLICE_X50Y323        FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/txs/ss/add_del/op_mem_20_24_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y323        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     4.141 r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/txs/ss/add_del/op_mem_20_24_reg[0][5]/Q
                         net (fo=24, routed)          2.454     6.595    axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/ipb_gbe2_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_0_0[5]
    RAMB36_X4Y69         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/ipb_gbe2_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_21/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        2.533     8.226    axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/ipb_gbe2_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X4Y69         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/ipb_gbe2_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_21/CLKBWRCLK
                         clock pessimism             -0.339     7.887    
                         clock uncertainty           -0.062     7.825    
    RAMB36_X4Y69         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.309     7.516    axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/ipb_gbe2_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_21
  -------------------------------------------------------------------
                         required time                          7.516    
                         arrival time                          -6.595    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/add_del/op_mem_20_24_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe2_rxs_ss_bram_inst/ipb_gbe2_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_5/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.079ns (3.152%)  route 2.427ns (96.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.358ns = ( 8.264 - 3.906 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.825ns (routing 1.373ns, distribution 1.452ns)
  Clock Net Delay (Destination): 2.571ns (routing 1.247ns, distribution 1.324ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        2.825     4.060    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/add_del/O[0]
    SLICE_X46Y300        FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/add_del/op_mem_20_24_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y300        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     4.139 r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/add_del/op_mem_20_24_reg[0][0]/Q
                         net (fo=24, routed)          2.427     6.566    axi4lite_interconnect/axi4lite_gbe2_rxs_ss_bram_inst/ipb_gbe2_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_0_0[0]
    RAMB36_X3Y66         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe2_rxs_ss_bram_inst/ipb_gbe2_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_5/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        2.571     8.264    axi4lite_interconnect/axi4lite_gbe2_rxs_ss_bram_inst/ipb_gbe2_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X3Y66         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe2_rxs_ss_bram_inst/ipb_gbe2_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_5/CLKBWRCLK
                         clock pessimism             -0.339     7.925    
                         clock uncertainty           -0.062     7.863    
    RAMB36_X3Y66         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.362     7.501    axi4lite_interconnect/axi4lite_gbe2_rxs_ss_bram_inst/ipb_gbe2_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_5
  -------------------------------------------------------------------
                         required time                          7.501    
                         arrival time                          -6.566    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/txs/ss/add_del/op_mem_20_24_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/ipb_gbe2_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_18/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.081ns (3.245%)  route 2.415ns (96.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 8.210 - 3.906 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.825ns (routing 1.373ns, distribution 1.452ns)
  Clock Net Delay (Destination): 2.517ns (routing 1.247ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        2.825     4.060    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/txs/ss/add_del/O[0]
    SLICE_X50Y323        FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/txs/ss/add_del/op_mem_20_24_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y323        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     4.141 r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/txs/ss/add_del/op_mem_20_24_reg[0][5]/Q
                         net (fo=24, routed)          2.415     6.556    axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/ipb_gbe2_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_0_0[5]
    RAMB36_X4Y66         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/ipb_gbe2_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_18/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        2.517     8.210    axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/ipb_gbe2_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X4Y66         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/ipb_gbe2_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_18/CLKBWRCLK
                         clock pessimism             -0.339     7.871    
                         clock uncertainty           -0.062     7.809    
    RAMB36_X4Y66         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.309     7.500    axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/ipb_gbe2_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_18
  -------------------------------------------------------------------
                         required time                          7.500    
                         arrival time                          -6.556    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.946ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxs/ss/add_del/op_mem_20_24_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe0_rxs_ss_bram_inst/ipb_gbe0_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_15/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 0.079ns (3.004%)  route 2.551ns (96.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.342ns = ( 8.248 - 3.906 ) 
    Source Clock Delay      (SCD):    3.957ns
    Clock Pessimism Removal (CPR):    -0.347ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.722ns (routing 1.373ns, distribution 1.349ns)
  Clock Net Delay (Destination): 2.555ns (routing 1.247ns, distribution 1.308ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        2.722     3.957    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxs/ss/add_del/O[0]
    SLICE_X41Y238        FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxs/ss/add_del/op_mem_20_24_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y238        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     4.036 r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxs/ss/add_del/op_mem_20_24_reg[0][3]/Q
                         net (fo=24, routed)          2.551     6.587    axi4lite_interconnect/axi4lite_gbe0_rxs_ss_bram_inst/ipb_gbe0_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/ADDRBWRADDR[3]
    RAMB36_X2Y47         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe0_rxs_ss_bram_inst/ipb_gbe0_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_15/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        2.555     8.248    axi4lite_interconnect/axi4lite_gbe0_rxs_ss_bram_inst/ipb_gbe0_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X2Y47         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe0_rxs_ss_bram_inst/ipb_gbe0_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_15/CLKBWRCLK
                         clock pessimism             -0.347     7.901    
                         clock uncertainty           -0.062     7.839    
    RAMB36_X2Y47         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.306     7.533    axi4lite_interconnect/axi4lite_gbe0_rxs_ss_bram_inst/ipb_gbe0_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_15
  -------------------------------------------------------------------
                         required time                          7.533    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/add_del/op_mem_20_24_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_10/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 0.076ns (2.856%)  route 2.585ns (97.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 8.377 - 3.906 ) 
    Source Clock Delay      (SCD):    4.082ns
    Clock Pessimism Removal (CPR):    -0.335ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.847ns (routing 1.373ns, distribution 1.474ns)
  Clock Net Delay (Destination): 2.684ns (routing 1.247ns, distribution 1.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        2.847     4.082    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/add_del/O[0]
    SLICE_X24Y277        FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/add_del/op_mem_20_24_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y277        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.158 r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/add_del/op_mem_20_24_reg[0][2]/Q
                         net (fo=24, routed)          2.585     6.743    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_0_0[2]
    RAMB36_X1Y50         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_10/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        2.684     8.377    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X1Y50         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_10/CLKBWRCLK
                         clock pessimism             -0.335     8.042    
                         clock uncertainty           -0.062     7.980    
    RAMB36_X1Y50         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.285     7.695    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_10
  -------------------------------------------------------------------
                         required time                          7.695    
                         arrival time                          -6.743    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/add_del/op_mem_20_24_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe2_rxs_ss_bram_inst/ipb_gbe2_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_6/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.079ns (3.169%)  route 2.414ns (96.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 8.270 - 3.906 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.825ns (routing 1.373ns, distribution 1.452ns)
  Clock Net Delay (Destination): 2.577ns (routing 1.247ns, distribution 1.330ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        2.825     4.060    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/add_del/O[0]
    SLICE_X46Y300        FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/add_del/op_mem_20_24_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y300        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     4.139 r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/add_del/op_mem_20_24_reg[0][0]/Q
                         net (fo=24, routed)          2.414     6.553    axi4lite_interconnect/axi4lite_gbe2_rxs_ss_bram_inst/ipb_gbe2_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_0_0[0]
    RAMB36_X3Y67         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe2_rxs_ss_bram_inst/ipb_gbe2_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_6/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        2.577     8.270    axi4lite_interconnect/axi4lite_gbe2_rxs_ss_bram_inst/ipb_gbe2_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X3Y67         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe2_rxs_ss_bram_inst/ipb_gbe2_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_6/CLKBWRCLK
                         clock pessimism             -0.339     7.931    
                         clock uncertainty           -0.062     7.869    
    RAMB36_X3Y67         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.362     7.507    axi4lite_interconnect/axi4lite_gbe2_rxs_ss_bram_inst/ipb_gbe2_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_6
  -------------------------------------------------------------------
                         required time                          7.507    
                         arrival time                          -6.553    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.958ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/txs/ss/add_del/op_mem_20_24_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/ipb_gbe2_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_20/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 0.081ns (3.248%)  route 2.413ns (96.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 8.222 - 3.906 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.825ns (routing 1.373ns, distribution 1.452ns)
  Clock Net Delay (Destination): 2.529ns (routing 1.247ns, distribution 1.282ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        2.825     4.060    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/txs/ss/add_del/O[0]
    SLICE_X50Y323        FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/txs/ss/add_del/op_mem_20_24_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y323        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     4.141 r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/txs/ss/add_del/op_mem_20_24_reg[0][5]/Q
                         net (fo=24, routed)          2.413     6.554    axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/ipb_gbe2_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_0_0[5]
    RAMB36_X4Y68         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/ipb_gbe2_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_20/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        2.529     8.222    axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/ipb_gbe2_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X4Y68         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/ipb_gbe2_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_20/CLKBWRCLK
                         clock pessimism             -0.339     7.883    
                         clock uncertainty           -0.062     7.821    
    RAMB36_X4Y68         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.309     7.512    axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/ipb_gbe2_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_20
  -------------------------------------------------------------------
                         required time                          7.512    
                         arrival time                          -6.554    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.958ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/add_del/op_mem_20_24_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe2_rxs_ss_bram_inst/ipb_gbe2_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_3/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.079ns (3.156%)  route 2.424ns (96.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 8.284 - 3.906 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.825ns (routing 1.373ns, distribution 1.452ns)
  Clock Net Delay (Destination): 2.591ns (routing 1.247ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        2.825     4.060    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/add_del/O[0]
    SLICE_X46Y300        FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/add_del/op_mem_20_24_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y300        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     4.139 r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/add_del/op_mem_20_24_reg[0][0]/Q
                         net (fo=24, routed)          2.424     6.563    axi4lite_interconnect/axi4lite_gbe2_rxs_ss_bram_inst/ipb_gbe2_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_0_0[0]
    RAMB36_X3Y64         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe2_rxs_ss_bram_inst/ipb_gbe2_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_3/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        2.591     8.284    axi4lite_interconnect/axi4lite_gbe2_rxs_ss_bram_inst/ipb_gbe2_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X3Y64         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe2_rxs_ss_bram_inst/ipb_gbe2_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_3/CLKBWRCLK
                         clock pessimism             -0.339     7.945    
                         clock uncertainty           -0.062     7.883    
    RAMB36_X3Y64         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.362     7.521    axi4lite_interconnect/axi4lite_gbe2_rxs_ss_bram_inst/ipb_gbe2_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_3
  -------------------------------------------------------------------
                         required time                          7.521    
                         arrival time                          -6.563    
  -------------------------------------------------------------------
                         slack                                  0.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/add_gen/delay6/op_mem_20_24_reg[0][94]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/dat_del/op_mem_20_24_reg[0][94]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.058ns (27.103%)  route 0.156ns (72.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.028ns
    Source Clock Delay      (SCD):    4.303ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Net Delay (Source):      2.516ns (routing 1.247ns, distribution 1.269ns)
  Clock Net Delay (Destination): 2.793ns (routing 1.373ns, distribution 1.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.919    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        2.516     4.303    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/add_gen/delay6/O[0]
    SLICE_X50Y301        FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/add_gen/delay6/op_mem_20_24_reg[0][94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y301        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     4.361 r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/add_gen/delay6/op_mem_20_24_reg[0][94]/Q
                         net (fo=1, routed)           0.156     4.517    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/dat_del/op_mem_20_24_reg[0][94]_0
    SLICE_X50Y295        FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/dat_del/op_mem_20_24_reg[0][94]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        2.793     4.028    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/dat_del/O[0]
    SLICE_X50Y295        FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/dat_del/op_mem_20_24_reg[0][94]/C
                         clock pessimism              0.418     4.446    
    SLICE_X50Y295        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     4.506    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/dat_del/op_mem_20_24_reg[0][94]
  -------------------------------------------------------------------
                         required time                         -4.506    
                         arrival time                           4.517    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/add_gen/delay4/op_mem_20_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/add_gen/delay/op_mem_20_24_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.058ns (33.526%)  route 0.115ns (66.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.061ns
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Net Delay (Source):      2.517ns (routing 1.247ns, distribution 1.270ns)
  Clock Net Delay (Destination): 2.826ns (routing 1.373ns, distribution 1.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.919    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        2.517     4.304    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/add_gen/delay4/O[0]
    SLICE_X45Y304        FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/add_gen/delay4/op_mem_20_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y304        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     4.362 r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/add_gen/delay4/op_mem_20_24_reg[0]/Q
                         net (fo=2, routed)           0.115     4.477    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/add_gen/delay/SCLR
    SLICE_X46Y305        FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/add_gen/delay/op_mem_20_24_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        2.826     4.061    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/add_gen/delay/O[0]
    SLICE_X46Y305        FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/add_gen/delay/op_mem_20_24_reg[0]/C
                         clock pessimism              0.342     4.403    
    SLICE_X46Y305        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     4.463    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/add_gen/delay/op_mem_20_24_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.463    
                         arrival time                           4.477    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxctr_ctr/count_reg_20_23_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxctr/io_delay/op_mem_20_24_reg[0][7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.058ns (36.943%)  route 0.099ns (63.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.040ns
    Source Clock Delay      (SCD):    4.275ns
    Clock Pessimism Removal (CPR):    -0.345ns
  Clock Net Delay (Source):      2.488ns (routing 1.247ns, distribution 1.241ns)
  Clock Net Delay (Destination): 2.805ns (routing 1.373ns, distribution 1.432ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.919    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        2.488     4.275    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxctr_ctr/O[0]
    SLICE_X44Y282        FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxctr_ctr/count_reg_20_23_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y282        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     4.333 r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxctr_ctr/count_reg_20_23_reg[7]/Q
                         net (fo=2, routed)           0.099     4.432    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxctr/io_delay/count_reg_20_23_reg[7]
    SLICE_X45Y281        SRL16E                                       r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxctr/io_delay/op_mem_20_24_reg[0][7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        2.805     4.040    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxctr/io_delay/O[0]
    SLICE_X45Y281        SRL16E                                       r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxctr/io_delay/op_mem_20_24_reg[0][7]_srl3/CLK
                         clock pessimism              0.345     4.386    
    SLICE_X45Y281        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     4.418    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxctr/io_delay/op_mem_20_24_reg[0][7]_srl3
  -------------------------------------------------------------------
                         required time                         -4.418    
                         arrival time                           4.432    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxofctr_ctr/count_reg_20_23_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxofctr/io_delay/op_mem_20_24_reg[0][22]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.059ns (42.446%)  route 0.080ns (57.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.044ns
    Source Clock Delay      (SCD):    4.286ns
    Clock Pessimism Removal (CPR):    -0.345ns
  Clock Net Delay (Source):      2.499ns (routing 1.247ns, distribution 1.252ns)
  Clock Net Delay (Destination): 2.809ns (routing 1.373ns, distribution 1.436ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.919    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        2.499     4.286    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxofctr_ctr/O[0]
    SLICE_X47Y280        FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxofctr_ctr/count_reg_20_23_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y280        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     4.345 r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxofctr_ctr/count_reg_20_23_reg[22]/Q
                         net (fo=2, routed)           0.080     4.425    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxofctr/io_delay/count_reg_20_23_reg[22]
    SLICE_X48Y280        SRL16E                                       r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxofctr/io_delay/op_mem_20_24_reg[0][22]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        2.809     4.044    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxofctr/io_delay/O[0]
    SLICE_X48Y280        SRL16E                                       r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxofctr/io_delay/op_mem_20_24_reg[0][22]_srl3/CLK
                         clock pessimism              0.345     4.390    
    SLICE_X48Y280        SRL16E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.020     4.410    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxofctr/io_delay/op_mem_20_24_reg[0][22]_srl3
  -------------------------------------------------------------------
                         required time                         -4.410    
                         arrival time                           4.425    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/counter2/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0_tx_cnt/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[31].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.058ns (36.943%)  route 0.099ns (63.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.017ns
    Source Clock Delay      (SCD):    4.283ns
    Clock Pessimism Removal (CPR):    -0.345ns
  Clock Net Delay (Source):      2.496ns (routing 1.247ns, distribution 1.249ns)
  Clock Net Delay (Destination): 2.782ns (routing 1.373ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.919    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        2.496     4.283    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/counter2/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X51Y284        FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/counter2/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y284        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     4.341 r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/counter2/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/Q
                         net (fo=2, routed)           0.099     4.440    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0_tx_cnt/cast_gw/latency_test.reg/partial_one.last_srlc33e/d[31]
    SLICE_X52Y284        FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0_tx_cnt/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[31].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        2.782     4.017    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0_tx_cnt/cast_gw/latency_test.reg/partial_one.last_srlc33e/O[0]
    SLICE_X52Y284        FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0_tx_cnt/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[31].fde_used.u2/C
                         clock pessimism              0.345     4.363    
    SLICE_X52Y284        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.425    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0_tx_cnt/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[31].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -4.425    
                         arrival time                           4.440    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    2.477ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Net Delay (Source):      1.527ns (routing 0.748ns, distribution 0.779ns)
  Clock Net Delay (Destination): 1.710ns (routing 0.836ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        1.527     2.477    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y231        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y231        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.516 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/Q
                         net (fo=1, routed)           0.033     2.549    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[5]
    SLICE_X36Y231        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        1.710     2.298    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X36Y231        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                         clock pessimism              0.185     2.483    
    SLICE_X36Y231        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.530    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           2.549    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/txs/io_delay/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/txs/io_delay/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    2.482ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Net Delay (Source):      1.532ns (routing 0.748ns, distribution 0.784ns)
  Clock Net Delay (Destination): 1.715ns (routing 0.836ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        1.532     2.482    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/txs/io_delay/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/O[0]
    SLICE_X47Y325        FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/txs/io_delay/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y325        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.521 r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/txs/io_delay/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.033     2.554    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/txs/io_delay/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[31]
    SLICE_X47Y325        FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/txs/io_delay/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        1.715     2.303    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/txs/io_delay/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/O[0]
    SLICE_X47Y325        FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/txs/io_delay/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp/C
                         clock pessimism              0.185     2.488    
    SLICE_X47Y325        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.535    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/txs/io_delay/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -2.535    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxs/io_delay/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxs/io_delay/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Net Delay (Source):      1.530ns (routing 0.748ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.836ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        1.530     2.480    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxs/io_delay/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/O[0]
    SLICE_X36Y231        FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxs/io_delay/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y231        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.519 r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxs/io_delay/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.033     2.552    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxs/io_delay/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[9]
    SLICE_X36Y231        FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxs/io_delay/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        1.714     2.302    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxs/io_delay/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/O[0]
    SLICE_X36Y231        FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxs/io_delay/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp/C
                         clock pessimism              0.184     2.486    
    SLICE_X36Y231        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.533    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxs/io_delay/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -2.533    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/txs/io_delay/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[33].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/txs/io_delay/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[33].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    -0.183ns
  Clock Net Delay (Source):      1.529ns (routing 0.748ns, distribution 0.781ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.836ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        1.529     2.479    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/txs/io_delay/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/O[0]
    SLICE_X38Y324        FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/txs/io_delay/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[33].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y324        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.518 r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/txs/io_delay/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[33].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.033     2.551    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/txs/io_delay/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[33]
    SLICE_X38Y324        FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/txs/io_delay/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[33].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        1.714     2.302    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/txs/io_delay/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/O[0]
    SLICE_X38Y324        FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/txs/io_delay/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[33].bit_is_0.fdre_comp/C
                         clock pessimism              0.183     2.485    
    SLICE_X38Y324        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.532    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/txs/io_delay/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[33].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -2.532    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/io_delay/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[58].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/io_delay/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[58].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Net Delay (Source):      1.595ns (routing 0.748ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.790ns (routing 0.836ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        1.595     2.545    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/io_delay/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/O[0]
    SLICE_X22Y300        FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/io_delay/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[58].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y300        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.584 r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/io_delay/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[58].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.033     2.617    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/io_delay/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[58]
    SLICE_X22Y300        FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/io_delay/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[58].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        1.790     2.378    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/io_delay/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/O[0]
    SLICE_X22Y300        FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/io_delay/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[58].bit_is_0.fdre_comp/C
                         clock pessimism              0.173     2.551    
    SLICE_X22Y300        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.598    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/io_delay/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[58].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -2.598    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         user_clk_mmcm
Waveform(ns):       { 0.000 1.953 }
Period(ns):         3.906
Sources:            { zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     FDRE/C              n/a            3.195         3.906       0.711      BITSLICE_RX_TX_X0Y14  zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Min Period        n/a     FDRE/C              n/a            3.195         3.906       0.711      BITSLICE_RX_TX_X0Y13  zcu111_tengbe_tx_rx_direct_led1_gbe0_up/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Min Period        n/a     FDRE/C              n/a            3.195         3.906       0.711      BITSLICE_RX_TX_X0Y15  zcu111_tengbe_tx_rx_direct_led3_gbe1_up/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Min Period        n/a     FDRE/C              n/a            3.195         3.906       0.711      BITSLICE_RX_TX_X0Y25  zcu111_tengbe_tx_rx_direct_led4_gbe0_up/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.906       2.337      RAMB36_X0Y64          axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_16/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.906       2.337      RAMB36_X2Y50          axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_25/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.906       2.337      RAMB36_X8Y46          axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_6/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.906       2.337      RAMB36_X6Y70          axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/ipb_gbe2_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_14/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.906       2.337      RAMB36_X7Y53          axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.906       2.337      RAMB36_X0Y65          axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_17/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y25  zcu111_tengbe_tx_rx_direct_led4_gbe0_up/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Fast    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y25  zcu111_tengbe_tx_rx_direct_led4_gbe0_up/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Slow    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y13  zcu111_tengbe_tx_rx_direct_led1_gbe0_up/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Slow    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y15  zcu111_tengbe_tx_rx_direct_led3_gbe1_up/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Fast    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y14  zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Fast    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y13  zcu111_tengbe_tx_rx_direct_led1_gbe0_up/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Fast    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y15  zcu111_tengbe_tx_rx_direct_led3_gbe1_up/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Slow    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y14  zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.953       1.411      RAMB36_X9Y49          axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_9/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.953       1.411      RAMB36_X7Y54          axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_2/CLKBWRCLK
High Pulse Width  Slow    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y14  zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Fast    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y14  zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Fast    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y13  zcu111_tengbe_tx_rx_direct_led1_gbe0_up/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Fast    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y15  zcu111_tengbe_tx_rx_direct_led3_gbe1_up/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Slow    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y13  zcu111_tengbe_tx_rx_direct_led1_gbe0_up/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Slow    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y15  zcu111_tengbe_tx_rx_direct_led3_gbe1_up/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Fast    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y25  zcu111_tengbe_tx_rx_direct_led4_gbe0_up/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Slow    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y25  zcu111_tengbe_tx_rx_direct_led4_gbe0_up/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.953       1.411      RAMB36_X2Y53          axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_28/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.953       1.411      RAMB36_X4Y65          axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/ipb_gbe2_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_17/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        1.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.994ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_0/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.472ns  (logic 0.508ns (6.799%)  route 6.964ns (93.201%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.168ns = ( 12.168 - 10.000 ) 
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.179ns (routing 0.676ns, distribution 1.503ns)
  Clock Net Delay (Destination): 1.986ns (routing 0.611ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        2.179     2.405    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X30Y43         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.485 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/Q
                         net (fo=1, routed)           0.154     2.639    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]
    SLICE_X30Y43         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     2.784 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.282     3.066    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X32Y44         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     3.102 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.090     3.192    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X31Y45         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     3.291 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          0.428     3.719    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y41         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     3.867 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[2]_INST_0/O
                         net (fo=67, routed)          6.010     9.877    axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/M_AXI_wdata[2]
    RAMB36_X7Y52         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_0/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.986    12.168    axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axil_clk
    RAMB36_X7Y52         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.109    12.277    
                         clock uncertainty           -0.130    12.147    
    RAMB36_X7Y52         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.276    11.871    axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.871    
                         arrival time                          -9.877    
  -------------------------------------------------------------------
                         slack                                  1.994    

Slack (MET) :             2.121ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_2/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.333ns  (logic 0.508ns (6.928%)  route 6.825ns (93.072%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.156ns = ( 12.156 - 10.000 ) 
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.179ns (routing 0.676ns, distribution 1.503ns)
  Clock Net Delay (Destination): 1.974ns (routing 0.611ns, distribution 1.363ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        2.179     2.405    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X30Y43         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.485 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/Q
                         net (fo=1, routed)           0.154     2.639    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]
    SLICE_X30Y43         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     2.784 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.282     3.066    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X32Y44         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     3.102 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.090     3.192    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X31Y45         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     3.291 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          0.428     3.719    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y41         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     3.867 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[2]_INST_0/O
                         net (fo=67, routed)          5.871     9.738    axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/M_AXI_wdata[2]
    RAMB36_X7Y54         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_2/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.974    12.156    axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axil_clk
    RAMB36_X7Y54         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_2/CLKARDCLK
                         clock pessimism              0.109    12.265    
                         clock uncertainty           -0.130    12.135    
    RAMB36_X7Y54         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.276    11.859    axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_2
  -------------------------------------------------------------------
                         required time                         11.859    
                         arrival time                          -9.738    
  -------------------------------------------------------------------
                         slack                                  2.121    

Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_1/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.256ns  (logic 0.508ns (7.001%)  route 6.748ns (92.999%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.161ns = ( 12.161 - 10.000 ) 
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.179ns (routing 0.676ns, distribution 1.503ns)
  Clock Net Delay (Destination): 1.979ns (routing 0.611ns, distribution 1.368ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        2.179     2.405    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X30Y43         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.485 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/Q
                         net (fo=1, routed)           0.154     2.639    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]
    SLICE_X30Y43         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     2.784 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.282     3.066    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X32Y44         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     3.102 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.090     3.192    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X31Y45         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     3.291 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          0.428     3.719    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y41         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     3.867 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[2]_INST_0/O
                         net (fo=67, routed)          5.794     9.661    axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/M_AXI_wdata[2]
    RAMB36_X7Y53         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_1/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.979    12.161    axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axil_clk
    RAMB36_X7Y53         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_1/CLKARDCLK
                         clock pessimism              0.109    12.270    
                         clock uncertainty           -0.130    12.140    
    RAMB36_X7Y53         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.276    11.864    axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.864    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                  2.203    

Slack (MET) :             2.287ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_3/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.173ns  (logic 0.508ns (7.082%)  route 6.665ns (92.918%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.162ns = ( 12.162 - 10.000 ) 
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.179ns (routing 0.676ns, distribution 1.503ns)
  Clock Net Delay (Destination): 1.980ns (routing 0.611ns, distribution 1.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        2.179     2.405    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X30Y43         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.485 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/Q
                         net (fo=1, routed)           0.154     2.639    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]
    SLICE_X30Y43         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     2.784 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.282     3.066    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X32Y44         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     3.102 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.090     3.192    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X31Y45         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     3.291 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          0.428     3.719    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y41         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     3.867 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[2]_INST_0/O
                         net (fo=67, routed)          5.711     9.578    axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/M_AXI_wdata[2]
    RAMB36_X7Y55         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_3/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.980    12.162    axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axil_clk
    RAMB36_X7Y55         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_3/CLKARDCLK
                         clock pessimism              0.109    12.271    
                         clock uncertainty           -0.130    12.141    
    RAMB36_X7Y55         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.276    11.865    axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_3
  -------------------------------------------------------------------
                         required time                         11.865    
                         arrival time                          -9.578    
  -------------------------------------------------------------------
                         slack                                  2.287    

Slack (MET) :             2.343ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/ipb_gbe2_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_5/DINADIN[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.056ns  (logic 0.509ns (7.214%)  route 6.547ns (92.786%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 12.073 - 10.000 ) 
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.179ns (routing 0.676ns, distribution 1.503ns)
  Clock Net Delay (Destination): 1.891ns (routing 0.611ns, distribution 1.280ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        2.179     2.405    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X30Y43         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.485 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/Q
                         net (fo=1, routed)           0.154     2.639    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]
    SLICE_X30Y43         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     2.784 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.282     3.066    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X32Y44         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     3.102 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.090     3.192    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X31Y45         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     3.291 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          0.427     3.718    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y41         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149     3.867 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[7]_INST_0/O
                         net (fo=67, routed)          5.594     9.461    axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/ipb_gbe2_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/M_AXI_wdata[7]
    RAMB36_X5Y69         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/ipb_gbe2_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_5/DINADIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.891    12.073    axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/ipb_gbe2_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axil_clk
    RAMB36_X5Y69         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/ipb_gbe2_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_5/CLKARDCLK
                         clock pessimism              0.109    12.182    
                         clock uncertainty           -0.130    12.052    
    RAMB36_X5Y69         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[7])
                                                     -0.248    11.804    axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/ipb_gbe2_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_5
  -------------------------------------------------------------------
                         required time                         11.804    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  2.343    

Slack (MET) :             2.446ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/ipb_gbe2_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_7/DINADIN[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.957ns  (logic 0.509ns (7.316%)  route 6.448ns (92.684%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.077ns = ( 12.077 - 10.000 ) 
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.179ns (routing 0.676ns, distribution 1.503ns)
  Clock Net Delay (Destination): 1.895ns (routing 0.611ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        2.179     2.405    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X30Y43         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.485 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/Q
                         net (fo=1, routed)           0.154     2.639    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]
    SLICE_X30Y43         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     2.784 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.282     3.066    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X32Y44         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     3.102 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.090     3.192    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X31Y45         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     3.291 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          0.427     3.718    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y41         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149     3.867 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[7]_INST_0/O
                         net (fo=67, routed)          5.495     9.362    axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/ipb_gbe2_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/M_AXI_wdata[7]
    RAMB36_X5Y71         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/ipb_gbe2_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_7/DINADIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.895    12.077    axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/ipb_gbe2_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axil_clk
    RAMB36_X5Y71         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/ipb_gbe2_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_7/CLKARDCLK
                         clock pessimism              0.109    12.186    
                         clock uncertainty           -0.130    12.056    
    RAMB36_X5Y71         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[7])
                                                     -0.248    11.808    axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/ipb_gbe2_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_7
  -------------------------------------------------------------------
                         required time                         11.808    
                         arrival time                          -9.362    
  -------------------------------------------------------------------
                         slack                                  2.446    

Slack (MET) :             2.453ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/ipb_gbe2_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_6/DINADIN[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.949ns  (logic 0.509ns (7.325%)  route 6.440ns (92.675%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.076ns = ( 12.076 - 10.000 ) 
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.179ns (routing 0.676ns, distribution 1.503ns)
  Clock Net Delay (Destination): 1.894ns (routing 0.611ns, distribution 1.283ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        2.179     2.405    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X30Y43         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.485 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/Q
                         net (fo=1, routed)           0.154     2.639    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]
    SLICE_X30Y43         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     2.784 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.282     3.066    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X32Y44         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     3.102 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.090     3.192    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X31Y45         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     3.291 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          0.427     3.718    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y41         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149     3.867 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[7]_INST_0/O
                         net (fo=67, routed)          5.487     9.354    axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/ipb_gbe2_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/M_AXI_wdata[7]
    RAMB36_X5Y70         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/ipb_gbe2_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_6/DINADIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.894    12.076    axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/ipb_gbe2_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axil_clk
    RAMB36_X5Y70         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/ipb_gbe2_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_6/CLKARDCLK
                         clock pessimism              0.109    12.185    
                         clock uncertainty           -0.130    12.055    
    RAMB36_X5Y70         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[7])
                                                     -0.248    11.807    axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/ipb_gbe2_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_6
  -------------------------------------------------------------------
                         required time                         11.807    
                         arrival time                          -9.354    
  -------------------------------------------------------------------
                         slack                                  2.453    

Slack (MET) :             2.541ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_13/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.022ns  (logic 0.457ns (6.508%)  route 6.565ns (93.492%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.280ns = ( 12.280 - 10.000 ) 
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.179ns (routing 0.676ns, distribution 1.503ns)
  Clock Net Delay (Destination): 2.098ns (routing 0.611ns, distribution 1.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        2.179     2.405    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X30Y43         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.485 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/Q
                         net (fo=1, routed)           0.154     2.639    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]
    SLICE_X30Y43         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     2.784 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.282     3.066    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X32Y44         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     3.102 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.090     3.192    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X31Y45         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     3.291 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          0.525     3.816    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y38         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     3.913 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[8]_INST_0/O
                         net (fo=67, routed)          5.514     9.427    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/M_AXI_wdata[8]
    RAMB36_X9Y53         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_13/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        2.098    12.280    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axil_clk
    RAMB36_X9Y53         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_13/CLKARDCLK
                         clock pessimism              0.109    12.389    
                         clock uncertainty           -0.130    12.259    
    RAMB36_X9Y53         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[0])
                                                     -0.291    11.968    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_13
  -------------------------------------------------------------------
                         required time                         11.968    
                         arrival time                          -9.427    
  -------------------------------------------------------------------
                         slack                                  2.541    

Slack (MET) :             2.542ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_11/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.033ns  (logic 0.457ns (6.498%)  route 6.576ns (93.502%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.292ns = ( 12.292 - 10.000 ) 
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.179ns (routing 0.676ns, distribution 1.503ns)
  Clock Net Delay (Destination): 2.110ns (routing 0.611ns, distribution 1.499ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        2.179     2.405    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X30Y43         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.485 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/Q
                         net (fo=1, routed)           0.154     2.639    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]
    SLICE_X30Y43         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     2.784 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.282     3.066    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X32Y44         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     3.102 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.090     3.192    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X31Y45         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     3.291 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          0.525     3.816    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y38         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     3.913 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[8]_INST_0/O
                         net (fo=67, routed)          5.525     9.438    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/M_AXI_wdata[8]
    RAMB36_X9Y51         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_11/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        2.110    12.292    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axil_clk
    RAMB36_X9Y51         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_11/CLKARDCLK
                         clock pessimism              0.109    12.401    
                         clock uncertainty           -0.130    12.271    
    RAMB36_X9Y51         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[0])
                                                     -0.291    11.980    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_11
  -------------------------------------------------------------------
                         required time                         11.980    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                  2.542    

Slack (MET) :             2.542ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_12/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.028ns  (logic 0.457ns (6.503%)  route 6.571ns (93.497%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.287ns = ( 12.287 - 10.000 ) 
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.179ns (routing 0.676ns, distribution 1.503ns)
  Clock Net Delay (Destination): 2.105ns (routing 0.611ns, distribution 1.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        2.179     2.405    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X30Y43         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.485 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/Q
                         net (fo=1, routed)           0.154     2.639    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]
    SLICE_X30Y43         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     2.784 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.282     3.066    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X32Y44         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     3.102 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.090     3.192    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X31Y45         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     3.291 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          0.525     3.816    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y38         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     3.913 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[8]_INST_0/O
                         net (fo=67, routed)          5.520     9.433    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/M_AXI_wdata[8]
    RAMB36_X9Y52         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_12/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        2.105    12.287    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axil_clk
    RAMB36_X9Y52         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_12/CLKARDCLK
                         clock pessimism              0.109    12.396    
                         clock uncertainty           -0.130    12.266    
    RAMB36_X9Y52         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[0])
                                                     -0.291    11.975    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_12
  -------------------------------------------------------------------
                         required time                         11.975    
                         arrival time                          -9.433    
  -------------------------------------------------------------------
                         slack                                  2.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.060ns (40.816%)  route 0.087ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Net Delay (Source):      1.936ns (routing 0.611ns, distribution 1.325ns)
  Clock Net Delay (Destination): 2.177ns (routing 0.676ns, distribution 1.501ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.936     2.118    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X31Y43         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     2.178 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/Q
                         net (fo=1, routed)           0.087     2.265    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[2]
    SLICE_X30Y43         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        2.177     2.403    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X30Y43         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/C
                         clock pessimism             -0.210     2.193    
    SLICE_X30Y43         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     2.255    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_status/sBus_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe2_txs_ss_status][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.058ns (35.583%)  route 0.105ns (64.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Net Delay (Source):      1.866ns (routing 0.611ns, distribution 1.255ns)
  Clock Net Delay (Destination): 2.104ns (routing 0.676ns, distribution 1.428ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.866     2.048    zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_status/axil_clk
    SLICE_X46Y311        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_status/sBus_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y311        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.106 r  zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_status/sBus_reg[13]/Q
                         net (fo=1, routed)           0.105     2.211    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe2_txs_ss_status][31]_0[13]
    SLICE_X45Y311        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe2_txs_ss_status][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        2.104     2.330    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X45Y311        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe2_txs_ss_status][13]/C
                         clock pessimism             -0.193     2.137    
    SLICE_X45Y311        FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.060     2.197    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe2_txs_ss_status][13]
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.057ns (37.748%)  route 0.094ns (62.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Net Delay (Source):      1.941ns (routing 0.611ns, distribution 1.330ns)
  Clock Net Delay (Destination): 2.178ns (routing 0.676ns, distribution 1.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.941     2.123    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X24Y29         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     2.180 r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/Q
                         net (fo=1, routed)           0.094     2.274    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[25]
    SLICE_X23Y29         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        2.178     2.404    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X23Y29         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]/C
                         clock pessimism             -0.210     2.194    
    SLICE_X23Y29         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     2.254    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1_rxofctr/sBus_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe1_rxofctr][23]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.059ns (44.030%)  route 0.075ns (55.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Net Delay (Source):      1.873ns (routing 0.611ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.117ns (routing 0.676ns, distribution 1.441ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.873     2.055    zcu111_tengbe_tx_rx_direct_gbe1_rxofctr/axil_clk
    SLICE_X40Y289        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1_rxofctr/sBus_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y289        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.114 r  zcu111_tengbe_tx_rx_direct_gbe1_rxofctr/sBus_reg[23]/Q
                         net (fo=1, routed)           0.075     2.189    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe1_rxofctr][31]_0[23]
    SLICE_X40Y290        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe1_rxofctr][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        2.117     2.343    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X40Y290        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe1_rxofctr][23]/C
                         clock pessimism             -0.237     2.106    
    SLICE_X40Y290        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.166    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe1_rxofctr][23]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.199ns (routing 0.366ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.411ns, distribution 0.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.199     1.319    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X29Y21         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.358 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[9]/Q
                         net (fo=3, routed)           0.037     1.395    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[15]_1[9]
    SLICE_X29Y21         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.352     1.499    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/aclk
    SLICE_X29Y21         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[9]/C
                         clock pessimism             -0.174     1.325    
    SLICE_X29Y21         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.372    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.201ns (routing 0.366ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.411ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.201     1.321    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X29Y18         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.360 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[0]/Q
                         net (fo=3, routed)           0.037     1.397    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[15]_1[0]
    SLICE_X29Y18         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.354     1.501    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/aclk
    SLICE_X29Y18         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[0]/C
                         clock pessimism             -0.174     1.327    
    SLICE_X29Y18         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.374    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.060ns (32.967%)  route 0.122ns (67.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Net Delay (Source):      1.928ns (routing 0.611ns, distribution 1.317ns)
  Clock Net Delay (Destination): 2.193ns (routing 0.676ns, distribution 1.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.928     2.110    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X30Y28         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     2.170 r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/Q
                         net (fo=1, routed)           0.122     2.292    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[2]
    SLICE_X29Y27         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        2.193     2.419    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X29Y27         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/C
                         clock pessimism             -0.210     2.209    
    SLICE_X29Y27         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     2.269    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.059ns (42.754%)  route 0.079ns (57.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Net Delay (Source):      1.920ns (routing 0.611ns, distribution 1.309ns)
  Clock Net Delay (Destination): 2.186ns (routing 0.676ns, distribution 1.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.920     2.102    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X32Y33         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.161 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/Q
                         net (fo=3, routed)           0.079     2.240    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[4]
    SLICE_X32Y35         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        2.186     2.412    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X32Y35         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.258     2.154    
    SLICE_X32Y35         FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.216    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt/sBus_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe0_tx_cnt][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.060ns (46.512%)  route 0.069ns (53.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Net Delay (Source):      1.843ns (routing 0.611ns, distribution 1.232ns)
  Clock Net Delay (Destination): 2.079ns (routing 0.676ns, distribution 1.403ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.843     2.025    zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt/axil_clk
    SLICE_X52Y282        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt/sBus_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y282        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     2.085 r  zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt/sBus_reg[17]/Q
                         net (fo=1, routed)           0.069     2.154    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe0_tx_cnt][31]_0[17]
    SLICE_X52Y283        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe0_tx_cnt][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        2.079     2.305    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X52Y283        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe0_tx_cnt][17]/C
                         clock pessimism             -0.237     2.068    
    SLICE_X52Y283        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.130    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe0_tx_cnt][17]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.214ns (routing 0.366ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.411ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.214     1.334    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X25Y11         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y11         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.373 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[3]/Q
                         net (fo=3, routed)           0.038     1.411    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt_reg[7]_0[3]
    SLICE_X25Y11         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.369     1.516    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/aclk
    SLICE_X25Y11         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[3]/C
                         clock pessimism             -0.176     1.340    
    SLICE_X25Y11         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.387    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0       zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X0Y64   axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_16/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y50   axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_25/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X8Y46   axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_6/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X6Y70   axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/ipb_gbe2_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_14/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X7Y53   axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X0Y65   axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_17/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y51   axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_26/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X8Y47   axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_7/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X6Y71   axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/ipb_gbe2_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_15/CLKARDCLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y65   axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_17/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y54   zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y66   axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_18/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X9Y48   axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_8/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y53   axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_28/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X9Y49   axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_9/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y65   axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/ipb_gbe2_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_17/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y49   axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_13/CLKARDCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y64   axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_16/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y50   axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_25/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X8Y46   axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_6/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y70   axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/ipb_gbe2_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_14/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y53   axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y48   zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y48   zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X3Y104  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        3.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.455ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.177ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 0.471ns (15.448%)  route 2.578ns (84.552%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.734ns = ( 7.134 - 6.400 ) 
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.702ns (routing 0.001ns, distribution 0.701ns)
  Clock Net Delay (Destination): 0.541ns (routing 0.001ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.702     0.918    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X22Y251        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y251        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.997 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/Q
                         net (fo=236, routed)         1.035     2.032    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena
    SLICE_X16Y263        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     2.122 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_12/O
                         net (fo=14, routed)          0.477     2.599    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_12_n_0
    SLICE_X20Y258        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     2.747 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8/O
                         net (fo=53, routed)          0.694     3.441    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8_n_0
    SLICE_X16Y271        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     3.507 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[6]_i_3__0/O
                         net (fo=1, routed)           0.306     3.813    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[6]_i_3__0_n_0
    SLICE_X20Y271        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     3.901 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[6]_i_1__1/O
                         net (fo=1, routed)           0.066     3.967    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[6]
    SLICE_X20Y271        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.541     7.134    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X20Y271        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[6]/C
                         clock pessimism              0.031     7.165    
                         clock uncertainty           -0.046     7.119    
    SLICE_X20Y271        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     7.144    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[6]
  -------------------------------------------------------------------
                         required time                          7.144    
                         arrival time                          -3.967    
  -------------------------------------------------------------------
                         slack                                  3.177    

Slack (MET) :             3.359ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/is_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.537ns (18.340%)  route 2.391ns (81.660%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.727ns = ( 7.127 - 6.400 ) 
    Source Clock Delay      (SCD):    0.847ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.631ns (routing 0.001ns, distribution 0.630ns)
  Clock Net Delay (Destination): 0.534ns (routing 0.001ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.631     0.847    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X15Y248        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/is_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y248        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.926 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/is_ctrl_reg/Q
                         net (fo=20, routed)          0.551     1.477    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/is_ctrl
    SLICE_X22Y268        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     1.566 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_9/O
                         net (fo=1, routed)           0.442     2.008    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_9_n_0
    SLICE_X18Y262        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     2.098 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_6/O
                         net (fo=20, routed)          0.548     2.646    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_6_n_0
    SLICE_X22Y265        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     2.736 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[29]_i_8/O
                         net (fo=12, routed)          0.595     3.331    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[29]_i_8_n_0
    SLICE_X18Y271        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     3.431 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[3]_i_2__1/O
                         net (fo=1, routed)           0.196     3.627    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[3]_i_2__1_n_0
    SLICE_X18Y271        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     3.716 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[3]_i_1__1/O
                         net (fo=1, routed)           0.059     3.775    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[3]
    SLICE_X18Y271        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.534     7.127    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X18Y271        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[3]/C
                         clock pessimism              0.029     7.156    
                         clock uncertainty           -0.046     7.109    
    SLICE_X18Y271        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     7.134    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[3]
  -------------------------------------------------------------------
                         required time                          7.134    
                         arrival time                          -3.775    
  -------------------------------------------------------------------
                         slack                                  3.359    

Slack (MET) :             3.370ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.418ns (14.662%)  route 2.433ns (85.338%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.729ns = ( 7.129 - 6.400 ) 
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.702ns (routing 0.001ns, distribution 0.701ns)
  Clock Net Delay (Destination): 0.536ns (routing 0.001ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.702     0.918    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X22Y251        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y251        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.997 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/Q
                         net (fo=236, routed)         1.035     2.032    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena
    SLICE_X16Y263        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     2.122 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_12/O
                         net (fo=14, routed)          0.477     2.599    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_12_n_0
    SLICE_X20Y258        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     2.747 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8/O
                         net (fo=53, routed)          0.694     3.441    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8_n_0
    SLICE_X16Y271        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     3.491 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[23]_i_4__0/O
                         net (fo=1, routed)           0.155     3.646    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[23]_i_4__0_n_0
    SLICE_X18Y269        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051     3.697 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[23]_i_1__1/O
                         net (fo=1, routed)           0.072     3.769    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[23]
    SLICE_X18Y269        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.536     7.129    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X18Y269        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[23]/C
                         clock pessimism              0.031     7.160    
                         clock uncertainty           -0.046     7.114    
    SLICE_X18Y269        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.139    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[23]
  -------------------------------------------------------------------
                         required time                          7.139    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                  3.370    

Slack (MET) :             3.409ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.811ns  (logic 0.592ns (21.060%)  route 2.219ns (78.940%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.728ns = ( 7.128 - 6.400 ) 
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.702ns (routing 0.001ns, distribution 0.701ns)
  Clock Net Delay (Destination): 0.535ns (routing 0.001ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.702     0.918    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X22Y251        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y251        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.997 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/Q
                         net (fo=236, routed)         1.035     2.032    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena
    SLICE_X16Y263        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     2.122 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_12/O
                         net (fo=14, routed)          0.550     2.672    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_12_n_0
    SLICE_X22Y266        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     2.820 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[23]_i_7/O
                         net (fo=18, routed)          0.525     3.345    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[23]_i_7_n_0
    SLICE_X18Y272        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     3.495 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[14]_i_4/O
                         net (fo=1, routed)           0.050     3.545    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[14]_i_4_n_0
    SLICE_X18Y272        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.125     3.670 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[14]_i_1__0/O
                         net (fo=1, routed)           0.059     3.729    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[14]
    SLICE_X18Y272        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.535     7.128    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X18Y272        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[14]/C
                         clock pessimism              0.031     7.159    
                         clock uncertainty           -0.046     7.113    
    SLICE_X18Y272        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     7.138    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[14]
  -------------------------------------------------------------------
                         required time                          7.138    
                         arrival time                          -3.729    
  -------------------------------------------------------------------
                         slack                                  3.409    

Slack (MET) :             3.420ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.797ns  (logic 0.510ns (18.234%)  route 2.287ns (81.766%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.725ns = ( 7.125 - 6.400 ) 
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.702ns (routing 0.001ns, distribution 0.701ns)
  Clock Net Delay (Destination): 0.532ns (routing 0.001ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.702     0.918    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X22Y251        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y251        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.997 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/Q
                         net (fo=236, routed)         1.035     2.032    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena
    SLICE_X16Y263        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     2.122 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_12/O
                         net (fo=14, routed)          0.477     2.599    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_12_n_0
    SLICE_X20Y258        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     2.747 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8/O
                         net (fo=53, routed)          0.437     3.184    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8_n_0
    SLICE_X18Y270        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097     3.281 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[9]_i_3/O
                         net (fo=1, routed)           0.288     3.569    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[9]_i_3_n_0
    SLICE_X19Y270        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.096     3.665 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[9]_i_1__1/O
                         net (fo=1, routed)           0.050     3.715    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[9]
    SLICE_X19Y270        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.532     7.125    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X19Y270        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[9]/C
                         clock pessimism              0.031     7.156    
                         clock uncertainty           -0.046     7.110    
    SLICE_X19Y270        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     7.135    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[9]
  -------------------------------------------------------------------
                         required time                          7.135    
                         arrival time                          -3.715    
  -------------------------------------------------------------------
                         slack                                  3.420    

Slack (MET) :             3.427ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.792ns  (logic 0.451ns (16.153%)  route 2.341ns (83.847%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.727ns = ( 7.127 - 6.400 ) 
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.702ns (routing 0.001ns, distribution 0.701ns)
  Clock Net Delay (Destination): 0.534ns (routing 0.001ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.702     0.918    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X22Y251        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y251        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.997 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/Q
                         net (fo=236, routed)         1.035     2.032    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena
    SLICE_X16Y263        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     2.122 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_12/O
                         net (fo=14, routed)          0.477     2.599    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_12_n_0
    SLICE_X20Y258        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     2.747 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8/O
                         net (fo=53, routed)          0.646     3.393    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8_n_0
    SLICE_X17Y271        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.098     3.491 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[20]_i_3__0/O
                         net (fo=1, routed)           0.134     3.625    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[20]_i_3__0_n_0
    SLICE_X17Y270        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036     3.661 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[20]_i_1__1/O
                         net (fo=1, routed)           0.049     3.710    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[20]
    SLICE_X17Y270        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.534     7.127    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X17Y270        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[20]/C
                         clock pessimism              0.031     7.158    
                         clock uncertainty           -0.046     7.112    
    SLICE_X17Y270        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.137    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[20]
  -------------------------------------------------------------------
                         required time                          7.137    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                  3.427    

Slack (MET) :             3.439ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 0.483ns (17.387%)  route 2.295ns (82.613%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.725ns = ( 7.125 - 6.400 ) 
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.702ns (routing 0.001ns, distribution 0.701ns)
  Clock Net Delay (Destination): 0.532ns (routing 0.001ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.702     0.918    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X22Y251        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y251        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.997 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/Q
                         net (fo=236, routed)         1.035     2.032    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena
    SLICE_X16Y263        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     2.122 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_12/O
                         net (fo=14, routed)          0.477     2.599    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_12_n_0
    SLICE_X20Y258        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     2.747 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8/O
                         net (fo=53, routed)          0.621     3.368    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8_n_0
    SLICE_X19Y271        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.116     3.484 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[7]_i_3__0/O
                         net (fo=1, routed)           0.113     3.597    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[7]_i_3__0_n_0
    SLICE_X19Y270        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     3.647 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[7]_i_1__1/O
                         net (fo=1, routed)           0.049     3.696    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[7]
    SLICE_X19Y270        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.532     7.125    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X19Y270        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[7]/C
                         clock pessimism              0.031     7.156    
                         clock uncertainty           -0.046     7.110    
    SLICE_X19Y270        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.135    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[7]
  -------------------------------------------------------------------
                         required time                          7.135    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                  3.439    

Slack (MET) :             3.441ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.515ns (18.532%)  route 2.264ns (81.468%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.728ns = ( 7.128 - 6.400 ) 
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.702ns (routing 0.001ns, distribution 0.701ns)
  Clock Net Delay (Destination): 0.535ns (routing 0.001ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.702     0.918    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X22Y251        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y251        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.997 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/Q
                         net (fo=236, routed)         1.035     2.032    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena
    SLICE_X16Y263        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     2.122 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_12/O
                         net (fo=14, routed)          0.550     2.672    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_12_n_0
    SLICE_X22Y266        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     2.820 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[23]_i_7/O
                         net (fo=18, routed)          0.544     3.364    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[23]_i_7_n_0
    SLICE_X17Y271        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     3.512 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[12]_i_4/O
                         net (fo=1, routed)           0.086     3.598    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[12]_i_4_n_0
    SLICE_X17Y271        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.050     3.648 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[12]_i_1__0/O
                         net (fo=1, routed)           0.049     3.697    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[12]
    SLICE_X17Y271        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.535     7.128    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X17Y271        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[12]/C
                         clock pessimism              0.031     7.159    
                         clock uncertainty           -0.046     7.113    
    SLICE_X17Y271        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.138    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[12]
  -------------------------------------------------------------------
                         required time                          7.138    
                         arrival time                          -3.697    
  -------------------------------------------------------------------
                         slack                                  3.441    

Slack (MET) :             3.451ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 0.469ns (16.938%)  route 2.300ns (83.062%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.728ns = ( 7.128 - 6.400 ) 
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.702ns (routing 0.001ns, distribution 0.701ns)
  Clock Net Delay (Destination): 0.535ns (routing 0.001ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.702     0.918    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X22Y251        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y251        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.997 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/Q
                         net (fo=236, routed)         1.035     2.032    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena
    SLICE_X16Y263        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     2.122 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_12/O
                         net (fo=14, routed)          0.550     2.672    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_12_n_0
    SLICE_X22Y266        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     2.820 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[23]_i_7/O
                         net (fo=18, routed)          0.559     3.379    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[23]_i_7_n_0
    SLICE_X18Y272        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     3.480 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[11]_i_4/O
                         net (fo=1, routed)           0.084     3.564    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[11]_i_4_n_0
    SLICE_X18Y272        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.051     3.615 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[11]_i_1__1/O
                         net (fo=1, routed)           0.072     3.687    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[11]
    SLICE_X18Y272        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.535     7.128    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X18Y272        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[11]/C
                         clock pessimism              0.031     7.159    
                         clock uncertainty           -0.046     7.113    
    SLICE_X18Y272        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.138    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[11]
  -------------------------------------------------------------------
                         required time                          7.138    
                         arrival time                          -3.687    
  -------------------------------------------------------------------
                         slack                                  3.451    

Slack (MET) :             3.469ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.576ns (20.877%)  route 2.183ns (79.123%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.736ns = ( 7.136 - 6.400 ) 
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.702ns (routing 0.001ns, distribution 0.701ns)
  Clock Net Delay (Destination): 0.543ns (routing 0.001ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.702     0.918    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X22Y251        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y251        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.997 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/Q
                         net (fo=236, routed)         1.035     2.032    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena
    SLICE_X16Y263        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     2.122 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_12/O
                         net (fo=14, routed)          0.477     2.599    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_12_n_0
    SLICE_X20Y258        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     2.747 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8/O
                         net (fo=53, routed)          0.434     3.181    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8_n_0
    SLICE_X20Y269        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.159     3.340 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[4]_i_3/O
                         net (fo=1, routed)           0.178     3.518    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[4]_i_3_n_0
    SLICE_X20Y269        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     3.618 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[4]_i_1__1/O
                         net (fo=1, routed)           0.059     3.677    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[4]
    SLICE_X20Y269        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.543     7.136    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X20Y269        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[4]/C
                         clock pessimism              0.031     7.167    
                         clock uncertainty           -0.046     7.121    
    SLICE_X20Y269        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     7.146    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[4]
  -------------------------------------------------------------------
                         required time                          7.146    
                         arrival time                          -3.677    
  -------------------------------------------------------------------
                         slack                                  3.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d3_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.060ns (33.898%)  route 0.117ns (66.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Net Delay (Source):      0.602ns (routing 0.001ns, distribution 0.601ns)
  Clock Net Delay (Destination): 0.712ns (routing 0.001ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.602     0.795    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X23Y254        FDSE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y254        FDSE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     0.855 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[7]/Q
                         net (fo=2, routed)           0.117     0.972    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/in9[39]
    SLICE_X22Y253        FDSE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.712     0.928    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X22Y253        FDSE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d3_reg[7]/C
                         clock pessimism             -0.034     0.894    
    SLICE_X22Y253        FDSE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     0.956    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d3_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.479ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Net Delay (Source):      0.353ns (routing 0.001ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.402ns (routing 0.001ns, distribution 0.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.353     0.479    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X19Y263        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y263        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.518 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[24]/Q
                         net (fo=1, routed)           0.033     0.551    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg_n_0_[24]
    SLICE_X19Y263        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.402     0.542    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X19Y263        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[31]/C
                         clock pessimism             -0.057     0.485    
    SLICE_X19Y263        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.532    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.514ns
    Source Clock Delay      (SCD):    0.453ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Net Delay (Source):      0.327ns (routing 0.001ns, distribution 0.326ns)
  Clock Net Delay (Destination): 0.374ns (routing 0.001ns, distribution 0.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.327     0.453    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/rx_clk_out_0
    SLICE_X10Y246        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y246        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.492 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[0]/Q
                         net (fo=1, routed)           0.033     0.525    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg_n_0_[0]
    SLICE_X10Y246        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.374     0.514    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/rx_clk_out_0
    SLICE_X10Y246        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[0]/C
                         clock pessimism             -0.055     0.459    
    SLICE_X10Y246        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.506    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.525    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.537ns
    Source Clock Delay      (SCD):    0.475ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Net Delay (Source):      0.349ns (routing 0.001ns, distribution 0.348ns)
  Clock Net Delay (Destination): 0.397ns (routing 0.001ns, distribution 0.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.349     0.475    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X19Y269        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y269        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.514 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[13]/Q
                         net (fo=1, routed)           0.033     0.547    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg_n_0_[13]
    SLICE_X19Y269        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.397     0.537    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X19Y269        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[10]/C
                         clock pessimism             -0.056     0.481    
    SLICE_X19Y269        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.528    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.528    
                         arrival time                           0.547    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns
    Source Clock Delay      (SCD):    0.479ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Net Delay (Source):      0.353ns (routing 0.001ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.403ns (routing 0.001ns, distribution 0.402ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.353     0.479    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X17Y265        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y265        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.518 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[27]/Q
                         net (fo=1, routed)           0.033     0.551    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg_n_0_[27]
    SLICE_X17Y265        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.403     0.543    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X17Y265        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[28]/C
                         clock pessimism             -0.058     0.485    
    SLICE_X17Y265        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.532    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.545ns
    Source Clock Delay      (SCD):    0.480ns
    Clock Pessimism Removal (CPR):    0.059ns
  Clock Net Delay (Source):      0.354ns (routing 0.001ns, distribution 0.353ns)
  Clock Net Delay (Destination): 0.405ns (routing 0.001ns, distribution 0.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.354     0.480    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X17Y257        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y257        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.519 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[47]/Q
                         net (fo=1, routed)           0.033     0.552    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg_n_0_[47]
    SLICE_X17Y257        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.405     0.545    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X17Y257        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[40]/C
                         clock pessimism             -0.059     0.486    
    SLICE_X17Y257        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.533    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[40]
  -------------------------------------------------------------------
                         required time                         -0.533    
                         arrival time                           0.552    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    0.487ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Net Delay (Source):      0.361ns (routing 0.001ns, distribution 0.360ns)
  Clock Net Delay (Destination): 0.411ns (routing 0.001ns, distribution 0.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.361     0.487    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X19Y254        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y254        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.526 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[50]/Q
                         net (fo=1, routed)           0.033     0.559    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg_n_0_[50]
    SLICE_X19Y254        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.411     0.551    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X19Y254        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[53]/C
                         clock pessimism             -0.058     0.493    
    SLICE_X19Y254        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.540    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.540    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    0.483ns
    Clock Pessimism Removal (CPR):    0.059ns
  Clock Net Delay (Source):      0.357ns (routing 0.001ns, distribution 0.356ns)
  Clock Net Delay (Destination): 0.408ns (routing 0.001ns, distribution 0.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.357     0.483    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X16Y260        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y260        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.522 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[38]/Q
                         net (fo=1, routed)           0.033     0.555    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg_n_0_[38]
    SLICE_X16Y260        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.408     0.548    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X16Y260        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[33]/C
                         clock pessimism             -0.059     0.489    
    SLICE_X16Y260        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.536    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.536    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.059ns (30.890%)  route 0.132ns (69.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Net Delay (Source):      0.603ns (routing 0.001ns, distribution 0.602ns)
  Clock Net Delay (Destination): 0.722ns (routing 0.001ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.603     0.796    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X22Y254        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y254        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     0.855 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[22]/Q
                         net (fo=1, routed)           0.132     0.987    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg_n_0_[22]
    SLICE_X25Y253        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.722     0.938    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X25Y253        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[22]/C
                         clock pessimism             -0.034     0.904    
    SLICE_X25Y253        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     0.966    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrl_d0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.059ns (44.030%)  route 0.075ns (55.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.791ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Net Delay (Source):      0.598ns (routing 0.001ns, distribution 0.597ns)
  Clock Net Delay (Destination): 0.707ns (routing 0.001ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.598     0.791    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X22Y260        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y260        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     0.850 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout_reg[6]/Q
                         net (fo=1, routed)           0.075     0.925    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrl_d0_reg[0]_0[6]
    SLICE_X22Y258        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrl_d0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.707     0.923    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X22Y258        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrl_d0_reg[1]/C
                         clock pessimism             -0.082     0.841    
    SLICE_X22Y258        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     0.903    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrl_d0_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.022    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK   n/a                      1.954         6.400       4.446      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK2  n/a                      1.954         6.400       4.446      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     BUFG_GT/I                n/a                      1.290         6.400       5.110      BUFG_GT_X0Y119      tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/I
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X23Y250       tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X23Y250       tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X23Y250       tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMB/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X23Y250       tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X23Y250       tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMC/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X23Y250       tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMC_D1/CLK
Min Period        n/a     RAMS32/CLK               n/a                      1.064         6.400       5.336      SLICE_X23Y250       tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMD/CLK
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X23Y251       tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_8/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X23Y251       tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_8/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X23Y251       tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_8/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X23Y251       tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_8/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X23Y251       tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_8/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X23Y251       tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_8/RAMC_D1/CLK
High Pulse Width  Fast    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X23Y250       tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X23Y250       tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X23Y250       tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X23Y250       tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X23Y250       tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X23Y250       tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMC_D1/CLK
Max Skew          Slow    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.478         0.023       0.455      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.525         0.011       0.514      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK2  GTYE4_CHANNEL/RXUSRCLK   0.847         0.010       0.837      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Slow    GTYE4_CHANNEL/RXUSRCLK2  GTYE4_CHANNEL/RXUSRCLK   0.881         0.022       0.859      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]_1
  To Clock:  rxoutclk_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        2.608ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.455ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.608ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[32]/D
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        3.673ns  (logic 0.647ns (17.615%)  route 3.026ns (82.385%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.671ns = ( 7.071 - 6.400 ) 
    Source Clock Delay      (SCD):    0.799ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.583ns (routing 0.001ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.478ns (routing 0.001ns, distribution 0.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.583     0.799    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X8Y267         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y267         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.876 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[7]/Q
                         net (fo=66, routed)          0.712     1.588    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg_n_0_[7]
    SLICE_X10Y274        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     1.711 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[4]_i_2/O
                         net (fo=31, routed)          0.615     2.326    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_terminate_d1[4]
    SLICE_X12Y268        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     2.472 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[0]_i_2/O
                         net (fo=29, routed)          0.686     3.158    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/state_nxt2
    SLICE_X9Y272         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     3.281 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/local_fault_i_12/O
                         net (fo=10, routed)          0.530     3.811    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/local_fault_i_12_n_0
    SLICE_X13Y270        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     3.901 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[32]_i_4/O
                         net (fo=4, routed)           0.433     4.334    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[32]_i_4_n_0
    SLICE_X9Y271         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     4.422 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[32]_i_1__1/O
                         net (fo=1, routed)           0.050     4.472    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[32]
    SLICE_X9Y271         FDSE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.478     7.071    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X9Y271         FDSE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[32]/C
                         clock pessimism              0.030     7.101    
                         clock uncertainty           -0.046     7.055    
    SLICE_X9Y271         FDSE (Setup_CFF_SLICEL_C_D)
                                                      0.025     7.080    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[32]
  -------------------------------------------------------------------
                         required time                          7.080    
                         arrival time                          -4.472    
  -------------------------------------------------------------------
                         slack                                  2.608    

Slack (MET) :             2.720ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.682ns (18.929%)  route 2.921ns (81.071%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.714ns = ( 7.114 - 6.400 ) 
    Source Clock Delay      (SCD):    0.799ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.583ns (routing 0.001ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.521ns (routing 0.001ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.583     0.799    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X8Y267         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y267         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.876 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[7]/Q
                         net (fo=66, routed)          0.712     1.588    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg_n_0_[7]
    SLICE_X10Y274        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     1.711 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[4]_i_2/O
                         net (fo=31, routed)          0.615     2.326    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_terminate_d1[4]
    SLICE_X12Y268        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     2.472 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[0]_i_2/O
                         net (fo=29, routed)          0.530     3.002    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/state_nxt2
    SLICE_X7Y268         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     3.126 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[6]_i_3/O
                         net (fo=71, routed)          0.729     3.855    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[6]_i_3_n_0
    SLICE_X14Y269        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     3.978 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[9]_i_4/O
                         net (fo=1, routed)           0.286     4.264    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[9]_i_4_n_0
    SLICE_X14Y269        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.089     4.353 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[9]_i_1__1/O
                         net (fo=1, routed)           0.049     4.402    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[9]
    SLICE_X14Y269        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.521     7.114    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X14Y269        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[9]/C
                         clock pessimism              0.030     7.144    
                         clock uncertainty           -0.046     7.097    
    SLICE_X14Y269        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.122    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[9]
  -------------------------------------------------------------------
                         required time                          7.122    
                         arrival time                          -4.402    
  -------------------------------------------------------------------
                         slack                                  2.720    

Slack (MET) :             2.781ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        3.535ns  (logic 0.624ns (17.652%)  route 2.911ns (82.348%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.706ns = ( 7.106 - 6.400 ) 
    Source Clock Delay      (SCD):    0.799ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.583ns (routing 0.001ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.513ns (routing 0.001ns, distribution 0.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.583     0.799    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X8Y267         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y267         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.876 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[7]/Q
                         net (fo=66, routed)          0.712     1.588    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg_n_0_[7]
    SLICE_X10Y274        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     1.711 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[4]_i_2/O
                         net (fo=31, routed)          0.615     2.326    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_terminate_d1[4]
    SLICE_X12Y268        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     2.472 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[0]_i_2/O
                         net (fo=29, routed)          0.670     3.142    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/state_nxt2
    SLICE_X7Y271         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.090     3.232 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8/O
                         net (fo=53, routed)          0.701     3.933    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8_n_0
    SLICE_X12Y272        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098     4.031 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[2]_i_3/O
                         net (fo=1, routed)           0.164     4.195    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[2]_i_3_n_0
    SLICE_X12Y272        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.090     4.285 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[2]_i_1__1/O
                         net (fo=1, routed)           0.049     4.334    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[2]
    SLICE_X12Y272        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.513     7.106    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X12Y272        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[2]/C
                         clock pessimism              0.030     7.136    
                         clock uncertainty           -0.046     7.090    
    SLICE_X12Y272        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     7.115    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[2]
  -------------------------------------------------------------------
                         required time                          7.115    
                         arrival time                          -4.334    
  -------------------------------------------------------------------
                         slack                                  2.781    

Slack (MET) :             2.818ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        3.501ns  (logic 0.570ns (16.281%)  route 2.931ns (83.719%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.709ns = ( 7.109 - 6.400 ) 
    Source Clock Delay      (SCD):    0.799ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.583ns (routing 0.001ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.516ns (routing 0.001ns, distribution 0.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.583     0.799    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X8Y267         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y267         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.876 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[7]/Q
                         net (fo=66, routed)          0.712     1.588    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg_n_0_[7]
    SLICE_X10Y274        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     1.711 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[4]_i_2/O
                         net (fo=31, routed)          0.615     2.326    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_terminate_d1[4]
    SLICE_X12Y268        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     2.472 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[0]_i_2/O
                         net (fo=29, routed)          0.670     3.142    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/state_nxt2
    SLICE_X7Y271         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.090     3.232 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8/O
                         net (fo=53, routed)          0.750     3.982    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8_n_0
    SLICE_X12Y274        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     4.017 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[30]_i_2__0/O
                         net (fo=1, routed)           0.135     4.152    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[30]_i_2__0_n_0
    SLICE_X12Y274        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     4.251 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[30]_i_1__1/O
                         net (fo=1, routed)           0.049     4.300    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[30]
    SLICE_X12Y274        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.516     7.109    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X12Y274        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[30]/C
                         clock pessimism              0.030     7.139    
                         clock uncertainty           -0.046     7.093    
    SLICE_X12Y274        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.118    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[30]
  -------------------------------------------------------------------
                         required time                          7.118    
                         arrival time                          -4.300    
  -------------------------------------------------------------------
                         slack                                  2.818    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.583ns (16.743%)  route 2.899ns (83.257%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.707ns = ( 7.107 - 6.400 ) 
    Source Clock Delay      (SCD):    0.799ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.583ns (routing 0.001ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.514ns (routing 0.001ns, distribution 0.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.583     0.799    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X8Y267         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y267         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.876 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[7]/Q
                         net (fo=66, routed)          0.712     1.588    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg_n_0_[7]
    SLICE_X10Y274        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     1.711 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[4]_i_2/O
                         net (fo=31, routed)          0.615     2.326    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_terminate_d1[4]
    SLICE_X12Y268        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     2.472 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[0]_i_2/O
                         net (fo=29, routed)          0.670     3.142    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/state_nxt2
    SLICE_X7Y271         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.090     3.232 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8/O
                         net (fo=53, routed)          0.715     3.947    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8_n_0
    SLICE_X12Y273        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     4.044 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[31]_i_2__0/O
                         net (fo=1, routed)           0.138     4.182    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[31]_i_2__0_n_0
    SLICE_X12Y273        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     4.232 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[31]_i_1__1/O
                         net (fo=1, routed)           0.049     4.281    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[31]
    SLICE_X12Y273        FDSE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.514     7.107    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X12Y273        FDSE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[31]/C
                         clock pessimism              0.030     7.137    
                         clock uncertainty           -0.046     7.091    
    SLICE_X12Y273        FDSE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.116    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[31]
  -------------------------------------------------------------------
                         required time                          7.116    
                         arrival time                          -4.281    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.855ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.585ns (16.878%)  route 2.881ns (83.122%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.712ns = ( 7.112 - 6.400 ) 
    Source Clock Delay      (SCD):    0.799ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.583ns (routing 0.001ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.519ns (routing 0.001ns, distribution 0.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.583     0.799    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X8Y267         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y267         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.876 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[7]/Q
                         net (fo=66, routed)          0.712     1.588    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg_n_0_[7]
    SLICE_X10Y274        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     1.711 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[4]_i_2/O
                         net (fo=31, routed)          0.615     2.326    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_terminate_d1[4]
    SLICE_X12Y268        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     2.472 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[0]_i_2/O
                         net (fo=29, routed)          0.670     3.142    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/state_nxt2
    SLICE_X7Y271         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.090     3.232 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8/O
                         net (fo=53, routed)          0.673     3.905    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8_n_0
    SLICE_X12Y266        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.098     4.003 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[5]_i_3/O
                         net (fo=1, routed)           0.162     4.165    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[5]_i_3_n_0
    SLICE_X12Y266        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     4.216 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[5]_i_1__1/O
                         net (fo=1, routed)           0.049     4.265    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[5]
    SLICE_X12Y266        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.519     7.112    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X12Y266        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[5]/C
                         clock pessimism              0.030     7.142    
                         clock uncertainty           -0.046     7.095    
    SLICE_X12Y266        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     7.120    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[5]
  -------------------------------------------------------------------
                         required time                          7.120    
                         arrival time                          -4.265    
  -------------------------------------------------------------------
                         slack                                  2.855    

Slack (MET) :             2.857ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 0.582ns (16.782%)  route 2.886ns (83.218%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.716ns = ( 7.116 - 6.400 ) 
    Source Clock Delay      (SCD):    0.799ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.583ns (routing 0.001ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.523ns (routing 0.001ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.583     0.799    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X8Y267         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y267         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.876 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[7]/Q
                         net (fo=66, routed)          0.712     1.588    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg_n_0_[7]
    SLICE_X10Y274        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     1.711 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[4]_i_2/O
                         net (fo=31, routed)          0.615     2.326    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_terminate_d1[4]
    SLICE_X12Y268        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     2.472 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[0]_i_2/O
                         net (fo=29, routed)          0.670     3.142    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/state_nxt2
    SLICE_X7Y271         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.090     3.232 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8/O
                         net (fo=53, routed)          0.678     3.910    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8_n_0
    SLICE_X14Y268        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.110     4.020 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[3]_i_3/O
                         net (fo=1, routed)           0.162     4.182    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[3]_i_3_n_0
    SLICE_X14Y268        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036     4.218 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[3]_i_1__1/O
                         net (fo=1, routed)           0.049     4.267    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[3]
    SLICE_X14Y268        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.523     7.116    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X14Y268        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[3]/C
                         clock pessimism              0.030     7.146    
                         clock uncertainty           -0.046     7.099    
    SLICE_X14Y268        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     7.124    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[3]
  -------------------------------------------------------------------
                         required time                          7.124    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                  2.857    

Slack (MET) :             2.867ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.631ns (18.174%)  route 2.841ns (81.826%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.730ns = ( 7.130 - 6.400 ) 
    Source Clock Delay      (SCD):    0.799ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.583ns (routing 0.001ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.537ns (routing 0.001ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.583     0.799    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X8Y267         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y267         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.876 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[7]/Q
                         net (fo=66, routed)          0.712     1.588    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg_n_0_[7]
    SLICE_X10Y274        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     1.711 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[4]_i_2/O
                         net (fo=31, routed)          0.615     2.326    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_terminate_d1[4]
    SLICE_X12Y268        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     2.472 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[0]_i_2/O
                         net (fo=29, routed)          0.670     3.142    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/state_nxt2
    SLICE_X7Y271         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.090     3.232 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8/O
                         net (fo=53, routed)          0.583     3.815    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8_n_0
    SLICE_X13Y266        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097     3.912 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[1]_i_3/O
                         net (fo=1, routed)           0.195     4.107    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[1]_i_3_n_0
    SLICE_X13Y266        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     4.205 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[1]_i_1__1/O
                         net (fo=1, routed)           0.066     4.271    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[1]
    SLICE_X13Y266        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.537     7.130    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X13Y266        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[1]/C
                         clock pessimism              0.030     7.160    
                         clock uncertainty           -0.046     7.113    
    SLICE_X13Y266        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     7.138    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[1]
  -------------------------------------------------------------------
                         required time                          7.138    
                         arrival time                          -4.271    
  -------------------------------------------------------------------
                         slack                                  2.867    

Slack (MET) :             2.867ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.803ns (23.175%)  route 2.662ns (76.825%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.723ns = ( 7.123 - 6.400 ) 
    Source Clock Delay      (SCD):    0.799ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.583ns (routing 0.001ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.530ns (routing 0.001ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.583     0.799    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X8Y267         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y267         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.876 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[7]/Q
                         net (fo=66, routed)          0.712     1.588    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg_n_0_[7]
    SLICE_X10Y274        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     1.711 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[4]_i_2/O
                         net (fo=31, routed)          0.615     2.326    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_terminate_d1[4]
    SLICE_X12Y268        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     2.483 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[1]_i_2/O
                         net (fo=15, routed)          0.437     2.920    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[1]_i_2_n_0
    SLICE_X9Y268         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     3.070 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state[1]_i_4__1/O
                         net (fo=110, routed)         0.744     3.814    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/state_nxt1
    SLICE_X14Y267        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.146     3.960 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[23]_i_3__0/O
                         net (fo=1, routed)           0.103     4.063    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[23]_i_3__0_n_0
    SLICE_X14Y267        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     4.213 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[23]_i_1__1/O
                         net (fo=1, routed)           0.051     4.264    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[23]
    SLICE_X14Y267        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.530     7.123    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X14Y267        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[23]/C
                         clock pessimism              0.030     7.153    
                         clock uncertainty           -0.046     7.106    
    SLICE_X14Y267        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     7.131    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[23]
  -------------------------------------------------------------------
                         required time                          7.131    
                         arrival time                          -4.264    
  -------------------------------------------------------------------
                         slack                                  2.867    

Slack (MET) :             2.879ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/local_fault_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.609ns (17.668%)  route 2.838ns (82.332%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.717ns = ( 7.117 - 6.400 ) 
    Source Clock Delay      (SCD):    0.799ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.583ns (routing 0.001ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.524ns (routing 0.001ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.583     0.799    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X8Y267         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y267         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.876 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[7]/Q
                         net (fo=66, routed)          0.712     1.588    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg_n_0_[7]
    SLICE_X10Y274        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     1.711 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[4]_i_2/O
                         net (fo=31, routed)          0.615     2.326    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_terminate_d1[4]
    SLICE_X12Y268        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     2.483 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[1]_i_2/O
                         net (fo=15, routed)          0.437     2.920    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[1]_i_2_n_0
    SLICE_X9Y268         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     3.070 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state[1]_i_4__1/O
                         net (fo=110, routed)         0.763     3.833    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/state_nxt1
    SLICE_X13Y272        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     3.899 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/local_fault_i_3/O
                         net (fo=1, routed)           0.262     4.161    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/local_fault_i_3_n_0
    SLICE_X14Y272        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.036     4.197 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/local_fault_i_1/O
                         net (fo=1, routed)           0.049     4.246    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/local_fault_i_1_n_0
    SLICE_X14Y272        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/local_fault_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.524     7.117    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X14Y272        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/local_fault_reg/C
                         clock pessimism              0.030     7.147    
                         clock uncertainty           -0.046     7.100    
    SLICE_X14Y272        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.125    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/local_fault_reg
  -------------------------------------------------------------------
                         required time                          7.125    
                         arrival time                          -4.246    
  -------------------------------------------------------------------
                         slack                                  2.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.057ns (32.386%)  route 0.119ns (67.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.800ns
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Net Delay (Source):      0.479ns (routing 0.001ns, distribution 0.478ns)
  Clock Net Delay (Destination): 0.584ns (routing 0.001ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.479     0.672    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/rx_clk_out_0
    SLICE_X5Y263         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y263         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     0.729 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[26]/Q
                         net (fo=2, routed)           0.119     0.848    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_data0[26]
    SLICE_X7Y263         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.584     0.800    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_clk
    SLICE_X7Y263         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[26]/C
                         clock pessimism             -0.030     0.770    
    SLICE_X7Y263         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     0.832    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.498ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      0.313ns (routing 0.001ns, distribution 0.312ns)
  Clock Net Delay (Destination): 0.358ns (routing 0.001ns, distribution 0.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.313     0.439    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/rx_clk_out_0
    SLICE_X4Y258         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y258         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.478 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[63]/Q
                         net (fo=1, routed)           0.033     0.511    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg_n_0_[63]
    SLICE_X4Y258         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.358     0.498    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/rx_clk_out_0
    SLICE_X4Y258         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[63]/C
                         clock pessimism             -0.053     0.445    
    SLICE_X4Y258         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.492    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[63]
  -------------------------------------------------------------------
                         required time                         -0.492    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.492ns
    Source Clock Delay      (SCD):    0.432ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Net Delay (Source):      0.306ns (routing 0.001ns, distribution 0.305ns)
  Clock Net Delay (Destination): 0.352ns (routing 0.001ns, distribution 0.351ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.306     0.432    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/rx_clk_out_0
    SLICE_X0Y264         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y264         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.471 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[8]/Q
                         net (fo=1, routed)           0.033     0.504    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg_n_0_[8]
    SLICE_X0Y264         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.352     0.492    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/rx_clk_out_0
    SLICE_X0Y264         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[8]/C
                         clock pessimism             -0.054     0.438    
    SLICE_X0Y264         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.485    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.485    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.506ns
    Source Clock Delay      (SCD):    0.444ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Net Delay (Source):      0.318ns (routing 0.001ns, distribution 0.317ns)
  Clock Net Delay (Destination): 0.366ns (routing 0.001ns, distribution 0.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.318     0.444    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X7Y272         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y272         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.483 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[24]/Q
                         net (fo=1, routed)           0.033     0.516    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg_n_0_[24]
    SLICE_X7Y272         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.366     0.506    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X7Y272         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[31]/C
                         clock pessimism             -0.056     0.450    
    SLICE_X7Y272         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.497    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.497    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.508ns
    Source Clock Delay      (SCD):    0.446ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Net Delay (Source):      0.320ns (routing 0.001ns, distribution 0.319ns)
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.320     0.446    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X9Y271         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y271         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.485 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[39]/Q
                         net (fo=1, routed)           0.033     0.518    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg_n_0_[39]
    SLICE_X9Y271         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.368     0.508    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X9Y271         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[32]/C
                         clock pessimism             -0.056     0.452    
    SLICE_X9Y271         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.499    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.499    
                         arrival time                           0.518    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.508ns
    Source Clock Delay      (SCD):    0.446ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Net Delay (Source):      0.320ns (routing 0.001ns, distribution 0.319ns)
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.320     0.446    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X7Y275         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y275         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.485 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[34]/Q
                         net (fo=1, routed)           0.033     0.518    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg_n_0_[34]
    SLICE_X7Y275         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.368     0.508    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X7Y275         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[37]/C
                         clock pessimism             -0.056     0.452    
    SLICE_X7Y275         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.499    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[37]
  -------------------------------------------------------------------
                         required time                         -0.499    
                         arrival time                           0.518    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.530ns
    Source Clock Delay      (SCD):    0.467ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Net Delay (Source):      0.341ns (routing 0.001ns, distribution 0.340ns)
  Clock Net Delay (Destination): 0.390ns (routing 0.001ns, distribution 0.389ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.341     0.467    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X12Y268        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y268        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.506 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[3]/Q
                         net (fo=1, routed)           0.033     0.539    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg_n_0_[3]
    SLICE_X12Y268        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.390     0.530    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X12Y268        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[4]/C
                         clock pessimism             -0.057     0.473    
    SLICE_X12Y268        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.520    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.520    
                         arrival time                           0.539    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.493ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Net Delay (Source):      0.309ns (routing 0.001ns, distribution 0.308ns)
  Clock Net Delay (Destination): 0.353ns (routing 0.001ns, distribution 0.352ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.309     0.435    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/rx_clk_out_0
    SLICE_X4Y265         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y265         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.474 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[9]/Q
                         net (fo=1, routed)           0.033     0.507    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg_n_0_[9]
    SLICE_X4Y265         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.353     0.493    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/rx_clk_out_0
    SLICE_X4Y265         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[9]/C
                         clock pessimism             -0.052     0.441    
    SLICE_X4Y265         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.488    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.488    
                         arrival time                           0.507    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.492ns
    Source Clock Delay      (SCD):    0.432ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Net Delay (Source):      0.306ns (routing 0.001ns, distribution 0.305ns)
  Clock Net Delay (Destination): 0.352ns (routing 0.001ns, distribution 0.351ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.306     0.432    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/rx_clk_out_0
    SLICE_X0Y264         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y264         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.471 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[21]/Q
                         net (fo=1, routed)           0.034     0.505    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg_n_0_[21]
    SLICE_X0Y264         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.352     0.492    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/rx_clk_out_0
    SLICE_X0Y264         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[21]/C
                         clock pessimism             -0.054     0.438    
    SLICE_X0Y264         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.485    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.485    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.493ns
    Source Clock Delay      (SCD):    0.433ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Net Delay (Source):      0.307ns (routing 0.001ns, distribution 0.306ns)
  Clock Net Delay (Destination): 0.353ns (routing 0.001ns, distribution 0.352ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.307     0.433    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/rx_clk_out_0
    SLICE_X2Y264         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y264         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.472 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[24]/Q
                         net (fo=1, routed)           0.034     0.506    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg_n_0_[24]
    SLICE_X2Y264         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.353     0.493    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/rx_clk_out_0
    SLICE_X2Y264         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[24]/C
                         clock pessimism             -0.054     0.439    
    SLICE_X2Y264         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.486    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.486    
                         arrival time                           0.506    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]_1
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK   n/a                      1.954         6.400       4.446      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK2  n/a                      1.954         6.400       4.446      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     BUFG_GT/I                n/a                      1.290         6.400       5.110      BUFG_GT_X0Y117      tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/I
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X13Y283       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X13Y283       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X13Y283       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMB/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X13Y283       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X13Y283       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMC/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X13Y283       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMC_D1/CLK
Min Period        n/a     RAMS32/CLK               n/a                      1.064         6.400       5.336      SLICE_X13Y283       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMD/CLK
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X13Y283       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X13Y283       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X13Y283       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X13Y283       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X13Y283       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X13Y283       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMC_D1/CLK
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X13Y283       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X13Y283       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X13Y283       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X13Y283       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X13Y283       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X13Y283       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMC_D1/CLK
Max Skew          Slow    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.478         0.023       0.455      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.525         0.011       0.514      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK2  GTYE4_CHANNEL/RXUSRCLK   0.847         0.010       0.837      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Slow    GTYE4_CHANNEL/RXUSRCLK2  GTYE4_CHANNEL/RXUSRCLK   0.881         0.022       0.859      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]_2
  To Clock:  rxoutclk_out[0]_2

Setup :            0  Failing Endpoints,  Worst Slack        3.445ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.455ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.445ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_2 rise@6.400ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.573ns (20.134%)  route 2.273ns (79.866%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 7.652 - 6.400 ) 
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.213ns (routing 0.344ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.313ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.213     1.429    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X5Y281         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y281         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.509 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[6]/Q
                         net (fo=40, routed)          0.403     1.912    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/p_1_in
    SLICE_X7Y283         LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     2.059 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[4]_i_2/O
                         net (fo=31, routed)          0.914     2.973    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_terminate_d1[4]
    SLICE_X6Y291         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     3.024 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[0]_i_2/O
                         net (fo=29, routed)          0.181     3.205    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/state_nxt2
    SLICE_X6Y287         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     3.257 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[6]_i_3/O
                         net (fo=71, routed)          0.482     3.739    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[6]_i_3_n_0
    SLICE_X9Y283         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     3.836 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[44]_i_2__0/O
                         net (fo=1, routed)           0.244     4.080    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[44]_i_2__0_n_0
    SLICE_X9Y283         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     4.226 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[44]_i_1__1/O
                         net (fo=1, routed)           0.049     4.275    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[44]
    SLICE_X9Y283         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.059     7.652    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X9Y283         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[44]/C
                         clock pessimism              0.089     7.741    
                         clock uncertainty           -0.046     7.695    
    SLICE_X9Y283         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.720    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[44]
  -------------------------------------------------------------------
                         required time                          7.720    
                         arrival time                          -4.275    
  -------------------------------------------------------------------
                         slack                                  3.445    

Slack (MET) :             3.454ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_2 rise@6.400ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.627ns (22.015%)  route 2.221ns (77.985%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 7.663 - 6.400 ) 
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.213ns (routing 0.344ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.070ns (routing 0.313ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.213     1.429    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X5Y281         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y281         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.509 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[6]/Q
                         net (fo=40, routed)          0.403     1.912    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/p_1_in
    SLICE_X7Y283         LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     2.059 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[4]_i_2/O
                         net (fo=31, routed)          0.914     2.973    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_terminate_d1[4]
    SLICE_X6Y291         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     3.039 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[1]_i_2/O
                         net (fo=15, routed)          0.190     3.229    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[1]_i_2_n_0
    SLICE_X6Y287         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     3.317 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state[1]_i_4__1/O
                         net (fo=110, routed)         0.595     3.912    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/state_nxt1
    SLICE_X6Y295         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     4.035 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[7]_i_2__1/O
                         net (fo=1, routed)           0.053     4.088    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[7]_i_2__1_n_0
    SLICE_X6Y295         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.123     4.211 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[7]_i_1__1/O
                         net (fo=1, routed)           0.066     4.277    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[7]
    SLICE_X6Y295         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.070     7.663    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X6Y295         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[7]/C
                         clock pessimism              0.089     7.752    
                         clock uncertainty           -0.046     7.706    
    SLICE_X6Y295         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     7.731    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[7]
  -------------------------------------------------------------------
                         required time                          7.731    
                         arrival time                          -4.277    
  -------------------------------------------------------------------
                         slack                                  3.454    

Slack (MET) :             3.460ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_2 rise@6.400ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 0.632ns (22.269%)  route 2.206ns (77.731%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 7.659 - 6.400 ) 
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.213ns (routing 0.344ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.066ns (routing 0.313ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.213     1.429    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X5Y281         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y281         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.509 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[6]/Q
                         net (fo=40, routed)          0.403     1.912    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/p_1_in
    SLICE_X7Y283         LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     2.059 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[4]_i_2/O
                         net (fo=31, routed)          0.914     2.973    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_terminate_d1[4]
    SLICE_X6Y291         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     3.039 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[1]_i_2/O
                         net (fo=15, routed)          0.190     3.229    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[1]_i_2_n_0
    SLICE_X6Y287         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     3.317 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state[1]_i_4__1/O
                         net (fo=110, routed)         0.379     3.696    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/state_nxt1
    SLICE_X8Y279         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     3.848 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[36]_i_2__0/O
                         net (fo=1, routed)           0.248     4.096    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[36]_i_2__0_n_0
    SLICE_X8Y279         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     4.195 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[36]_i_1__1/O
                         net (fo=1, routed)           0.072     4.267    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[36]
    SLICE_X8Y279         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.066     7.659    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X8Y279         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[36]/C
                         clock pessimism              0.089     7.748    
                         clock uncertainty           -0.046     7.702    
    SLICE_X8Y279         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.727    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[36]
  -------------------------------------------------------------------
                         required time                          7.727    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                  3.460    

Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[60]/D
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_2 rise@6.400ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.573ns (20.348%)  route 2.243ns (79.652%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.249ns = ( 7.649 - 6.400 ) 
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.213ns (routing 0.344ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.313ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.213     1.429    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X5Y281         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y281         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.509 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[6]/Q
                         net (fo=40, routed)          0.403     1.912    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/p_1_in
    SLICE_X7Y283         LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     2.059 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[4]_i_2/O
                         net (fo=31, routed)          0.914     2.973    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_terminate_d1[4]
    SLICE_X6Y291         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     3.024 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[0]_i_2/O
                         net (fo=29, routed)          0.605     3.629    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/state_nxt2
    SLICE_X7Y279         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     3.777 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[60]_i_9/O
                         net (fo=2, routed)           0.184     3.961    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[60]_i_9_n_0
    SLICE_X7Y284         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     4.058 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[60]_i_5__0/O
                         net (fo=1, routed)           0.087     4.145    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/in20[60]
    SLICE_X7Y284         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     4.195 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[60]_i_1__1/O
                         net (fo=1, routed)           0.050     4.245    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[60]
    SLICE_X7Y284         FDSE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.056     7.649    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X7Y284         FDSE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[60]/C
                         clock pessimism              0.089     7.738    
                         clock uncertainty           -0.046     7.692    
    SLICE_X7Y284         FDSE (Setup_CFF_SLICEL_C_D)
                                                      0.025     7.717    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[60]
  -------------------------------------------------------------------
                         required time                          7.717    
                         arrival time                          -4.245    
  -------------------------------------------------------------------
                         slack                                  3.472    

Slack (MET) :             3.477ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_2 rise@6.400ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 0.654ns (23.183%)  route 2.167ns (76.817%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 7.659 - 6.400 ) 
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.213ns (routing 0.344ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.066ns (routing 0.313ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.213     1.429    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X5Y281         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y281         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.509 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[6]/Q
                         net (fo=40, routed)          0.403     1.912    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/p_1_in
    SLICE_X7Y283         LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     2.059 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[4]_i_2/O
                         net (fo=31, routed)          0.914     2.973    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_terminate_d1[4]
    SLICE_X6Y291         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     3.039 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[1]_i_2/O
                         net (fo=15, routed)          0.190     3.229    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[1]_i_2_n_0
    SLICE_X6Y287         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     3.317 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state[1]_i_4__1/O
                         net (fo=110, routed)         0.563     3.880    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/state_nxt1
    SLICE_X7Y295         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     4.030 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[23]_i_3__0/O
                         net (fo=1, routed)           0.047     4.077    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[23]_i_3__0_n_0
    SLICE_X7Y295         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.123     4.200 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[23]_i_1__1/O
                         net (fo=1, routed)           0.050     4.250    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[23]
    SLICE_X7Y295         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.066     7.659    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X7Y295         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[23]/C
                         clock pessimism              0.089     7.748    
                         clock uncertainty           -0.046     7.702    
    SLICE_X7Y295         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     7.727    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[23]
  -------------------------------------------------------------------
                         required time                          7.727    
                         arrival time                          -4.250    
  -------------------------------------------------------------------
                         slack                                  3.477    

Slack (MET) :             3.486ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_2 rise@6.400ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 0.655ns (23.293%)  route 2.157ns (76.707%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 7.659 - 6.400 ) 
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.213ns (routing 0.344ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.066ns (routing 0.313ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.213     1.429    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X5Y281         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y281         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.509 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[6]/Q
                         net (fo=40, routed)          0.403     1.912    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/p_1_in
    SLICE_X7Y283         LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     2.059 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[4]_i_2/O
                         net (fo=31, routed)          0.914     2.973    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_terminate_d1[4]
    SLICE_X6Y291         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     3.039 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[1]_i_2/O
                         net (fo=15, routed)          0.190     3.229    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[1]_i_2_n_0
    SLICE_X6Y287         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     3.317 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state[1]_i_4__1/O
                         net (fo=110, routed)         0.508     3.825    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/state_nxt1
    SLICE_X6Y295         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     3.977 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[22]_i_2__0/O
                         net (fo=1, routed)           0.093     4.070    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[22]_i_2__0_n_0
    SLICE_X7Y295         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122     4.192 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[22]_i_1__1/O
                         net (fo=1, routed)           0.049     4.241    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[22]
    SLICE_X7Y295         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.066     7.659    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X7Y295         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[22]/C
                         clock pessimism              0.089     7.748    
                         clock uncertainty           -0.046     7.702    
    SLICE_X7Y295         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.727    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[22]
  -------------------------------------------------------------------
                         required time                          7.727    
                         arrival time                          -4.241    
  -------------------------------------------------------------------
                         slack                                  3.486    

Slack (MET) :             3.490ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[59]/D
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_2 rise@6.400ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 0.638ns (22.729%)  route 2.169ns (77.271%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 7.658 - 6.400 ) 
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.213ns (routing 0.344ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.313ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.213     1.429    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X5Y281         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y281         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.509 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[6]/Q
                         net (fo=40, routed)          0.403     1.912    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/p_1_in
    SLICE_X7Y283         LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     2.059 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[4]_i_2/O
                         net (fo=31, routed)          0.914     2.973    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_terminate_d1[4]
    SLICE_X6Y291         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     3.024 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[0]_i_2/O
                         net (fo=29, routed)          0.605     3.629    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/state_nxt2
    SLICE_X7Y279         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     3.777 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[60]_i_9/O
                         net (fo=2, routed)           0.144     3.921    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[60]_i_9_n_0
    SLICE_X7Y283         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     4.010 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[59]_i_4__0/O
                         net (fo=1, routed)           0.053     4.063    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/in20[59]
    SLICE_X7Y283         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123     4.186 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[59]_i_1__1/O
                         net (fo=1, routed)           0.050     4.236    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[59]
    SLICE_X7Y283         FDSE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.065     7.658    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X7Y283         FDSE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[59]/C
                         clock pessimism              0.089     7.747    
                         clock uncertainty           -0.046     7.701    
    SLICE_X7Y283         FDSE (Setup_CFF_SLICEL_C_D)
                                                      0.025     7.726    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[59]
  -------------------------------------------------------------------
                         required time                          7.726    
                         arrival time                          -4.236    
  -------------------------------------------------------------------
                         slack                                  3.490    

Slack (MET) :             3.501ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_2 rise@6.400ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        2.797ns  (logic 0.506ns (18.091%)  route 2.291ns (81.909%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 7.659 - 6.400 ) 
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.213ns (routing 0.344ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.066ns (routing 0.313ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.213     1.429    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X5Y281         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y281         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.509 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[6]/Q
                         net (fo=40, routed)          0.403     1.912    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/p_1_in
    SLICE_X7Y283         LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     2.059 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[4]_i_2/O
                         net (fo=31, routed)          0.914     2.973    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_terminate_d1[4]
    SLICE_X6Y291         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     3.024 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[0]_i_2/O
                         net (fo=29, routed)          0.347     3.371    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/state_nxt2
    SLICE_X5Y284         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     3.422 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[55]_i_6__0/O
                         net (fo=11, routed)          0.398     3.820    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[55]_i_6__0_n_0
    SLICE_X8Y278         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.088     3.908 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[54]_i_5/O
                         net (fo=1, routed)           0.170     4.078    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[54]_i_5_n_0
    SLICE_X8Y279         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.089     4.167 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[54]_i_1__1/O
                         net (fo=1, routed)           0.059     4.226    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[54]
    SLICE_X8Y279         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.066     7.659    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X8Y279         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[54]/C
                         clock pessimism              0.089     7.748    
                         clock uncertainty           -0.046     7.702    
    SLICE_X8Y279         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     7.727    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[54]
  -------------------------------------------------------------------
                         required time                          7.727    
                         arrival time                          -4.226    
  -------------------------------------------------------------------
                         slack                                  3.501    

Slack (MET) :             3.502ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_2 rise@6.400ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        2.794ns  (logic 0.566ns (20.258%)  route 2.228ns (79.742%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 7.657 - 6.400 ) 
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.213ns (routing 0.344ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.313ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.213     1.429    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X5Y281         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y281         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.509 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[6]/Q
                         net (fo=40, routed)          0.403     1.912    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/p_1_in
    SLICE_X7Y283         LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     2.059 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[4]_i_2/O
                         net (fo=31, routed)          0.914     2.973    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_terminate_d1[4]
    SLICE_X6Y291         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     3.024 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[0]_i_2/O
                         net (fo=29, routed)          0.171     3.195    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/state_nxt2
    SLICE_X6Y285         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     3.283 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8/O
                         net (fo=53, routed)          0.356     3.639    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8_n_0
    SLICE_X7Y282         LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.165     3.804 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_4__0/O
                         net (fo=1, routed)           0.336     4.140    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_4__0_n_0
    SLICE_X7Y282         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.035     4.175 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_1__1/O
                         net (fo=1, routed)           0.048     4.223    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[39]
    SLICE_X7Y282         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.064     7.657    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X7Y282         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[39]/C
                         clock pessimism              0.089     7.746    
                         clock uncertainty           -0.046     7.700    
    SLICE_X7Y282         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     7.725    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[39]
  -------------------------------------------------------------------
                         required time                          7.725    
                         arrival time                          -4.223    
  -------------------------------------------------------------------
                         slack                                  3.502    

Slack (MET) :             3.511ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_2 rise@6.400ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 0.548ns (19.635%)  route 2.243ns (80.365%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 7.663 - 6.400 ) 
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.213ns (routing 0.344ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.070ns (routing 0.313ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.213     1.429    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X5Y281         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y281         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.509 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[6]/Q
                         net (fo=40, routed)          0.403     1.912    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/p_1_in
    SLICE_X7Y283         LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     2.059 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[4]_i_2/O
                         net (fo=31, routed)          0.914     2.973    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_terminate_d1[4]
    SLICE_X6Y291         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     3.024 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[0]_i_2/O
                         net (fo=29, routed)          0.181     3.205    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/state_nxt2
    SLICE_X6Y287         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     3.257 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[6]_i_3/O
                         net (fo=71, routed)          0.493     3.750    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[6]_i_3_n_0
    SLICE_X8Y284         LUT4 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.167     3.917 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[48]_i_5__0/O
                         net (fo=1, routed)           0.186     4.103    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[48]_i_5__0_n_0
    SLICE_X8Y284         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.051     4.154 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[48]_i_1__1/O
                         net (fo=1, routed)           0.066     4.220    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[48]
    SLICE_X8Y284         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.070     7.663    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X8Y284         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[48]/C
                         clock pessimism              0.089     7.752    
                         clock uncertainty           -0.046     7.706    
    SLICE_X8Y284         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     7.731    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[48]
  -------------------------------------------------------------------
                         required time                          7.731    
                         arrival time                          -4.220    
  -------------------------------------------------------------------
                         slack                                  3.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_2 rise@0.000ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.060ns (31.579%)  route 0.130ns (68.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Net Delay (Source):      1.062ns (routing 0.313ns, distribution 0.749ns)
  Clock Net Delay (Destination): 1.245ns (routing 0.344ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.062     1.255    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/rx_clk_out_0
    SLICE_X0Y285         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y285         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.315 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[50]/Q
                         net (fo=3, routed)           0.130     1.445    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_data0[50]
    SLICE_X1Y286         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.245     1.461    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_clk
    SLICE_X1Y286         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[50]/C
                         clock pessimism             -0.089     1.372    
    SLICE_X1Y286         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     1.434    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/bitslip_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/bitslip_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_2 rise@0.000ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.095ns (51.351%)  route 0.090ns (48.649%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Net Delay (Source):      1.059ns (routing 0.313ns, distribution 0.746ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.344ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.059     1.252    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X3Y297         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/bitslip_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y297         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.311 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/bitslip_counter_reg[0]/Q
                         net (fo=7, routed)           0.068     1.379    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/bitslip_counter_reg[0]
    SLICE_X2Y297         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     1.415 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/bitslip_counter[5]_i_1/O
                         net (fo=1, routed)           0.022     1.437    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/p_0_in__1[5]
    SLICE_X2Y297         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/bitslip_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.239     1.455    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X2Y297         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/bitslip_counter_reg[5]/C
                         clock pessimism             -0.089     1.366    
    SLICE_X2Y297         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     1.426    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/bitslip_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_2 rise@0.000ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.058ns (33.143%)  route 0.117ns (66.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Net Delay (Source):      1.064ns (routing 0.313ns, distribution 0.751ns)
  Clock Net Delay (Destination): 1.233ns (routing 0.344ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.064     1.257    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X7Y282         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y282         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.315 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[39]/Q
                         net (fo=1, routed)           0.117     1.432    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[7]_0[39]
    SLICE_X9Y284         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.233     1.449    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X9Y284         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[31]/C
                         clock pessimism             -0.089     1.360    
    SLICE_X9Y284         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.420    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_2 rise@0.000ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.059ns (31.892%)  route 0.126ns (68.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Net Delay (Source):      1.072ns (routing 0.313ns, distribution 0.759ns)
  Clock Net Delay (Destination): 1.244ns (routing 0.344ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.072     1.265    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X7Y293         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y293         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.324 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[40]/Q
                         net (fo=2, routed)           0.126     1.450    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0[40]
    SLICE_X8Y293         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.244     1.460    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X8Y293         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[40]/C
                         clock pessimism             -0.089     1.371    
    SLICE_X8Y293         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     1.431    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_2 rise@0.000ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Net Delay (Source):      0.674ns (routing 0.188ns, distribution 0.486ns)
  Clock Net Delay (Destination): 0.766ns (routing 0.208ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.674     0.800    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X9Y290         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y290         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.839 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[26]/Q
                         net (fo=1, routed)           0.033     0.872    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg_n_0_[26]
    SLICE_X9Y290         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.766     0.906    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X9Y290         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[26]/C
                         clock pessimism             -0.100     0.806    
    SLICE_X9Y290         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.853    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_2 rise@0.000ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.789ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.663ns (routing 0.188ns, distribution 0.475ns)
  Clock Net Delay (Destination): 0.753ns (routing 0.208ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.663     0.789    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X10Y288        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y288        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.828 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[23]/Q
                         net (fo=1, routed)           0.033     0.861    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg_n_0_[23]
    SLICE_X10Y288        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.753     0.893    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X10Y288        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[23]/C
                         clock pessimism             -0.098     0.795    
    SLICE_X10Y288        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.842    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_2 rise@0.000ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.059ns (36.196%)  route 0.104ns (63.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Net Delay (Source):      1.058ns (routing 0.313ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.344ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.058     1.251    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X9Y286         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y286         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.310 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[17]/Q
                         net (fo=3, routed)           0.104     1.414    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0[17]
    SLICE_X10Y286        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.206     1.422    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X10Y286        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[17]/C
                         clock pessimism             -0.089     1.333    
    SLICE_X10Y286        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.395    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_6_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_6_d1_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_2 rise@0.000ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.059ns (31.383%)  route 0.129ns (68.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Net Delay (Source):      1.060ns (routing 0.313ns, distribution 0.747ns)
  Clock Net Delay (Destination): 1.234ns (routing 0.344ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.060     1.253    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X7Y278         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_6_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y278         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.312 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_6_reg[0]/Q
                         net (fo=1, routed)           0.129     1.441    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_6[0]
    SLICE_X8Y280         FDSE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_6_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.234     1.450    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X8Y280         FDSE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_6_d1_reg[0]/C
                         clock pessimism             -0.089     1.361    
    SLICE_X8Y280         FDSE (Hold_EFF_SLICEM_C_D)
                                                      0.060     1.421    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_6_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_2 rise@0.000ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.799ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.673ns (routing 0.188ns, distribution 0.485ns)
  Clock Net Delay (Destination): 0.764ns (routing 0.208ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.673     0.799    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/rx_clk_out_0
    SLICE_X0Y289         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y289         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.838 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[26]/Q
                         net (fo=1, routed)           0.034     0.872    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg_n_0_[26]
    SLICE_X0Y289         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.764     0.904    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/rx_clk_out_0
    SLICE_X0Y289         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[26]/C
                         clock pessimism             -0.099     0.805    
    SLICE_X0Y289         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.852    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_2 rise@0.000ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.669ns (routing 0.188ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.759ns (routing 0.208ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.669     0.795    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/rx_clk_out_0
    SLICE_X0Y288         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y288         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.834 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[30]/Q
                         net (fo=1, routed)           0.034     0.868    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg_n_0_[30]
    SLICE_X0Y288         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.759     0.899    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/rx_clk_out_0
    SLICE_X0Y288         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[30]/C
                         clock pessimism             -0.098     0.801    
    SLICE_X0Y288         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.848    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]_2
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK   n/a                      1.954         6.400       4.446      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK2  n/a                      1.954         6.400       4.446      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     BUFG_GT/I                n/a                      1.290         6.400       5.110      BUFG_GT_X0Y115      tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/I
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X11Y294       tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X11Y294       tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X11Y294       tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMB/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X11Y294       tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X11Y294       tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMC/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X11Y294       tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMC_D1/CLK
Min Period        n/a     RAMS32/CLK               n/a                      1.064         6.400       5.336      SLICE_X11Y294       tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMD/CLK
Low Pulse Width   Fast    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X11Y294       tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X11Y294       tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X11Y294       tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X11Y294       tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X11Y294       tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X11Y294       tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMB/CLK
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X11Y294       tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X11Y294       tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X11Y294       tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X11Y294       tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X11Y294       tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X11Y294       tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMB/CLK
Max Skew          Slow    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.478         0.023       0.455      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.525         0.011       0.514      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK2  GTYE4_CHANNEL/RXUSRCLK   0.847         0.010       0.837      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Slow    GTYE4_CHANNEL/RXUSRCLK2  GTYE4_CHANNEL/RXUSRCLK   0.881         0.022       0.859      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        2.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.601ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.843ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_length_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.743ns (21.400%)  route 2.729ns (78.600%))
  Logic Levels:           8  (CARRY8=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 8.255 - 6.400 ) 
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.908ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.663ns (routing 0.825ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.909     2.124    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_mii_clk_0
    SLICE_X39Y248        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_length_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y248        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.203 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_length_reg[9]/Q
                         net (fo=3, routed)           0.593     2.796    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/in9[1]
    SLICE_X37Y246        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     2.884 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0[17]_i_14/O
                         net (fo=2, routed)           0.593     3.477    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0[17]_i_14_n_0
    SLICE_X38Y246        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     3.573 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0[17]_i_22/O
                         net (fo=1, routed)           0.010     3.583    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0[17]_i_22_n_0
    SLICE_X38Y246        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.054     3.637 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0_reg[17]_i_5/O[2]
                         net (fo=8, routed)           0.238     3.875    zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0_reg[17][2]
    SLICE_X41Y244        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     3.912 r  zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0[15]_i_24/O
                         net (fo=2, routed)           0.560     4.472    zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0[15]_i_24_n_0
    SLICE_X37Y243        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     4.595 r  zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0[15]_i_6/O
                         net (fo=2, routed)           0.675     5.270    zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0[15]_i_6_n_0
    SLICE_X40Y246        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036     5.306 r  zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0[15]_i_14/O
                         net (fo=1, routed)           0.009     5.315    zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0[15]_i_14_n_0
    SLICE_X40Y246        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     5.469 r  zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.495    zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0_reg[15]_i_1_n_0
    SLICE_X40Y247        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.571 r  zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.025     5.596    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0_reg[17]_0[17]
    SLICE_X40Y247        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.663     8.255    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_mii_clk_0
    SLICE_X40Y247        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0_reg[17]/C
                         clock pessimism              0.205     8.460    
                         clock uncertainty           -0.046     8.414    
    SLICE_X40Y247        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     8.439    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0_reg[17]
  -------------------------------------------------------------------
                         required time                          8.439    
                         arrival time                          -5.596    
  -------------------------------------------------------------------
                         slack                                  2.843    

Slack (MET) :             2.860ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.203ns (5.847%)  route 3.269ns (94.153%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.788ns = ( 8.188 - 6.400 ) 
    Source Clock Delay      (SCD):    2.030ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.815ns (routing 0.908ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.825ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.815     2.030    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X22Y249        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y249        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.109 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[1]/Q
                         net (fo=77, routed)          1.260     3.369    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/ADDRA1
    SLICE_X23Y250        RAMD32 (Prop_E6LUT_SLICEM_RADR1_O)
                                                      0.124     3.493 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA_D1/O
                         net (fo=1, routed)           2.009     5.502    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[1]
    SLICE_X22Y246        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.596     8.188    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X22Y246        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[1]/C
                         clock pessimism              0.195     8.383    
                         clock uncertainty           -0.046     8.337    
    SLICE_X22Y246        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     8.362    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                          8.362    
                         arrival time                          -5.502    
  -------------------------------------------------------------------
                         slack                                  2.860    

Slack (MET) :             2.863ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_length_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.723ns (20.944%)  route 2.729ns (79.056%))
  Logic Levels:           8  (CARRY8=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 8.255 - 6.400 ) 
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.908ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.663ns (routing 0.825ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.909     2.124    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_mii_clk_0
    SLICE_X39Y248        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_length_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y248        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.203 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_length_reg[9]/Q
                         net (fo=3, routed)           0.593     2.796    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/in9[1]
    SLICE_X37Y246        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     2.884 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0[17]_i_14/O
                         net (fo=2, routed)           0.593     3.477    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0[17]_i_14_n_0
    SLICE_X38Y246        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     3.573 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0[17]_i_22/O
                         net (fo=1, routed)           0.010     3.583    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0[17]_i_22_n_0
    SLICE_X38Y246        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.054     3.637 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0_reg[17]_i_5/O[2]
                         net (fo=8, routed)           0.238     3.875    zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0_reg[17][2]
    SLICE_X41Y244        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     3.912 r  zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0[15]_i_24/O
                         net (fo=2, routed)           0.560     4.472    zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0[15]_i_24_n_0
    SLICE_X37Y243        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     4.595 r  zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0[15]_i_6/O
                         net (fo=2, routed)           0.675     5.270    zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0[15]_i_6_n_0
    SLICE_X40Y246        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036     5.306 r  zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0[15]_i_14/O
                         net (fo=1, routed)           0.009     5.315    zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0[15]_i_14_n_0
    SLICE_X40Y246        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     5.469 r  zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.495    zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0_reg[15]_i_1_n_0
    SLICE_X40Y247        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.551 r  zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.025     5.576    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0_reg[17]_0[16]
    SLICE_X40Y247        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.663     8.255    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_mii_clk_0
    SLICE_X40Y247        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0_reg[16]/C
                         clock pessimism              0.205     8.460    
                         clock uncertainty           -0.046     8.414    
    SLICE_X40Y247        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     8.439    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0_reg[16]
  -------------------------------------------------------------------
                         required time                          8.439    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                  2.863    

Slack (MET) :             2.898ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 0.221ns (6.415%)  route 3.224ns (93.585%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 8.189 - 6.400 ) 
    Source Clock Delay      (SCD):    2.030ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.815ns (routing 0.908ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.597ns (routing 0.825ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.815     2.030    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X22Y249        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y249        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.109 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[1]/Q
                         net (fo=77, routed)          1.179     3.288    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_10/ADDRB1
    SLICE_X21Y251        RAMD32 (Prop_F5LUT_SLICEM_RADR1_O)
                                                      0.142     3.430 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_10/RAMB/O
                         net (fo=1, routed)           2.045     5.475    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[62]
    SLICE_X21Y249        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.597     8.189    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X21Y249        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[62]/C
                         clock pessimism              0.205     8.394    
                         clock uncertainty           -0.046     8.348    
    SLICE_X21Y249        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     8.373    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[62]
  -------------------------------------------------------------------
                         required time                          8.373    
                         arrival time                          -5.475    
  -------------------------------------------------------------------
                         slack                                  2.898    

Slack (MET) :             2.911ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 0.202ns (5.903%)  route 3.220ns (94.097%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 8.189 - 6.400 ) 
    Source Clock Delay      (SCD):    2.030ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.815ns (routing 0.908ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.597ns (routing 0.825ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.815     2.030    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X22Y249        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y249        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.109 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[1]/Q
                         net (fo=77, routed)          1.103     3.212    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_4/ADDRB1
    SLICE_X21Y250        RAMD32 (Prop_F6LUT_SLICEM_RADR1_O)
                                                      0.123     3.335 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_4/RAMB_D1/O
                         net (fo=1, routed)           2.117     5.452    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[27]
    SLICE_X21Y246        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.597     8.189    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X21Y246        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[27]/C
                         clock pessimism              0.195     8.384    
                         clock uncertainty           -0.046     8.338    
    SLICE_X21Y246        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     8.363    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[27]
  -------------------------------------------------------------------
                         required time                          8.363    
                         arrival time                          -5.452    
  -------------------------------------------------------------------
                         slack                                  2.911    

Slack (MET) :             2.918ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_length_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.695ns (20.447%)  route 2.704ns (79.553%))
  Logic Levels:           7  (CARRY8=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 8.257 - 6.400 ) 
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.908ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.665ns (routing 0.825ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.909     2.124    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_mii_clk_0
    SLICE_X39Y248        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_length_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y248        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.203 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_length_reg[9]/Q
                         net (fo=3, routed)           0.593     2.796    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/in9[1]
    SLICE_X37Y246        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     2.884 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0[17]_i_14/O
                         net (fo=2, routed)           0.593     3.477    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0[17]_i_14_n_0
    SLICE_X38Y246        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     3.573 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0[17]_i_22/O
                         net (fo=1, routed)           0.010     3.583    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0[17]_i_22_n_0
    SLICE_X38Y246        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.054     3.637 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0_reg[17]_i_5/O[2]
                         net (fo=8, routed)           0.238     3.875    zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0_reg[17][2]
    SLICE_X41Y244        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     3.912 r  zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0[15]_i_24/O
                         net (fo=2, routed)           0.560     4.472    zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0[15]_i_24_n_0
    SLICE_X37Y243        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     4.595 r  zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0[15]_i_6/O
                         net (fo=2, routed)           0.675     5.270    zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0[15]_i_6_n_0
    SLICE_X40Y246        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036     5.306 r  zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0[15]_i_14/O
                         net (fo=1, routed)           0.009     5.315    zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0[15]_i_14_n_0
    SLICE_X40Y246        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[7])
                                                      0.182     5.497 r  zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0_reg[15]_i_1/O[7]
                         net (fo=1, routed)           0.026     5.523    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0_reg[17]_0[15]
    SLICE_X40Y246        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.665     8.257    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_mii_clk_0
    SLICE_X40Y246        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0_reg[15]/C
                         clock pessimism              0.205     8.462    
                         clock uncertainty           -0.046     8.416    
    SLICE_X40Y246        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     8.441    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0_reg[15]
  -------------------------------------------------------------------
                         required time                          8.441    
                         arrival time                          -5.523    
  -------------------------------------------------------------------
                         slack                                  2.918    

Slack (MET) :             2.921ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_length_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 0.693ns (20.406%)  route 2.703ns (79.594%))
  Logic Levels:           7  (CARRY8=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 8.257 - 6.400 ) 
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.908ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.665ns (routing 0.825ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.909     2.124    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_mii_clk_0
    SLICE_X39Y248        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_length_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y248        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.203 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_length_reg[9]/Q
                         net (fo=3, routed)           0.593     2.796    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/in9[1]
    SLICE_X37Y246        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     2.884 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0[17]_i_14/O
                         net (fo=2, routed)           0.593     3.477    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0[17]_i_14_n_0
    SLICE_X38Y246        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     3.573 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0[17]_i_22/O
                         net (fo=1, routed)           0.010     3.583    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0[17]_i_22_n_0
    SLICE_X38Y246        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.054     3.637 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0_reg[17]_i_5/O[2]
                         net (fo=8, routed)           0.238     3.875    zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0_reg[17][2]
    SLICE_X41Y244        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     3.912 r  zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0[15]_i_24/O
                         net (fo=2, routed)           0.560     4.472    zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0[15]_i_24_n_0
    SLICE_X37Y243        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     4.595 r  zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0[15]_i_6/O
                         net (fo=2, routed)           0.675     5.270    zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0[15]_i_6_n_0
    SLICE_X40Y246        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036     5.306 r  zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0[15]_i_14/O
                         net (fo=1, routed)           0.009     5.315    zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0[15]_i_14_n_0
    SLICE_X40Y246        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     5.495 r  zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0_reg[15]_i_1/O[5]
                         net (fo=1, routed)           0.025     5.520    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0_reg[17]_0[13]
    SLICE_X40Y246        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.665     8.257    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_mii_clk_0
    SLICE_X40Y246        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0_reg[13]/C
                         clock pessimism              0.205     8.462    
                         clock uncertainty           -0.046     8.416    
    SLICE_X40Y246        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     8.441    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0_reg[13]
  -------------------------------------------------------------------
                         required time                          8.441    
                         arrival time                          -5.520    
  -------------------------------------------------------------------
                         slack                                  2.921    

Slack (MET) :             2.932ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_length_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.681ns (20.118%)  route 2.704ns (79.882%))
  Logic Levels:           7  (CARRY8=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 8.257 - 6.400 ) 
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.908ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.665ns (routing 0.825ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.909     2.124    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_mii_clk_0
    SLICE_X39Y248        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_length_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y248        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.203 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_length_reg[9]/Q
                         net (fo=3, routed)           0.593     2.796    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/in9[1]
    SLICE_X37Y246        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     2.884 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0[17]_i_14/O
                         net (fo=2, routed)           0.593     3.477    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0[17]_i_14_n_0
    SLICE_X38Y246        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     3.573 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0[17]_i_22/O
                         net (fo=1, routed)           0.010     3.583    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0[17]_i_22_n_0
    SLICE_X38Y246        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.054     3.637 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0_reg[17]_i_5/O[2]
                         net (fo=8, routed)           0.238     3.875    zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0_reg[17][2]
    SLICE_X41Y244        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     3.912 r  zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0[15]_i_24/O
                         net (fo=2, routed)           0.560     4.472    zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0[15]_i_24_n_0
    SLICE_X37Y243        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     4.595 r  zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0[15]_i_6/O
                         net (fo=2, routed)           0.675     5.270    zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0[15]_i_6_n_0
    SLICE_X40Y246        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036     5.306 r  zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0[15]_i_14/O
                         net (fo=1, routed)           0.009     5.315    zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0[15]_i_14_n_0
    SLICE_X40Y246        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[6])
                                                      0.168     5.483 r  zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0_reg[15]_i_1/O[6]
                         net (fo=1, routed)           0.026     5.509    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0_reg[17]_0[14]
    SLICE_X40Y246        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.665     8.257    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_mii_clk_0
    SLICE_X40Y246        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0_reg[14]/C
                         clock pessimism              0.205     8.462    
                         clock uncertainty           -0.046     8.416    
    SLICE_X40Y246        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     8.441    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0_reg[14]
  -------------------------------------------------------------------
                         required time                          8.441    
                         arrival time                          -5.509    
  -------------------------------------------------------------------
                         slack                                  2.932    

Slack (MET) :             2.957ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_length_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.657ns (19.554%)  route 2.703ns (80.446%))
  Logic Levels:           7  (CARRY8=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 8.257 - 6.400 ) 
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.908ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.665ns (routing 0.825ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.909     2.124    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_mii_clk_0
    SLICE_X39Y248        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_length_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y248        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.203 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_length_reg[9]/Q
                         net (fo=3, routed)           0.593     2.796    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/in9[1]
    SLICE_X37Y246        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     2.884 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0[17]_i_14/O
                         net (fo=2, routed)           0.593     3.477    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0[17]_i_14_n_0
    SLICE_X38Y246        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     3.573 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0[17]_i_22/O
                         net (fo=1, routed)           0.010     3.583    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0[17]_i_22_n_0
    SLICE_X38Y246        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.054     3.637 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0_reg[17]_i_5/O[2]
                         net (fo=8, routed)           0.238     3.875    zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0_reg[17][2]
    SLICE_X41Y244        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     3.912 r  zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0[15]_i_24/O
                         net (fo=2, routed)           0.560     4.472    zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0[15]_i_24_n_0
    SLICE_X37Y243        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     4.595 r  zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0[15]_i_6/O
                         net (fo=2, routed)           0.675     5.270    zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0[15]_i_6_n_0
    SLICE_X40Y246        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036     5.306 r  zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0[15]_i_14/O
                         net (fo=1, routed)           0.009     5.315    zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0[15]_i_14_n_0
    SLICE_X40Y246        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.144     5.459 r  zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/ip_checksum_0_reg[15]_i_1/O[4]
                         net (fo=1, routed)           0.025     5.484    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0_reg[17]_0[12]
    SLICE_X40Y246        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.665     8.257    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_mii_clk_0
    SLICE_X40Y246        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0_reg[12]/C
                         clock pessimism              0.205     8.462    
                         clock uncertainty           -0.046     8.416    
    SLICE_X40Y246        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     8.441    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ip_checksum_0_reg[12]
  -------------------------------------------------------------------
                         required time                          8.441    
                         arrival time                          -5.484    
  -------------------------------------------------------------------
                         slack                                  2.957    

Slack (MET) :             2.977ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 0.216ns (6.540%)  route 3.087ns (93.460%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 8.186 - 6.400 ) 
    Source Clock Delay      (SCD):    2.030ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.815ns (routing 0.908ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.594ns (routing 0.825ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.815     2.030    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X22Y249        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y249        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.109 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[1]/Q
                         net (fo=77, routed)          1.066     3.175    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_2/ADDRC1
    SLICE_X24Y252        RAMD32 (Prop_G5LUT_SLICEM_RADR1_O)
                                                      0.137     3.312 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_2/RAMC/O
                         net (fo=1, routed)           2.021     5.333    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[16]
    SLICE_X25Y248        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.594     8.186    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X25Y248        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[16]/C
                         clock pessimism              0.145     8.331    
                         clock uncertainty           -0.046     8.285    
    SLICE_X25Y248        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     8.310    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[16]
  -------------------------------------------------------------------
                         required time                          8.310    
                         arrival time                          -5.333    
  -------------------------------------------------------------------
                         slack                                  2.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.060ns (25.000%)  route 0.180ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.682ns (routing 0.825ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.949ns (routing 0.908ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.682     1.874    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y255        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y255        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.934 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/Q
                         net (fo=92, routed)          0.180     2.114    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/ADDRH5
    SLICE_X39Y254        RAMD64E                                      r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.949     2.164    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/WCLK
    SLICE_X39Y254        RAMD64E                                      r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/RAMA/CLK
                         clock pessimism             -0.151     2.013    
    SLICE_X39Y254        RAMD64E (Hold_A6LUT_SLICEM_CLK_WADR5)
                                                      0.091     2.104    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/RAMA
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.060ns (25.000%)  route 0.180ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.682ns (routing 0.825ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.949ns (routing 0.908ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.682     1.874    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y255        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y255        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.934 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/Q
                         net (fo=92, routed)          0.180     2.114    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/ADDRH5
    SLICE_X39Y254        RAMD64E                                      r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.949     2.164    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/WCLK
    SLICE_X39Y254        RAMD64E                                      r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/RAMB/CLK
                         clock pessimism             -0.151     2.013    
    SLICE_X39Y254        RAMD64E (Hold_B6LUT_SLICEM_CLK_WADR5)
                                                      0.091     2.104    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/RAMB
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.060ns (25.000%)  route 0.180ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.682ns (routing 0.825ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.949ns (routing 0.908ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.682     1.874    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y255        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y255        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.934 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/Q
                         net (fo=92, routed)          0.180     2.114    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/ADDRH5
    SLICE_X39Y254        RAMD64E                                      r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.949     2.164    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/WCLK
    SLICE_X39Y254        RAMD64E                                      r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/RAMC/CLK
                         clock pessimism             -0.151     2.013    
    SLICE_X39Y254        RAMD64E (Hold_C6LUT_SLICEM_CLK_WADR5)
                                                      0.091     2.104    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/RAMC
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.060ns (25.000%)  route 0.180ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.682ns (routing 0.825ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.949ns (routing 0.908ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.682     1.874    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y255        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y255        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.934 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/Q
                         net (fo=92, routed)          0.180     2.114    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/ADDRH5
    SLICE_X39Y254        RAMD64E                                      r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.949     2.164    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/WCLK
    SLICE_X39Y254        RAMD64E                                      r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/RAMD/CLK
                         clock pessimism             -0.151     2.013    
    SLICE_X39Y254        RAMD64E (Hold_D6LUT_SLICEM_CLK_WADR5)
                                                      0.091     2.104    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/RAMD
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/RAME/WADR5
                            (rising edge-triggered cell RAMD64E clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.060ns (25.000%)  route 0.180ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.682ns (routing 0.825ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.949ns (routing 0.908ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.682     1.874    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y255        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y255        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.934 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/Q
                         net (fo=92, routed)          0.180     2.114    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/ADDRH5
    SLICE_X39Y254        RAMD64E                                      r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/RAME/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.949     2.164    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/WCLK
    SLICE_X39Y254        RAMD64E                                      r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/RAME/CLK
                         clock pessimism             -0.151     2.013    
    SLICE_X39Y254        RAMD64E (Hold_E6LUT_SLICEM_CLK_WADR5)
                                                      0.091     2.104    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/RAME
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/RAMF/WADR5
                            (rising edge-triggered cell RAMD64E clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.060ns (25.000%)  route 0.180ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.682ns (routing 0.825ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.949ns (routing 0.908ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.682     1.874    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y255        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y255        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.934 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/Q
                         net (fo=92, routed)          0.180     2.114    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/ADDRH5
    SLICE_X39Y254        RAMD64E                                      r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/RAMF/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.949     2.164    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/WCLK
    SLICE_X39Y254        RAMD64E                                      r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/RAMF/CLK
                         clock pessimism             -0.151     2.013    
    SLICE_X39Y254        RAMD64E (Hold_F6LUT_SLICEM_CLK_WADR5)
                                                      0.091     2.104    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/RAMF
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/RAMG/WADR5
                            (rising edge-triggered cell RAMD64E clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.060ns (25.000%)  route 0.180ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.682ns (routing 0.825ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.949ns (routing 0.908ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.682     1.874    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y255        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y255        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.934 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/Q
                         net (fo=92, routed)          0.180     2.114    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/ADDRH5
    SLICE_X39Y254        RAMD64E                                      r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/RAMG/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.949     2.164    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/WCLK
    SLICE_X39Y254        RAMD64E                                      r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/RAMG/CLK
                         clock pessimism             -0.151     2.013    
    SLICE_X39Y254        RAMD64E (Hold_G6LUT_SLICEM_CLK_WADR5)
                                                      0.091     2.104    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/RAMG
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/RAMH/WADR5
                            (rising edge-triggered cell RAMD64E clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.060ns (25.000%)  route 0.180ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.682ns (routing 0.825ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.949ns (routing 0.908ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.682     1.874    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y255        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y255        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.934 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/Q
                         net (fo=92, routed)          0.180     2.114    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/ADDRH5
    SLICE_X39Y254        RAMD64E                                      r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/RAMH/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.949     2.164    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/WCLK
    SLICE_X39Y254        RAMD64E                                      r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/RAMH/CLK
                         clock pessimism             -0.151     2.013    
    SLICE_X39Y254        RAMD64E (Hold_H6LUT_SLICEM_CLK_WADR5)
                                                      0.091     2.104    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/RAMH
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_28_34/RAMG/I
                            (rising edge-triggered cell RAMD64E clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.060ns (30.769%)  route 0.135ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Net Delay (Source):      1.661ns (routing 0.825ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.947ns (routing 0.908ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.661     1.853    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X39Y260        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y260        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     1.913 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[34]/Q
                         net (fo=1, routed)           0.135     2.048    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_28_34/DIG
    SLICE_X39Y256        RAMD64E                                      r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_28_34/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.947     2.162    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_28_34/WCLK
    SLICE_X39Y256        RAMD64E                                      r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_28_34/RAMG/CLK
                         clock pessimism             -0.205     1.957    
    SLICE_X39Y256        RAMD64E (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.078     2.035    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_28_34/RAMG
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_6/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.060ns (24.691%)  route 0.183ns (75.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.690ns (routing 0.825ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.958ns (routing 0.908ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.690     1.882    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y249        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y249        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.942 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=92, routed)          0.183     2.125    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_6/ADDRH1
    SLICE_X45Y249        RAMD64E                                      r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_6/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.958     2.173    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_6/WCLK
    SLICE_X45Y249        RAMD64E                                      r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_6/RAMA/CLK
                         clock pessimism             -0.151     2.022    
    SLICE_X45Y249        RAMD64E (Hold_A6LUT_SLICEM_CLK_WADR1)
                                                      0.088     2.110    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_6/RAMA
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.015    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK   n/a                      1.954         6.400       4.446      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK2  n/a                      1.954         6.400       4.446      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X3Y48        zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X4Y51        zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X4Y50        zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X4Y48        zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X4Y47        zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                      1.355         6.400       5.045      RAMB36_X4Y45        zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                      1.355         6.400       5.045      RAMB36_X4Y46        zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB18_X3Y102       zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Fast    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X4Y50        zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X4Y48        zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X3Y48        zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X4Y50        zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X4Y47        zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                      0.542         3.200       2.658      RAMB36_X4Y45        zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X4Y51        zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X4Y51        zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                      0.542         3.200       2.658      RAMB36_X4Y45        zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB18_X3Y102       zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X3Y49        zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X3Y48        zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Skew          Slow    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.624         0.023       0.601      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.629         0.011       0.618      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTYE4_CHANNEL/TXUSRCLK2  GTYE4_CHANNEL/TXUSRCLK   0.753         0.022       0.731      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK2  GTYE4_CHANNEL/TXUSRCLK   0.763         0.011       0.752      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]_1
  To Clock:  txoutclk_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        2.785ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.601ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.785ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.155ns (4.410%)  route 3.360ns (95.590%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.631ns = ( 8.031 - 6.400 ) 
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.621ns (routing 0.532ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.439ns (routing 0.485ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.621     1.836    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X15Y280        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y280        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     1.917 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[4]/Q
                         net (fo=75, routed)          1.521     3.438    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_2/ADDRB4
    SLICE_X13Y279        RAMD32 (Prop_F5LUT_SLICEM_RADR4_O)
                                                      0.074     3.512 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_2/RAMB/O
                         net (fo=1, routed)           1.839     5.351    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[14]
    SLICE_X18Y279        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.439     8.031    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X18Y279        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[14]/C
                         clock pessimism              0.126     8.157    
                         clock uncertainty           -0.046     8.111    
    SLICE_X18Y279        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     8.136    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[14]
  -------------------------------------------------------------------
                         required time                          8.136    
                         arrival time                          -5.351    
  -------------------------------------------------------------------
                         slack                                  2.785    

Slack (MET) :             2.804ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 0.178ns (5.092%)  route 3.318ns (94.908%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.631ns = ( 8.031 - 6.400 ) 
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.621ns (routing 0.532ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.439ns (routing 0.485ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.621     1.836    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X15Y280        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y280        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.916 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[2]/Q
                         net (fo=77, routed)          1.647     3.563    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_3/ADDRC2
    SLICE_X13Y279        RAMD32 (Prop_C6LUT_SLICEM_RADR2_O)
                                                      0.098     3.661 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_3/RAMC_D1/O
                         net (fo=1, routed)           1.671     5.332    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[23]
    SLICE_X17Y279        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.439     8.031    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X17Y279        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[23]/C
                         clock pessimism              0.126     8.157    
                         clock uncertainty           -0.046     8.111    
    SLICE_X17Y279        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     8.136    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[23]
  -------------------------------------------------------------------
                         required time                          8.136    
                         arrival time                          -5.332    
  -------------------------------------------------------------------
                         slack                                  2.804    

Slack (MET) :             2.814ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.191ns (5.479%)  route 3.295ns (94.521%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.631ns = ( 8.031 - 6.400 ) 
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.621ns (routing 0.532ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.439ns (routing 0.485ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.621     1.836    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X15Y280        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y280        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.916 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[2]/Q
                         net (fo=77, routed)          1.647     3.563    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_3/ADDRC2
    SLICE_X13Y279        RAMD32 (Prop_C5LUT_SLICEM_RADR2_O)
                                                      0.111     3.674 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_3/RAMC/O
                         net (fo=1, routed)           1.648     5.322    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[22]
    SLICE_X17Y279        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.439     8.031    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X17Y279        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[22]/C
                         clock pessimism              0.126     8.157    
                         clock uncertainty           -0.046     8.111    
    SLICE_X17Y279        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     8.136    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[22]
  -------------------------------------------------------------------
                         required time                          8.136    
                         arrival time                          -5.322    
  -------------------------------------------------------------------
                         slack                                  2.814    

Slack (MET) :             2.837ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 0.133ns (3.835%)  route 3.335ns (96.165%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 8.036 - 6.400 ) 
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.621ns (routing 0.532ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.444ns (routing 0.485ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.621     1.836    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X15Y280        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y280        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     1.917 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[4]/Q
                         net (fo=75, routed)          1.516     3.433    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/ADDRC4
    SLICE_X13Y283        RAMD32 (Prop_G6LUT_SLICEM_RADR4_O)
                                                      0.052     3.485 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMC_D1/O
                         net (fo=1, routed)           1.819     5.304    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[5]
    SLICE_X18Y285        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.444     8.036    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X18Y285        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[5]/C
                         clock pessimism              0.126     8.162    
                         clock uncertainty           -0.046     8.116    
    SLICE_X18Y285        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     8.141    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[5]
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -5.304    
  -------------------------------------------------------------------
                         slack                                  2.837    

Slack (MET) :             2.964ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        3.336ns  (logic 0.178ns (5.336%)  route 3.158ns (94.664%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.631ns = ( 8.031 - 6.400 ) 
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.621ns (routing 0.532ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.439ns (routing 0.485ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.621     1.836    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X15Y280        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y280        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.916 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[2]/Q
                         net (fo=77, routed)          1.360     3.276    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_8/ADDRB2
    SLICE_X13Y280        RAMD32 (Prop_F6LUT_SLICEM_RADR2_O)
                                                      0.098     3.374 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_8/RAMB_D1/O
                         net (fo=1, routed)           1.798     5.172    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[51]
    SLICE_X17Y279        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.439     8.031    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X17Y279        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[51]/C
                         clock pessimism              0.126     8.157    
                         clock uncertainty           -0.046     8.111    
    SLICE_X17Y279        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     8.136    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[51]
  -------------------------------------------------------------------
                         required time                          8.136    
                         arrival time                          -5.172    
  -------------------------------------------------------------------
                         slack                                  2.964    

Slack (MET) :             2.968ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.133ns (3.992%)  route 3.199ns (96.008%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.631ns = ( 8.031 - 6.400 ) 
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.621ns (routing 0.532ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.439ns (routing 0.485ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.621     1.836    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X15Y280        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y280        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     1.917 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[4]/Q
                         net (fo=75, routed)          1.524     3.441    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_2/ADDRA4
    SLICE_X13Y279        RAMD32 (Prop_E6LUT_SLICEM_RADR4_O)
                                                      0.052     3.493 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_2/RAMA_D1/O
                         net (fo=1, routed)           1.675     5.168    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[13]
    SLICE_X18Y279        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.439     8.031    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X18Y279        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[13]/C
                         clock pessimism              0.126     8.157    
                         clock uncertainty           -0.046     8.111    
    SLICE_X18Y279        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     8.136    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[13]
  -------------------------------------------------------------------
                         required time                          8.136    
                         arrival time                          -5.168    
  -------------------------------------------------------------------
                         slack                                  2.968    

Slack (MET) :             3.018ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.155ns (4.717%)  route 3.131ns (95.283%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 8.035 - 6.400 ) 
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.621ns (routing 0.532ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.443ns (routing 0.485ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.621     1.836    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X15Y280        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y280        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     1.917 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[4]/Q
                         net (fo=75, routed)          1.296     3.213    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_4/ADDRB4
    SLICE_X13Y284        RAMD32 (Prop_F5LUT_SLICEM_RADR4_O)
                                                      0.074     3.287 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_4/RAMB/O
                         net (fo=1, routed)           1.835     5.122    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[26]
    SLICE_X18Y284        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.443     8.035    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X18Y284        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[26]/C
                         clock pessimism              0.126     8.161    
                         clock uncertainty           -0.046     8.115    
    SLICE_X18Y284        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     8.140    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[26]
  -------------------------------------------------------------------
                         required time                          8.140    
                         arrival time                          -5.122    
  -------------------------------------------------------------------
                         slack                                  3.018    

Slack (MET) :             3.038ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.149ns (4.561%)  route 3.118ns (95.439%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 8.036 - 6.400 ) 
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.621ns (routing 0.532ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.444ns (routing 0.485ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.621     1.836    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X15Y280        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y280        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     1.917 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[4]/Q
                         net (fo=75, routed)          1.516     3.433    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/ADDRC4
    SLICE_X13Y283        RAMD32 (Prop_G5LUT_SLICEM_RADR4_O)
                                                      0.068     3.501 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMC/O
                         net (fo=1, routed)           1.602     5.103    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[4]
    SLICE_X18Y284        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.444     8.036    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X18Y284        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[4]/C
                         clock pessimism              0.126     8.162    
                         clock uncertainty           -0.046     8.116    
    SLICE_X18Y284        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     8.141    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -5.103    
  -------------------------------------------------------------------
                         slack                                  3.038    

Slack (MET) :             3.045ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 0.132ns (4.055%)  route 3.123ns (95.945%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.631ns = ( 8.031 - 6.400 ) 
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.621ns (routing 0.532ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.439ns (routing 0.485ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.621     1.836    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X15Y280        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y280        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     1.917 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[4]/Q
                         net (fo=75, routed)          1.521     3.438    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_2/ADDRB4
    SLICE_X13Y279        RAMD32 (Prop_F6LUT_SLICEM_RADR4_O)
                                                      0.051     3.489 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_2/RAMB_D1/O
                         net (fo=1, routed)           1.602     5.091    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[15]
    SLICE_X18Y279        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.439     8.031    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X18Y279        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[15]/C
                         clock pessimism              0.126     8.157    
                         clock uncertainty           -0.046     8.111    
    SLICE_X18Y279        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     8.136    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[15]
  -------------------------------------------------------------------
                         required time                          8.136    
                         arrival time                          -5.091    
  -------------------------------------------------------------------
                         slack                                  3.045    

Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.151ns (4.660%)  route 3.089ns (95.340%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.631ns = ( 8.031 - 6.400 ) 
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.621ns (routing 0.532ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.439ns (routing 0.485ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.621     1.836    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X15Y280        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y280        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     1.917 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[4]/Q
                         net (fo=75, routed)          1.524     3.441    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_2/ADDRA4
    SLICE_X13Y279        RAMD32 (Prop_E5LUT_SLICEM_RADR4_O)
                                                      0.070     3.511 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_2/RAMA/O
                         net (fo=1, routed)           1.565     5.076    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[12]
    SLICE_X18Y279        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.439     8.031    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X18Y279        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[12]/C
                         clock pessimism              0.126     8.157    
                         clock uncertainty           -0.046     8.111    
    SLICE_X18Y279        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     8.136    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[12]
  -------------------------------------------------------------------
                         required time                          8.136    
                         arrival time                          -5.076    
  -------------------------------------------------------------------
                         slack                                  3.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/RAMG/I
                            (rising edge-triggered cell RAMD64E clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.060ns (28.846%)  route 0.148ns (71.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      1.464ns (routing 0.485ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.683ns (routing 0.532ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.464     1.656    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X50Y262        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y262        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.716 r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[41]/Q
                         net (fo=1, routed)           0.148     1.864    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/DIG
    SLICE_X46Y262        RAMD64E                                      r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.683     1.898    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/WCLK
    SLICE_X46Y262        RAMD64E                                      r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/RAMG/CLK
                         clock pessimism             -0.125     1.773    
    SLICE_X46Y262        RAMD64E (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.078     1.851    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_35_41/RAMG
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.058ns (35.802%)  route 0.104ns (64.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.726ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Net Delay (Source):      1.330ns (routing 0.485ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.511ns (routing 0.532ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.330     1.522    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X34Y265        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y265        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.580 r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[30]/Q
                         net (fo=1, routed)           0.104     1.684    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[30]
    SLICE_X33Y264        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.511     1.726    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X33Y264        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]/C
                         clock pessimism             -0.120     1.606    
    SLICE_X33Y264        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.668    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe2/ten_gig_eth_mac_inst/rx_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/mac_rx_data_z_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.081ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Net Delay (Source):      0.836ns (routing 0.288ns, distribution 0.548ns)
  Clock Net Delay (Destination): 0.942ns (routing 0.318ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        0.836     0.961    zcu111_tengbe_tx_rx_direct_gbe2/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X26Y274        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/ten_gig_eth_mac_inst/rx_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y274        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.000 r  zcu111_tengbe_tx_rx_direct_gbe2/ten_gig_eth_mac_inst/rx_data_reg[14]/Q
                         net (fo=1, routed)           0.033     1.033    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/mac_rx_data_z_reg[63]_0[14]
    SLICE_X26Y274        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/mac_rx_data_z_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        0.942     1.081    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/tx_mii_clk_0
    SLICE_X26Y274        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/mac_rx_data_z_reg[14]/C
                         clock pessimism             -0.114     0.967    
    SLICE_X26Y274        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.014    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/mac_rx_data_z_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe2/ten_gig_eth_mac_inst/rx_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/mac_rx_data_z_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.087ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.841ns (routing 0.288ns, distribution 0.553ns)
  Clock Net Delay (Destination): 0.948ns (routing 0.318ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        0.841     0.966    zcu111_tengbe_tx_rx_direct_gbe2/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X26Y283        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/ten_gig_eth_mac_inst/rx_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y283        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.005 r  zcu111_tengbe_tx_rx_direct_gbe2/ten_gig_eth_mac_inst/rx_data_reg[24]/Q
                         net (fo=1, routed)           0.033     1.038    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/mac_rx_data_z_reg[63]_0[24]
    SLICE_X26Y283        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/mac_rx_data_z_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        0.948     1.087    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/tx_mii_clk_0
    SLICE_X26Y283        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/mac_rx_data_z_reg[24]/C
                         clock pessimism             -0.115     0.972    
    SLICE_X26Y283        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.019    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/mac_rx_data_z_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe2/ten_gig_eth_mac_inst/rx_data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/mac_rx_data_z_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.087ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.841ns (routing 0.288ns, distribution 0.553ns)
  Clock Net Delay (Destination): 0.948ns (routing 0.318ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        0.841     0.966    zcu111_tengbe_tx_rx_direct_gbe2/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X26Y282        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/ten_gig_eth_mac_inst/rx_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y282        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.005 r  zcu111_tengbe_tx_rx_direct_gbe2/ten_gig_eth_mac_inst/rx_data_reg[28]/Q
                         net (fo=1, routed)           0.033     1.038    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/mac_rx_data_z_reg[63]_0[28]
    SLICE_X26Y282        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/mac_rx_data_z_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        0.948     1.087    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/tx_mii_clk_0
    SLICE_X26Y282        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/mac_rx_data_z_reg[28]/C
                         clock pessimism             -0.115     0.972    
    SLICE_X26Y282        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.019    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/mac_rx_data_z_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe2/ten_gig_eth_mac_inst/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/mac_rx_data_z_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.090ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.844ns (routing 0.288ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.951ns (routing 0.318ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        0.844     0.969    zcu111_tengbe_tx_rx_direct_gbe2/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X22Y298        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/ten_gig_eth_mac_inst/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y298        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.008 r  zcu111_tengbe_tx_rx_direct_gbe2/ten_gig_eth_mac_inst/rx_data_reg[4]/Q
                         net (fo=1, routed)           0.033     1.041    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/mac_rx_data_z_reg[63]_0[4]
    SLICE_X22Y298        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/mac_rx_data_z_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        0.951     1.090    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/tx_mii_clk_0
    SLICE_X22Y298        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/mac_rx_data_z_reg[4]/C
                         clock pessimism             -0.115     0.975    
    SLICE_X22Y298        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.022    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/mac_rx_data_z_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe2/ten_gig_eth_mac_inst/rx_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/mac_rx_data_z_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.842ns (routing 0.288ns, distribution 0.554ns)
  Clock Net Delay (Destination): 0.949ns (routing 0.318ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        0.842     0.967    zcu111_tengbe_tx_rx_direct_gbe2/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X26Y284        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/ten_gig_eth_mac_inst/rx_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y284        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.006 r  zcu111_tengbe_tx_rx_direct_gbe2/ten_gig_eth_mac_inst/rx_data_reg[11]/Q
                         net (fo=1, routed)           0.033     1.039    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/mac_rx_data_z_reg[63]_0[11]
    SLICE_X26Y284        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/mac_rx_data_z_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        0.949     1.088    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/tx_mii_clk_0
    SLICE_X26Y284        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/mac_rx_data_z_reg[11]/C
                         clock pessimism             -0.115     0.973    
    SLICE_X26Y284        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.020    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/mac_rx_data_z_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe2/ten_gig_eth_mac_inst/rx_data_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/mac_rx_data_z_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Net Delay (Source):      0.843ns (routing 0.288ns, distribution 0.555ns)
  Clock Net Delay (Destination): 0.949ns (routing 0.318ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        0.843     0.968    zcu111_tengbe_tx_rx_direct_gbe2/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X29Y289        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/ten_gig_eth_mac_inst/rx_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y289        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.007 r  zcu111_tengbe_tx_rx_direct_gbe2/ten_gig_eth_mac_inst/rx_data_reg[39]/Q
                         net (fo=1, routed)           0.033     1.040    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/mac_rx_data_z_reg[63]_0[39]
    SLICE_X29Y289        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/mac_rx_data_z_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        0.949     1.088    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/tx_mii_clk_0
    SLICE_X29Y289        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/mac_rx_data_z_reg[39]/C
                         clock pessimism             -0.114     0.974    
    SLICE_X29Y289        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.021    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/mac_rx_data_z_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.084ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.838ns (routing 0.288ns, distribution 0.550ns)
  Clock Net Delay (Destination): 0.945ns (routing 0.318ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        0.838     0.963    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y265        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y265        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.002 r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/Q
                         net (fo=1, routed)           0.033     1.035    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[11]
    SLICE_X36Y265        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        0.945     1.084    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X36Y265        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/C
                         clock pessimism             -0.115     0.969    
    SLICE_X36Y265        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.016    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.078ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.832ns (routing 0.288ns, distribution 0.544ns)
  Clock Net Delay (Destination): 0.939ns (routing 0.318ns, distribution 0.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        0.832     0.957    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X33Y259        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y259        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.996 r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/Q
                         net (fo=1, routed)           0.033     1.029    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[15]
    SLICE_X33Y259        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        0.939     1.078    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X33Y259        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/C
                         clock pessimism             -0.115     0.963    
    SLICE_X33Y259        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.010    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]_1
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK   n/a                      1.954         6.400       4.446      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK2  n/a                      1.954         6.400       4.446      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     RAMB18E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB18_X3Y104       zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X3Y54        zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X3Y53        zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X3Y55        zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X5Y53        zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X5Y52        zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X3Y57        zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X3Y56        zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Fast    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                      0.542         3.200       2.658      RAMB36_X3Y60        zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X5Y52        zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                      0.542         3.200       2.658      RAMB36_X3Y59        zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB18_X3Y104       zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB18_X3Y104       zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X3Y54        zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X5Y53        zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X3Y57        zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                      0.542         3.200       2.658      RAMB36_X3Y60        zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB18_X3Y104       zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB18_X3Y104       zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X3Y54        zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Skew          Slow    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.624         0.023       0.601      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.629         0.011       0.618      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTYE4_CHANNEL/TXUSRCLK2  GTYE4_CHANNEL/TXUSRCLK   0.753         0.022       0.731      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK2  GTYE4_CHANNEL/TXUSRCLK   0.763         0.011       0.752      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]_2
  To Clock:  txoutclk_out[0]_2

Setup :            0  Failing Endpoints,  Worst Slack        3.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.601ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.214ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_tx0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl_no_error_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_2 rise@6.400ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.734ns (25.293%)  route 2.168ns (74.707%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.369ns = ( 7.769 - 6.400 ) 
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.470ns (routing 0.338ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.177ns (routing 0.308ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.470     1.685    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X25Y302        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_tx0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y302        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.764 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_tx0_reg[2]/Q
                         net (fo=8, routed)           1.078     2.842    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/p_1_in143_in
    SLICE_X18Y298        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     2.994 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_99/O
                         net (fo=1, routed)           0.363     3.357    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_99_n_0
    SLICE_X21Y298        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.100     3.457 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_47/O
                         net (fo=7, routed)           0.231     3.688    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[18]
    SLICE_X21Y295        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     3.846 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl[5]_i_4/O
                         net (fo=1, routed)           0.272     4.118    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl[5]_i_4_n_0
    SLICE_X21Y295        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     4.241 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl[5]_i_3/O
                         net (fo=2, routed)           0.152     4.393    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_ctrl_no_error_5
    SLICE_X20Y296        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     4.515 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl_no_error[5]_i_1/O
                         net (fo=1, routed)           0.072     4.587    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl_no_error[5]_i_1_n_0
    SLICE_X20Y296        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl_no_error_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.177     7.769    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X20Y296        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl_no_error_reg[5]/C
                         clock pessimism              0.053     7.822    
                         clock uncertainty           -0.046     7.776    
    SLICE_X20Y296        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.801    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl_no_error_reg[5]
  -------------------------------------------------------------------
                         required time                          7.801    
                         arrival time                          -4.587    
  -------------------------------------------------------------------
                         slack                                  3.214    

Slack (MET) :             3.243ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_tx0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_2 rise@6.400ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        2.873ns  (logic 0.747ns (26.001%)  route 2.126ns (73.999%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.369ns = ( 7.769 - 6.400 ) 
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.470ns (routing 0.338ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.177ns (routing 0.308ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.470     1.685    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X25Y302        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_tx0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y302        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.764 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_tx0_reg[2]/Q
                         net (fo=8, routed)           1.078     2.842    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/p_1_in143_in
    SLICE_X18Y298        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     2.994 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_99/O
                         net (fo=1, routed)           0.363     3.357    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_99_n_0
    SLICE_X21Y298        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.100     3.457 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_47/O
                         net (fo=7, routed)           0.231     3.688    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[18]
    SLICE_X21Y295        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     3.846 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl[5]_i_4/O
                         net (fo=1, routed)           0.272     4.118    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl[5]_i_4_n_0
    SLICE_X21Y295        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     4.241 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl[5]_i_3/O
                         net (fo=2, routed)           0.152     4.393    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_ctrl_no_error_5
    SLICE_X20Y296        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.135     4.528 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl[5]_i_1/O
                         net (fo=1, routed)           0.030     4.558    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl[5]_i_1_n_0
    SLICE_X20Y296        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.177     7.769    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X20Y296        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl_reg[5]/C
                         clock pessimism              0.053     7.822    
                         clock uncertainty           -0.046     7.776    
    SLICE_X20Y296        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     7.801    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl_reg[5]
  -------------------------------------------------------------------
                         required time                          7.801    
                         arrival time                          -4.558    
  -------------------------------------------------------------------
                         slack                                  3.243    

Slack (MET) :             3.281ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/mac_rx_data_z_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/application_frame_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_2 rise@6.400ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.756ns (24.506%)  route 2.329ns (75.494%))
  Logic Levels:           6  (CARRY8=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 7.888 - 6.400 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.394ns (routing 0.338ns, distribution 1.056ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.308ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.394     1.609    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/tx_mii_clk_0
    SLICE_X19Y303        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/mac_rx_data_z_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y303        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.688 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/mac_rx_data_z_reg[1]/Q
                         net (fo=8, routed)           1.490     3.178    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/mac_rx_data_z_reg[15]_0[1]
    SLICE_X28Y295        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     3.323 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[5]_i_35__1/O
                         net (fo=1, routed)           0.025     3.348    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[5]_i_35__1_n_0
    SLICE_X28Y295        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.511 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[5]_i_15__1/CO[7]
                         net (fo=1, routed)           0.026     3.537    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[5]_i_15__1_n_0
    SLICE_X28Y296        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057     3.594 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[5]_i_5__1/CO[2]
                         net (fo=2, routed)           0.415     4.009    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_state31_out
    SLICE_X25Y301        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123     4.132 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[5]_i_1__1/O
                         net (fo=2, routed)           0.270     4.402    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[5]_i_1__1_n_0
    SLICE_X27Y305        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     4.490 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/application_frame_i_3__1/O
                         net (fo=1, routed)           0.045     4.535    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/application_frame_i_3__1_n_0
    SLICE_X27Y305        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     4.636 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/application_frame_i_1__1/O
                         net (fo=1, routed)           0.058     4.694    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/application_frame_i_1__1_n_0
    SLICE_X27Y305        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/application_frame_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.296     7.888    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/tx_mii_clk_0
    SLICE_X27Y305        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/application_frame_reg/C
                         clock pessimism              0.109     7.997    
                         clock uncertainty           -0.046     7.950    
    SLICE_X27Y305        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     7.975    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/application_frame_reg
  -------------------------------------------------------------------
                         required time                          7.975    
                         arrival time                          -4.694    
  -------------------------------------------------------------------
                         slack                                  3.281    

Slack (MET) :             3.322ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/FSM_sequential_tx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_2 rise@6.400ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        2.875ns  (logic 0.471ns (16.383%)  route 2.404ns (83.617%))
  Logic Levels:           4  (LUT2=1 LUT5=3)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.366ns = ( 7.766 - 6.400 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.438ns (routing 0.338ns, distribution 1.100ns)
  Clock Net Delay (Destination): 1.174ns (routing 0.308ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.438     1.653    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X32Y296        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/FSM_sequential_tx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y296        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     1.734 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/FSM_sequential_tx_state_reg[1]/Q
                         net (fo=106, routed)         1.243     2.977    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tx_state__0[1]
    SLICE_X14Y298        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     3.027 f  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_63/O
                         net (fo=9, routed)           0.511     3.538    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[2]
    SLICE_X19Y294        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     3.688 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7[6]_i_7/O
                         net (fo=1, routed)           0.191     3.879    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7[6]_i_7_n_0
    SLICE_X20Y294        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     3.968 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7[6]_i_4/O
                         net (fo=7, routed)           0.401     4.369    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7[6]_i_4_n_0
    SLICE_X18Y289        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     4.470 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7[1]_i_1/O
                         net (fo=1, routed)           0.058     4.528    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7_nxt[1]
    SLICE_X18Y289        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.174     7.766    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X18Y289        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7_reg[1]/C
                         clock pessimism              0.105     7.871    
                         clock uncertainty           -0.046     7.825    
    SLICE_X18Y289        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     7.850    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7_reg[1]
  -------------------------------------------------------------------
                         required time                          7.850    
                         arrival time                          -4.528    
  -------------------------------------------------------------------
                         slack                                  3.322    

Slack (MET) :             3.326ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/FSM_sequential_tx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_2 rise@6.400ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 0.470ns (16.371%)  route 2.401ns (83.629%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.366ns = ( 7.766 - 6.400 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.438ns (routing 0.338ns, distribution 1.100ns)
  Clock Net Delay (Destination): 1.174ns (routing 0.308ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.438     1.653    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X32Y296        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/FSM_sequential_tx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y296        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     1.734 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/FSM_sequential_tx_state_reg[1]/Q
                         net (fo=106, routed)         1.243     2.977    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tx_state__0[1]
    SLICE_X14Y298        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     3.027 f  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_63/O
                         net (fo=9, routed)           0.511     3.538    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[2]
    SLICE_X19Y294        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     3.688 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7[6]_i_7/O
                         net (fo=1, routed)           0.191     3.879    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7[6]_i_7_n_0
    SLICE_X20Y294        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     3.968 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7[6]_i_4/O
                         net (fo=7, routed)           0.397     4.365    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7[6]_i_4_n_0
    SLICE_X18Y289        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     4.465 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7[2]_i_1/O
                         net (fo=1, routed)           0.059     4.524    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7_nxt[2]
    SLICE_X18Y289        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.174     7.766    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X18Y289        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7_reg[2]/C
                         clock pessimism              0.105     7.871    
                         clock uncertainty           -0.046     7.825    
    SLICE_X18Y289        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     7.850    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7_reg[2]
  -------------------------------------------------------------------
                         required time                          7.850    
                         arrival time                          -4.524    
  -------------------------------------------------------------------
                         slack                                  3.326    

Slack (MET) :             3.350ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/FSM_sequential_tx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_2 rise@6.400ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        2.847ns  (logic 0.482ns (16.930%)  route 2.365ns (83.070%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.366ns = ( 7.766 - 6.400 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.438ns (routing 0.338ns, distribution 1.100ns)
  Clock Net Delay (Destination): 1.174ns (routing 0.308ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.438     1.653    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X32Y296        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/FSM_sequential_tx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y296        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     1.734 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/FSM_sequential_tx_state_reg[1]/Q
                         net (fo=106, routed)         1.243     2.977    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tx_state__0[1]
    SLICE_X14Y298        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     3.027 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_63/O
                         net (fo=9, routed)           0.511     3.538    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[2]
    SLICE_X19Y294        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     3.688 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7[6]_i_7/O
                         net (fo=1, routed)           0.191     3.879    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7[6]_i_7_n_0
    SLICE_X20Y294        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     3.968 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7[6]_i_4/O
                         net (fo=7, routed)           0.397     4.365    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7[6]_i_4_n_0
    SLICE_X18Y289        LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.112     4.477 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7[4]_i_1/O
                         net (fo=1, routed)           0.023     4.500    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7_nxt[4]
    SLICE_X18Y289        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.174     7.766    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X18Y289        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7_reg[4]/C
                         clock pessimism              0.105     7.871    
                         clock uncertainty           -0.046     7.825    
    SLICE_X18Y289        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     7.850    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7_reg[4]
  -------------------------------------------------------------------
                         required time                          7.850    
                         arrival time                          -4.500    
  -------------------------------------------------------------------
                         slack                                  3.350    

Slack (MET) :             3.364ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_tx0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_2 rise@6.400ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        2.794ns  (logic 0.679ns (24.302%)  route 2.115ns (75.698%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.414ns = ( 7.814 - 6.400 ) 
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.473ns (routing 0.338ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.308ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.473     1.688    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X27Y302        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_tx0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y302        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     1.766 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_tx0_reg[6]/Q
                         net (fo=9, routed)           0.777     2.543    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/p_2_in139_in
    SLICE_X13Y298        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     2.633 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_103/O
                         net (fo=7, routed)           0.381     3.014    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_103_n_0
    SLICE_X18Y301        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.089     3.103 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_92/O
                         net (fo=1, routed)           0.333     3.436    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_92_n_0
    SLICE_X20Y302        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     3.473 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_40/O
                         net (fo=7, routed)           0.340     3.813    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[25]
    SLICE_X20Y294        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145     3.958 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_7/O
                         net (fo=1, routed)           0.102     4.060    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_7_n_0
    SLICE_X21Y294        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     4.148 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_4/O
                         net (fo=7, routed)           0.124     4.272    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_4_n_0
    SLICE_X21Y292        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     4.424 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[0]_i_1/O
                         net (fo=1, routed)           0.058     4.482    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_nxt[0]
    SLICE_X21Y292        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.222     7.814    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X21Y292        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[0]/C
                         clock pessimism              0.053     7.867    
                         clock uncertainty           -0.046     7.821    
    SLICE_X21Y292        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     7.846    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[0]
  -------------------------------------------------------------------
                         required time                          7.846    
                         arrival time                          -4.482    
  -------------------------------------------------------------------
                         slack                                  3.364    

Slack (MET) :             3.395ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_tx0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_2 rise@6.400ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 0.688ns (24.900%)  route 2.075ns (75.100%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.414ns = ( 7.814 - 6.400 ) 
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.473ns (routing 0.338ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.308ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.473     1.688    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X27Y302        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_tx0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y302        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     1.766 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_tx0_reg[6]/Q
                         net (fo=9, routed)           0.777     2.543    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/p_2_in139_in
    SLICE_X13Y298        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     2.633 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_103/O
                         net (fo=7, routed)           0.381     3.014    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_103_n_0
    SLICE_X18Y301        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.089     3.103 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_92/O
                         net (fo=1, routed)           0.333     3.436    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_92_n_0
    SLICE_X20Y302        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     3.473 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_40/O
                         net (fo=7, routed)           0.340     3.813    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[25]
    SLICE_X20Y294        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145     3.958 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_7/O
                         net (fo=1, routed)           0.102     4.060    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_7_n_0
    SLICE_X21Y294        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     4.148 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_4/O
                         net (fo=7, routed)           0.124     4.272    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_4_n_0
    SLICE_X21Y292        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     4.433 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[3]_i_1/O
                         net (fo=1, routed)           0.018     4.451    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_nxt[3]
    SLICE_X21Y292        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.222     7.814    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X21Y292        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[3]/C
                         clock pessimism              0.053     7.867    
                         clock uncertainty           -0.046     7.821    
    SLICE_X21Y292        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     7.846    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[3]
  -------------------------------------------------------------------
                         required time                          7.846    
                         arrival time                          -4.451    
  -------------------------------------------------------------------
                         slack                                  3.395    

Slack (MET) :             3.415ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/FSM_sequential_tx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_2 rise@6.400ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.471ns (16.924%)  route 2.312ns (83.076%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.367ns = ( 7.767 - 6.400 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.438ns (routing 0.338ns, distribution 1.100ns)
  Clock Net Delay (Destination): 1.175ns (routing 0.308ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.438     1.653    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X32Y296        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/FSM_sequential_tx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y296        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     1.734 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/FSM_sequential_tx_state_reg[1]/Q
                         net (fo=106, routed)         1.243     2.977    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tx_state__0[1]
    SLICE_X14Y298        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     3.027 f  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_63/O
                         net (fo=9, routed)           0.511     3.538    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[2]
    SLICE_X19Y294        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     3.688 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7[6]_i_7/O
                         net (fo=1, routed)           0.191     3.879    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7[6]_i_7_n_0
    SLICE_X20Y294        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     3.968 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7[6]_i_4/O
                         net (fo=7, routed)           0.309     4.277    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7[6]_i_4_n_0
    SLICE_X18Y292        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     4.378 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7[5]_i_1/O
                         net (fo=1, routed)           0.058     4.436    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7_nxt[5]
    SLICE_X18Y292        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.175     7.767    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X18Y292        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7_reg[5]/C
                         clock pessimism              0.105     7.872    
                         clock uncertainty           -0.046     7.826    
    SLICE_X18Y292        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     7.851    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7_reg[5]
  -------------------------------------------------------------------
                         required time                          7.851    
                         arrival time                          -4.436    
  -------------------------------------------------------------------
                         slack                                  3.415    

Slack (MET) :             3.420ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_tx0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl_no_error_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_2 rise@6.400ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.542ns (20.126%)  route 2.151ns (79.874%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.369ns = ( 7.769 - 6.400 ) 
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.473ns (routing 0.338ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.177ns (routing 0.308ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.473     1.688    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X27Y302        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_tx0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y302        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     1.766 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_tx0_reg[6]/Q
                         net (fo=9, routed)           0.777     2.543    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/p_2_in139_in
    SLICE_X13Y298        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     2.633 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_103/O
                         net (fo=7, routed)           0.381     3.014    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_103_n_0
    SLICE_X18Y301        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.089     3.103 f  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_92/O
                         net (fo=1, routed)           0.333     3.436    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_92_n_0
    SLICE_X20Y302        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     3.473 f  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_40/O
                         net (fo=7, routed)           0.340     3.813    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[25]
    SLICE_X20Y294        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.158     3.971 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl[4]_i_4/O
                         net (fo=1, routed)           0.173     4.144    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl[4]_i_4_n_0
    SLICE_X20Y294        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     4.181 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl[4]_i_3/O
                         net (fo=2, routed)           0.094     4.275    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_ctrl_no_error_4
    SLICE_X20Y294        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     4.328 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl_no_error[4]_i_1/O
                         net (fo=1, routed)           0.053     4.381    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl_no_error[4]_i_1_n_0
    SLICE_X20Y294        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl_no_error_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.177     7.769    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X20Y294        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl_no_error_reg[4]/C
                         clock pessimism              0.053     7.822    
                         clock uncertainty           -0.046     7.776    
    SLICE_X20Y294        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     7.801    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl_no_error_reg[4]
  -------------------------------------------------------------------
                         required time                          7.801    
                         arrival time                          -4.381    
  -------------------------------------------------------------------
                         slack                                  3.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/rx_data_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_2 rise@0.000ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.061ns (29.469%)  route 0.146ns (70.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.224ns (routing 0.308ns, distribution 0.916ns)
  Clock Net Delay (Destination): 1.443ns (routing 0.338ns, distribution 1.105ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.224     1.416    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X19Y304        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y304        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.477 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[34]/Q
                         net (fo=1, routed)           0.146     1.623    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0[34]
    SLICE_X22Y302        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/rx_data_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.443     1.658    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X22Y302        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/rx_data_reg[34]/C
                         clock pessimism             -0.109     1.549    
    SLICE_X22Y302        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.611    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/rx_data_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_e1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_hold_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_2 rise@0.000ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.111ns (43.023%)  route 0.147ns (56.977%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      1.177ns (routing 0.308ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.338ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.177     1.369    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X16Y299        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_e1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y299        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.427 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_e1_reg[6]/Q
                         net (fo=5, routed)           0.138     1.565    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_ALMOSTEMPTY_CLKOUT/ctrlout_hold_reg[7][6]
    SLICE_X15Y301        LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.053     1.618 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_ALMOSTEMPTY_CLKOUT/ctrlout_hold[2]_i_1/O
                         net (fo=1, routed)           0.009     1.627    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_hold[2]
    SLICE_X15Y301        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_hold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.391     1.606    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X15Y301        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_hold_reg[2]/C
                         clock pessimism             -0.053     1.553    
    SLICE_X15Y301        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.615    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_hold_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/rx_data_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_2 rise@0.000ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.061ns (26.407%)  route 0.170ns (73.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.221ns (routing 0.308ns, distribution 0.913ns)
  Clock Net Delay (Destination): 1.465ns (routing 0.338ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.221     1.413    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X19Y311        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y311        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.474 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[46]/Q
                         net (fo=1, routed)           0.170     1.644    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0[46]
    SLICE_X22Y307        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/rx_data_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.465     1.680    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X22Y307        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/rx_data_reg[46]/C
                         clock pessimism             -0.109     1.571    
    SLICE_X22Y307        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.631    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/rx_data_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_14_20/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_2 rise@0.000ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.059ns (23.887%)  route 0.188ns (76.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      1.300ns (routing 0.308ns, distribution 0.992ns)
  Clock Net Delay (Destination): 1.543ns (routing 0.338ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.300     1.492    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X30Y305        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y305        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     1.551 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/Q
                         net (fo=1, routed)           0.188     1.739    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_14_20/DIB
    SLICE_X28Y301        RAMD64E                                      r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_14_20/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.543     1.758    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_14_20/WCLK
    SLICE_X28Y301        RAMD64E                                      r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_14_20/RAMB/CLK
                         clock pessimism             -0.112     1.646    
    SLICE_X28Y301        RAMD64E (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.078     1.724    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_14_20/RAMB
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_7_13/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_2 rise@0.000ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.060ns (34.483%)  route 0.114ns (65.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.276ns (routing 0.308ns, distribution 0.968ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.338ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.276     1.468    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X24Y318        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y318        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     1.528 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/Q
                         net (fo=1, routed)           0.114     1.642    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_7_13/DIA
    SLICE_X24Y313        RAMD64E                                      r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_7_13/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.497     1.712    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_7_13/WCLK
    SLICE_X24Y313        RAMD64E                                      r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_7_13/RAMA/CLK
                         clock pessimism             -0.160     1.552    
    SLICE_X24Y313        RAMD64E (Hold_A6LUT_SLICEM_CLK_I)
                                                      0.075     1.627    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_7_13/RAMA
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/rx_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_2 rise@0.000ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.059ns (31.551%)  route 0.128ns (68.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      1.268ns (routing 0.308ns, distribution 0.960ns)
  Clock Net Delay (Destination): 1.469ns (routing 0.338ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.268     1.460    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X22Y306        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y306        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.519 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[23]/Q
                         net (fo=1, routed)           0.128     1.647    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0[23]
    SLICE_X25Y306        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/rx_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.469     1.684    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X25Y306        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/rx_data_reg[23]/C
                         clock pessimism             -0.112     1.572    
    SLICE_X25Y306        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     1.632    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/rx_data_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/dataout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_2 rise@0.000ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.058ns (44.275%)  route 0.073ns (55.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      1.193ns (routing 0.308ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.338ns, distribution 1.033ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.193     1.385    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/tx_serdes_refclk
    SLICE_X14Y293        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/dataout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y293        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.443 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/dataout_reg[9]/Q
                         net (fo=1, routed)           0.073     1.516    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_tx_64bit_retiming_sync_serdes_data0_0/D[9]
    SLICE_X14Y295        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.371     1.586    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_tx_64bit_retiming_sync_serdes_data0_0/tx_mii_clk_0
    SLICE_X14Y295        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[9]/C
                         clock pessimism             -0.150     1.436    
    SLICE_X14Y295        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.498    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_2 rise@0.000ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.061ns (43.885%)  route 0.078ns (56.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.669ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.260ns (routing 0.308ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.454ns (routing 0.338ns, distribution 1.116ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.260     1.452    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y312         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y312         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.513 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/Q
                         net (fo=7, routed)           0.078     1.591    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2]
    SLICE_X7Y311         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.454     1.669    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y311         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.158     1.511    
    SLICE_X7Y311         FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.573    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/dataout_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_2 rise@0.000ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.972ns
    Source Clock Delay      (SCD):    0.860ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.735ns (routing 0.184ns, distribution 0.551ns)
  Clock Net Delay (Destination): 0.833ns (routing 0.205ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        0.735     0.860    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/tx_serdes_refclk
    SLICE_X15Y288        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/dataout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y288        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.899 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/dataout_reg[24]/Q
                         net (fo=1, routed)           0.033     0.932    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_tx_64bit_retiming_sync_serdes_data0_0/D[24]
    SLICE_X15Y288        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        0.833     0.972    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_tx_64bit_retiming_sync_serdes_data0_0/tx_mii_clk_0
    SLICE_X15Y288        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[24]/C
                         clock pessimism             -0.106     0.866    
    SLICE_X15Y288        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.913    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/rx_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/mac_rx_data_z_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_2 rise@0.000ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.046ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.800ns (routing 0.184ns, distribution 0.616ns)
  Clock Net Delay (Destination): 0.907ns (routing 0.205ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        0.800     0.925    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X22Y308        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/rx_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y308        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.964 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/rx_data_reg[11]/Q
                         net (fo=1, routed)           0.033     0.997    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/mac_rx_data_z_reg[63]_0[11]
    SLICE_X22Y308        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/mac_rx_data_z_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        0.907     1.046    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/tx_mii_clk_0
    SLICE_X22Y308        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/mac_rx_data_z_reg[11]/C
                         clock pessimism             -0.115     0.931    
    SLICE_X22Y308        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.978    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/mac_rx_data_z_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]_2
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK   n/a                      1.954         6.400       4.446      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK2  n/a                      1.954         6.400       4.446      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X2Y59        zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X2Y57        zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X2Y63        zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X2Y62        zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X2Y60        zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X2Y61        zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                      1.355         6.400       5.045      RAMB36_X0Y60        zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                      1.355         6.400       5.045      RAMB36_X0Y62        zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Fast    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB18_X3Y116       zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X2Y62        zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X2Y59        zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X2Y59        zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X2Y57        zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X2Y63        zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                      0.542         3.200       2.658      RAMB36_X0Y62        zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB18_X3Y116       zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X2Y57        zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X2Y60        zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                      0.542         3.200       2.658      RAMB36_X0Y60        zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                      0.542         3.200       2.658      RAMB36_X0Y60        zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Skew          Slow    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.624         0.023       0.601      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.629         0.011       0.618      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTYE4_CHANNEL/TXUSRCLK2  GTYE4_CHANNEL/TXUSRCLK   0.753         0.022       0.731      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK2  GTYE4_CHANNEL/TXUSRCLK   0.763         0.011       0.752      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclkpcs_out[0]
  To Clock:  txoutclkpcs_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        5.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.828ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.193ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0] rise@6.206ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.080ns (8.130%)  route 0.904ns (91.870%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.398ns = ( 6.604 - 6.206 ) 
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.609ns (routing 0.174ns, distribution 0.435ns)
  Clock Net Delay (Destination): 0.398ns (routing 0.128ns, distribution 0.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.609     0.609    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y243         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     0.689 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/Q
                         net (fo=1, routed)           0.904     1.593    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[2]
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.398     6.604    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                         clock pessimism              0.203     6.807    
                         clock uncertainty           -0.046     6.761    
    SLICE_X0Y243         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     6.786    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]
  -------------------------------------------------------------------
                         required time                          6.786    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                  5.193    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0] rise@6.206ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.080ns (9.604%)  route 0.753ns (90.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.398ns = ( 6.604 - 6.206 ) 
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.609ns (routing 0.174ns, distribution 0.435ns)
  Clock Net Delay (Destination): 0.398ns (routing 0.128ns, distribution 0.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.609     0.609    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y243         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.689 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/Q
                         net (fo=1, routed)           0.753     1.442    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[3]
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.398     6.604    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism              0.203     6.807    
                         clock uncertainty           -0.046     6.761    
    SLICE_X0Y243         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.786    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                          6.786    
                         arrival time                          -1.442    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.424ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0] rise@6.206ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.080ns (11.127%)  route 0.639ns (88.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.398ns = ( 6.604 - 6.206 ) 
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.614ns (routing 0.174ns, distribution 0.440ns)
  Clock Net Delay (Destination): 0.398ns (routing 0.128ns, distribution 0.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.614     0.614    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y243         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.694 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/Q
                         net (fo=1, routed)           0.639     1.333    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[0]
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.398     6.604    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                         clock pessimism              0.174     6.778    
                         clock uncertainty           -0.046     6.732    
    SLICE_X0Y243         FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     6.757    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]
  -------------------------------------------------------------------
                         required time                          6.757    
                         arrival time                          -1.333    
  -------------------------------------------------------------------
                         slack                                  5.424    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0] rise@6.206ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.179ns (33.087%)  route 0.362ns (66.913%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.335ns = ( 6.541 - 6.206 ) 
    Source Clock Delay      (SCD):    0.529ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.529ns (routing 0.174ns, distribution 0.355ns)
  Clock Net Delay (Destination): 0.335ns (routing 0.128ns, distribution 0.207ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.529     0.529    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y242         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y242         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.609 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=4, routed)           0.313     0.922    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[0]
    SLICE_X0Y242         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     1.021 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]_i_1/O
                         net (fo=1, routed)           0.049     1.070    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[1]
    SLICE_X0Y242         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.335     6.541    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y242         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.152     6.693    
                         clock uncertainty           -0.046     6.647    
    SLICE_X0Y242         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.672    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.672    
                         arrival time                          -1.070    
  -------------------------------------------------------------------
                         slack                                  5.602    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0] rise@6.206ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.190ns (36.680%)  route 0.328ns (63.320%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.335ns = ( 6.541 - 6.206 ) 
    Source Clock Delay      (SCD):    0.529ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.529ns (routing 0.174ns, distribution 0.355ns)
  Clock Net Delay (Destination): 0.335ns (routing 0.128ns, distribution 0.207ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.529     0.529    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y242         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y242         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.609 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=4, routed)           0.313     0.922    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[0]
    SLICE_X0Y242         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     1.032 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_2/O
                         net (fo=1, routed)           0.015     1.047    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[2]
    SLICE_X0Y242         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.335     6.541    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y242         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism              0.152     6.693    
                         clock uncertainty           -0.046     6.647    
    SLICE_X0Y242         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.672    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.672    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0] rise@6.206ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.081ns (27.835%)  route 0.210ns (72.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.337ns = ( 6.543 - 6.206 ) 
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.609ns (routing 0.174ns, distribution 0.435ns)
  Clock Net Delay (Destination): 0.337ns (routing 0.128ns, distribution 0.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.609     0.609    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y243         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.690 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.210     0.900    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X0Y242         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.337     6.543    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y242         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.114     6.657    
                         clock uncertainty           -0.046     6.610    
    SLICE_X0Y242         FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.074     6.536    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.536    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                  5.636    

Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0] rise@6.206ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.081ns (27.835%)  route 0.210ns (72.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.337ns = ( 6.543 - 6.206 ) 
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.609ns (routing 0.174ns, distribution 0.435ns)
  Clock Net Delay (Destination): 0.337ns (routing 0.128ns, distribution 0.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.609     0.609    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y243         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.690 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.210     0.900    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X0Y242         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.337     6.543    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y242         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism              0.114     6.657    
                         clock uncertainty           -0.046     6.610    
    SLICE_X0Y242         FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.074     6.536    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          6.536    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                  5.636    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0] rise@6.206ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.081ns (16.598%)  route 0.407ns (83.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.398ns = ( 6.604 - 6.206 ) 
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.609ns (routing 0.174ns, distribution 0.435ns)
  Clock Net Delay (Destination): 0.398ns (routing 0.128ns, distribution 0.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.609     0.609    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y243         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.690 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/Q
                         net (fo=1, routed)           0.407     1.097    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[1]
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.398     6.604    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                         clock pessimism              0.203     6.807    
                         clock uncertainty           -0.046     6.761    
    SLICE_X0Y243         FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     6.786    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]
  -------------------------------------------------------------------
                         required time                          6.786    
                         arrival time                          -1.097    
  -------------------------------------------------------------------
                         slack                                  5.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.089ns (44.500%)  route 0.111ns (55.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.360ns
    Source Clock Delay      (SCD):    0.284ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      0.284ns (routing 0.128ns, distribution 0.156ns)
  Clock Net Delay (Destination): 0.360ns (routing 0.164ns, distribution 0.196ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.284     0.284    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y242         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y242         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.325 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/Q
                         net (fo=2, routed)           0.105     0.430    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[2]
    SLICE_X0Y242         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.048     0.478 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_2/O
                         net (fo=1, routed)           0.006     0.484    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[2]
    SLICE_X0Y242         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.360     0.360    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y242         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism             -0.070     0.290    
    SLICE_X0Y242         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.337    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.337    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.040ns (18.349%)  route 0.178ns (81.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.415ns
    Source Clock Delay      (SCD):    0.326ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Net Delay (Source):      0.326ns (routing 0.128ns, distribution 0.198ns)
  Clock Net Delay (Destination): 0.415ns (routing 0.164ns, distribution 0.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.326     0.326    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y243         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.366 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/Q
                         net (fo=1, routed)           0.178     0.544    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[1]
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.415     0.415    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                         clock pessimism             -0.083     0.332    
    SLICE_X0Y243         FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.379    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.379    
                         arrival time                           0.544    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.061ns (35.673%)  route 0.110ns (64.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.529ns
    Source Clock Delay      (SCD):    0.398ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.398ns (routing 0.128ns, distribution 0.270ns)
  Clock Net Delay (Destination): 0.529ns (routing 0.174ns, distribution 0.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.398     0.398    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y243         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     0.459 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.110     0.569    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X0Y242         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.529     0.529    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y242         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism             -0.112     0.417    
    SLICE_X0Y242         FDRE (Hold_HFF2_SLICEL_C_R)
                                                     -0.015     0.402    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.402    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.061ns (35.673%)  route 0.110ns (64.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.529ns
    Source Clock Delay      (SCD):    0.398ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.398ns (routing 0.128ns, distribution 0.270ns)
  Clock Net Delay (Destination): 0.529ns (routing 0.174ns, distribution 0.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.398     0.398    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y243         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     0.459 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.110     0.569    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X0Y242         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.529     0.529    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y242         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism             -0.112     0.417    
    SLICE_X0Y242         FDRE (Hold_GFF2_SLICEL_C_R)
                                                     -0.015     0.402    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.402    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.080ns (35.556%)  route 0.145ns (64.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.360ns
    Source Clock Delay      (SCD):    0.287ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Net Delay (Source):      0.287ns (routing 0.128ns, distribution 0.159ns)
  Clock Net Delay (Destination): 0.360ns (routing 0.164ns, distribution 0.196ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.287     0.287    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y242         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y242         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.326 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=4, routed)           0.129     0.455    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[0]
    SLICE_X0Y242         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     0.496 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]_i_1/O
                         net (fo=1, routed)           0.016     0.512    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[1]
    SLICE_X0Y242         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.360     0.360    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y242         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism             -0.065     0.295    
    SLICE_X0Y242         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.341    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.341    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.039ns (11.048%)  route 0.314ns (88.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.415ns
    Source Clock Delay      (SCD):    0.329ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Net Delay (Source):      0.329ns (routing 0.128ns, distribution 0.201ns)
  Clock Net Delay (Destination): 0.415ns (routing 0.164ns, distribution 0.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.329     0.329    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y243         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.368 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/Q
                         net (fo=1, routed)           0.314     0.682    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[0]
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.415     0.415    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                         clock pessimism             -0.078     0.337    
    SLICE_X0Y243         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.384    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.384    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.040ns (9.926%)  route 0.363ns (90.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.415ns
    Source Clock Delay      (SCD):    0.326ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Net Delay (Source):      0.326ns (routing 0.128ns, distribution 0.198ns)
  Clock Net Delay (Destination): 0.415ns (routing 0.164ns, distribution 0.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.326     0.326    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y243         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.366 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/Q
                         net (fo=1, routed)           0.363     0.729    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[3]
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.415     0.415    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism             -0.083     0.332    
    SLICE_X0Y243         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.379    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.379    
                         arrival time                           0.729    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.040ns (8.114%)  route 0.453ns (91.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.415ns
    Source Clock Delay      (SCD):    0.326ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Net Delay (Source):      0.326ns (routing 0.128ns, distribution 0.198ns)
  Clock Net Delay (Destination): 0.415ns (routing 0.164ns, distribution 0.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.326     0.326    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y243         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.366 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/Q
                         net (fo=1, routed)           0.453     0.819    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[2]
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.415     0.415    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                         clock pessimism             -0.083     0.332    
    SLICE_X0Y243         FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.379    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.379    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.440    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclkpcs_out[0]
Waveform(ns):       { 0.000 3.103 }
Period(ns):         6.206
Sources:            { tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         6.206       5.656      SLICE_X0Y242  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.206       5.656      SLICE_X0Y242  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.206       5.656      SLICE_X0Y242  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.206       5.656      SLICE_X0Y242  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         3.103       2.828      SLICE_X0Y242  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         3.103       2.828      SLICE_X0Y242  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  txoutclkpcs_out[0]_1
  To Clock:  txoutclkpcs_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        5.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.828ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0]_1 rise@6.206ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.080ns (8.412%)  route 0.871ns (91.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.390ns = ( 6.596 - 6.206 ) 
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.610ns (routing 0.174ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.390ns (routing 0.128ns, distribution 0.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.610     0.610    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y265         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.690 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/Q
                         net (fo=1, routed)           0.871     1.561    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[3]
    SLICE_X0Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.390     6.596    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism              0.212     6.808    
                         clock uncertainty           -0.046     6.762    
    SLICE_X0Y265         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.787    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                          6.787    
                         arrival time                          -1.561    
  -------------------------------------------------------------------
                         slack                                  5.226    

Slack (MET) :             5.430ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0]_1 rise@6.206ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.080ns (11.189%)  route 0.635ns (88.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.390ns = ( 6.596 - 6.206 ) 
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.615ns (routing 0.174ns, distribution 0.441ns)
  Clock Net Delay (Destination): 0.390ns (routing 0.128ns, distribution 0.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.615     0.615    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y265         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.695 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/Q
                         net (fo=1, routed)           0.635     1.330    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[0]
    SLICE_X0Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.390     6.596    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                         clock pessimism              0.186     6.782    
                         clock uncertainty           -0.046     6.735    
    SLICE_X0Y265         FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     6.760    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]
  -------------------------------------------------------------------
                         required time                          6.760    
                         arrival time                          -1.330    
  -------------------------------------------------------------------
                         slack                                  5.430    

Slack (MET) :             5.546ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0]_1 rise@6.206ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.203ns (32.222%)  route 0.427ns (67.778%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.363ns = ( 6.569 - 6.206 ) 
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.570ns (routing 0.174ns, distribution 0.396ns)
  Clock Net Delay (Destination): 0.363ns (routing 0.128ns, distribution 0.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.570     0.570    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y266         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y266         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.649 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/Q
                         net (fo=3, routed)           0.376     1.025    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[1]
    SLICE_X0Y266         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     1.149 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]_i_1/O
                         net (fo=1, routed)           0.051     1.200    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[1]
    SLICE_X0Y266         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.363     6.569    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y266         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.198     6.767    
                         clock uncertainty           -0.046     6.721    
    SLICE_X0Y266         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.746    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.746    
                         arrival time                          -1.200    
  -------------------------------------------------------------------
                         slack                                  5.546    

Slack (MET) :             5.573ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0]_1 rise@6.206ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.212ns (35.158%)  route 0.391ns (64.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.363ns = ( 6.569 - 6.206 ) 
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.570ns (routing 0.174ns, distribution 0.396ns)
  Clock Net Delay (Destination): 0.363ns (routing 0.128ns, distribution 0.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.570     0.570    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y266         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y266         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.649 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/Q
                         net (fo=3, routed)           0.376     1.025    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[1]
    SLICE_X0Y266         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.133     1.158 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_2/O
                         net (fo=1, routed)           0.015     1.173    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[2]
    SLICE_X0Y266         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.363     6.569    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y266         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism              0.198     6.767    
                         clock uncertainty           -0.046     6.721    
    SLICE_X0Y266         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     6.746    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.746    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                  5.573    

Slack (MET) :             5.629ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0]_1 rise@6.206ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.081ns (24.695%)  route 0.247ns (75.305%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.361ns = ( 6.567 - 6.206 ) 
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.610ns (routing 0.174ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.361ns (routing 0.128ns, distribution 0.233ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.610     0.610    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y265         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.691 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.247     0.938    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X0Y266         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.361     6.567    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y266         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.120     6.687    
                         clock uncertainty           -0.046     6.641    
    SLICE_X0Y266         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074     6.567    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.567    
                         arrival time                          -0.938    
  -------------------------------------------------------------------
                         slack                                  5.629    

Slack (MET) :             5.629ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0]_1 rise@6.206ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.081ns (24.695%)  route 0.247ns (75.305%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.361ns = ( 6.567 - 6.206 ) 
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.610ns (routing 0.174ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.361ns (routing 0.128ns, distribution 0.233ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.610     0.610    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y265         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.691 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.247     0.938    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X0Y266         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.361     6.567    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y266         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism              0.120     6.687    
                         clock uncertainty           -0.046     6.641    
    SLICE_X0Y266         FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.074     6.567    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          6.567    
                         arrival time                          -0.938    
  -------------------------------------------------------------------
                         slack                                  5.629    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0]_1 rise@6.206ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.081ns (16.598%)  route 0.407ns (83.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.390ns = ( 6.596 - 6.206 ) 
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.610ns (routing 0.174ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.390ns (routing 0.128ns, distribution 0.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.610     0.610    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y265         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.691 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/Q
                         net (fo=1, routed)           0.407     1.098    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[1]
    SLICE_X0Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.390     6.596    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                         clock pessimism              0.212     6.808    
                         clock uncertainty           -0.046     6.762    
    SLICE_X0Y265         FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     6.787    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]
  -------------------------------------------------------------------
                         required time                          6.787    
                         arrival time                          -1.098    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0]_1 rise@6.206ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.080ns (16.667%)  route 0.400ns (83.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.390ns = ( 6.596 - 6.206 ) 
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.610ns (routing 0.174ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.390ns (routing 0.128ns, distribution 0.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.610     0.610    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y265         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     0.690 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/Q
                         net (fo=1, routed)           0.400     1.090    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[2]
    SLICE_X0Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.390     6.596    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                         clock pessimism              0.212     6.808    
                         clock uncertainty           -0.046     6.762    
    SLICE_X0Y265         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     6.787    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]
  -------------------------------------------------------------------
                         required time                          6.787    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                  5.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0]_1 rise@0.000ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.061ns (30.808%)  route 0.137ns (69.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.565ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Net Delay (Source):      0.390ns (routing 0.128ns, distribution 0.262ns)
  Clock Net Delay (Destination): 0.565ns (routing 0.174ns, distribution 0.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.390     0.390    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y265         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     0.451 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.137     0.588    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X0Y266         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.565     0.565    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y266         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism             -0.120     0.445    
    SLICE_X0Y266         FDRE (Hold_DFF2_SLICEL_C_R)
                                                     -0.015     0.430    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0]_1 rise@0.000ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.061ns (30.808%)  route 0.137ns (69.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.565ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Net Delay (Source):      0.390ns (routing 0.128ns, distribution 0.262ns)
  Clock Net Delay (Destination): 0.565ns (routing 0.174ns, distribution 0.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.390     0.390    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y265         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     0.451 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.137     0.588    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X0Y266         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.565     0.565    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y266         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism             -0.120     0.445    
    SLICE_X0Y266         FDRE (Hold_CFF2_SLICEL_C_R)
                                                     -0.015     0.430    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0]_1 rise@0.000ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.040ns (18.349%)  route 0.178ns (81.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.415ns
    Source Clock Delay      (SCD):    0.323ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Net Delay (Source):      0.323ns (routing 0.128ns, distribution 0.195ns)
  Clock Net Delay (Destination): 0.415ns (routing 0.164ns, distribution 0.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.323     0.323    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y265         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.363 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/Q
                         net (fo=1, routed)           0.178     0.541    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[1]
    SLICE_X0Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.415     0.415    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                         clock pessimism             -0.086     0.329    
    SLICE_X0Y265         FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.376    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.376    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0]_1 rise@0.000ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.040ns (18.349%)  route 0.178ns (81.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.415ns
    Source Clock Delay      (SCD):    0.323ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Net Delay (Source):      0.323ns (routing 0.128ns, distribution 0.195ns)
  Clock Net Delay (Destination): 0.415ns (routing 0.164ns, distribution 0.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.323     0.323    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y265         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.363 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/Q
                         net (fo=1, routed)           0.178     0.541    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[2]
    SLICE_X0Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.415     0.415    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                         clock pessimism             -0.086     0.329    
    SLICE_X0Y265         FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.376    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.376    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0]_1 rise@0.000ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.077ns (33.772%)  route 0.151ns (66.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.390ns
    Source Clock Delay      (SCD):    0.303ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      0.303ns (routing 0.128ns, distribution 0.175ns)
  Clock Net Delay (Destination): 0.390ns (routing 0.164ns, distribution 0.226ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.303     0.303    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y266         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y266         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.342 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/Q
                         net (fo=2, routed)           0.145     0.487    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[2]
    SLICE_X0Y266         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.038     0.525 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_2/O
                         net (fo=1, routed)           0.006     0.531    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[2]
    SLICE_X0Y266         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.390     0.390    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y266         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism             -0.081     0.309    
    SLICE_X0Y266         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.356    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.531    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0]_1 rise@0.000ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.101ns (39.608%)  route 0.154ns (60.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.390ns
    Source Clock Delay      (SCD):    0.300ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.300ns (routing 0.128ns, distribution 0.172ns)
  Clock Net Delay (Destination): 0.390ns (routing 0.164ns, distribution 0.226ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.300     0.300    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y266         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y266         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.341 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=4, routed)           0.137     0.478    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[0]
    SLICE_X0Y266         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060     0.538 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]_i_1/O
                         net (fo=1, routed)           0.017     0.555    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[1]
    SLICE_X0Y266         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.390     0.390    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y266         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism             -0.074     0.316    
    SLICE_X0Y266         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.362    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.362    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0]_1 rise@0.000ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.039ns (11.143%)  route 0.311ns (88.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.415ns
    Source Clock Delay      (SCD):    0.326ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Net Delay (Source):      0.326ns (routing 0.128ns, distribution 0.198ns)
  Clock Net Delay (Destination): 0.415ns (routing 0.164ns, distribution 0.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.326     0.326    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y265         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.365 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/Q
                         net (fo=1, routed)           0.311     0.676    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[0]
    SLICE_X0Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.415     0.415    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                         clock pessimism             -0.080     0.335    
    SLICE_X0Y265         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.382    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.382    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0]_1 rise@0.000ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.040ns (8.421%)  route 0.435ns (91.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.415ns
    Source Clock Delay      (SCD):    0.323ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Net Delay (Source):      0.323ns (routing 0.128ns, distribution 0.195ns)
  Clock Net Delay (Destination): 0.415ns (routing 0.164ns, distribution 0.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.323     0.323    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y265         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.363 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/Q
                         net (fo=1, routed)           0.435     0.798    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[3]
    SLICE_X0Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.415     0.415    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism             -0.086     0.329    
    SLICE_X0Y265         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.376    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.376    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.422    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclkpcs_out[0]_1
Waveform(ns):       { 0.000 3.103 }
Period(ns):         6.206
Sources:            { tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X0Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X0Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X0Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X0Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X0Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X0Y267  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         6.206       5.656      SLICE_X0Y266  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.206       5.656      SLICE_X0Y266  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.206       5.656      SLICE_X0Y266  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.206       5.656      SLICE_X0Y266  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.103       2.828      SLICE_X0Y266  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         3.103       2.828      SLICE_X0Y266  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.103       2.828      SLICE_X0Y266  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         3.103       2.828      SLICE_X0Y266  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  txoutclkpcs_out[0]_2
  To Clock:  txoutclkpcs_out[0]_2

Setup :            0  Failing Endpoints,  Worst Slack        5.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.828ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0]_2 rise@6.206ns - txoutclkpcs_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.080ns (13.913%)  route 0.495ns (86.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.332ns = ( 6.538 - 6.206 ) 
    Source Clock Delay      (SCD):    0.526ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.526ns (routing 0.174ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.332ns (routing 0.128ns, distribution 0.204ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.526     0.526    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y294         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y294         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     0.606 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/Q
                         net (fo=1, routed)           0.495     1.101    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[2]
    SLICE_X0Y294         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_2 rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.332     6.538    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y294         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                         clock pessimism              0.186     6.724    
                         clock uncertainty           -0.046     6.678    
    SLICE_X0Y294         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     6.703    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]
  -------------------------------------------------------------------
                         required time                          6.703    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                  5.602    

Slack (MET) :             5.616ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0]_2 rise@6.206ns - txoutclkpcs_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.203ns (40.039%)  route 0.304ns (59.961%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.368ns = ( 6.574 - 6.206 ) 
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.549ns (routing 0.174ns, distribution 0.375ns)
  Clock Net Delay (Destination): 0.368ns (routing 0.128ns, distribution 0.240ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.549     0.549    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y293         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y293         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.630 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=4, routed)           0.255     0.885    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[0]
    SLICE_X0Y292         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     1.007 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]_i_1/O
                         net (fo=1, routed)           0.049     1.056    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[1]
    SLICE_X0Y292         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_2 rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.368     6.574    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y292         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.120     6.694    
                         clock uncertainty           -0.046     6.647    
    SLICE_X0Y292         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.672    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.672    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  5.616    

Slack (MET) :             5.639ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0]_2 rise@6.206ns - txoutclkpcs_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.214ns (44.215%)  route 0.270ns (55.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.368ns = ( 6.574 - 6.206 ) 
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.549ns (routing 0.174ns, distribution 0.375ns)
  Clock Net Delay (Destination): 0.368ns (routing 0.128ns, distribution 0.240ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.549     0.549    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y293         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y293         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.630 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=4, routed)           0.255     0.885    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[0]
    SLICE_X0Y292         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     1.018 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_2/O
                         net (fo=1, routed)           0.015     1.033    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[2]
    SLICE_X0Y292         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_2 rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.368     6.574    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y292         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism              0.120     6.694    
                         clock uncertainty           -0.046     6.647    
    SLICE_X0Y292         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.672    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.672    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                  5.639    

Slack (MET) :             5.682ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0]_2 rise@6.206ns - txoutclkpcs_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.081ns (16.364%)  route 0.414ns (83.636%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.332ns = ( 6.538 - 6.206 ) 
    Source Clock Delay      (SCD):    0.526ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.526ns (routing 0.174ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.332ns (routing 0.128ns, distribution 0.204ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.526     0.526    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y294         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y294         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.607 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/Q
                         net (fo=1, routed)           0.414     1.021    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[1]
    SLICE_X0Y294         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_2 rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.332     6.538    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y294         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                         clock pessimism              0.186     6.724    
                         clock uncertainty           -0.046     6.678    
    SLICE_X0Y294         FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     6.703    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]
  -------------------------------------------------------------------
                         required time                          6.703    
                         arrival time                          -1.021    
  -------------------------------------------------------------------
                         slack                                  5.682    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0]_2 rise@6.206ns - txoutclkpcs_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.081ns (23.011%)  route 0.271ns (76.989%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.358ns = ( 6.564 - 6.206 ) 
    Source Clock Delay      (SCD):    0.526ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.526ns (routing 0.174ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.358ns (routing 0.128ns, distribution 0.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.526     0.526    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y294         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y294         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.607 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.271     0.878    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X0Y293         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_2 rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.358     6.564    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y293         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.119     6.683    
                         clock uncertainty           -0.046     6.637    
    SLICE_X0Y293         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074     6.563    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.563    
                         arrival time                          -0.878    
  -------------------------------------------------------------------
                         slack                                  5.685    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0]_2 rise@6.206ns - txoutclkpcs_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.081ns (23.011%)  route 0.271ns (76.989%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.358ns = ( 6.564 - 6.206 ) 
    Source Clock Delay      (SCD):    0.526ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.526ns (routing 0.174ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.358ns (routing 0.128ns, distribution 0.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.526     0.526    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y294         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y294         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.607 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.271     0.878    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X0Y293         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_2 rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.358     6.564    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y293         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism              0.119     6.683    
                         clock uncertainty           -0.046     6.637    
    SLICE_X0Y293         FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.074     6.563    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          6.563    
                         arrival time                          -0.878    
  -------------------------------------------------------------------
                         slack                                  5.685    

Slack (MET) :             5.691ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0]_2 rise@6.206ns - txoutclkpcs_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.080ns (16.461%)  route 0.406ns (83.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.332ns = ( 6.538 - 6.206 ) 
    Source Clock Delay      (SCD):    0.526ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.526ns (routing 0.174ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.332ns (routing 0.128ns, distribution 0.204ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.526     0.526    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y294         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y294         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.606 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/Q
                         net (fo=1, routed)           0.406     1.012    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[3]
    SLICE_X0Y294         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_2 rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.332     6.538    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y294         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism              0.186     6.724    
                         clock uncertainty           -0.046     6.678    
    SLICE_X0Y294         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.703    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                          6.703    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                  5.691    

Slack (MET) :             5.703ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0]_2 rise@6.206ns - txoutclkpcs_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.080ns (18.100%)  route 0.362ns (81.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.332ns = ( 6.538 - 6.206 ) 
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.531ns (routing 0.174ns, distribution 0.357ns)
  Clock Net Delay (Destination): 0.332ns (routing 0.128ns, distribution 0.204ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.531     0.531    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y294         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y294         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.611 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/Q
                         net (fo=1, routed)           0.362     0.973    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[0]
    SLICE_X0Y294         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_2 rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.332     6.538    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y294         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                         clock pessimism              0.160     6.698    
                         clock uncertainty           -0.046     6.651    
    SLICE_X0Y294         FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     6.676    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]
  -------------------------------------------------------------------
                         required time                          6.676    
                         arrival time                          -0.973    
  -------------------------------------------------------------------
                         slack                                  5.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0]_2 rise@0.000ns - txoutclkpcs_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.061ns (28.372%)  route 0.154ns (71.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.549ns
    Source Clock Delay      (SCD):    0.332ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Net Delay (Source):      0.332ns (routing 0.128ns, distribution 0.204ns)
  Clock Net Delay (Destination): 0.549ns (routing 0.174ns, distribution 0.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.332     0.332    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y294         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y294         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     0.393 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.154     0.547    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X0Y293         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.549     0.549    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y293         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism             -0.119     0.430    
    SLICE_X0Y293         FDRE (Hold_DFF2_SLICEL_C_R)
                                                     -0.015     0.415    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.415    
                         arrival time                           0.547    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0]_2 rise@0.000ns - txoutclkpcs_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.061ns (28.372%)  route 0.154ns (71.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.549ns
    Source Clock Delay      (SCD):    0.332ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Net Delay (Source):      0.332ns (routing 0.128ns, distribution 0.204ns)
  Clock Net Delay (Destination): 0.549ns (routing 0.174ns, distribution 0.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.332     0.332    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y294         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y294         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     0.393 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.154     0.547    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X0Y293         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.549     0.549    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y293         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism             -0.119     0.430    
    SLICE_X0Y293         FDRE (Hold_CFF2_SLICEL_C_R)
                                                     -0.015     0.415    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.415    
                         arrival time                           0.547    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0]_2 rise@0.000ns - txoutclkpcs_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.039ns (19.797%)  route 0.158ns (80.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.357ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Net Delay (Source):      0.283ns (routing 0.128ns, distribution 0.155ns)
  Clock Net Delay (Destination): 0.357ns (routing 0.164ns, distribution 0.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.283     0.283    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y294         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y294         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.322 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/Q
                         net (fo=1, routed)           0.158     0.480    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[0]
    SLICE_X0Y294         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.357     0.357    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y294         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                         clock pessimism             -0.065     0.292    
    SLICE_X0Y294         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.339    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.339    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0]_2 rise@0.000ns - txoutclkpcs_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.072ns (36.923%)  route 0.123ns (63.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.386ns
    Source Clock Delay      (SCD):    0.303ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Net Delay (Source):      0.303ns (routing 0.128ns, distribution 0.175ns)
  Clock Net Delay (Destination): 0.386ns (routing 0.164ns, distribution 0.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.303     0.303    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y292         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y292         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.342 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/Q
                         net (fo=3, routed)           0.117     0.459    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[1]
    SLICE_X0Y292         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     0.492 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_2/O
                         net (fo=1, routed)           0.006     0.498    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[2]
    SLICE_X0Y292         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.386     0.386    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y292         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism             -0.077     0.309    
    SLICE_X0Y292         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.356    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0]_2 rise@0.000ns - txoutclkpcs_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.074ns (35.749%)  route 0.133ns (64.251%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.386ns
    Source Clock Delay      (SCD):    0.303ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Net Delay (Source):      0.303ns (routing 0.128ns, distribution 0.175ns)
  Clock Net Delay (Destination): 0.386ns (routing 0.164ns, distribution 0.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.303     0.303    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y292         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y292         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.342 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/Q
                         net (fo=3, routed)           0.117     0.459    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[1]
    SLICE_X0Y292         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035     0.494 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]_i_1/O
                         net (fo=1, routed)           0.016     0.510    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[1]
    SLICE_X0Y292         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.386     0.386    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y292         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism             -0.077     0.309    
    SLICE_X0Y292         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.355    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.355    
                         arrival time                           0.510    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0]_2 rise@0.000ns - txoutclkpcs_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.040ns (18.265%)  route 0.179ns (81.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.357ns
    Source Clock Delay      (SCD):    0.280ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      0.280ns (routing 0.128ns, distribution 0.152ns)
  Clock Net Delay (Destination): 0.357ns (routing 0.164ns, distribution 0.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.280     0.280    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y294         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y294         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.320 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/Q
                         net (fo=1, routed)           0.179     0.499    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[3]
    SLICE_X0Y294         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.357     0.357    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y294         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism             -0.071     0.286    
    SLICE_X0Y294         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.333    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.333    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0]_2 rise@0.000ns - txoutclkpcs_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.040ns (17.857%)  route 0.184ns (82.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.357ns
    Source Clock Delay      (SCD):    0.280ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      0.280ns (routing 0.128ns, distribution 0.152ns)
  Clock Net Delay (Destination): 0.357ns (routing 0.164ns, distribution 0.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.280     0.280    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y294         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y294         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.320 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/Q
                         net (fo=1, routed)           0.184     0.504    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[1]
    SLICE_X0Y294         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.357     0.357    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y294         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                         clock pessimism             -0.071     0.286    
    SLICE_X0Y294         FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.333    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.333    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0]_2 rise@0.000ns - txoutclkpcs_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.040ns (16.529%)  route 0.202ns (83.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.357ns
    Source Clock Delay      (SCD):    0.280ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      0.280ns (routing 0.128ns, distribution 0.152ns)
  Clock Net Delay (Destination): 0.357ns (routing 0.164ns, distribution 0.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.280     0.280    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y294         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y294         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.320 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/Q
                         net (fo=1, routed)           0.202     0.522    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[2]
    SLICE_X0Y294         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.357     0.357    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y294         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                         clock pessimism             -0.071     0.286    
    SLICE_X0Y294         FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.333    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.333    
                         arrival time                           0.522    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclkpcs_out[0]_2
Waveform(ns):       { 0.000 3.103 }
Period(ns):         6.206
Sources:            { tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X0Y294  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X0Y294  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X0Y294  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X0Y294  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X0Y294  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X0Y294  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         6.206       5.656      SLICE_X0Y293  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.206       5.656      SLICE_X0Y292  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.206       5.656      SLICE_X0Y292  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.206       5.656      SLICE_X0Y293  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.103       2.828      SLICE_X0Y292  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.103       2.828      SLICE_X0Y292  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y294  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y294  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y294  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y294  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y294  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y294  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y294  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.103       2.828      SLICE_X0Y293  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y294  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y294  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y294  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y294  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y294  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y294  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y294  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y294  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y294  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y294  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        4.505ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.505ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset0/rx_reset_done_async_r_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.079ns (15.582%)  route 0.428ns (84.418%))
  Logic Levels:           0  
  Clock Path Skew:        -1.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.741ns = ( 7.141 - 6.400 ) 
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.893ns (routing 0.908ns, distribution 0.985ns)
  Clock Net Delay (Destination): 0.548ns (routing 0.001ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.893     2.108    tengbaser_phy_reset0/CLK
    SLICE_X12Y247        FDRE                                         r  tengbaser_phy_reset0/rx_reset_done_async_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y247        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.187 r  tengbaser_phy_reset0/rx_reset_done_async_r_reg/Q
                         net (fo=2, routed)           0.428     2.615    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/sig_in_cdc_from
    SLICE_X15Y248        FDRE                                         r  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.548     7.141    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X15Y248        FDRE                                         r  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/C
                         clock pessimism              0.000     7.141    
                         clock uncertainty           -0.046     7.095    
    SLICE_X15Y248        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     7.120    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                          7.120    
                         arrival time                          -2.615    
  -------------------------------------------------------------------
                         slack                                  4.505    

Slack (MET) :             4.532ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.078ns (14.689%)  route 0.453ns (85.311%))
  Logic Levels:           0  
  Clock Path Skew:        -1.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 7.148 - 6.400 ) 
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.849ns (routing 0.908ns, distribution 0.941ns)
  Clock Net Delay (Destination): 0.555ns (routing 0.001ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.849     2.064    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X20Y251        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y251        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.142 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[2]/Q
                         net (fo=1, routed)           0.453     2.595    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[2]
    SLICE_X18Y251        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.555     7.148    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X18Y251        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[2]/C
                         clock pessimism              0.000     7.148    
                         clock uncertainty           -0.046     7.102    
    SLICE_X18Y251        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     7.127    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[2]
  -------------------------------------------------------------------
                         required time                          7.127    
                         arrival time                          -2.595    
  -------------------------------------------------------------------
                         slack                                  4.532    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset0/rx_reset_done_async_r_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.079ns (19.221%)  route 0.332ns (80.779%))
  Logic Levels:           0  
  Clock Path Skew:        -1.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.739ns = ( 7.139 - 6.400 ) 
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.893ns (routing 0.908ns, distribution 0.985ns)
  Clock Net Delay (Destination): 0.546ns (routing 0.001ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.893     2.108    tengbaser_phy_reset0/CLK
    SLICE_X12Y247        FDRE                                         r  tengbaser_phy_reset0/rx_reset_done_async_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y247        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.187 r  tengbaser_phy_reset0/rx_reset_done_async_r_reg/Q
                         net (fo=2, routed)           0.332     2.519    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/sig_in_cdc_from
    SLICE_X15Y248        FDRE                                         r  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.546     7.139    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X15Y248        FDRE                                         r  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/C
                         clock pessimism              0.000     7.139    
                         clock uncertainty           -0.046     7.093    
    SLICE_X15Y248        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     7.118    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                          7.118    
                         arrival time                          -2.519    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.633ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.079ns (18.720%)  route 0.343ns (81.280%))
  Logic Levels:           0  
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.740ns = ( 7.140 - 6.400 ) 
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.849ns (routing 0.908ns, distribution 0.941ns)
  Clock Net Delay (Destination): 0.547ns (routing 0.001ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.849     2.064    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X20Y251        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y251        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.143 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[4]/Q
                         net (fo=1, routed)           0.343     2.486    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[4]
    SLICE_X17Y251        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.547     7.140    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X17Y251        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[4]/C
                         clock pessimism              0.000     7.140    
                         clock uncertainty           -0.046     7.094    
    SLICE_X17Y251        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     7.119    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[4]
  -------------------------------------------------------------------
                         required time                          7.119    
                         arrival time                          -2.486    
  -------------------------------------------------------------------
                         slack                                  4.633    

Slack (MET) :             4.684ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.079ns (20.735%)  route 0.302ns (79.265%))
  Logic Levels:           0  
  Clock Path Skew:        -1.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.750ns = ( 7.150 - 6.400 ) 
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.849ns (routing 0.908ns, distribution 0.941ns)
  Clock Net Delay (Destination): 0.557ns (routing 0.001ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.849     2.064    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X20Y251        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y251        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.143 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[1]/Q
                         net (fo=1, routed)           0.302     2.445    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[1]
    SLICE_X20Y251        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.557     7.150    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X20Y251        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[1]/C
                         clock pessimism              0.000     7.150    
                         clock uncertainty           -0.046     7.104    
    SLICE_X20Y251        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     7.129    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[1]
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -2.445    
  -------------------------------------------------------------------
                         slack                                  4.684    

Slack (MET) :             4.723ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.076ns (22.687%)  route 0.259ns (77.313%))
  Logic Levels:           0  
  Clock Path Skew:        -1.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.743ns = ( 7.143 - 6.400 ) 
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.849ns (routing 0.908ns, distribution 0.941ns)
  Clock Net Delay (Destination): 0.550ns (routing 0.001ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.849     2.064    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X20Y251        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y251        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.140 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[0]/Q
                         net (fo=1, routed)           0.259     2.399    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[0]
    SLICE_X19Y250        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.550     7.143    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X19Y250        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[0]/C
                         clock pessimism              0.000     7.143    
                         clock uncertainty           -0.046     7.097    
    SLICE_X19Y250        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     7.122    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[0]
  -------------------------------------------------------------------
                         required time                          7.122    
                         arrival time                          -2.399    
  -------------------------------------------------------------------
                         slack                                  4.723    

Slack (MET) :             4.731ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.078ns (23.565%)  route 0.253ns (76.435%))
  Logic Levels:           0  
  Clock Path Skew:        -1.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.746ns = ( 7.146 - 6.400 ) 
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.848ns (routing 0.908ns, distribution 0.940ns)
  Clock Net Delay (Destination): 0.553ns (routing 0.001ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.848     2.063    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X20Y252        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y252        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.141 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[3]/Q
                         net (fo=1, routed)           0.253     2.394    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[3]
    SLICE_X19Y253        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.553     7.146    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X19Y253        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[3]/C
                         clock pessimism              0.000     7.146    
                         clock uncertainty           -0.046     7.100    
    SLICE_X19Y253        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     7.125    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[3]
  -------------------------------------------------------------------
                         required time                          7.125    
                         arrival time                          -2.394    
  -------------------------------------------------------------------
                         slack                                  4.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.039ns (27.273%)  route 0.104ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    1.139ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.014ns (routing 0.493ns, distribution 0.521ns)
  Clock Net Delay (Destination): 0.407ns (routing 0.001ns, distribution 0.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.014     1.139    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X20Y252        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y252        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.178 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[3]/Q
                         net (fo=1, routed)           0.104     1.282    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[3]
    SLICE_X19Y253        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.407     0.547    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X19Y253        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[3]/C
                         clock pessimism              0.000     0.547    
                         clock uncertainty            0.046     0.593    
    SLICE_X19Y253        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.640    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.039ns (26.174%)  route 0.110ns (73.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.552ns
    Source Clock Delay      (SCD):    1.140ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.015ns (routing 0.493ns, distribution 0.522ns)
  Clock Net Delay (Destination): 0.412ns (routing 0.001ns, distribution 0.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.015     1.140    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X20Y251        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y251        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.179 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[1]/Q
                         net (fo=1, routed)           0.110     1.289    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[1]
    SLICE_X20Y251        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.412     0.552    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X20Y251        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[1]/C
                         clock pessimism              0.000     0.552    
                         clock uncertainty            0.046     0.598    
    SLICE_X20Y251        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.645    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.038ns (26.207%)  route 0.107ns (73.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.544ns
    Source Clock Delay      (SCD):    1.140ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.015ns (routing 0.493ns, distribution 0.522ns)
  Clock Net Delay (Destination): 0.404ns (routing 0.001ns, distribution 0.403ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.015     1.140    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X20Y251        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y251        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.178 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[0]/Q
                         net (fo=1, routed)           0.107     1.285    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[0]
    SLICE_X19Y250        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.404     0.544    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X19Y250        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[0]/C
                         clock pessimism              0.000     0.544    
                         clock uncertainty            0.046     0.590    
    SLICE_X19Y250        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.637    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.039ns (20.635%)  route 0.150ns (79.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns
    Source Clock Delay      (SCD):    1.140ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.015ns (routing 0.493ns, distribution 0.522ns)
  Clock Net Delay (Destination): 0.403ns (routing 0.001ns, distribution 0.402ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.015     1.140    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X20Y251        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y251        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.179 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[4]/Q
                         net (fo=1, routed)           0.150     1.329    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[4]
    SLICE_X17Y251        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.403     0.543    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X17Y251        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[4]/C
                         clock pessimism              0.000     0.543    
                         clock uncertainty            0.046     0.589    
    SLICE_X17Y251        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.636    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.039ns (17.808%)  route 0.180ns (82.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.552ns
    Source Clock Delay      (SCD):    1.140ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.015ns (routing 0.493ns, distribution 0.522ns)
  Clock Net Delay (Destination): 0.412ns (routing 0.001ns, distribution 0.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.015     1.140    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X20Y251        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y251        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.179 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[2]/Q
                         net (fo=1, routed)           0.180     1.359    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[2]
    SLICE_X18Y251        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.412     0.552    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X18Y251        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[2]/C
                         clock pessimism              0.000     0.552    
                         clock uncertainty            0.046     0.598    
    SLICE_X18Y251        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.645    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset0/rx_reset_done_async_r_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.039ns (20.745%)  route 0.149ns (79.255%))
  Logic Levels:           0  
  Clock Path Skew:        -0.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.041ns (routing 0.493ns, distribution 0.548ns)
  Clock Net Delay (Destination): 0.403ns (routing 0.001ns, distribution 0.402ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.041     1.166    tengbaser_phy_reset0/CLK
    SLICE_X12Y247        FDRE                                         r  tengbaser_phy_reset0/rx_reset_done_async_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y247        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.205 r  tengbaser_phy_reset0/rx_reset_done_async_r_reg/Q
                         net (fo=2, routed)           0.149     1.354    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/sig_in_cdc_from
    SLICE_X15Y248        FDRE                                         r  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.403     0.543    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X15Y248        FDRE                                         r  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/C
                         clock pessimism              0.000     0.543    
                         clock uncertainty            0.046     0.589    
    SLICE_X15Y248        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.636    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset0/rx_reset_done_async_r_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.039ns (16.883%)  route 0.192ns (83.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.041ns (routing 0.493ns, distribution 0.548ns)
  Clock Net Delay (Destination): 0.407ns (routing 0.001ns, distribution 0.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.041     1.166    tengbaser_phy_reset0/CLK
    SLICE_X12Y247        FDRE                                         r  tengbaser_phy_reset0/rx_reset_done_async_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y247        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.205 r  tengbaser_phy_reset0/rx_reset_done_async_r_reg/Q
                         net (fo=2, routed)           0.192     1.397    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/sig_in_cdc_from
    SLICE_X15Y248        FDRE                                         r  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.407     0.547    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X15Y248        FDRE                                         r  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/C
                         clock pessimism              0.000     0.547    
                         clock uncertainty            0.046     0.593    
    SLICE_X15Y248        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.640    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.757    





---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]_1
  To Clock:  rxoutclk_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        4.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.751ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset1/rx_reset_done_async_r_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.079ns (18.854%)  route 0.340ns (81.146%))
  Logic Levels:           0  
  Clock Path Skew:        -1.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.686ns = ( 7.086 - 6.400 ) 
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.680ns (routing 0.532ns, distribution 1.148ns)
  Clock Net Delay (Destination): 0.493ns (routing 0.001ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.680     1.895    tengbaser_phy_reset1/CLK
    SLICE_X6Y255         FDRE                                         r  tengbaser_phy_reset1/rx_reset_done_async_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y255         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.974 r  tengbaser_phy_reset1/rx_reset_done_async_r_reg/Q
                         net (fo=2, routed)           0.340     2.314    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/sig_in_cdc_from
    SLICE_X10Y259        FDRE                                         r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.493     7.086    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X10Y259        FDRE                                         r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/C
                         clock pessimism              0.000     7.086    
                         clock uncertainty           -0.046     7.040    
    SLICE_X10Y259        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     7.065    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                          7.065    
                         arrival time                          -2.314    
  -------------------------------------------------------------------
                         slack                                  4.751    

Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset1/rx_reset_done_async_r_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.079ns (25.817%)  route 0.227ns (74.183%))
  Logic Levels:           0  
  Clock Path Skew:        -1.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.685ns = ( 7.085 - 6.400 ) 
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.680ns (routing 0.532ns, distribution 1.148ns)
  Clock Net Delay (Destination): 0.492ns (routing 0.001ns, distribution 0.491ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.680     1.895    tengbaser_phy_reset1/CLK
    SLICE_X6Y255         FDRE                                         r  tengbaser_phy_reset1/rx_reset_done_async_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y255         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.974 r  tengbaser_phy_reset1/rx_reset_done_async_r_reg/Q
                         net (fo=2, routed)           0.227     2.201    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/sig_in_cdc_from
    SLICE_X6Y256         FDRE                                         r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.492     7.085    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X6Y256         FDRE                                         r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/C
                         clock pessimism              0.000     7.085    
                         clock uncertainty           -0.046     7.039    
    SLICE_X6Y256         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     7.064    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                          7.064    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                  4.863    

Slack (MET) :             4.888ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.079ns (20.844%)  route 0.300ns (79.156%))
  Logic Levels:           0  
  Clock Path Skew:        -1.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.730ns = ( 7.130 - 6.400 ) 
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.627ns (routing 0.532ns, distribution 1.095ns)
  Clock Net Delay (Destination): 0.537ns (routing 0.001ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.627     1.842    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X16Y279        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y279        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.921 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[4]/Q
                         net (fo=1, routed)           0.300     2.221    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[4]
    SLICE_X17Y276        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.537     7.130    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X17Y276        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[4]/C
                         clock pessimism              0.000     7.130    
                         clock uncertainty           -0.046     7.084    
    SLICE_X17Y276        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     7.109    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[4]
  -------------------------------------------------------------------
                         required time                          7.109    
                         arrival time                          -2.221    
  -------------------------------------------------------------------
                         slack                                  4.888    

Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.080ns (24.316%)  route 0.249ns (75.684%))
  Logic Levels:           0  
  Clock Path Skew:        -1.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.723ns = ( 7.123 - 6.400 ) 
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.627ns (routing 0.532ns, distribution 1.095ns)
  Clock Net Delay (Destination): 0.530ns (routing 0.001ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.627     1.842    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X16Y279        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y279        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.922 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[2]/Q
                         net (fo=1, routed)           0.249     2.171    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[2]
    SLICE_X15Y278        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.530     7.123    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X15Y278        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[2]/C
                         clock pessimism              0.000     7.123    
                         clock uncertainty           -0.046     7.077    
    SLICE_X15Y278        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     7.102    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[2]
  -------------------------------------------------------------------
                         required time                          7.102    
                         arrival time                          -2.171    
  -------------------------------------------------------------------
                         slack                                  4.931    

Slack (MET) :             4.934ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.079ns (23.582%)  route 0.256ns (76.418%))
  Logic Levels:           0  
  Clock Path Skew:        -1.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.729ns = ( 7.129 - 6.400 ) 
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.624ns (routing 0.532ns, distribution 1.092ns)
  Clock Net Delay (Destination): 0.536ns (routing 0.001ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.624     1.839    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X16Y277        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y277        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.918 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[0]/Q
                         net (fo=1, routed)           0.256     2.174    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[0]
    SLICE_X16Y275        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.536     7.129    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X16Y275        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[0]/C
                         clock pessimism              0.000     7.129    
                         clock uncertainty           -0.046     7.083    
    SLICE_X16Y275        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     7.108    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[0]
  -------------------------------------------------------------------
                         required time                          7.108    
                         arrival time                          -2.174    
  -------------------------------------------------------------------
                         slack                                  4.934    

Slack (MET) :             4.937ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.079ns (24.308%)  route 0.246ns (75.692%))
  Logic Levels:           0  
  Clock Path Skew:        -1.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.725ns = ( 7.125 - 6.400 ) 
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.627ns (routing 0.532ns, distribution 1.095ns)
  Clock Net Delay (Destination): 0.532ns (routing 0.001ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.627     1.842    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X16Y279        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y279        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.921 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[1]/Q
                         net (fo=1, routed)           0.246     2.167    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[1]
    SLICE_X17Y279        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.532     7.125    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X17Y279        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[1]/C
                         clock pessimism              0.000     7.125    
                         clock uncertainty           -0.046     7.079    
    SLICE_X17Y279        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     7.104    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[1]
  -------------------------------------------------------------------
                         required time                          7.104    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                  4.937    

Slack (MET) :             5.032ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.081ns (34.615%)  route 0.153ns (65.385%))
  Logic Levels:           0  
  Clock Path Skew:        -1.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.729ns = ( 7.129 - 6.400 ) 
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.627ns (routing 0.532ns, distribution 1.095ns)
  Clock Net Delay (Destination): 0.536ns (routing 0.001ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.627     1.842    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X16Y279        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y279        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     1.923 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[3]/Q
                         net (fo=1, routed)           0.153     2.076    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[3]
    SLICE_X16Y278        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.536     7.129    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X16Y278        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[3]/C
                         clock pessimism              0.000     7.129    
                         clock uncertainty           -0.046     7.083    
    SLICE_X16Y278        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     7.108    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[3]
  -------------------------------------------------------------------
                         required time                          7.108    
                         arrival time                          -2.076    
  -------------------------------------------------------------------
                         slack                                  5.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.816%)  route 0.058ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.537ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.892ns (routing 0.288ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.397ns (routing 0.001ns, distribution 0.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        0.892     1.017    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X16Y279        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y279        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.057 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[3]/Q
                         net (fo=1, routed)           0.058     1.115    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[3]
    SLICE_X16Y278        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.397     0.537    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X16Y278        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[3]/C
                         clock pessimism              0.000     0.537    
                         clock uncertainty            0.046     0.583    
    SLICE_X16Y278        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.630    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.534ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.892ns (routing 0.288ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.394ns (routing 0.001ns, distribution 0.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        0.892     1.017    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X16Y279        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y279        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.056 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[1]/Q
                         net (fo=1, routed)           0.098     1.154    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[1]
    SLICE_X17Y279        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.394     0.534    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X17Y279        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[1]/C
                         clock pessimism              0.000     0.534    
                         clock uncertainty            0.046     0.580    
    SLICE_X17Y279        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.627    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.039ns (26.531%)  route 0.108ns (73.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.540ns
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.891ns (routing 0.288ns, distribution 0.603ns)
  Clock Net Delay (Destination): 0.400ns (routing 0.001ns, distribution 0.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        0.891     1.016    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X16Y277        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y277        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.055 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[0]/Q
                         net (fo=1, routed)           0.108     1.163    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[0]
    SLICE_X16Y275        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.400     0.540    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X16Y275        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[0]/C
                         clock pessimism              0.000     0.540    
                         clock uncertainty            0.046     0.586    
    SLICE_X16Y275        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.633    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.533ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.892ns (routing 0.288ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.393ns (routing 0.001ns, distribution 0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        0.892     1.017    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X16Y279        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y279        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.056 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[2]/Q
                         net (fo=1, routed)           0.106     1.162    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[2]
    SLICE_X15Y278        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.393     0.533    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X15Y278        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[2]/C
                         clock pessimism              0.000     0.533    
                         clock uncertainty            0.046     0.579    
    SLICE_X15Y278        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.626    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.039ns (22.941%)  route 0.131ns (77.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.541ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.892ns (routing 0.288ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.401ns (routing 0.001ns, distribution 0.400ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        0.892     1.017    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X16Y279        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y279        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.056 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[4]/Q
                         net (fo=1, routed)           0.131     1.187    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[4]
    SLICE_X17Y276        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.401     0.541    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X17Y276        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[4]/C
                         clock pessimism              0.000     0.541    
                         clock uncertainty            0.046     0.587    
    SLICE_X17Y276        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.634    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset1/rx_reset_done_async_r_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.039ns (30.000%)  route 0.091ns (70.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.513ns
    Source Clock Delay      (SCD):    1.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.922ns (routing 0.288ns, distribution 0.634ns)
  Clock Net Delay (Destination): 0.373ns (routing 0.001ns, distribution 0.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        0.922     1.047    tengbaser_phy_reset1/CLK
    SLICE_X6Y255         FDRE                                         r  tengbaser_phy_reset1/rx_reset_done_async_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y255         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.086 r  tengbaser_phy_reset1/rx_reset_done_async_r_reg/Q
                         net (fo=2, routed)           0.091     1.177    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/sig_in_cdc_from
    SLICE_X6Y256         FDRE                                         r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.373     0.513    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X6Y256         FDRE                                         r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/C
                         clock pessimism              0.000     0.513    
                         clock uncertainty            0.046     0.559    
    SLICE_X6Y256         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     0.606    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         -0.606    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset1/rx_reset_done_async_r_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.039ns (20.000%)  route 0.156ns (80.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.512ns
    Source Clock Delay      (SCD):    1.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.922ns (routing 0.288ns, distribution 0.634ns)
  Clock Net Delay (Destination): 0.372ns (routing 0.001ns, distribution 0.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        0.922     1.047    tengbaser_phy_reset1/CLK
    SLICE_X6Y255         FDRE                                         r  tengbaser_phy_reset1/rx_reset_done_async_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y255         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.086 r  tengbaser_phy_reset1/rx_reset_done_async_r_reg/Q
                         net (fo=2, routed)           0.156     1.242    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/sig_in_cdc_from
    SLICE_X10Y259        FDRE                                         r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.372     0.512    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X10Y259        FDRE                                         r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/C
                         clock pessimism              0.000     0.512    
                         clock uncertainty            0.046     0.558    
    SLICE_X10Y259        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.605    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         -0.605    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.637    





---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]_2
  To Clock:  rxoutclk_out[0]_2

Setup :            0  Failing Endpoints,  Worst Slack        5.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_2 rise@6.400ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.079ns (12.191%)  route 0.569ns (87.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 7.711 - 6.400 ) 
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.383ns (routing 0.338ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.313ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.383     1.598    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X8Y299         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y299         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.677 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[1]/Q
                         net (fo=1, routed)           0.569     2.246    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[1]
    SLICE_X5Y300         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.118     7.711    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X5Y300         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[1]/C
                         clock pessimism              0.000     7.711    
                         clock uncertainty           -0.046     7.665    
    SLICE_X5Y300         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     7.690    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[1]
  -------------------------------------------------------------------
                         required time                          7.690    
                         arrival time                          -2.246    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_2 rise@6.400ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.079ns (14.934%)  route 0.450ns (85.066%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.308ns = ( 7.708 - 6.400 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.434ns (routing 0.338ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.313ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.434     1.649    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X9Y302         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y302         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.728 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[4]/Q
                         net (fo=1, routed)           0.450     2.178    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[4]
    SLICE_X8Y303         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.115     7.708    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X8Y303         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[4]/C
                         clock pessimism              0.000     7.708    
                         clock uncertainty           -0.046     7.662    
    SLICE_X8Y303         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     7.687    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[4]
  -------------------------------------------------------------------
                         required time                          7.687    
                         arrival time                          -2.178    
  -------------------------------------------------------------------
                         slack                                  5.509    

Slack (MET) :             5.566ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset3/rx_reset_done_async_r_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_2 rise@6.400ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.079ns (16.222%)  route 0.408ns (83.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 7.652 - 6.400 ) 
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.363ns (routing 0.338ns, distribution 1.025ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.313ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.363     1.578    tengbaser_phy_reset3/CLK
    SLICE_X2Y277         FDRE                                         r  tengbaser_phy_reset3/rx_reset_done_async_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y277         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.657 r  tengbaser_phy_reset3/rx_reset_done_async_r_reg/Q
                         net (fo=2, routed)           0.408     2.065    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/sig_in_cdc_from
    SLICE_X1Y277         FDRE                                         r  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.059     7.652    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X1Y277         FDRE                                         r  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/C
                         clock pessimism              0.000     7.652    
                         clock uncertainty           -0.046     7.606    
    SLICE_X1Y277         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     7.631    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                          7.631    
                         arrival time                          -2.065    
  -------------------------------------------------------------------
                         slack                                  5.566    

Slack (MET) :             5.574ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_2 rise@6.400ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.081ns (17.457%)  route 0.383ns (82.543%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 7.703 - 6.400 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.429ns (routing 0.338ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.313ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.429     1.644    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X9Y302         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y302         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.725 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[3]/Q
                         net (fo=1, routed)           0.383     2.108    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[3]
    SLICE_X7Y303         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.110     7.703    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X7Y303         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[3]/C
                         clock pessimism              0.000     7.703    
                         clock uncertainty           -0.046     7.657    
    SLICE_X7Y303         FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     7.682    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[3]
  -------------------------------------------------------------------
                         required time                          7.682    
                         arrival time                          -2.108    
  -------------------------------------------------------------------
                         slack                                  5.574    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_2 rise@6.400ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.079ns (16.155%)  route 0.410ns (83.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.308ns = ( 7.708 - 6.400 ) 
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.373ns (routing 0.338ns, distribution 1.035ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.313ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.373     1.588    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X7Y299         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y299         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.667 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[0]/Q
                         net (fo=1, routed)           0.410     2.077    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[0]
    SLICE_X7Y300         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.115     7.708    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X7Y300         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[0]/C
                         clock pessimism              0.000     7.708    
                         clock uncertainty           -0.046     7.662    
    SLICE_X7Y300         FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     7.687    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[0]
  -------------------------------------------------------------------
                         required time                          7.687    
                         arrival time                          -2.077    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.632ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset3/rx_reset_done_async_r_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_2 rise@6.400ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.079ns (18.810%)  route 0.341ns (81.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.251ns = ( 7.651 - 6.400 ) 
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.363ns (routing 0.338ns, distribution 1.025ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.313ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.363     1.578    tengbaser_phy_reset3/CLK
    SLICE_X2Y277         FDRE                                         r  tengbaser_phy_reset3/rx_reset_done_async_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y277         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.657 r  tengbaser_phy_reset3/rx_reset_done_async_r_reg/Q
                         net (fo=2, routed)           0.341     1.998    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/sig_in_cdc_from
    SLICE_X1Y277         FDRE                                         r  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.058     7.651    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X1Y277         FDRE                                         r  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/C
                         clock pessimism              0.000     7.651    
                         clock uncertainty           -0.046     7.605    
    SLICE_X1Y277         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     7.630    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                          7.630    
                         arrival time                          -1.998    
  -------------------------------------------------------------------
                         slack                                  5.632    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_2 rise@6.400ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.078ns (20.103%)  route 0.310ns (79.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 7.660 - 6.400 ) 
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.383ns (routing 0.338ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.313ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.383     1.598    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X8Y299         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y299         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.676 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[2]/Q
                         net (fo=1, routed)           0.310     1.986    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[2]
    SLICE_X8Y299         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.067     7.660    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X8Y299         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[2]/C
                         clock pessimism              0.000     7.660    
                         clock uncertainty           -0.046     7.614    
    SLICE_X8Y299         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     7.639    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[2]
  -------------------------------------------------------------------
                         required time                          7.639    
                         arrival time                          -1.986    
  -------------------------------------------------------------------
                         slack                                  5.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_2 rise@0.000ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.039ns (22.414%)  route 0.135ns (77.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.759ns (routing 0.184ns, distribution 0.575ns)
  Clock Net Delay (Destination): 0.766ns (routing 0.208ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        0.759     0.884    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X8Y299         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y299         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.923 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[2]/Q
                         net (fo=1, routed)           0.135     1.058    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[2]
    SLICE_X8Y299         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.766     0.906    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X8Y299         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[2]/C
                         clock pessimism              0.000     0.906    
                         clock uncertainty            0.046     0.952    
    SLICE_X8Y299         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.999    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_2 rise@0.000ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.039ns (18.932%)  route 0.167ns (81.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.757ns (routing 0.184ns, distribution 0.573ns)
  Clock Net Delay (Destination): 0.794ns (routing 0.208ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        0.757     0.882    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X7Y299         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y299         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.921 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[0]/Q
                         net (fo=1, routed)           0.167     1.088    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[0]
    SLICE_X7Y300         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.794     0.934    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X7Y300         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[0]/C
                         clock pessimism              0.000     0.934    
                         clock uncertainty            0.046     0.980    
    SLICE_X7Y300         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.027    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset3/rx_reset_done_async_r_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_2 rise@0.000ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.039ns (20.312%)  route 0.153ns (79.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.877ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.752ns (routing 0.184ns, distribution 0.568ns)
  Clock Net Delay (Destination): 0.761ns (routing 0.208ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        0.752     0.877    tengbaser_phy_reset3/CLK
    SLICE_X2Y277         FDRE                                         r  tengbaser_phy_reset3/rx_reset_done_async_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y277         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.916 r  tengbaser_phy_reset3/rx_reset_done_async_r_reg/Q
                         net (fo=2, routed)           0.153     1.069    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/sig_in_cdc_from
    SLICE_X1Y277         FDRE                                         r  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.761     0.901    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X1Y277         FDRE                                         r  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/C
                         clock pessimism              0.000     0.901    
                         clock uncertainty            0.046     0.947    
    SLICE_X1Y277         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.994    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_2 rise@0.000ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.041ns (19.340%)  route 0.171ns (80.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.784ns (routing 0.184ns, distribution 0.600ns)
  Clock Net Delay (Destination): 0.790ns (routing 0.208ns, distribution 0.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        0.784     0.909    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X9Y302         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y302         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.950 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[3]/Q
                         net (fo=1, routed)           0.171     1.121    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[3]
    SLICE_X7Y303         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.790     0.930    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X7Y303         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[3]/C
                         clock pessimism              0.000     0.930    
                         clock uncertainty            0.046     0.976    
    SLICE_X7Y303         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.023    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset3/rx_reset_done_async_r_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_2 rise@0.000ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.039ns (17.972%)  route 0.178ns (82.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.877ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.752ns (routing 0.184ns, distribution 0.568ns)
  Clock Net Delay (Destination): 0.762ns (routing 0.208ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        0.752     0.877    tengbaser_phy_reset3/CLK
    SLICE_X2Y277         FDRE                                         r  tengbaser_phy_reset3/rx_reset_done_async_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y277         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.916 r  tengbaser_phy_reset3/rx_reset_done_async_r_reg/Q
                         net (fo=2, routed)           0.178     1.094    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/sig_in_cdc_from
    SLICE_X1Y277         FDRE                                         r  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.762     0.902    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X1Y277         FDRE                                         r  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/C
                         clock pessimism              0.000     0.902    
                         clock uncertainty            0.046     0.948    
    SLICE_X1Y277         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     0.995    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_2 rise@0.000ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.039ns (16.525%)  route 0.197ns (83.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.787ns (routing 0.184ns, distribution 0.603ns)
  Clock Net Delay (Destination): 0.797ns (routing 0.208ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        0.787     0.912    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X9Y302         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y302         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.951 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[4]/Q
                         net (fo=1, routed)           0.197     1.148    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[4]
    SLICE_X8Y303         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.797     0.937    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X8Y303         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[4]/C
                         clock pessimism              0.000     0.937    
                         clock uncertainty            0.046     0.983    
    SLICE_X8Y303         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     1.030    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_2 rise@0.000ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.039ns (12.829%)  route 0.265ns (87.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.759ns (routing 0.184ns, distribution 0.575ns)
  Clock Net Delay (Destination): 0.799ns (routing 0.208ns, distribution 0.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        0.759     0.884    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X8Y299         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y299         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.923 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[1]/Q
                         net (fo=1, routed)           0.265     1.188    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[1]
    SLICE_X5Y300         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.799     0.939    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X5Y300         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[1]/C
                         clock pessimism              0.000     0.939    
                         clock uncertainty            0.046     0.985    
    SLICE_X5Y300         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     1.032    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.156    





---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        3.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.046ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 0.278ns (6.627%)  route 3.917ns (93.373%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.816ns = ( 8.216 - 6.400 ) 
    Source Clock Delay      (SCD):    0.868ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.652ns (routing 0.001ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.825ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.652     0.868    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X14Y248        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y248        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.947 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.912     2.859    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X24Y238        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     2.982 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_i_2/O
                         net (fo=3, routed)           1.379     4.361    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_i_2_n_0
    SLICE_X41Y238        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     4.400 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_3/O
                         net (fo=1, routed)           0.220     4.620    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_3_n_0
    SLICE_X41Y238        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.037     4.657 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1/O
                         net (fo=7, routed)           0.406     5.063    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1_n_0
    SLICE_X41Y239        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.624     8.216    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/tx_mii_clk_0
    SLICE_X41Y239        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[4]/C
                         clock pessimism              0.000     8.216    
                         clock uncertainty           -0.046     8.170    
    SLICE_X41Y239        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     8.109    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[4]
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -5.063    
  -------------------------------------------------------------------
                         slack                                  3.046    

Slack (MET) :             3.057ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.278ns (6.643%)  route 3.907ns (93.357%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.816ns = ( 8.216 - 6.400 ) 
    Source Clock Delay      (SCD):    0.868ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.652ns (routing 0.001ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.825ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.652     0.868    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X14Y248        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y248        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.947 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.912     2.859    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X24Y238        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     2.982 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_i_2/O
                         net (fo=3, routed)           1.379     4.361    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_i_2_n_0
    SLICE_X41Y238        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     4.400 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_3/O
                         net (fo=1, routed)           0.220     4.620    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_3_n_0
    SLICE_X41Y238        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.037     4.657 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1/O
                         net (fo=7, routed)           0.396     5.053    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1_n_0
    SLICE_X40Y238        FDSE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.624     8.216    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/tx_mii_clk_0
    SLICE_X40Y238        FDSE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[0]/C
                         clock pessimism              0.000     8.216    
                         clock uncertainty           -0.046     8.170    
    SLICE_X40Y238        FDSE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060     8.110    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.110    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  3.057    

Slack (MET) :             3.057ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.278ns (6.643%)  route 3.907ns (93.357%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.816ns = ( 8.216 - 6.400 ) 
    Source Clock Delay      (SCD):    0.868ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.652ns (routing 0.001ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.825ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.652     0.868    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X14Y248        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y248        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.947 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.912     2.859    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X24Y238        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     2.982 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_i_2/O
                         net (fo=3, routed)           1.379     4.361    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_i_2_n_0
    SLICE_X41Y238        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     4.400 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_3/O
                         net (fo=1, routed)           0.220     4.620    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_3_n_0
    SLICE_X41Y238        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.037     4.657 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1/O
                         net (fo=7, routed)           0.396     5.053    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1_n_0
    SLICE_X40Y238        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.624     8.216    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/tx_mii_clk_0
    SLICE_X40Y238        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[3]/C
                         clock pessimism              0.000     8.216    
                         clock uncertainty           -0.046     8.170    
    SLICE_X40Y238        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060     8.110    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.110    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  3.057    

Slack (MET) :             3.057ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.278ns (6.643%)  route 3.907ns (93.357%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.816ns = ( 8.216 - 6.400 ) 
    Source Clock Delay      (SCD):    0.868ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.652ns (routing 0.001ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.825ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.652     0.868    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X14Y248        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y248        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.947 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.912     2.859    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X24Y238        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     2.982 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_i_2/O
                         net (fo=3, routed)           1.379     4.361    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_i_2_n_0
    SLICE_X41Y238        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     4.400 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_3/O
                         net (fo=1, routed)           0.220     4.620    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_3_n_0
    SLICE_X41Y238        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.037     4.657 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1/O
                         net (fo=7, routed)           0.396     5.053    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1_n_0
    SLICE_X40Y238        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.624     8.216    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/tx_mii_clk_0
    SLICE_X40Y238        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[5]/C
                         clock pessimism              0.000     8.216    
                         clock uncertainty           -0.046     8.170    
    SLICE_X40Y238        FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.060     8.110    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[5]
  -------------------------------------------------------------------
                         required time                          8.110    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  3.057    

Slack (MET) :             3.062ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 0.278ns (6.654%)  route 3.900ns (93.346%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.814ns = ( 8.214 - 6.400 ) 
    Source Clock Delay      (SCD):    0.868ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.652ns (routing 0.001ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.622ns (routing 0.825ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.652     0.868    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X14Y248        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y248        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.947 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.912     2.859    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X24Y238        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     2.982 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_i_2/O
                         net (fo=3, routed)           1.379     4.361    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_i_2_n_0
    SLICE_X41Y238        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     4.400 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_3/O
                         net (fo=1, routed)           0.220     4.620    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_3_n_0
    SLICE_X41Y238        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.037     4.657 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1/O
                         net (fo=7, routed)           0.389     5.046    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1_n_0
    SLICE_X40Y238        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.622     8.214    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/tx_mii_clk_0
    SLICE_X40Y238        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[1]/C
                         clock pessimism              0.000     8.214    
                         clock uncertainty           -0.046     8.168    
    SLICE_X40Y238        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     8.108    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.108    
                         arrival time                          -5.046    
  -------------------------------------------------------------------
                         slack                                  3.062    

Slack (MET) :             3.062ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 0.278ns (6.654%)  route 3.900ns (93.346%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.814ns = ( 8.214 - 6.400 ) 
    Source Clock Delay      (SCD):    0.868ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.652ns (routing 0.001ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.622ns (routing 0.825ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.652     0.868    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X14Y248        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y248        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.947 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.912     2.859    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X24Y238        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     2.982 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_i_2/O
                         net (fo=3, routed)           1.379     4.361    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_i_2_n_0
    SLICE_X41Y238        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     4.400 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_3/O
                         net (fo=1, routed)           0.220     4.620    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_3_n_0
    SLICE_X41Y238        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.037     4.657 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1/O
                         net (fo=7, routed)           0.389     5.046    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1_n_0
    SLICE_X40Y238        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.622     8.214    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/tx_mii_clk_0
    SLICE_X40Y238        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[2]/C
                         clock pessimism              0.000     8.214    
                         clock uncertainty           -0.046     8.168    
    SLICE_X40Y238        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     8.108    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.108    
                         arrival time                          -5.046    
  -------------------------------------------------------------------
                         slack                                  3.062    

Slack (MET) :             3.062ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 0.278ns (6.654%)  route 3.900ns (93.346%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.814ns = ( 8.214 - 6.400 ) 
    Source Clock Delay      (SCD):    0.868ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.652ns (routing 0.001ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.622ns (routing 0.825ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.652     0.868    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X14Y248        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y248        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.947 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.912     2.859    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X24Y238        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     2.982 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_i_2/O
                         net (fo=3, routed)           1.379     4.361    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_i_2_n_0
    SLICE_X41Y238        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     4.400 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_3/O
                         net (fo=1, routed)           0.220     4.620    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_3_n_0
    SLICE_X41Y238        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.037     4.657 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1/O
                         net (fo=7, routed)           0.389     5.046    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1_n_0
    SLICE_X40Y238        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.622     8.214    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/tx_mii_clk_0
    SLICE_X40Y238        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[6]/C
                         clock pessimism              0.000     8.214    
                         clock uncertainty           -0.046     8.168    
    SLICE_X40Y238        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     8.108    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[6]
  -------------------------------------------------------------------
                         required time                          8.108    
                         arrival time                          -5.046    
  -------------------------------------------------------------------
                         slack                                  3.062    

Slack (MET) :             3.337ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/application_frame_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 0.351ns (8.786%)  route 3.644ns (91.214%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.821ns = ( 8.221 - 6.400 ) 
    Source Clock Delay      (SCD):    0.868ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.652ns (routing 0.001ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.629ns (routing 0.825ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.652     0.868    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X14Y248        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y248        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.947 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.912     2.859    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X24Y238        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     2.982 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_i_2/O
                         net (fo=3, routed)           1.428     4.410    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_i_2_n_0
    SLICE_X40Y238        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     4.507 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/application_frame_i_3/O
                         net (fo=1, routed)           0.245     4.752    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/application_frame_i_3_n_0
    SLICE_X39Y238        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     4.804 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/application_frame_i_1/O
                         net (fo=1, routed)           0.059     4.863    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/application_frame_i_1_n_0
    SLICE_X39Y238        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/application_frame_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.629     8.221    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/tx_mii_clk_0
    SLICE_X39Y238        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/application_frame_reg/C
                         clock pessimism              0.000     8.221    
                         clock uncertainty           -0.046     8.175    
    SLICE_X39Y238        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     8.200    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/application_frame_reg
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -4.863    
  -------------------------------------------------------------------
                         slack                                  3.337    

Slack (MET) :             3.665ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.669ns  (logic 0.347ns (9.458%)  route 3.322ns (90.542%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.823ns = ( 8.223 - 6.400 ) 
    Source Clock Delay      (SCD):    0.868ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.652ns (routing 0.001ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.631ns (routing 0.825ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.652     0.868    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X14Y248        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y248        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.947 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.912     2.859    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X24Y238        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     2.982 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_i_2/O
                         net (fo=3, routed)           1.338     4.320    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_i_2_n_0
    SLICE_X42Y238        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     4.465 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_i_1/O
                         net (fo=1, routed)           0.072     4.537    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_i_1_n_0
    SLICE_X42Y238        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.631     8.223    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/tx_mii_clk_0
    SLICE_X42Y238        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_reg/C
                         clock pessimism              0.000     8.223    
                         clock uncertainty           -0.046     8.177    
    SLICE_X42Y238        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.202    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_reg
  -------------------------------------------------------------------
                         required time                          8.202    
                         arrival time                          -4.537    
  -------------------------------------------------------------------
                         slack                                  3.665    

Slack (MET) :             4.411ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/master_watchdog_0_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.130ns (4.503%)  route 2.757ns (95.497%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.886ns = ( 8.286 - 6.400 ) 
    Source Clock Delay      (SCD):    0.868ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.652ns (routing 0.001ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.694ns (routing 0.825ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.652     0.868    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X14Y248        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y248        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.947 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.297     2.244    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/stat_rx_block_lock_0
    SLICE_X17Y241        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     2.295 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/master_watchdog_0[0]_i_1/O
                         net (fo=29, routed)          1.460     3.755    tengbaser_phy0/inst/master_watchdog_00
    SLICE_X13Y244        FDRE                                         r  tengbaser_phy0/inst/master_watchdog_0_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.694     8.286    tengbaser_phy0/inst/rx_core_clk_0
    SLICE_X13Y244        FDRE                                         r  tengbaser_phy0/inst/master_watchdog_0_reg[24]/C
                         clock pessimism              0.000     8.286    
                         clock uncertainty           -0.046     8.240    
    SLICE_X13Y244        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074     8.166    tengbaser_phy0/inst/master_watchdog_0_reg[24]
  -------------------------------------------------------------------
                         required time                          8.166    
                         arrival time                          -3.755    
  -------------------------------------------------------------------
                         slack                                  4.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_8/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.158ns (11.925%)  route 1.167ns (88.075%))
  Logic Levels:           0  
  Clock Path Skew:        1.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.818ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.625ns (routing 0.001ns, distribution 0.624ns)
  Clock Net Delay (Destination): 1.815ns (routing 0.908ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.625     0.818    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_8/WCLK
    SLICE_X23Y251        RAMD32                                       r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_8/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y251        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.158     0.976 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_8/RAMC_D1/O
                         net (fo=1, routed)           1.167     2.143    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[53]
    SLICE_X21Y249        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.815     2.030    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X21Y249        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[53]/C
                         clock pessimism              0.000     2.030    
                         clock uncertainty            0.046     2.076    
    SLICE_X21Y249        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     2.138    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[53]
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_1/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.166ns (12.681%)  route 1.143ns (87.319%))
  Logic Levels:           0  
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.819ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.626ns (routing 0.001ns, distribution 0.625ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.908ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.626     0.819    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_1/WCLK
    SLICE_X23Y250        RAMD32                                       r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_1/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y250        RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.166     0.985 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_1/RAMA_D1/O
                         net (fo=1, routed)           1.143     2.128    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[7]
    SLICE_X23Y245        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.794     2.009    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X23Y245        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[7]/C
                         clock pessimism              0.000     2.009    
                         clock uncertainty            0.046     2.055    
    SLICE_X23Y245        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     2.117    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.165ns (12.595%)  route 1.145ns (87.405%))
  Logic Levels:           0  
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.819ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.626ns (routing 0.001ns, distribution 0.625ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.908ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.626     0.819    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/WCLK
    SLICE_X23Y250        RAMD32                                       r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y250        RAMD32 (Prop_F6LUT_SLICEM_CLK_O)
                                                      0.165     0.984 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMB_D1/O
                         net (fo=1, routed)           1.145     2.129    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[3]
    SLICE_X23Y247        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.794     2.009    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X23Y247        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[3]/C
                         clock pessimism              0.000     2.009    
                         clock uncertainty            0.046     2.055    
    SLICE_X23Y247        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     2.117    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_10/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.165ns (12.425%)  route 1.163ns (87.575%))
  Logic Levels:           0  
  Clock Path Skew:        1.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.824ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.631ns (routing 0.001ns, distribution 0.630ns)
  Clock Net Delay (Destination): 1.816ns (routing 0.908ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.631     0.824    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_10/WCLK
    SLICE_X21Y251        RAMD32                                       r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_10/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y251        RAMD32 (Prop_F6LUT_SLICEM_CLK_O)
                                                      0.165     0.989 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_10/RAMB_D1/O
                         net (fo=1, routed)           1.163     2.152    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[63]
    SLICE_X21Y246        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.816     2.031    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X21Y246        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[63]/C
                         clock pessimism              0.000     2.031    
                         clock uncertainty            0.046     2.077    
    SLICE_X21Y246        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     2.137    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[63]
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_8/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.169ns (12.584%)  route 1.174ns (87.416%))
  Logic Levels:           0  
  Clock Path Skew:        1.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.818ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.625ns (routing 0.001ns, distribution 0.624ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.908ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.625     0.818    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_8/WCLK
    SLICE_X23Y251        RAMD32                                       r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_8/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y251        RAMD32 (Prop_F5LUT_SLICEM_CLK_O)
                                                      0.169     0.987 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_8/RAMB/O
                         net (fo=1, routed)           1.174     2.161    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[50]
    SLICE_X24Y250        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.819     2.034    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X24Y250        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[50]/C
                         clock pessimism              0.000     2.034    
                         clock uncertainty            0.046     2.080    
    SLICE_X24Y250        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     2.142    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[50]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_1/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.165ns (12.286%)  route 1.178ns (87.714%))
  Logic Levels:           0  
  Clock Path Skew:        1.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.819ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.626ns (routing 0.001ns, distribution 0.625ns)
  Clock Net Delay (Destination): 1.821ns (routing 0.908ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.626     0.819    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_1/WCLK
    SLICE_X23Y250        RAMD32                                       r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_1/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y250        RAMD32 (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.165     0.984 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_1/RAMB_D1/O
                         net (fo=1, routed)           1.178     2.162    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[9]
    SLICE_X24Y245        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.821     2.036    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X24Y245        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[9]/C
                         clock pessimism              0.000     2.036    
                         clock uncertainty            0.046     2.082    
    SLICE_X24Y245        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.060     2.142    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/local_fault_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.422ns  (logic 0.058ns (4.079%)  route 1.364ns (95.921%))
  Logic Levels:           0  
  Clock Path Skew:        1.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    0.782ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.589ns (routing 0.001ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.908ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.589     0.782    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X23Y267        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/local_fault_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y267        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     0.840 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/local_fault_reg/Q
                         net (fo=6, routed)           1.364     2.204    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/meta_reg[0]_1
    SLICE_X19Y247        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.859     2.074    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/rx_mii_clk
    SLICE_X19Y247        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/meta_reg[0]/C
                         clock pessimism              0.000     2.074    
                         clock uncertainty            0.046     2.120    
    SLICE_X19Y247        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     2.182    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_6/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.320ns  (logic 0.163ns (12.348%)  route 1.157ns (87.652%))
  Logic Levels:           0  
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.818ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.625ns (routing 0.001ns, distribution 0.624ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.908ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.625     0.818    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_6/WCLK
    SLICE_X23Y252        RAMD32                                       r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_6/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y252        RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                      0.163     0.981 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_6/RAMA/O
                         net (fo=1, routed)           1.157     2.138    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[36]
    SLICE_X23Y247        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.794     2.009    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X23Y247        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[36]/C
                         clock pessimism              0.000     2.009    
                         clock uncertainty            0.046     2.055    
    SLICE_X23Y247        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     2.115    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_9/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.164ns (12.184%)  route 1.182ns (87.816%))
  Logic Levels:           0  
  Clock Path Skew:        1.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.818ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.625ns (routing 0.001ns, distribution 0.624ns)
  Clock Net Delay (Destination): 1.815ns (routing 0.908ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.625     0.818    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_9/WCLK
    SLICE_X23Y251        RAMD32                                       r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_9/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y251        RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.164     0.982 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_9/RAMA/O
                         net (fo=1, routed)           1.182     2.164    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[54]
    SLICE_X21Y249        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.815     2.030    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X21Y249        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[54]/C
                         clock pessimism              0.000     2.030    
                         clock uncertainty            0.046     2.076    
    SLICE_X21Y249        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.060     2.136    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.166ns (12.342%)  route 1.179ns (87.658%))
  Logic Levels:           0  
  Clock Path Skew:        1.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.824ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.631ns (routing 0.001ns, distribution 0.630ns)
  Clock Net Delay (Destination): 1.817ns (routing 0.908ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.631     0.824    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_11/WCLK
    SLICE_X21Y251        RAMD32                                       r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y251        RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.166     0.990 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_11/RAMA_D1/O
                         net (fo=1, routed)           1.179     2.169    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[67]
    SLICE_X21Y244        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.817     2.032    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X21Y244        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[67]/C
                         clock pessimism              0.000     2.032    
                         clock uncertainty            0.046     2.078    
    SLICE_X21Y244        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     2.140    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[67]
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.029    





---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]_1
  To Clock:  txoutclk_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        4.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/application_frame_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.356ns (12.370%)  route 2.522ns (87.630%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 7.944 - 6.400 ) 
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.584ns (routing 0.001ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.485ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.584     0.800    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X7Y258         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y258         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.879 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.649     2.528    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X23Y291        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     2.618 f  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/cpu_frame_i_2__0/O
                         net (fo=3, routed)           0.615     3.233    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/cpu_frame_i_2__0_n_0
    SLICE_X30Y282        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     3.383 r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/application_frame_i_3__0/O
                         net (fo=1, routed)           0.192     3.575    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/application_frame_i_3__0_n_0
    SLICE_X30Y282        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.037     3.612 r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/application_frame_i_1__0/O
                         net (fo=1, routed)           0.066     3.678    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/application_frame_i_1__0_n_0
    SLICE_X30Y282        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/application_frame_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.352     7.944    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/tx_mii_clk_0
    SLICE_X30Y282        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/application_frame_reg/C
                         clock pessimism              0.000     7.944    
                         clock uncertainty           -0.046     7.898    
    SLICE_X30Y282        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     7.923    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/application_frame_reg
  -------------------------------------------------------------------
                         required time                          7.923    
                         arrival time                          -3.678    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.269ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.274ns (9.899%)  route 2.494ns (90.101%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 7.944 - 6.400 ) 
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.584ns (routing 0.001ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.485ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.584     0.800    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X7Y258         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y258         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.879 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.649     2.528    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X23Y291        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     2.618 r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/cpu_frame_i_2__0/O
                         net (fo=3, routed)           0.542     3.160    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/cpu_frame_i_2__0_n_0
    SLICE_X30Y282        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     3.212 r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state[6]_i_3__0/O
                         net (fo=1, routed)           0.046     3.258    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state[6]_i_3__0_n_0
    SLICE_X30Y282        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.053     3.311 r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__0/O
                         net (fo=7, routed)           0.257     3.568    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__0_n_0
    SLICE_X30Y283        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.352     7.944    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/tx_mii_clk_0
    SLICE_X30Y283        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state_reg[1]/C
                         clock pessimism              0.000     7.944    
                         clock uncertainty           -0.046     7.898    
    SLICE_X30Y283        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     7.837    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.837    
                         arrival time                          -3.568    
  -------------------------------------------------------------------
                         slack                                  4.269    

Slack (MET) :             4.269ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.274ns (9.899%)  route 2.494ns (90.101%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 7.944 - 6.400 ) 
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.584ns (routing 0.001ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.485ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.584     0.800    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X7Y258         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y258         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.879 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.649     2.528    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X23Y291        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     2.618 r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/cpu_frame_i_2__0/O
                         net (fo=3, routed)           0.542     3.160    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/cpu_frame_i_2__0_n_0
    SLICE_X30Y282        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     3.212 r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state[6]_i_3__0/O
                         net (fo=1, routed)           0.046     3.258    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state[6]_i_3__0_n_0
    SLICE_X30Y282        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.053     3.311 r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__0/O
                         net (fo=7, routed)           0.257     3.568    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__0_n_0
    SLICE_X30Y283        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.352     7.944    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/tx_mii_clk_0
    SLICE_X30Y283        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state_reg[6]/C
                         clock pessimism              0.000     7.944    
                         clock uncertainty           -0.046     7.898    
    SLICE_X30Y283        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061     7.837    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state_reg[6]
  -------------------------------------------------------------------
                         required time                          7.837    
                         arrival time                          -3.568    
  -------------------------------------------------------------------
                         slack                                  4.269    

Slack (MET) :             4.292ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.274ns (9.985%)  route 2.470ns (90.015%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 7.943 - 6.400 ) 
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.584ns (routing 0.001ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.485ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.584     0.800    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X7Y258         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y258         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.879 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.649     2.528    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X23Y291        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     2.618 r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/cpu_frame_i_2__0/O
                         net (fo=3, routed)           0.542     3.160    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/cpu_frame_i_2__0_n_0
    SLICE_X30Y282        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     3.212 r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state[6]_i_3__0/O
                         net (fo=1, routed)           0.046     3.258    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state[6]_i_3__0_n_0
    SLICE_X30Y282        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.053     3.311 r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__0/O
                         net (fo=7, routed)           0.233     3.544    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__0_n_0
    SLICE_X30Y282        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.351     7.943    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/tx_mii_clk_0
    SLICE_X30Y282        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state_reg[3]/C
                         clock pessimism              0.000     7.943    
                         clock uncertainty           -0.046     7.897    
    SLICE_X30Y282        FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061     7.836    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                          7.836    
                         arrival time                          -3.544    
  -------------------------------------------------------------------
                         slack                                  4.292    

Slack (MET) :             4.292ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.274ns (9.985%)  route 2.470ns (90.015%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 7.943 - 6.400 ) 
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.584ns (routing 0.001ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.485ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.584     0.800    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X7Y258         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y258         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.879 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.649     2.528    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X23Y291        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     2.618 r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/cpu_frame_i_2__0/O
                         net (fo=3, routed)           0.542     3.160    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/cpu_frame_i_2__0_n_0
    SLICE_X30Y282        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     3.212 r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state[6]_i_3__0/O
                         net (fo=1, routed)           0.046     3.258    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state[6]_i_3__0_n_0
    SLICE_X30Y282        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.053     3.311 r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__0/O
                         net (fo=7, routed)           0.233     3.544    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__0_n_0
    SLICE_X30Y282        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.351     7.943    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/tx_mii_clk_0
    SLICE_X30Y282        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state_reg[5]/C
                         clock pessimism              0.000     7.943    
                         clock uncertainty           -0.046     7.897    
    SLICE_X30Y282        FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.061     7.836    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state_reg[5]
  -------------------------------------------------------------------
                         required time                          7.836    
                         arrival time                          -3.544    
  -------------------------------------------------------------------
                         slack                                  4.292    

Slack (MET) :             4.294ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.274ns (9.993%)  route 2.468ns (90.007%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 7.943 - 6.400 ) 
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.584ns (routing 0.001ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.485ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.584     0.800    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X7Y258         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y258         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.879 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.649     2.528    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X23Y291        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     2.618 r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/cpu_frame_i_2__0/O
                         net (fo=3, routed)           0.542     3.160    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/cpu_frame_i_2__0_n_0
    SLICE_X30Y282        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     3.212 r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state[6]_i_3__0/O
                         net (fo=1, routed)           0.046     3.258    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state[6]_i_3__0_n_0
    SLICE_X30Y282        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.053     3.311 r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__0/O
                         net (fo=7, routed)           0.231     3.542    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__0_n_0
    SLICE_X30Y282        FDSE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.351     7.943    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/tx_mii_clk_0
    SLICE_X30Y282        FDSE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state_reg[0]/C
                         clock pessimism              0.000     7.943    
                         clock uncertainty           -0.046     7.897    
    SLICE_X30Y282        FDSE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     7.836    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.836    
                         arrival time                          -3.542    
  -------------------------------------------------------------------
                         slack                                  4.294    

Slack (MET) :             4.294ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.274ns (9.993%)  route 2.468ns (90.007%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 7.943 - 6.400 ) 
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.584ns (routing 0.001ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.485ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.584     0.800    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X7Y258         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y258         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.879 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.649     2.528    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X23Y291        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     2.618 r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/cpu_frame_i_2__0/O
                         net (fo=3, routed)           0.542     3.160    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/cpu_frame_i_2__0_n_0
    SLICE_X30Y282        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     3.212 r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state[6]_i_3__0/O
                         net (fo=1, routed)           0.046     3.258    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state[6]_i_3__0_n_0
    SLICE_X30Y282        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.053     3.311 r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__0/O
                         net (fo=7, routed)           0.231     3.542    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__0_n_0
    SLICE_X30Y282        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.351     7.943    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/tx_mii_clk_0
    SLICE_X30Y282        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state_reg[2]/C
                         clock pessimism              0.000     7.943    
                         clock uncertainty           -0.046     7.897    
    SLICE_X30Y282        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     7.836    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                          7.836    
                         arrival time                          -3.542    
  -------------------------------------------------------------------
                         slack                                  4.294    

Slack (MET) :             4.294ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.274ns (9.993%)  route 2.468ns (90.007%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 7.943 - 6.400 ) 
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.584ns (routing 0.001ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.485ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.584     0.800    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X7Y258         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y258         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.879 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.649     2.528    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X23Y291        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     2.618 r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/cpu_frame_i_2__0/O
                         net (fo=3, routed)           0.542     3.160    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/cpu_frame_i_2__0_n_0
    SLICE_X30Y282        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     3.212 r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state[6]_i_3__0/O
                         net (fo=1, routed)           0.046     3.258    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state[6]_i_3__0_n_0
    SLICE_X30Y282        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.053     3.311 r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__0/O
                         net (fo=7, routed)           0.231     3.542    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__0_n_0
    SLICE_X30Y282        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.351     7.943    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/tx_mii_clk_0
    SLICE_X30Y282        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state_reg[4]/C
                         clock pessimism              0.000     7.943    
                         clock uncertainty           -0.046     7.897    
    SLICE_X30Y282        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061     7.836    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state_reg[4]
  -------------------------------------------------------------------
                         required time                          7.836    
                         arrival time                          -3.542    
  -------------------------------------------------------------------
                         slack                                  4.294    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/cpu_frame_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 0.315ns (12.055%)  route 2.298ns (87.945%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 7.949 - 6.400 ) 
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.584ns (routing 0.001ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.357ns (routing 0.485ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.584     0.800    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X7Y258         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y258         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.879 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.649     2.528    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X23Y291        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     2.618 f  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/cpu_frame_i_2__0/O
                         net (fo=3, routed)           0.599     3.217    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/cpu_frame_i_2__0_n_0
    SLICE_X29Y283        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     3.363 r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/cpu_frame_i_1__0/O
                         net (fo=1, routed)           0.050     3.413    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/cpu_frame_i_1__0_n_0
    SLICE_X29Y283        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/cpu_frame_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.357     7.949    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/tx_mii_clk_0
    SLICE_X29Y283        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/cpu_frame_reg/C
                         clock pessimism              0.000     7.949    
                         clock uncertainty           -0.046     7.903    
    SLICE_X29Y283        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     7.928    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/cpu_frame_reg
  -------------------------------------------------------------------
                         required time                          7.928    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                  4.515    

Slack (MET) :             4.772ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/master_watchdog_0_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.399ns  (logic 0.203ns (8.462%)  route 2.196ns (91.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 8.091 - 6.400 ) 
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.584ns (routing 0.001ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.485ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.584     0.800    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X7Y258         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y258         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.879 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          0.804     1.683    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/stat_rx_block_lock_0
    SLICE_X7Y261         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     1.807 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/master_watchdog_0[0]_i_1/O
                         net (fo=29, routed)          1.392     3.199    tengbaser_phy1/inst/master_watchdog_00
    SLICE_X3Y260         FDRE                                         r  tengbaser_phy1/inst/master_watchdog_0_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.499     8.091    tengbaser_phy1/inst/rx_core_clk_0
    SLICE_X3Y260         FDRE                                         r  tengbaser_phy1/inst/master_watchdog_0_reg[0]/C
                         clock pessimism              0.000     8.091    
                         clock uncertainty           -0.046     8.045    
    SLICE_X3Y260         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074     7.971    tengbaser_phy1/inst/master_watchdog_0_reg[0]
  -------------------------------------------------------------------
                         required time                          7.971    
                         arrival time                          -3.199    
  -------------------------------------------------------------------
                         slack                                  4.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.225ns  (logic 0.165ns (13.469%)  route 1.060ns (86.531%))
  Logic Levels:           0  
  Clock Path Skew:        1.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    0.758ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.565ns (routing 0.001ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.655ns (routing 0.532ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.565     0.758    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_5/WCLK
    SLICE_X13Y284        RAMD32                                       r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y284        RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.165     0.923 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_5/RAMC_D1/O
                         net (fo=1, routed)           1.060     1.983    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[35]
    SLICE_X16Y284        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.655     1.870    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X16Y284        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[35]/C
                         clock pessimism              0.000     1.870    
                         clock uncertainty            0.046     1.916    
    SLICE_X16Y284        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.978    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_8/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.158ns (13.123%)  route 1.046ns (86.877%))
  Logic Levels:           0  
  Clock Path Skew:        1.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    0.755ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.562ns (routing 0.001ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.627ns (routing 0.532ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.562     0.755    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_8/WCLK
    SLICE_X13Y280        RAMD32                                       r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_8/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y280        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.158     0.913 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_8/RAMC_D1/O
                         net (fo=1, routed)           1.046     1.959    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[53]
    SLICE_X17Y279        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.627     1.842    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X17Y279        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[53]/C
                         clock pessimism              0.000     1.842    
                         clock uncertainty            0.046     1.888    
    SLICE_X17Y279        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.948    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_9/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.164ns (13.735%)  route 1.030ns (86.265%))
  Logic Levels:           0  
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns
    Source Clock Delay      (SCD):    0.755ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.562ns (routing 0.001ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.617ns (routing 0.532ns, distribution 1.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.562     0.755    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_9/WCLK
    SLICE_X13Y280        RAMD32                                       r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_9/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y280        RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.164     0.919 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_9/RAMB/O
                         net (fo=1, routed)           1.030     1.949    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[56]
    SLICE_X16Y280        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.617     1.832    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X16Y280        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[56]/C
                         clock pessimism              0.000     1.832    
                         clock uncertainty            0.046     1.878    
    SLICE_X16Y280        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.938    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.167ns (13.847%)  route 1.039ns (86.153%))
  Logic Levels:           0  
  Clock Path Skew:        1.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    0.749ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.556ns (routing 0.001ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.620ns (routing 0.532ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.556     0.749    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_11/WCLK
    SLICE_X13Y285        RAMD32                                       r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y285        RAMD32 (Prop_C5LUT_SLICEM_CLK_O)
                                                      0.167     0.916 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_11/RAMC/O
                         net (fo=1, routed)           1.039     1.955    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[70]
    SLICE_X15Y285        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.620     1.835    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X15Y285        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[70]/C
                         clock pessimism              0.000     1.835    
                         clock uncertainty            0.046     1.881    
    SLICE_X15Y285        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     1.941    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[70]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_6/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.163ns (13.549%)  route 1.040ns (86.451%))
  Logic Levels:           0  
  Clock Path Skew:        1.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    0.757ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.564ns (routing 0.001ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.623ns (routing 0.532ns, distribution 1.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.564     0.757    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_6/WCLK
    SLICE_X13Y282        RAMD32                                       r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_6/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y282        RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                      0.163     0.920 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_6/RAMA/O
                         net (fo=1, routed)           1.040     1.960    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[36]
    SLICE_X15Y282        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.623     1.838    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X15Y282        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[36]/C
                         clock pessimism              0.000     1.838    
                         clock uncertainty            0.046     1.884    
    SLICE_X15Y282        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.944    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.165ns (13.328%)  route 1.073ns (86.672%))
  Logic Levels:           0  
  Clock Path Skew:        1.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    0.758ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.565ns (routing 0.001ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.655ns (routing 0.532ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.565     0.758    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_5/WCLK
    SLICE_X13Y284        RAMD32                                       r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y284        RAMD32 (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.165     0.923 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_5/RAMB_D1/O
                         net (fo=1, routed)           1.073     1.996    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[33]
    SLICE_X16Y284        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.655     1.870    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X16Y284        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[33]/C
                         clock pessimism              0.000     1.870    
                         clock uncertainty            0.046     1.916    
    SLICE_X16Y284        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.978    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_4/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.158ns (12.983%)  route 1.059ns (87.017%))
  Logic Levels:           0  
  Clock Path Skew:        1.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    0.758ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.565ns (routing 0.001ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.632ns (routing 0.532ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.565     0.758    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_4/WCLK
    SLICE_X13Y284        RAMD32                                       r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_4/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y284        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.158     0.916 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_4/RAMC_D1/O
                         net (fo=1, routed)           1.059     1.975    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[29]
    SLICE_X18Y284        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.632     1.847    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X18Y284        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[29]/C
                         clock pessimism              0.000     1.847    
                         clock uncertainty            0.046     1.893    
    SLICE_X18Y284        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     1.955    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.165ns (13.591%)  route 1.049ns (86.409%))
  Logic Levels:           0  
  Clock Path Skew:        1.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    0.749ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.556ns (routing 0.001ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.620ns (routing 0.532ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.556     0.749    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_11/WCLK
    SLICE_X13Y285        RAMD32                                       r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y285        RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.165     0.914 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_11/RAMC_D1/O
                         net (fo=1, routed)           1.049     1.963    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[71]
    SLICE_X15Y285        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.620     1.835    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X15Y285        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[71]/C
                         clock pessimism              0.000     1.835    
                         clock uncertainty            0.046     1.881    
    SLICE_X15Y285        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.943    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[71]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_2/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.158ns (13.200%)  route 1.039ns (86.800%))
  Logic Levels:           0  
  Clock Path Skew:        1.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.822ns
    Source Clock Delay      (SCD):    0.754ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.561ns (routing 0.001ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.607ns (routing 0.532ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.561     0.754    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_2/WCLK
    SLICE_X13Y279        RAMD32                                       r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_2/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y279        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.158     0.912 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_2/RAMC_D1/O
                         net (fo=1, routed)           1.039     1.951    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[17]
    SLICE_X20Y279        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.607     1.822    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X20Y279        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[17]/C
                         clock pessimism              0.000     1.822    
                         clock uncertainty            0.046     1.868    
    SLICE_X20Y279        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     1.930    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_4/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.163ns (13.135%)  route 1.078ns (86.865%))
  Logic Levels:           0  
  Clock Path Skew:        1.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    0.758ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.565ns (routing 0.001ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.655ns (routing 0.532ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.565     0.758    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_4/WCLK
    SLICE_X13Y284        RAMD32                                       r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_4/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y284        RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                      0.163     0.921 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_4/RAMA/O
                         net (fo=1, routed)           1.078     1.999    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[24]
    SLICE_X17Y284        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.655     1.870    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X17Y284        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[24]/C
                         clock pessimism              0.000     1.870    
                         clock uncertainty            0.046     1.916    
    SLICE_X17Y284        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.978    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.021    





---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]_2
  To Clock:  txoutclk_out[0]_2

Setup :            0  Failing Endpoints,  Worst Slack        4.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.241ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_2 rise@6.400ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.451ns (21.704%)  route 1.627ns (78.296%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 7.880 - 6.400 ) 
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.239ns (routing 0.344ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.288ns (routing 0.308ns, distribution 0.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.239     1.455    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X2Y298         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y298         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.534 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          0.876     2.410    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X22Y303        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     2.560 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_i_2__1/O
                         net (fo=3, routed)           0.335     2.895    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_i_2__1_n_0
    SLICE_X26Y305        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     3.018 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_3__1/O
                         net (fo=1, routed)           0.046     3.064    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_3__1_n_0
    SLICE_X26Y305        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     3.163 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__1/O
                         net (fo=7, routed)           0.370     3.533    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__1_n_0
    SLICE_X25Y305        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.288     7.880    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/tx_mii_clk_0
    SLICE_X25Y305        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[3]/C
                         clock pessimism              0.000     7.880    
                         clock uncertainty           -0.046     7.834    
    SLICE_X25Y305        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060     7.774    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                          7.774    
                         arrival time                          -3.533    
  -------------------------------------------------------------------
                         slack                                  4.241    

Slack (MET) :             4.295ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_2 rise@6.400ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        2.023ns  (logic 0.451ns (22.294%)  route 1.572ns (77.706%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 7.878 - 6.400 ) 
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.239ns (routing 0.344ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.286ns (routing 0.308ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.239     1.455    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X2Y298         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y298         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.534 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          0.876     2.410    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X22Y303        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     2.560 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_i_2__1/O
                         net (fo=3, routed)           0.335     2.895    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_i_2__1_n_0
    SLICE_X26Y305        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     3.018 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_3__1/O
                         net (fo=1, routed)           0.046     3.064    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_3__1_n_0
    SLICE_X26Y305        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     3.163 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__1/O
                         net (fo=7, routed)           0.315     3.478    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__1_n_0
    SLICE_X25Y305        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.286     7.878    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/tx_mii_clk_0
    SLICE_X25Y305        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[1]/C
                         clock pessimism              0.000     7.878    
                         clock uncertainty           -0.046     7.832    
    SLICE_X25Y305        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059     7.773    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.773    
                         arrival time                          -3.478    
  -------------------------------------------------------------------
                         slack                                  4.295    

Slack (MET) :             4.295ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_2 rise@6.400ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 0.451ns (22.305%)  route 1.571ns (77.695%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 7.878 - 6.400 ) 
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.239ns (routing 0.344ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.286ns (routing 0.308ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.239     1.455    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X2Y298         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y298         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.534 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          0.876     2.410    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X22Y303        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     2.560 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_i_2__1/O
                         net (fo=3, routed)           0.335     2.895    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_i_2__1_n_0
    SLICE_X26Y305        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     3.018 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_3__1/O
                         net (fo=1, routed)           0.046     3.064    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_3__1_n_0
    SLICE_X26Y305        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     3.163 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__1/O
                         net (fo=7, routed)           0.314     3.477    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__1_n_0
    SLICE_X25Y305        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.286     7.878    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/tx_mii_clk_0
    SLICE_X25Y305        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[2]/C
                         clock pessimism              0.000     7.878    
                         clock uncertainty           -0.046     7.832    
    SLICE_X25Y305        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     7.772    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                          7.772    
                         arrival time                          -3.477    
  -------------------------------------------------------------------
                         slack                                  4.295    

Slack (MET) :             4.295ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_2 rise@6.400ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 0.451ns (22.305%)  route 1.571ns (77.695%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 7.878 - 6.400 ) 
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.239ns (routing 0.344ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.286ns (routing 0.308ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.239     1.455    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X2Y298         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y298         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.534 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          0.876     2.410    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X22Y303        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     2.560 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_i_2__1/O
                         net (fo=3, routed)           0.335     2.895    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_i_2__1_n_0
    SLICE_X26Y305        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     3.018 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_3__1/O
                         net (fo=1, routed)           0.046     3.064    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_3__1_n_0
    SLICE_X26Y305        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     3.163 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__1/O
                         net (fo=7, routed)           0.314     3.477    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__1_n_0
    SLICE_X25Y305        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.286     7.878    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/tx_mii_clk_0
    SLICE_X25Y305        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[6]/C
                         clock pessimism              0.000     7.878    
                         clock uncertainty           -0.046     7.832    
    SLICE_X25Y305        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     7.772    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[6]
  -------------------------------------------------------------------
                         required time                          7.772    
                         arrival time                          -3.477    
  -------------------------------------------------------------------
                         slack                                  4.295    

Slack (MET) :             4.400ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_2 rise@6.400ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.451ns (23.404%)  route 1.476ns (76.596%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 7.889 - 6.400 ) 
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.239ns (routing 0.344ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.297ns (routing 0.308ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.239     1.455    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X2Y298         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y298         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.534 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          0.876     2.410    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X22Y303        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     2.560 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_i_2__1/O
                         net (fo=3, routed)           0.335     2.895    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_i_2__1_n_0
    SLICE_X26Y305        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     3.018 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_3__1/O
                         net (fo=1, routed)           0.046     3.064    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_3__1_n_0
    SLICE_X26Y305        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     3.163 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__1/O
                         net (fo=7, routed)           0.219     3.382    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__1_n_0
    SLICE_X27Y305        FDSE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.297     7.889    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/tx_mii_clk_0
    SLICE_X27Y305        FDSE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[0]/C
                         clock pessimism              0.000     7.889    
                         clock uncertainty           -0.046     7.843    
    SLICE_X27Y305        FDSE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     7.782    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -3.382    
  -------------------------------------------------------------------
                         slack                                  4.400    

Slack (MET) :             4.400ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_2 rise@6.400ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.451ns (23.404%)  route 1.476ns (76.596%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 7.889 - 6.400 ) 
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.239ns (routing 0.344ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.297ns (routing 0.308ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.239     1.455    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X2Y298         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y298         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.534 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          0.876     2.410    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X22Y303        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     2.560 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_i_2__1/O
                         net (fo=3, routed)           0.335     2.895    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_i_2__1_n_0
    SLICE_X26Y305        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     3.018 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_3__1/O
                         net (fo=1, routed)           0.046     3.064    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_3__1_n_0
    SLICE_X26Y305        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     3.163 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__1/O
                         net (fo=7, routed)           0.219     3.382    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__1_n_0
    SLICE_X27Y305        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.297     7.889    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/tx_mii_clk_0
    SLICE_X27Y305        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[5]/C
                         clock pessimism              0.000     7.889    
                         clock uncertainty           -0.046     7.843    
    SLICE_X27Y305        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061     7.782    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[5]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -3.382    
  -------------------------------------------------------------------
                         slack                                  4.400    

Slack (MET) :             4.401ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_2 rise@6.400ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.451ns (23.404%)  route 1.476ns (76.596%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 7.889 - 6.400 ) 
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.239ns (routing 0.344ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.297ns (routing 0.308ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.239     1.455    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X2Y298         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y298         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.534 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          0.876     2.410    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X22Y303        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     2.560 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_i_2__1/O
                         net (fo=3, routed)           0.335     2.895    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_i_2__1_n_0
    SLICE_X26Y305        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     3.018 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_3__1/O
                         net (fo=1, routed)           0.046     3.064    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_3__1_n_0
    SLICE_X26Y305        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     3.163 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__1/O
                         net (fo=7, routed)           0.219     3.382    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__1_n_0
    SLICE_X27Y305        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.297     7.889    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/tx_mii_clk_0
    SLICE_X27Y305        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[4]/C
                         clock pessimism              0.000     7.889    
                         clock uncertainty           -0.046     7.843    
    SLICE_X27Y305        FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060     7.783    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[4]
  -------------------------------------------------------------------
                         required time                          7.783    
                         arrival time                          -3.382    
  -------------------------------------------------------------------
                         slack                                  4.401    

Slack (MET) :             4.490ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/application_frame_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_2 rise@6.400ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.475ns (24.714%)  route 1.447ns (75.286%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 7.888 - 6.400 ) 
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.239ns (routing 0.344ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.308ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.239     1.455    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X2Y298         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y298         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.534 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          0.876     2.410    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X22Y303        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     2.560 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_i_2__1/O
                         net (fo=3, routed)           0.468     3.028    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_i_2__1_n_0
    SLICE_X27Y305        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     3.173 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/application_frame_i_3__1/O
                         net (fo=1, routed)           0.045     3.218    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/application_frame_i_3__1_n_0
    SLICE_X27Y305        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     3.319 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/application_frame_i_1__1/O
                         net (fo=1, routed)           0.058     3.377    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/application_frame_i_1__1_n_0
    SLICE_X27Y305        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/application_frame_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.296     7.888    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/tx_mii_clk_0
    SLICE_X27Y305        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/application_frame_reg/C
                         clock pessimism              0.000     7.888    
                         clock uncertainty           -0.046     7.842    
    SLICE_X27Y305        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     7.867    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/application_frame_reg
  -------------------------------------------------------------------
                         required time                          7.867    
                         arrival time                          -3.377    
  -------------------------------------------------------------------
                         slack                                  4.490    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_2 rise@6.400ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.351ns (21.788%)  route 1.260ns (78.212%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 7.879 - 6.400 ) 
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.239ns (routing 0.344ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.287ns (routing 0.308ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.239     1.455    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X2Y298         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y298         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.534 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          0.876     2.410    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X22Y303        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     2.560 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_i_2__1/O
                         net (fo=3, routed)           0.335     2.895    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_i_2__1_n_0
    SLICE_X26Y305        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     3.017 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_i_1__1/O
                         net (fo=1, routed)           0.049     3.066    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_i_1__1_n_0
    SLICE_X26Y305        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.287     7.879    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/tx_mii_clk_0
    SLICE_X26Y305        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_reg/C
                         clock pessimism              0.000     7.879    
                         clock uncertainty           -0.046     7.833    
    SLICE_X26Y305        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.858    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_reg
  -------------------------------------------------------------------
                         required time                          7.858    
                         arrival time                          -3.066    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.880ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_8/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_2 rise@6.400ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.304ns (20.280%)  route 1.195ns (79.720%))
  Logic Levels:           0  
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.234ns (routing 0.344ns, distribution 0.890ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.308ns, distribution 0.950ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.234     1.450    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_8/WCLK
    SLICE_X11Y298        RAMD32                                       r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_8/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y298        RAMD32 (Prop_F6LUT_SLICEM_CLK_O)
                                                      0.304     1.754 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_8/RAMB_D1/O
                         net (fo=1, routed)           1.195     2.949    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[51]
    SLICE_X10Y302        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.258     7.850    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X10Y302        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[51]/C
                         clock pessimism              0.000     7.850    
                         clock uncertainty           -0.046     7.804    
    SLICE_X10Y302        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     7.829    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[51]
  -------------------------------------------------------------------
                         required time                          7.829    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                  4.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_2 rise@0.000ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.167ns (39.952%)  route 0.251ns (60.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.080ns (routing 0.313ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.338ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.080     1.273    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_11/WCLK
    SLICE_X11Y296        RAMD32                                       r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y296        RAMD32 (Prop_C5LUT_SLICEM_CLK_O)
                                                      0.167     1.440 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_11/RAMC/O
                         net (fo=1, routed)           0.251     1.691    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[70]
    SLICE_X12Y296        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.352     1.567    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X12Y296        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[70]/C
                         clock pessimism              0.000     1.567    
                         clock uncertainty            0.046     1.613    
    SLICE_X12Y296        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.673    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[70]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_1/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_2 rise@0.000ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.165ns (39.007%)  route 0.258ns (60.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.080ns (routing 0.313ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.338ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.080     1.273    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_1/WCLK
    SLICE_X11Y294        RAMD32                                       r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_1/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y294        RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.165     1.438 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_1/RAMC_D1/O
                         net (fo=1, routed)           0.258     1.696    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[11]
    SLICE_X12Y296        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.352     1.567    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X12Y296        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[11]/C
                         clock pessimism              0.000     1.567    
                         clock uncertainty            0.046     1.613    
    SLICE_X12Y296        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.673    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_3/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_2 rise@0.000ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.164ns (34.310%)  route 0.314ns (65.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.618ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.080ns (routing 0.313ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.338ns, distribution 1.065ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.080     1.273    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_3/WCLK
    SLICE_X11Y299        RAMD32                                       r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_3/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y299        RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.164     1.437 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_3/RAMB/O
                         net (fo=1, routed)           0.314     1.751    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[20]
    SLICE_X12Y303        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.403     1.618    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X12Y303        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[20]/C
                         clock pessimism              0.000     1.618    
                         clock uncertainty            0.046     1.664    
    SLICE_X12Y303        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.726    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_10/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_2 rise@0.000ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.158ns (36.744%)  route 0.272ns (63.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.080ns (routing 0.313ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.338ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.080     1.273    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_10/WCLK
    SLICE_X11Y296        RAMD32                                       r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_10/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y296        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.158     1.431 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_10/RAMC_D1/O
                         net (fo=1, routed)           0.272     1.703    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[65]
    SLICE_X12Y298        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.352     1.567    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X12Y298        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[65]/C
                         clock pessimism              0.000     1.567    
                         clock uncertainty            0.046     1.613    
    SLICE_X12Y298        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     1.673    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[65]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/local_fault_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_2 rise@0.000ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.058ns (11.027%)  route 0.468ns (88.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.267ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.074ns (routing 0.313ns, distribution 0.761ns)
  Clock Net Delay (Destination): 1.437ns (routing 0.338ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.074     1.267    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X8Y289         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/local_fault_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y289         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.325 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/local_fault_reg/Q
                         net (fo=6, routed)           0.468     1.793    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/meta_reg[0]_1
    SLICE_X6Y304         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.437     1.652    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/rx_mii_clk
    SLICE_X6Y304         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/meta_reg[0]/C
                         clock pessimism              0.000     1.652    
                         clock uncertainty            0.046     1.698    
    SLICE_X6Y304         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     1.760    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_4/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_2 rise@0.000ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.163ns (33.539%)  route 0.323ns (66.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.618ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.080ns (routing 0.313ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.338ns, distribution 1.065ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.080     1.273    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_4/WCLK
    SLICE_X11Y297        RAMD32                                       r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_4/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y297        RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                      0.163     1.436 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_4/RAMA/O
                         net (fo=1, routed)           0.323     1.759    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[24]
    SLICE_X12Y303        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.403     1.618    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X12Y303        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[24]/C
                         clock pessimism              0.000     1.618    
                         clock uncertainty            0.046     1.664    
    SLICE_X12Y303        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.724    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_1/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_2 rise@0.000ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.044%)  route 0.291ns (63.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.080ns (routing 0.313ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.338ns, distribution 1.033ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.080     1.273    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_1/WCLK
    SLICE_X11Y294        RAMD32                                       r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_1/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y294        RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.164     1.437 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_1/RAMB/O
                         net (fo=1, routed)           0.291     1.728    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[8]
    SLICE_X14Y294        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.371     1.586    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X14Y294        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[8]/C
                         clock pessimism              0.000     1.586    
                         clock uncertainty            0.046     1.632    
    SLICE_X14Y294        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.692    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_2 rise@0.000ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.164ns (33.469%)  route 0.326ns (66.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.618ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.080ns (routing 0.313ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.338ns, distribution 1.065ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.080     1.273    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_5/WCLK
    SLICE_X11Y297        RAMD32                                       r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y297        RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.164     1.437 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_5/RAMA/O
                         net (fo=1, routed)           0.326     1.763    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[30]
    SLICE_X12Y300        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.403     1.618    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X12Y300        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[30]/C
                         clock pessimism              0.000     1.618    
                         clock uncertainty            0.046     1.664    
    SLICE_X12Y300        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.726    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_4/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_2 rise@0.000ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.165ns (33.673%)  route 0.325ns (66.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.618ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.080ns (routing 0.313ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.338ns, distribution 1.065ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.080     1.273    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_4/WCLK
    SLICE_X11Y297        RAMD32                                       r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_4/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y297        RAMD32 (Prop_F6LUT_SLICEM_CLK_O)
                                                      0.165     1.438 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_4/RAMB_D1/O
                         net (fo=1, routed)           0.325     1.763    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[27]
    SLICE_X12Y303        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.403     1.618    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X12Y303        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[27]/C
                         clock pessimism              0.000     1.618    
                         clock uncertainty            0.046     1.664    
    SLICE_X12Y303        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.724    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_10/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_2 rise@0.000ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.158ns (33.833%)  route 0.309ns (66.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.080ns (routing 0.313ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.377ns (routing 0.338ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.080     1.273    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_10/WCLK
    SLICE_X11Y296        RAMD32                                       r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_10/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y296        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.158     1.431 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_10/RAMC/O
                         net (fo=1, routed)           0.309     1.740    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[64]
    SLICE_X13Y299        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.377     1.592    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X13Y299        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[64]/C
                         clock pessimism              0.000     1.592    
                         clock uncertainty            0.046     1.638    
    SLICE_X13Y299        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.060     1.698    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[64]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.042    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        6.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.706ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[pkt_sim_payload_len][26]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 0.107ns (3.533%)  route 2.922ns (96.467%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 12.081 - 10.000 ) 
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.033ns (routing 0.676ns, distribution 1.357ns)
  Clock Net Delay (Destination): 1.899ns (routing 0.611ns, distribution 1.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        2.033     2.259    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X58Y180        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y180        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.338 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.422     3.760    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.788 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2020, routed)        1.500     5.288    axi4lite_interconnect/axi4lite_sw_reg_inst/bbstub_peripheral_aresetn[0]
    SLICE_X39Y300        FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[pkt_sim_payload_len][26]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.899    12.081    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X39Y300        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[pkt_sim_payload_len][26]/C
                         clock pessimism              0.109    12.190    
                         clock uncertainty           -0.130    12.060    
    SLICE_X39Y300        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.994    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[pkt_sim_payload_len][26]
  -------------------------------------------------------------------
                         required time                         11.994    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                  6.706    

Slack (MET) :             6.706ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[rst][26]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 0.107ns (3.533%)  route 2.922ns (96.467%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 12.081 - 10.000 ) 
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.033ns (routing 0.676ns, distribution 1.357ns)
  Clock Net Delay (Destination): 1.899ns (routing 0.611ns, distribution 1.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        2.033     2.259    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X58Y180        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y180        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.338 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.422     3.760    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.788 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2020, routed)        1.500     5.288    axi4lite_interconnect/axi4lite_sw_reg_inst/bbstub_peripheral_aresetn[0]
    SLICE_X39Y300        FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[rst][26]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.899    12.081    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X39Y300        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[rst][26]/C
                         clock pessimism              0.109    12.190    
                         clock uncertainty           -0.130    12.060    
    SLICE_X39Y300        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.994    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[rst][26]
  -------------------------------------------------------------------
                         required time                         11.994    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                  6.706    

Slack (MET) :             6.706ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[rst][27]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 0.107ns (3.533%)  route 2.922ns (96.467%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 12.081 - 10.000 ) 
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.033ns (routing 0.676ns, distribution 1.357ns)
  Clock Net Delay (Destination): 1.899ns (routing 0.611ns, distribution 1.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        2.033     2.259    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X58Y180        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y180        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.338 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.422     3.760    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.788 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2020, routed)        1.500     5.288    axi4lite_interconnect/axi4lite_sw_reg_inst/bbstub_peripheral_aresetn[0]
    SLICE_X39Y300        FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[rst][27]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.899    12.081    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X39Y300        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[rst][27]/C
                         clock pessimism              0.109    12.190    
                         clock uncertainty           -0.130    12.060    
    SLICE_X39Y300        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    11.994    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[rst][27]
  -------------------------------------------------------------------
                         required time                         11.994    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                  6.706    

Slack (MET) :             6.708ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[pkt_sim_enable][26]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 0.107ns (3.536%)  route 2.919ns (96.464%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.080ns = ( 12.080 - 10.000 ) 
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.033ns (routing 0.676ns, distribution 1.357ns)
  Clock Net Delay (Destination): 1.898ns (routing 0.611ns, distribution 1.287ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        2.033     2.259    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X58Y180        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y180        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.338 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.422     3.760    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.788 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2020, routed)        1.497     5.285    axi4lite_interconnect/axi4lite_sw_reg_inst/bbstub_peripheral_aresetn[0]
    SLICE_X39Y300        FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[pkt_sim_enable][26]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.898    12.080    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X39Y300        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[pkt_sim_enable][26]/C
                         clock pessimism              0.109    12.189    
                         clock uncertainty           -0.130    12.059    
    SLICE_X39Y300        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    11.993    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[pkt_sim_enable][26]
  -------------------------------------------------------------------
                         required time                         11.993    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                  6.708    

Slack (MET) :             6.708ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[pkt_sim_enable][27]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 0.107ns (3.536%)  route 2.919ns (96.464%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.080ns = ( 12.080 - 10.000 ) 
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.033ns (routing 0.676ns, distribution 1.357ns)
  Clock Net Delay (Destination): 1.898ns (routing 0.611ns, distribution 1.287ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        2.033     2.259    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X58Y180        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y180        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.338 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.422     3.760    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.788 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2020, routed)        1.497     5.285    axi4lite_interconnect/axi4lite_sw_reg_inst/bbstub_peripheral_aresetn[0]
    SLICE_X39Y300        FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[pkt_sim_enable][27]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.898    12.080    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X39Y300        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[pkt_sim_enable][27]/C
                         clock pessimism              0.109    12.189    
                         clock uncertainty           -0.130    12.059    
    SLICE_X39Y300        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066    11.993    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[pkt_sim_enable][27]
  -------------------------------------------------------------------
                         required time                         11.993    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                  6.708    

Slack (MET) :             6.708ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[pkt_sim_period][26]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 0.107ns (3.536%)  route 2.919ns (96.464%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.080ns = ( 12.080 - 10.000 ) 
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.033ns (routing 0.676ns, distribution 1.357ns)
  Clock Net Delay (Destination): 1.898ns (routing 0.611ns, distribution 1.287ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        2.033     2.259    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X58Y180        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y180        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.338 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.422     3.760    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.788 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2020, routed)        1.497     5.285    axi4lite_interconnect/axi4lite_sw_reg_inst/bbstub_peripheral_aresetn[0]
    SLICE_X39Y300        FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[pkt_sim_period][26]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.898    12.080    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X39Y300        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[pkt_sim_period][26]/C
                         clock pessimism              0.109    12.189    
                         clock uncertainty           -0.130    12.059    
    SLICE_X39Y300        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    11.993    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[pkt_sim_period][26]
  -------------------------------------------------------------------
                         required time                         11.993    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                  6.708    

Slack (MET) :             6.708ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[pkt_sim_period][27]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 0.107ns (3.536%)  route 2.919ns (96.464%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.080ns = ( 12.080 - 10.000 ) 
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.033ns (routing 0.676ns, distribution 1.357ns)
  Clock Net Delay (Destination): 1.898ns (routing 0.611ns, distribution 1.287ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        2.033     2.259    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X58Y180        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y180        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.338 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.422     3.760    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.788 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2020, routed)        1.497     5.285    axi4lite_interconnect/axi4lite_sw_reg_inst/bbstub_peripheral_aresetn[0]
    SLICE_X39Y300        FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[pkt_sim_period][27]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.898    12.080    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X39Y300        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[pkt_sim_period][27]/C
                         clock pessimism              0.109    12.189    
                         clock uncertainty           -0.130    12.059    
    SLICE_X39Y300        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    11.993    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[pkt_sim_period][27]
  -------------------------------------------------------------------
                         required time                         11.993    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                  6.708    

Slack (MET) :             6.714ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[pkt_sim_payload_len][20]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 0.107ns (3.550%)  route 2.907ns (96.450%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.074ns = ( 12.074 - 10.000 ) 
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.033ns (routing 0.676ns, distribution 1.357ns)
  Clock Net Delay (Destination): 1.892ns (routing 0.611ns, distribution 1.281ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        2.033     2.259    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X58Y180        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y180        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.338 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.422     3.760    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.788 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2020, routed)        1.485     5.273    axi4lite_interconnect/axi4lite_sw_reg_inst/bbstub_peripheral_aresetn[0]
    SLICE_X40Y300        FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[pkt_sim_payload_len][20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.892    12.074    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X40Y300        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[pkt_sim_payload_len][20]/C
                         clock pessimism              0.109    12.183    
                         clock uncertainty           -0.130    12.053    
    SLICE_X40Y300        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    11.987    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[pkt_sim_payload_len][20]
  -------------------------------------------------------------------
                         required time                         11.987    
                         arrival time                          -5.273    
  -------------------------------------------------------------------
                         slack                                  6.714    

Slack (MET) :             6.714ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[pkt_sim_period][20]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 0.107ns (3.550%)  route 2.907ns (96.450%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.074ns = ( 12.074 - 10.000 ) 
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.033ns (routing 0.676ns, distribution 1.357ns)
  Clock Net Delay (Destination): 1.892ns (routing 0.611ns, distribution 1.281ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        2.033     2.259    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X58Y180        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y180        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.338 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.422     3.760    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.788 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2020, routed)        1.485     5.273    axi4lite_interconnect/axi4lite_sw_reg_inst/bbstub_peripheral_aresetn[0]
    SLICE_X40Y300        FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[pkt_sim_period][20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.892    12.074    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X40Y300        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[pkt_sim_period][20]/C
                         clock pessimism              0.109    12.183    
                         clock uncertainty           -0.130    12.053    
    SLICE_X40Y300        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    11.987    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[pkt_sim_period][20]
  -------------------------------------------------------------------
                         required time                         11.987    
                         arrival time                          -5.273    
  -------------------------------------------------------------------
                         slack                                  6.714    

Slack (MET) :             6.714ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[pkt_sim_period][24]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 0.107ns (3.550%)  route 2.907ns (96.450%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.074ns = ( 12.074 - 10.000 ) 
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.033ns (routing 0.676ns, distribution 1.357ns)
  Clock Net Delay (Destination): 1.892ns (routing 0.611ns, distribution 1.281ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        2.033     2.259    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X58Y180        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y180        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.338 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.422     3.760    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.788 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2020, routed)        1.485     5.273    axi4lite_interconnect/axi4lite_sw_reg_inst/bbstub_peripheral_aresetn[0]
    SLICE_X40Y300        FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[pkt_sim_period][24]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.892    12.074    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X40Y300        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[pkt_sim_period][24]/C
                         clock pessimism              0.109    12.183    
                         clock uncertainty           -0.130    12.053    
    SLICE_X40Y300        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    11.987    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[pkt_sim_period][24]
  -------------------------------------------------------------------
                         required time                         11.987    
                         arrival time                          -5.273    
  -------------------------------------------------------------------
                         slack                                  6.714    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.061ns (35.465%)  route 0.111ns (64.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.208ns (routing 0.366ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.364ns (routing 0.411ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.208     1.328    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y39         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.367 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.393    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X25Y39         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.415 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.085     1.500    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X24Y39         FDPE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.364     1.511    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X24Y39         FDPE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.168     1.343    
    SLICE_X24Y39         FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     1.323    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.061ns (35.465%)  route 0.111ns (64.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.208ns (routing 0.366ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.364ns (routing 0.411ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.208     1.328    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y39         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.367 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.393    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X25Y39         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.415 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.085     1.500    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X24Y39         FDCE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.364     1.511    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X24Y39         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.168     1.343    
    SLICE_X24Y39         FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.323    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.061ns (35.465%)  route 0.111ns (64.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.208ns (routing 0.366ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.364ns (routing 0.411ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.208     1.328    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y39         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.367 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.393    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X25Y39         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.415 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.085     1.500    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X24Y39         FDCE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.364     1.511    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X24Y39         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.168     1.343    
    SLICE_X24Y39         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.323    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.061ns (35.465%)  route 0.111ns (64.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.208ns (routing 0.366ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.364ns (routing 0.411ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.208     1.328    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y39         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.367 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.393    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X25Y39         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.415 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.085     1.500    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X24Y39         FDCE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.364     1.511    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X24Y39         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.168     1.343    
    SLICE_X24Y39         FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     1.323    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.061ns (35.465%)  route 0.111ns (64.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.208ns (routing 0.366ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.364ns (routing 0.411ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.208     1.328    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y39         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.367 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.393    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X25Y39         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.415 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.085     1.500    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X24Y39         FDCE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.364     1.511    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X24Y39         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.168     1.343    
    SLICE_X24Y39         FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.323    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.061ns (35.673%)  route 0.110ns (64.327%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.208ns (routing 0.366ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.362ns (routing 0.411ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.208     1.328    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y39         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.367 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.393    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X25Y39         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.415 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.084     1.499    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X24Y39         FDCE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.362     1.509    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X24Y39         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.168     1.341    
    SLICE_X24Y39         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.321    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.061ns (35.673%)  route 0.110ns (64.327%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.208ns (routing 0.366ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.362ns (routing 0.411ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.208     1.328    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y39         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.367 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.393    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X25Y39         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.415 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.084     1.499    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X24Y39         FDCE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.362     1.509    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X24Y39         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.168     1.341    
    SLICE_X24Y39         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.321    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.061ns (35.673%)  route 0.110ns (64.327%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.208ns (routing 0.366ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.362ns (routing 0.411ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.208     1.328    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y39         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.367 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.393    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X25Y39         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.415 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.084     1.499    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X24Y39         FDCE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.362     1.509    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X24Y39         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.168     1.341    
    SLICE_X24Y39         FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     1.321    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.061ns (35.673%)  route 0.110ns (64.327%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.208ns (routing 0.366ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.362ns (routing 0.411ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.208     1.328    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y39         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.367 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.393    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X25Y39         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.415 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.084     1.499    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X24Y39         FDCE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.362     1.509    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X24Y39         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.168     1.341    
    SLICE_X24Y39         FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     1.321    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.061ns (35.673%)  route 0.110ns (64.327%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.208ns (routing 0.366ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.362ns (routing 0.411ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.208     1.328    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y39         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.367 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.393    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X25Y39         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.415 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.084     1.499    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X24Y39         FDCE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=7630, routed)        1.362     1.509    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X24Y39         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.168     1.341    
    SLICE_X24Y39         FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     1.321    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.178    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rxoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        5.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.857ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.081ns (20.558%)  route 0.313ns (79.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.739ns = ( 7.139 - 6.400 ) 
    Source Clock Delay      (SCD):    0.852ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.636ns (routing 0.001ns, distribution 0.635ns)
  Clock Net Delay (Destination): 0.546ns (routing 0.001ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.636     0.852    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X15Y248        FDRE                                         r  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y248        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.933 f  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/Q
                         net (fo=143, routed)         0.313     1.246    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X15Y250        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.546     7.139    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X15Y250        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.077     7.216    
                         clock uncertainty           -0.046     7.169    
    SLICE_X15Y250        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     7.103    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          7.103    
                         arrival time                          -1.246    
  -------------------------------------------------------------------
                         slack                                  5.857    

Slack (MET) :             5.857ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.081ns (20.558%)  route 0.313ns (79.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.739ns = ( 7.139 - 6.400 ) 
    Source Clock Delay      (SCD):    0.852ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.636ns (routing 0.001ns, distribution 0.635ns)
  Clock Net Delay (Destination): 0.546ns (routing 0.001ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.636     0.852    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X15Y248        FDRE                                         r  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y248        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.933 f  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/Q
                         net (fo=143, routed)         0.313     1.246    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X15Y250        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.546     7.139    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X15Y250        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.077     7.216    
                         clock uncertainty           -0.046     7.169    
    SLICE_X15Y250        FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.066     7.103    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          7.103    
                         arrival time                          -1.246    
  -------------------------------------------------------------------
                         slack                                  5.857    

Slack (MET) :             5.857ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.081ns (20.558%)  route 0.313ns (79.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.739ns = ( 7.139 - 6.400 ) 
    Source Clock Delay      (SCD):    0.852ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.636ns (routing 0.001ns, distribution 0.635ns)
  Clock Net Delay (Destination): 0.546ns (routing 0.001ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.636     0.852    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X15Y248        FDRE                                         r  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y248        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.933 f  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/Q
                         net (fo=143, routed)         0.313     1.246    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X15Y250        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.546     7.139    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X15Y250        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.077     7.216    
                         clock uncertainty           -0.046     7.169    
    SLICE_X15Y250        FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.066     7.103    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          7.103    
                         arrival time                          -1.246    
  -------------------------------------------------------------------
                         slack                                  5.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.040ns (21.739%)  route 0.144ns (78.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.482ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Net Delay (Source):      0.356ns (routing 0.001ns, distribution 0.355ns)
  Clock Net Delay (Destination): 0.402ns (routing 0.001ns, distribution 0.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.356     0.482    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X15Y248        FDRE                                         r  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y248        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.522 f  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/Q
                         net (fo=143, routed)         0.144     0.666    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X15Y250        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.402     0.542    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X15Y250        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.046     0.496    
    SLICE_X15Y250        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     0.476    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.476    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.040ns (21.739%)  route 0.144ns (78.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.482ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Net Delay (Source):      0.356ns (routing 0.001ns, distribution 0.355ns)
  Clock Net Delay (Destination): 0.402ns (routing 0.001ns, distribution 0.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.356     0.482    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X15Y248        FDRE                                         r  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y248        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.522 f  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/Q
                         net (fo=143, routed)         0.144     0.666    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X15Y250        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.402     0.542    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X15Y250        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.046     0.496    
    SLICE_X15Y250        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.020     0.476    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.476    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.040ns (21.739%)  route 0.144ns (78.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.482ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Net Delay (Source):      0.356ns (routing 0.001ns, distribution 0.355ns)
  Clock Net Delay (Destination): 0.402ns (routing 0.001ns, distribution 0.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.356     0.482    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X15Y248        FDRE                                         r  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y248        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.522 f  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/Q
                         net (fo=143, routed)         0.144     0.666    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X15Y250        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.402     0.542    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X15Y250        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.046     0.496    
    SLICE_X15Y250        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     0.476    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.476    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.190    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  txoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        4.713ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.677ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.713ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.076ns (29.119%)  route 0.185ns (70.881%))
  Logic Levels:           0  
  Clock Path Skew:        -1.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.752ns = ( 7.152 - 6.400 ) 
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.851ns (routing 0.908ns, distribution 0.943ns)
  Clock Net Delay (Destination): 0.559ns (routing 0.001ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.851     2.066    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X20Y247        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y247        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.142 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/Q
                         net (fo=1, routed)           0.185     2.327    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[0]
    SLICE_X20Y247        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.559     7.152    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X20Y247        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.000     7.152    
                         clock uncertainty           -0.046     7.106    
    SLICE_X20Y247        FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.066     7.040    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          7.040    
                         arrival time                          -2.327    
  -------------------------------------------------------------------
                         slack                                  4.713    

Slack (MET) :             4.713ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.076ns (29.119%)  route 0.185ns (70.881%))
  Logic Levels:           0  
  Clock Path Skew:        -1.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.751ns = ( 7.151 - 6.400 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.850ns (routing 0.908ns, distribution 0.942ns)
  Clock Net Delay (Destination): 0.558ns (routing 0.001ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.850     2.065    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X20Y248        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y248        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.141 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/Q
                         net (fo=1, routed)           0.185     2.326    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[1]
    SLICE_X20Y248        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.558     7.151    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X20Y248        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.000     7.151    
                         clock uncertainty           -0.046     7.105    
    SLICE_X20Y248        FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.066     7.039    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          7.039    
                         arrival time                          -2.326    
  -------------------------------------------------------------------
                         slack                                  4.713    

Slack (MET) :             4.713ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.076ns (29.119%)  route 0.185ns (70.881%))
  Logic Levels:           0  
  Clock Path Skew:        -1.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.751ns = ( 7.151 - 6.400 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.850ns (routing 0.908ns, distribution 0.942ns)
  Clock Net Delay (Destination): 0.558ns (routing 0.001ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.850     2.065    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X20Y249        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y249        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.141 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/Q
                         net (fo=1, routed)           0.185     2.326    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[2]
    SLICE_X20Y249        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.558     7.151    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X20Y249        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.000     7.151    
                         clock uncertainty           -0.046     7.105    
    SLICE_X20Y249        FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.066     7.039    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          7.039    
                         arrival time                          -2.326    
  -------------------------------------------------------------------
                         slack                                  4.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.038ns (32.759%)  route 0.078ns (67.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.553ns
    Source Clock Delay      (SCD):    1.140ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.015ns (routing 0.493ns, distribution 0.522ns)
  Clock Net Delay (Destination): 0.413ns (routing 0.001ns, distribution 0.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.015     1.140    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X20Y248        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y248        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.178 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/Q
                         net (fo=1, routed)           0.078     1.256    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[1]
    SLICE_X20Y248        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.413     0.553    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X20Y248        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.000     0.553    
                         clock uncertainty            0.046     0.599    
    SLICE_X20Y248        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     0.579    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.579    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.038ns (32.759%)  route 0.078ns (67.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.553ns
    Source Clock Delay      (SCD):    1.140ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.015ns (routing 0.493ns, distribution 0.522ns)
  Clock Net Delay (Destination): 0.413ns (routing 0.001ns, distribution 0.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.015     1.140    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X20Y249        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y249        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.178 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/Q
                         net (fo=1, routed)           0.078     1.256    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[2]
    SLICE_X20Y249        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.413     0.553    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X20Y249        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.000     0.553    
                         clock uncertainty            0.046     0.599    
    SLICE_X20Y249        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     0.579    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.579    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.038ns (32.759%)  route 0.078ns (67.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.553ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.016ns (routing 0.493ns, distribution 0.523ns)
  Clock Net Delay (Destination): 0.413ns (routing 0.001ns, distribution 0.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.016     1.141    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X20Y247        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y247        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.179 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/Q
                         net (fo=1, routed)           0.078     1.257    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[0]
    SLICE_X20Y247        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.413     0.553    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X20Y247        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.000     0.553    
                         clock uncertainty            0.046     0.599    
    SLICE_X20Y247        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     0.579    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.579    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.678    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rxoutclk_out[0]_1
  To Clock:  rxoutclk_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        4.374ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.857ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.374ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 0.080ns (4.381%)  route 1.746ns (95.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.680ns = ( 7.080 - 6.400 ) 
    Source Clock Delay      (SCD):    0.798ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.582ns (routing 0.001ns, distribution 0.581ns)
  Clock Net Delay (Destination): 0.487ns (routing 0.001ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.582     0.798    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X6Y256         FDRE                                         r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y256         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     0.878 f  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/Q
                         net (fo=143, routed)         1.746     2.624    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X9Y256         FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.487     7.080    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X9Y256         FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.030     7.110    
                         clock uncertainty           -0.046     7.064    
    SLICE_X9Y256         FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     6.998    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          6.998    
                         arrival time                          -2.624    
  -------------------------------------------------------------------
                         slack                                  4.374    

Slack (MET) :             4.374ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 0.080ns (4.381%)  route 1.746ns (95.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.680ns = ( 7.080 - 6.400 ) 
    Source Clock Delay      (SCD):    0.798ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.582ns (routing 0.001ns, distribution 0.581ns)
  Clock Net Delay (Destination): 0.487ns (routing 0.001ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.582     0.798    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X6Y256         FDRE                                         r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y256         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     0.878 f  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/Q
                         net (fo=143, routed)         1.746     2.624    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X9Y256         FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.487     7.080    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X9Y256         FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.030     7.110    
                         clock uncertainty           -0.046     7.064    
    SLICE_X9Y256         FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.066     6.998    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          6.998    
                         arrival time                          -2.624    
  -------------------------------------------------------------------
                         slack                                  4.374    

Slack (MET) :             4.374ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 0.080ns (4.381%)  route 1.746ns (95.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.680ns = ( 7.080 - 6.400 ) 
    Source Clock Delay      (SCD):    0.798ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.582ns (routing 0.001ns, distribution 0.581ns)
  Clock Net Delay (Destination): 0.487ns (routing 0.001ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.582     0.798    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X6Y256         FDRE                                         r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y256         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     0.878 f  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/Q
                         net (fo=143, routed)         1.746     2.624    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X9Y256         FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.487     7.080    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X9Y256         FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.030     7.110    
                         clock uncertainty           -0.046     7.064    
    SLICE_X9Y256         FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.066     6.998    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          6.998    
                         arrival time                          -2.624    
  -------------------------------------------------------------------
                         slack                                  4.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.040ns (4.566%)  route 0.836ns (95.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.507ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Net Delay (Source):      0.324ns (routing 0.001ns, distribution 0.323ns)
  Clock Net Delay (Destination): 0.367ns (routing 0.001ns, distribution 0.366ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.324     0.450    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X6Y256         FDRE                                         r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y256         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     0.490 f  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/Q
                         net (fo=143, routed)         0.836     1.326    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X9Y256         FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.367     0.507    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X9Y256         FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.018     0.489    
    SLICE_X9Y256         FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     0.469    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.469    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.040ns (4.566%)  route 0.836ns (95.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.507ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Net Delay (Source):      0.324ns (routing 0.001ns, distribution 0.323ns)
  Clock Net Delay (Destination): 0.367ns (routing 0.001ns, distribution 0.366ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.324     0.450    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X6Y256         FDRE                                         r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y256         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     0.490 f  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/Q
                         net (fo=143, routed)         0.836     1.326    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X9Y256         FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.367     0.507    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X9Y256         FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.018     0.489    
    SLICE_X9Y256         FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.020     0.469    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.469    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.040ns (4.566%)  route 0.836ns (95.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.507ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Net Delay (Source):      0.324ns (routing 0.001ns, distribution 0.323ns)
  Clock Net Delay (Destination): 0.367ns (routing 0.001ns, distribution 0.366ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.324     0.450    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X6Y256         FDRE                                         r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y256         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     0.490 f  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/Q
                         net (fo=143, routed)         0.836     1.326    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X9Y256         FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.367     0.507    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X9Y256         FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.018     0.489    
    SLICE_X9Y256         FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     0.469    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.469    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.857    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  txoutclk_out[0]_1
  To Clock:  rxoutclk_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        4.893ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.566ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.893ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.079ns (27.817%)  route 0.205ns (72.183%))
  Logic Levels:           0  
  Clock Path Skew:        -1.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.712ns = ( 7.112 - 6.400 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.608ns (routing 0.532ns, distribution 1.076ns)
  Clock Net Delay (Destination): 0.519ns (routing 0.001ns, distribution 0.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.608     1.823    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X17Y273        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y273        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.902 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/Q
                         net (fo=1, routed)           0.205     2.107    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[1]
    SLICE_X17Y273        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.519     7.112    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X17Y273        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.000     7.112    
                         clock uncertainty           -0.046     7.066    
    SLICE_X17Y273        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     7.000    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          7.000    
                         arrival time                          -2.107    
  -------------------------------------------------------------------
                         slack                                  4.893    

Slack (MET) :             4.894ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.079ns (27.817%)  route 0.205ns (72.183%))
  Logic Levels:           0  
  Clock Path Skew:        -1.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.714ns = ( 7.114 - 6.400 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.609ns (routing 0.532ns, distribution 1.077ns)
  Clock Net Delay (Destination): 0.521ns (routing 0.001ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.609     1.824    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X17Y274        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y274        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.903 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/Q
                         net (fo=1, routed)           0.205     2.108    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[2]
    SLICE_X17Y274        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.521     7.114    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X17Y274        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.000     7.114    
                         clock uncertainty           -0.046     7.068    
    SLICE_X17Y274        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     7.002    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          7.002    
                         arrival time                          -2.108    
  -------------------------------------------------------------------
                         slack                                  4.894    

Slack (MET) :             4.932ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.079ns (32.114%)  route 0.167ns (67.886%))
  Logic Levels:           0  
  Clock Path Skew:        -1.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.711ns = ( 7.111 - 6.400 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.606ns (routing 0.532ns, distribution 1.074ns)
  Clock Net Delay (Destination): 0.518ns (routing 0.001ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.606     1.821    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X16Y272        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y272        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.900 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/Q
                         net (fo=1, routed)           0.167     2.067    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[0]
    SLICE_X17Y272        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.518     7.111    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X17Y272        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.000     7.111    
                         clock uncertainty           -0.046     7.065    
    SLICE_X17Y272        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     6.999    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          6.999    
                         arrival time                          -2.067    
  -------------------------------------------------------------------
                         slack                                  4.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.039ns (36.111%)  route 0.069ns (63.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.525ns
    Source Clock Delay      (SCD):    1.009ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.884ns (routing 0.288ns, distribution 0.596ns)
  Clock Net Delay (Destination): 0.385ns (routing 0.001ns, distribution 0.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        0.884     1.009    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X16Y272        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y272        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.048 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/Q
                         net (fo=1, routed)           0.069     1.117    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[0]
    SLICE_X17Y272        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.385     0.525    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X17Y272        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.000     0.525    
                         clock uncertainty            0.046     0.571    
    SLICE_X17Y272        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     0.551    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.551    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.039ns (30.709%)  route 0.088ns (69.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.526ns
    Source Clock Delay      (SCD):    1.009ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.884ns (routing 0.288ns, distribution 0.596ns)
  Clock Net Delay (Destination): 0.386ns (routing 0.001ns, distribution 0.385ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        0.884     1.009    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X17Y273        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y273        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.048 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/Q
                         net (fo=1, routed)           0.088     1.136    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[1]
    SLICE_X17Y273        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.386     0.526    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X17Y273        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.000     0.526    
                         clock uncertainty            0.046     0.572    
    SLICE_X17Y273        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     0.552    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.039ns (30.709%)  route 0.088ns (69.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.526ns
    Source Clock Delay      (SCD):    1.010ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.885ns (routing 0.288ns, distribution 0.597ns)
  Clock Net Delay (Destination): 0.386ns (routing 0.001ns, distribution 0.385ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        0.885     1.010    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X17Y274        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y274        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.049 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/Q
                         net (fo=1, routed)           0.088     1.137    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[2]
    SLICE_X17Y274        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.386     0.526    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X17Y274        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.000     0.526    
                         clock uncertainty            0.046     0.572    
    SLICE_X17Y274        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     0.552    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.585    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rxoutclk_out[0]_2
  To Clock:  rxoutclk_out[0]_2

Setup :            0  Failing Endpoints,  Worst Slack        5.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.516ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.009ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_2 rise@6.400ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.079ns (6.529%)  route 1.131ns (93.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 7.705 - 6.400 ) 
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.212ns (routing 0.344ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.313ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.212     1.428    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X1Y277         FDRE                                         r  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y277         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     1.507 f  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/Q
                         net (fo=143, routed)         1.131     2.638    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X3Y301         FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.112     7.705    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X3Y301         FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.054     7.759    
                         clock uncertainty           -0.046     7.713    
    SLICE_X3Y301         FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     7.647    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          7.647    
                         arrival time                          -2.638    
  -------------------------------------------------------------------
                         slack                                  5.009    

Slack (MET) :             5.009ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_2 rise@6.400ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.079ns (6.529%)  route 1.131ns (93.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 7.705 - 6.400 ) 
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.212ns (routing 0.344ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.313ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.212     1.428    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X1Y277         FDRE                                         r  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y277         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     1.507 f  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/Q
                         net (fo=143, routed)         1.131     2.638    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X3Y301         FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.112     7.705    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X3Y301         FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.054     7.759    
                         clock uncertainty           -0.046     7.713    
    SLICE_X3Y301         FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.066     7.647    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          7.647    
                         arrival time                          -2.638    
  -------------------------------------------------------------------
                         slack                                  5.009    

Slack (MET) :             5.009ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_2 rise@6.400ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.079ns (6.529%)  route 1.131ns (93.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 7.705 - 6.400 ) 
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.212ns (routing 0.344ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.313ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.212     1.428    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X1Y277         FDRE                                         r  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y277         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     1.507 f  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/Q
                         net (fo=143, routed)         1.131     2.638    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X3Y301         FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.112     7.705    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X3Y301         FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.054     7.759    
                         clock uncertainty           -0.046     7.713    
    SLICE_X3Y301         FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.066     7.647    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          7.647    
                         arrival time                          -2.638    
  -------------------------------------------------------------------
                         slack                                  5.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_2 rise@0.000ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.040ns (6.678%)  route 0.559ns (93.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.794ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Net Delay (Source):      0.668ns (routing 0.188ns, distribution 0.480ns)
  Clock Net Delay (Destination): 0.791ns (routing 0.208ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.668     0.794    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X1Y277         FDRE                                         r  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y277         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     0.834 f  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/Q
                         net (fo=143, routed)         0.559     1.393    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X3Y301         FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.791     0.931    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X3Y301         FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.034     0.897    
    SLICE_X3Y301         FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     0.877    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_2 rise@0.000ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.040ns (6.678%)  route 0.559ns (93.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.794ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Net Delay (Source):      0.668ns (routing 0.188ns, distribution 0.480ns)
  Clock Net Delay (Destination): 0.791ns (routing 0.208ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.668     0.794    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X1Y277         FDRE                                         r  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y277         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     0.834 f  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/Q
                         net (fo=143, routed)         0.559     1.393    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X3Y301         FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.791     0.931    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X3Y301         FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.034     0.897    
    SLICE_X3Y301         FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.020     0.877    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_2 rise@0.000ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.040ns (6.678%)  route 0.559ns (93.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.794ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Net Delay (Source):      0.668ns (routing 0.188ns, distribution 0.480ns)
  Clock Net Delay (Destination): 0.791ns (routing 0.208ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.668     0.794    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X1Y277         FDRE                                         r  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y277         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     0.834 f  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/Q
                         net (fo=143, routed)         0.559     1.393    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X3Y301         FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.791     0.931    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X3Y301         FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.034     0.897    
    SLICE_X3Y301         FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     0.877    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.516    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  txoutclk_out[0]_2
  To Clock:  rxoutclk_out[0]_2

Setup :            0  Failing Endpoints,  Worst Slack        5.562ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.562ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_2 rise@6.400ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.076ns (19.487%)  route 0.314ns (80.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 7.705 - 6.400 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.426ns (routing 0.338ns, distribution 1.088ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.313ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.426     1.641    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X5Y303         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y303         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     1.717 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/Q
                         net (fo=1, routed)           0.314     2.031    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[2]
    SLICE_X5Y305         FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.112     7.705    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X5Y305         FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.000     7.705    
                         clock uncertainty           -0.046     7.659    
    SLICE_X5Y305         FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.066     7.593    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          7.593    
                         arrival time                          -2.031    
  -------------------------------------------------------------------
                         slack                                  5.562    

Slack (MET) :             5.650ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_2 rise@6.400ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.079ns (25.649%)  route 0.229ns (74.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 7.711 - 6.400 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.426ns (routing 0.338ns, distribution 1.088ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.313ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.426     1.641    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X5Y303         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y303         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.720 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/Q
                         net (fo=1, routed)           0.229     1.949    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[1]
    SLICE_X5Y304         FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.118     7.711    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X5Y304         FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.000     7.711    
                         clock uncertainty           -0.046     7.665    
    SLICE_X5Y304         FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.066     7.599    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          7.599    
                         arrival time                          -1.949    
  -------------------------------------------------------------------
                         slack                                  5.650    

Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_2 rise@6.400ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.076ns (29.119%)  route 0.185ns (70.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 7.706 - 6.400 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.426ns (routing 0.338ns, distribution 1.088ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.313ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.426     1.641    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X5Y303         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y303         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.717 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/Q
                         net (fo=1, routed)           0.185     1.902    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[0]
    SLICE_X5Y303         FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.113     7.706    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X5Y303         FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.000     7.706    
                         clock uncertainty           -0.046     7.660    
    SLICE_X5Y303         FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.066     7.594    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          7.594    
                         arrival time                          -1.902    
  -------------------------------------------------------------------
                         slack                                  5.692    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_2 rise@0.000ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.038ns (32.759%)  route 0.078ns (67.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.784ns (routing 0.184ns, distribution 0.600ns)
  Clock Net Delay (Destination): 0.795ns (routing 0.208ns, distribution 0.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        0.784     0.909    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X5Y303         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y303         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.947 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/Q
                         net (fo=1, routed)           0.078     1.025    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[0]
    SLICE_X5Y303         FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.795     0.935    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X5Y303         FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.000     0.935    
                         clock uncertainty            0.046     0.981    
    SLICE_X5Y303         FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     0.961    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_2 rise@0.000ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.784ns (routing 0.184ns, distribution 0.600ns)
  Clock Net Delay (Destination): 0.799ns (routing 0.208ns, distribution 0.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        0.784     0.909    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X5Y303         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y303         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.948 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/Q
                         net (fo=1, routed)           0.099     1.047    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[1]
    SLICE_X5Y304         FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.799     0.939    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X5Y304         FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.000     0.939    
                         clock uncertainty            0.046     0.985    
    SLICE_X5Y304         FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     0.965    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_2 rise@0.000ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.037ns (20.670%)  route 0.142ns (79.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.784ns (routing 0.184ns, distribution 0.600ns)
  Clock Net Delay (Destination): 0.794ns (routing 0.208ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        0.784     0.909    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X5Y303         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y303         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.946 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/Q
                         net (fo=1, routed)           0.142     1.088    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[2]
    SLICE_X5Y305         FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.794     0.934    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X5Y305         FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.000     0.934    
                         clock uncertainty            0.046     0.980    
    SLICE_X5Y305         FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     0.960    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.128    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rxoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        4.967ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.080ns (3.426%)  route 2.255ns (96.574%))
  Logic Levels:           0  
  Clock Path Skew:        1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 8.261 - 6.400 ) 
    Source Clock Delay      (SCD):    0.847ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.631ns (routing 0.001ns, distribution 0.630ns)
  Clock Net Delay (Destination): 1.669ns (routing 0.825ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.631     0.847    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X15Y248        FDRE                                         r  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y248        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     0.927 f  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           2.255     3.182    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X16Y248        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.669     8.261    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X16Y248        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.000     8.261    
                         clock uncertainty           -0.046     8.215    
    SLICE_X16Y248        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     8.149    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          8.149    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.080ns (3.426%)  route 2.255ns (96.574%))
  Logic Levels:           0  
  Clock Path Skew:        1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 8.261 - 6.400 ) 
    Source Clock Delay      (SCD):    0.847ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.631ns (routing 0.001ns, distribution 0.630ns)
  Clock Net Delay (Destination): 1.669ns (routing 0.825ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.631     0.847    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X15Y248        FDRE                                         r  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y248        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     0.927 f  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           2.255     3.182    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X16Y248        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.669     8.261    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X16Y248        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.000     8.261    
                         clock uncertainty           -0.046     8.215    
    SLICE_X16Y248        FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.066     8.149    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          8.149    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.080ns (3.426%)  route 2.255ns (96.574%))
  Logic Levels:           0  
  Clock Path Skew:        1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 8.261 - 6.400 ) 
    Source Clock Delay      (SCD):    0.847ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.631ns (routing 0.001ns, distribution 0.630ns)
  Clock Net Delay (Destination): 1.669ns (routing 0.825ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.631     0.847    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X15Y248        FDRE                                         r  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y248        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     0.927 f  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           2.255     3.182    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X16Y248        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.669     8.261    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X16Y248        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.000     8.261    
                         clock uncertainty           -0.046     8.215    
    SLICE_X16Y248        FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.066     8.149    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          8.149    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             5.064ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.079ns (3.578%)  route 2.129ns (96.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.837ns = ( 8.237 - 6.400 ) 
    Source Clock Delay      (SCD):    0.853ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.637ns (routing 0.001ns, distribution 0.636ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.825ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.637     0.853    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X19Y244        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y244        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.932 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/Q
                         net (fo=1, routed)           2.129     3.061    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[1]
    SLICE_X19Y244        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.645     8.237    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X19Y244        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.000     8.237    
                         clock uncertainty           -0.046     8.191    
    SLICE_X19Y244        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     8.125    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          8.125    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  5.064    

Slack (MET) :             5.125ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 0.079ns (3.680%)  route 2.068ns (96.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 8.236 - 6.400 ) 
    Source Clock Delay      (SCD):    0.852ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.636ns (routing 0.001ns, distribution 0.635ns)
  Clock Net Delay (Destination): 1.644ns (routing 0.825ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.636     0.852    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X19Y245        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y245        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.931 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/Q
                         net (fo=1, routed)           2.068     2.999    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[2]
    SLICE_X19Y245        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.644     8.236    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X19Y245        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.000     8.236    
                         clock uncertainty           -0.046     8.190    
    SLICE_X19Y245        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     8.124    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          8.124    
                         arrival time                          -2.999    
  -------------------------------------------------------------------
                         slack                                  5.125    

Slack (MET) :             5.261ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.011ns  (logic 0.079ns (3.928%)  route 1.932ns (96.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.837ns = ( 8.237 - 6.400 ) 
    Source Clock Delay      (SCD):    0.853ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.637ns (routing 0.001ns, distribution 0.636ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.825ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.637     0.853    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X19Y243        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y243        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.932 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/Q
                         net (fo=1, routed)           1.932     2.864    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[0]
    SLICE_X19Y243        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.645     8.237    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X19Y243        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.000     8.237    
                         clock uncertainty           -0.046     8.191    
    SLICE_X19Y243        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     8.125    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          8.125    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                  5.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.059ns (4.374%)  route 1.290ns (95.626%))
  Logic Levels:           0  
  Clock Path Skew:        1.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    0.747ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.554ns (routing 0.001ns, distribution 0.553ns)
  Clock Net Delay (Destination): 1.849ns (routing 0.908ns, distribution 0.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.554     0.747    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X19Y243        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y243        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     0.806 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/Q
                         net (fo=1, routed)           1.290     2.096    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[0]
    SLICE_X19Y243        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.849     2.064    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X19Y243        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.000     2.064    
                         clock uncertainty            0.046     2.110    
    SLICE_X19Y243        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.032     2.078    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.059ns (4.019%)  route 1.409ns (95.981%))
  Logic Levels:           0  
  Clock Path Skew:        1.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.746ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.553ns (routing 0.001ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.848ns (routing 0.908ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.553     0.746    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X19Y245        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y245        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     0.805 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/Q
                         net (fo=1, routed)           1.409     2.214    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[2]
    SLICE_X19Y245        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.848     2.063    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X19Y245        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.000     2.063    
                         clock uncertainty            0.046     2.109    
    SLICE_X19Y245        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.032     2.077    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.059ns (3.954%)  route 1.433ns (96.046%))
  Logic Levels:           0  
  Clock Path Skew:        1.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    0.747ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.554ns (routing 0.001ns, distribution 0.553ns)
  Clock Net Delay (Destination): 1.849ns (routing 0.908ns, distribution 0.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.554     0.747    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X19Y244        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y244        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     0.806 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/Q
                         net (fo=1, routed)           1.433     2.239    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[1]
    SLICE_X19Y244        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.849     2.064    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X19Y244        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.000     2.064    
                         clock uncertainty            0.046     2.110    
    SLICE_X19Y244        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.032     2.078    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.060ns (3.722%)  route 1.552ns (96.278%))
  Logic Levels:           0  
  Clock Path Skew:        1.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    0.739ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.546ns (routing 0.001ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.881ns (routing 0.908ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.546     0.739    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X15Y248        FDRE                                         r  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y248        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     0.799 f  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           1.552     2.351    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X16Y248        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.881     2.096    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X16Y248        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.000     2.096    
                         clock uncertainty            0.046     2.142    
    SLICE_X16Y248        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.032     2.110    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.060ns (3.722%)  route 1.552ns (96.278%))
  Logic Levels:           0  
  Clock Path Skew:        1.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    0.739ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.546ns (routing 0.001ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.881ns (routing 0.908ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.546     0.739    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X15Y248        FDRE                                         r  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y248        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     0.799 f  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           1.552     2.351    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X16Y248        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.881     2.096    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X16Y248        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.000     2.096    
                         clock uncertainty            0.046     2.142    
    SLICE_X16Y248        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.032     2.110    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.060ns (3.722%)  route 1.552ns (96.278%))
  Logic Levels:           0  
  Clock Path Skew:        1.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    0.739ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.546ns (routing 0.001ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.881ns (routing 0.908ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.546     0.739    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X15Y248        FDRE                                         r  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y248        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     0.799 f  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           1.552     2.351    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X16Y248        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.881     2.096    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X16Y248        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.000     2.096    
                         clock uncertainty            0.046     2.142    
    SLICE_X16Y248        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.032     2.110    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.241    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        4.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.177ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[29]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.229ns (11.314%)  route 1.795ns (88.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 8.268 - 6.400 ) 
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.908ns, distribution 0.983ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.825ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.891     2.106    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y258        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y258        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.185 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.245     2.430    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X42Y258        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.580 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.550     4.130    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X39Y251        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.676     8.268    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X39Y251        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[29]/C
                         clock pessimism              0.151     8.419    
                         clock uncertainty           -0.046     8.373    
    SLICE_X39Y251        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     8.307    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[29]
  -------------------------------------------------------------------
                         required time                          8.307    
                         arrival time                          -4.130    
  -------------------------------------------------------------------
                         slack                                  4.177    

Slack (MET) :             4.177ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.229ns (11.314%)  route 1.795ns (88.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 8.268 - 6.400 ) 
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.908ns, distribution 0.983ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.825ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.891     2.106    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y258        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y258        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.185 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.245     2.430    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X42Y258        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.580 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.550     4.130    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X39Y251        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.676     8.268    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X39Y251        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]/C
                         clock pessimism              0.151     8.419    
                         clock uncertainty           -0.046     8.373    
    SLICE_X39Y251        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066     8.307    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]
  -------------------------------------------------------------------
                         required time                          8.307    
                         arrival time                          -4.130    
  -------------------------------------------------------------------
                         slack                                  4.177    

Slack (MET) :             4.177ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[31]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.229ns (11.314%)  route 1.795ns (88.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 8.268 - 6.400 ) 
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.908ns, distribution 0.983ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.825ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.891     2.106    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y258        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y258        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.185 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.245     2.430    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X42Y258        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.580 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.550     4.130    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X39Y251        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.676     8.268    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X39Y251        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[31]/C
                         clock pessimism              0.151     8.419    
                         clock uncertainty           -0.046     8.373    
    SLICE_X39Y251        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066     8.307    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[31]
  -------------------------------------------------------------------
                         required time                          8.307    
                         arrival time                          -4.130    
  -------------------------------------------------------------------
                         slack                                  4.177    

Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.229ns (11.331%)  route 1.792ns (88.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.871ns = ( 8.271 - 6.400 ) 
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.908ns, distribution 0.983ns)
  Clock Net Delay (Destination): 1.679ns (routing 0.825ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.891     2.106    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y258        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y258        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.185 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.245     2.430    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X42Y258        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.580 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.547     4.127    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X39Y256        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.679     8.271    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X39Y256        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]/C
                         clock pessimism              0.151     8.422    
                         clock uncertainty           -0.046     8.376    
    SLICE_X39Y256        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     8.310    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]
  -------------------------------------------------------------------
                         required time                          8.310    
                         arrival time                          -4.127    
  -------------------------------------------------------------------
                         slack                                  4.183    

Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[29]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.229ns (11.331%)  route 1.792ns (88.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.871ns = ( 8.271 - 6.400 ) 
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.908ns, distribution 0.983ns)
  Clock Net Delay (Destination): 1.679ns (routing 0.825ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.891     2.106    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y258        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y258        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.185 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.245     2.430    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X42Y258        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.580 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.547     4.127    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X39Y256        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.679     8.271    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X39Y256        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[29]/C
                         clock pessimism              0.151     8.422    
                         clock uncertainty           -0.046     8.376    
    SLICE_X39Y256        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066     8.310    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[29]
  -------------------------------------------------------------------
                         required time                          8.310    
                         arrival time                          -4.127    
  -------------------------------------------------------------------
                         slack                                  4.183    

Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[30]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.229ns (11.331%)  route 1.792ns (88.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.871ns = ( 8.271 - 6.400 ) 
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.908ns, distribution 0.983ns)
  Clock Net Delay (Destination): 1.679ns (routing 0.825ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.891     2.106    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y258        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y258        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.185 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.245     2.430    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X42Y258        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.580 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.547     4.127    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X39Y256        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.679     8.271    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X39Y256        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[30]/C
                         clock pessimism              0.151     8.422    
                         clock uncertainty           -0.046     8.376    
    SLICE_X39Y256        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     8.310    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[30]
  -------------------------------------------------------------------
                         required time                          8.310    
                         arrival time                          -4.127    
  -------------------------------------------------------------------
                         slack                                  4.183    

Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[31]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.229ns (11.331%)  route 1.792ns (88.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.871ns = ( 8.271 - 6.400 ) 
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.908ns, distribution 0.983ns)
  Clock Net Delay (Destination): 1.679ns (routing 0.825ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.891     2.106    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y258        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y258        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.185 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.245     2.430    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X42Y258        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.580 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.547     4.127    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X39Y256        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.679     8.271    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X39Y256        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[31]/C
                         clock pessimism              0.151     8.422    
                         clock uncertainty           -0.046     8.376    
    SLICE_X39Y256        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     8.310    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[31]
  -------------------------------------------------------------------
                         required time                          8.310    
                         arrival time                          -4.127    
  -------------------------------------------------------------------
                         slack                                  4.183    

Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[32]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.018ns  (logic 0.229ns (11.348%)  route 1.789ns (88.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.870ns = ( 8.270 - 6.400 ) 
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.908ns, distribution 0.983ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.825ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.891     2.106    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y258        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y258        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.185 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.245     2.430    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X42Y258        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.580 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.544     4.124    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X39Y256        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.678     8.270    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X39Y256        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[32]/C
                         clock pessimism              0.151     8.421    
                         clock uncertainty           -0.046     8.375    
    SLICE_X39Y256        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     8.309    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[32]
  -------------------------------------------------------------------
                         required time                          8.309    
                         arrival time                          -4.124    
  -------------------------------------------------------------------
                         slack                                  4.185    

Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[33]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.018ns  (logic 0.229ns (11.348%)  route 1.789ns (88.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.870ns = ( 8.270 - 6.400 ) 
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.908ns, distribution 0.983ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.825ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.891     2.106    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y258        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y258        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.185 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.245     2.430    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X42Y258        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.580 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.544     4.124    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X39Y256        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.678     8.270    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X39Y256        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[33]/C
                         clock pessimism              0.151     8.421    
                         clock uncertainty           -0.046     8.375    
    SLICE_X39Y256        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066     8.309    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[33]
  -------------------------------------------------------------------
                         required time                          8.309    
                         arrival time                          -4.124    
  -------------------------------------------------------------------
                         slack                                  4.185    

Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[34]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.018ns  (logic 0.229ns (11.348%)  route 1.789ns (88.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.870ns = ( 8.270 - 6.400 ) 
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.908ns, distribution 0.983ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.825ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.891     2.106    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y258        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y258        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.185 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.245     2.430    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X42Y258        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.580 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.544     4.124    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X39Y256        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.678     8.270    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X39Y256        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[34]/C
                         clock pessimism              0.151     8.421    
                         clock uncertainty           -0.046     8.375    
    SLICE_X39Y256        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066     8.309    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[34]
  -------------------------------------------------------------------
                         required time                          8.309    
                         arrival time                          -4.124    
  -------------------------------------------------------------------
                         slack                                  4.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.040ns (34.188%)  route 0.077ns (65.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.943ns (routing 0.493ns, distribution 0.450ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.551ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        0.943     1.068    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y234        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y234        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.108 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.077     1.185    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X35Y234        FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.075     1.214    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y234        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.129     1.085    
    SLICE_X35Y234        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     1.065    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.075%)  route 0.093ns (69.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      1.005ns (routing 0.493ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.551ns, distribution 0.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.005     1.130    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y235        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y235        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.170 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.093     1.263    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X43Y234        FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.146     1.285    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y234        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.130     1.155    
    SLICE_X43Y234        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.135    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.040ns (29.412%)  route 0.096ns (70.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    1.163ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Net Delay (Source):      1.038ns (routing 0.493ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.179ns (routing 0.551ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.038     1.163    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X44Y244        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y244        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.203 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.096     1.299    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X44Y246        FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.179     1.318    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y246        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.134     1.184    
    SLICE_X44Y246        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     1.164    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.040ns (29.412%)  route 0.096ns (70.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    1.163ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Net Delay (Source):      1.038ns (routing 0.493ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.179ns (routing 0.551ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.038     1.163    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X44Y244        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y244        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.203 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.096     1.299    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X44Y246        FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.179     1.318    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y246        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.134     1.184    
    SLICE_X44Y246        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     1.164    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.040ns (29.412%)  route 0.096ns (70.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    1.163ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Net Delay (Source):      1.038ns (routing 0.493ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.179ns (routing 0.551ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.038     1.163    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X44Y244        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y244        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.203 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.096     1.299    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X44Y246        FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.179     1.318    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y246        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.134     1.184    
    SLICE_X44Y246        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.164    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.040ns (27.778%)  route 0.104ns (72.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      0.943ns (routing 0.493ns, distribution 0.450ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.551ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        0.943     1.068    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y234        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y234        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.108 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.104     1.212    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X35Y235        FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.075     1.214    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y235        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.123     1.091    
    SLICE_X35Y235        FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     1.071    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.040ns (27.778%)  route 0.104ns (72.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      0.943ns (routing 0.493ns, distribution 0.450ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.551ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        0.943     1.068    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y234        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y234        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.108 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.104     1.212    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X35Y235        FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.075     1.214    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y235        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.123     1.091    
    SLICE_X35Y235        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     1.071    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.040ns (27.778%)  route 0.104ns (72.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      0.943ns (routing 0.493ns, distribution 0.450ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.551ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        0.943     1.068    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y234        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y234        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.108 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.104     1.212    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X35Y235        FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.075     1.214    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y235        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.123     1.091    
    SLICE_X35Y235        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     1.071    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.040ns (27.778%)  route 0.104ns (72.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      0.943ns (routing 0.493ns, distribution 0.450ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.551ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        0.943     1.068    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y234        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y234        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.108 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.104     1.212    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X35Y235        FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.075     1.214    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y235        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.123     1.091    
    SLICE_X35Y235        FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                     -0.020     1.071    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.040ns (27.972%)  route 0.103ns (72.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      0.943ns (routing 0.493ns, distribution 0.450ns)
  Clock Net Delay (Destination): 1.073ns (routing 0.551ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        0.943     1.068    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y234        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y234        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.108 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.103     1.211    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X35Y235        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2790, routed)        1.073     1.212    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y235        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.123     1.089    
    SLICE_X35Y235        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.069    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.142    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rxoutclk_out[0]_1
  To Clock:  txoutclk_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        5.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.081ns (3.936%)  route 1.977ns (96.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 8.024 - 6.400 ) 
    Source Clock Delay      (SCD):    0.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.603ns (routing 0.001ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.432ns (routing 0.485ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.603     0.819    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X15Y275        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y275        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.900 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/Q
                         net (fo=1, routed)           1.977     2.877    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[2]
    SLICE_X15Y276        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.432     8.024    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X15Y276        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.000     8.024    
                         clock uncertainty           -0.046     7.978    
    SLICE_X15Y276        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     7.912    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          7.912    
                         arrival time                          -2.877    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.277ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.079ns (4.353%)  route 1.736ns (95.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 8.022 - 6.400 ) 
    Source Clock Delay      (SCD):    0.818ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.602ns (routing 0.001ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.430ns (routing 0.485ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.602     0.818    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X15Y274        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y274        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.897 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/Q
                         net (fo=1, routed)           1.736     2.633    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[0]
    SLICE_X15Y274        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.430     8.022    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X15Y274        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.000     8.022    
                         clock uncertainty           -0.046     7.976    
    SLICE_X15Y274        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     7.910    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          7.910    
                         arrival time                          -2.633    
  -------------------------------------------------------------------
                         slack                                  5.277    

Slack (MET) :             5.353ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.081ns (4.446%)  route 1.741ns (95.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 8.073 - 6.400 ) 
    Source Clock Delay      (SCD):    0.786ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.570ns (routing 0.001ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.481ns (routing 0.485ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.570     0.786    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X10Y259        FDRE                                         r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y259        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.867 f  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           1.741     2.608    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X10Y259        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.481     8.073    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X10Y259        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.000     8.073    
                         clock uncertainty           -0.046     8.027    
    SLICE_X10Y259        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     7.961    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          7.961    
                         arrival time                          -2.608    
  -------------------------------------------------------------------
                         slack                                  5.353    

Slack (MET) :             5.353ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.081ns (4.446%)  route 1.741ns (95.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 8.073 - 6.400 ) 
    Source Clock Delay      (SCD):    0.786ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.570ns (routing 0.001ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.481ns (routing 0.485ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.570     0.786    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X10Y259        FDRE                                         r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y259        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.867 f  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           1.741     2.608    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X10Y259        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.481     8.073    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X10Y259        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.000     8.073    
                         clock uncertainty           -0.046     8.027    
    SLICE_X10Y259        FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.066     7.961    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          7.961    
                         arrival time                          -2.608    
  -------------------------------------------------------------------
                         slack                                  5.353    

Slack (MET) :             5.353ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.081ns (4.446%)  route 1.741ns (95.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 8.073 - 6.400 ) 
    Source Clock Delay      (SCD):    0.786ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.570ns (routing 0.001ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.481ns (routing 0.485ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.570     0.786    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X10Y259        FDRE                                         r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y259        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.867 f  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           1.741     2.608    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X10Y259        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.481     8.073    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X10Y259        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.000     8.073    
                         clock uncertainty           -0.046     8.027    
    SLICE_X10Y259        FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.066     7.961    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          7.961    
                         arrival time                          -2.608    
  -------------------------------------------------------------------
                         slack                                  5.353    

Slack (MET) :             5.358ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.734ns  (logic 0.079ns (4.556%)  route 1.655ns (95.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 8.023 - 6.400 ) 
    Source Clock Delay      (SCD):    0.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.603ns (routing 0.001ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.431ns (routing 0.485ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.603     0.819    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X15Y275        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y275        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.898 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/Q
                         net (fo=1, routed)           1.655     2.553    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[1]
    SLICE_X15Y275        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.431     8.023    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X15Y275        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.000     8.023    
                         clock uncertainty           -0.046     7.977    
    SLICE_X15Y275        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     7.911    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -2.553    
  -------------------------------------------------------------------
                         slack                                  5.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.060ns (4.739%)  route 1.206ns (95.261%))
  Logic Levels:           0  
  Clock Path Skew:        1.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.493ns (routing 0.001ns, distribution 0.492ns)
  Clock Net Delay (Destination): 1.664ns (routing 0.532ns, distribution 1.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.493     0.686    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X10Y259        FDRE                                         r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y259        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     0.746 f  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           1.206     1.952    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X10Y259        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.664     1.879    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X10Y259        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.000     1.879    
                         clock uncertainty            0.046     1.925    
    SLICE_X10Y259        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.032     1.893    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.060ns (4.739%)  route 1.206ns (95.261%))
  Logic Levels:           0  
  Clock Path Skew:        1.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.493ns (routing 0.001ns, distribution 0.492ns)
  Clock Net Delay (Destination): 1.664ns (routing 0.532ns, distribution 1.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.493     0.686    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X10Y259        FDRE                                         r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y259        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     0.746 f  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           1.206     1.952    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X10Y259        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.664     1.879    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X10Y259        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.000     1.879    
                         clock uncertainty            0.046     1.925    
    SLICE_X10Y259        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.032     1.893    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.060ns (4.739%)  route 1.206ns (95.261%))
  Logic Levels:           0  
  Clock Path Skew:        1.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.493ns (routing 0.001ns, distribution 0.492ns)
  Clock Net Delay (Destination): 1.664ns (routing 0.532ns, distribution 1.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.493     0.686    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X10Y259        FDRE                                         r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y259        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     0.746 f  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           1.206     1.952    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X10Y259        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.664     1.879    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X10Y259        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.000     1.879    
                         clock uncertainty            0.046     1.925    
    SLICE_X10Y259        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.032     1.893    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.059ns (4.789%)  route 1.173ns (95.211%))
  Logic Levels:           0  
  Clock Path Skew:        1.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.824ns
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.523ns (routing 0.001ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.609ns (routing 0.532ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.523     0.716    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X15Y275        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y275        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     0.775 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/Q
                         net (fo=1, routed)           1.173     1.948    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[1]
    SLICE_X15Y275        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.609     1.824    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X15Y275        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.000     1.824    
                         clock uncertainty            0.046     1.870    
    SLICE_X15Y275        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.032     1.838    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.059ns (4.668%)  route 1.205ns (95.332%))
  Logic Levels:           0  
  Clock Path Skew:        1.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns
    Source Clock Delay      (SCD):    0.715ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.522ns (routing 0.001ns, distribution 0.521ns)
  Clock Net Delay (Destination): 1.608ns (routing 0.532ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.522     0.715    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X15Y274        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y274        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     0.774 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/Q
                         net (fo=1, routed)           1.205     1.979    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[0]
    SLICE_X15Y274        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.608     1.823    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X15Y274        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.000     1.823    
                         clock uncertainty            0.046     1.869    
    SLICE_X15Y274        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.032     1.837    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.040ns (4.329%)  route 0.884ns (95.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.134ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.342ns (routing 0.001ns, distribution 0.341ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.318ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        0.342     0.468    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X15Y275        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y275        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.508 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/Q
                         net (fo=1, routed)           0.884     1.392    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[2]
    SLICE_X15Y276        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        0.995     1.134    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X15Y276        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.000     1.134    
                         clock uncertainty            0.046     1.180    
    SLICE_X15Y276        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     1.160    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.232    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  txoutclk_out[0]_1
  To Clock:  txoutclk_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        4.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[38]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.170ns (9.019%)  route 1.715ns (90.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 7.947 - 6.400 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.532ns, distribution 1.080ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.485ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.612     1.827    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y268        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y268        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.908 f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.244     2.152    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X38Y268        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.241 f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.471     3.712    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X31Y262        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.355     7.947    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X31Y262        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[38]/C
                         clock pessimism              0.122     8.069    
                         clock uncertainty           -0.046     8.023    
    SLICE_X31Y262        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     7.957    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[38]
  -------------------------------------------------------------------
                         required time                          7.957    
                         arrival time                          -3.712    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.170ns (9.081%)  route 1.702ns (90.919%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 7.943 - 6.400 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.532ns, distribution 1.080ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.485ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.612     1.827    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y268        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y268        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.908 f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.244     2.152    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X38Y268        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.241 f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.458     3.699    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X32Y262        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.351     7.943    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X32Y262        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/C
                         clock pessimism              0.122     8.065    
                         clock uncertainty           -0.046     8.019    
    SLICE_X32Y262        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     7.953    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -3.699    
  -------------------------------------------------------------------
                         slack                                  4.254    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.170ns (9.081%)  route 1.702ns (90.919%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 7.943 - 6.400 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.532ns, distribution 1.080ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.485ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.612     1.827    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y268        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y268        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.908 f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.244     2.152    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X38Y268        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.241 f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.458     3.699    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X32Y262        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.351     7.943    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X32Y262        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/C
                         clock pessimism              0.122     8.065    
                         clock uncertainty           -0.046     8.019    
    SLICE_X32Y262        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066     7.953    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -3.699    
  -------------------------------------------------------------------
                         slack                                  4.254    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[36]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.170ns (9.081%)  route 1.702ns (90.919%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 7.943 - 6.400 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.532ns, distribution 1.080ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.485ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.612     1.827    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y268        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y268        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.908 f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.244     2.152    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X38Y268        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.241 f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.458     3.699    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X32Y262        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.351     7.943    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X32Y262        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[36]/C
                         clock pessimism              0.122     8.065    
                         clock uncertainty           -0.046     8.019    
    SLICE_X32Y262        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066     7.953    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[36]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -3.699    
  -------------------------------------------------------------------
                         slack                                  4.254    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[39]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.170ns (9.081%)  route 1.702ns (90.919%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 7.943 - 6.400 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.532ns, distribution 1.080ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.485ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.612     1.827    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y268        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y268        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.908 f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.244     2.152    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X38Y268        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.241 f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.458     3.699    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X32Y262        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.351     7.943    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X32Y262        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[39]/C
                         clock pessimism              0.122     8.065    
                         clock uncertainty           -0.046     8.019    
    SLICE_X32Y262        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066     7.953    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[39]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -3.699    
  -------------------------------------------------------------------
                         slack                                  4.254    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[45]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.170ns (9.081%)  route 1.702ns (90.919%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 7.943 - 6.400 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.532ns, distribution 1.080ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.485ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.612     1.827    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y268        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y268        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.908 f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.244     2.152    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X38Y268        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.241 f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.458     3.699    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X32Y262        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.351     7.943    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X32Y262        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[45]/C
                         clock pessimism              0.122     8.065    
                         clock uncertainty           -0.046     8.019    
    SLICE_X32Y262        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066     7.953    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[45]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -3.699    
  -------------------------------------------------------------------
                         slack                                  4.254    

Slack (MET) :             4.305ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.076ns (4.236%)  route 1.718ns (95.764%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 7.931 - 6.400 ) 
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.627ns (routing 0.532ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.339ns (routing 0.485ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.627     1.842    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y265        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y265        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.918 f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=148, routed)         1.718     3.636    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X36Y266        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.339     7.931    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y266        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
                         clock pessimism              0.122     8.053    
                         clock uncertainty           -0.046     8.007    
    SLICE_X36Y266        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     7.941    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -3.636    
  -------------------------------------------------------------------
                         slack                                  4.305    

Slack (MET) :             4.305ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.076ns (4.236%)  route 1.718ns (95.764%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 7.931 - 6.400 ) 
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.627ns (routing 0.532ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.339ns (routing 0.485ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.627     1.842    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y265        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y265        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.918 f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=148, routed)         1.718     3.636    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X36Y266        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.339     7.931    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y266        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
                         clock pessimism              0.122     8.053    
                         clock uncertainty           -0.046     8.007    
    SLICE_X36Y266        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     7.941    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -3.636    
  -------------------------------------------------------------------
                         slack                                  4.305    

Slack (MET) :             4.305ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[58]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.076ns (4.236%)  route 1.718ns (95.764%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 7.931 - 6.400 ) 
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.627ns (routing 0.532ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.339ns (routing 0.485ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.627     1.842    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y265        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y265        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.918 f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=148, routed)         1.718     3.636    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X36Y266        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.339     7.931    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y266        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[58]/C
                         clock pessimism              0.122     8.053    
                         clock uncertainty           -0.046     8.007    
    SLICE_X36Y266        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066     7.941    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[58]
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -3.636    
  -------------------------------------------------------------------
                         slack                                  4.305    

Slack (MET) :             4.305ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[62]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.076ns (4.236%)  route 1.718ns (95.764%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 7.931 - 6.400 ) 
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.627ns (routing 0.532ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.339ns (routing 0.485ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.627     1.842    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y265        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y265        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.918 f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=148, routed)         1.718     3.636    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X36Y266        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.339     7.931    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y266        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[62]/C
                         clock pessimism              0.122     8.053    
                         clock uncertainty           -0.046     8.007    
    SLICE_X36Y266        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     7.941    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[62]
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -3.636    
  -------------------------------------------------------------------
                         slack                                  4.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.040ns (25.157%)  route 0.119ns (74.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    1.032ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      0.907ns (routing 0.288ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.036ns (routing 0.318ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        0.907     1.032    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y263        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y263        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.072 f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.119     1.191    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X49Y262        FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.036     1.175    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y262        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.076     1.099    
    SLICE_X49Y262        FDPE (Remov_GFF2_SLICEL_C_PRE)
                                                     -0.020     1.079    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.040ns (25.157%)  route 0.119ns (74.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    1.032ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      0.907ns (routing 0.288ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.036ns (routing 0.318ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        0.907     1.032    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y263        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y263        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.072 f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.119     1.191    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X49Y262        FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.036     1.175    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y262        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.076     1.099    
    SLICE_X49Y262        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.079    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.040ns (25.157%)  route 0.119ns (74.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    1.032ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      0.907ns (routing 0.288ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.036ns (routing 0.318ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        0.907     1.032    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y263        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y263        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.072 f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.119     1.191    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X49Y262        FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.036     1.175    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y262        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.076     1.099    
    SLICE_X49Y262        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.079    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.039ns (31.707%)  route 0.084ns (68.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.121ns
    Source Clock Delay      (SCD):    1.000ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.875ns (routing 0.288ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.982ns (routing 0.318ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        0.875     1.000    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y311        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y311        FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.039 f  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          0.084     1.123    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X32Y311        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        0.982     1.121    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X32Y311        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                         clock pessimism             -0.110     1.011    
    SLICE_X32Y311        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.991    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.040ns (26.846%)  route 0.109ns (73.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.162ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.906ns (routing 0.288ns, distribution 0.618ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.318ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        0.906     1.031    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X50Y265        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y265        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.071 f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.109     1.180    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X50Y264        FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.023     1.162    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y264        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.110     1.052    
    SLICE_X50Y264        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.032    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.040ns (26.846%)  route 0.109ns (73.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.162ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.906ns (routing 0.288ns, distribution 0.618ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.318ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        0.906     1.031    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X50Y265        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y265        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.071 f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.109     1.180    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X50Y264        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.023     1.162    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y264        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.110     1.052    
    SLICE_X50Y264        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.032    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.040ns (26.846%)  route 0.109ns (73.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.162ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.906ns (routing 0.288ns, distribution 0.618ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.318ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        0.906     1.031    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X50Y265        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y265        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.071 f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.109     1.180    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X50Y264        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        1.023     1.162    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y264        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.110     1.052    
    SLICE_X50Y264        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.032    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.039ns (23.780%)  route 0.125ns (76.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.087ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Net Delay (Source):      0.847ns (routing 0.288ns, distribution 0.559ns)
  Clock Net Delay (Destination): 0.948ns (routing 0.318ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        0.847     0.972    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y283        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y283        FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.011 f  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.125     1.136    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/out
    SLICE_X29Y287        FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        0.948     1.087    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X29Y287        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism             -0.102     0.985    
    SLICE_X29Y287        FDPE (Remov_DFF_SLICEL_C_PRE)
                                                     -0.020     0.965    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.039ns (23.780%)  route 0.125ns (76.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.087ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Net Delay (Source):      0.847ns (routing 0.288ns, distribution 0.559ns)
  Clock Net Delay (Destination): 0.948ns (routing 0.318ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        0.847     0.972    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y283        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y283        FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.011 f  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.125     1.136    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_1
    SLICE_X29Y287        FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        0.948     1.087    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X29Y287        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.102     0.985    
    SLICE_X29Y287        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     0.965    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.039ns (23.780%)  route 0.125ns (76.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.087ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Net Delay (Source):      0.847ns (routing 0.288ns, distribution 0.559ns)
  Clock Net Delay (Destination): 0.948ns (routing 0.318ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        0.847     0.972    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y283        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y283        FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.011 f  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.125     1.136    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_1
    SLICE_X29Y287        FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=2790, routed)        0.948     1.087    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X29Y287        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.102     0.985    
    SLICE_X29Y287        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     0.965    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.171    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rxoutclk_out[0]_2
  To Clock:  txoutclk_out[0]_2

Setup :            0  Failing Endpoints,  Worst Slack        5.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_2 rise@6.400ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.076ns (12.083%)  route 0.553ns (87.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 7.854 - 6.400 ) 
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.287ns (routing 0.344ns, distribution 0.943ns)
  Clock Net Delay (Destination): 1.262ns (routing 0.308ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.287     1.503    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X6Y300         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y300         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.579 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/Q
                         net (fo=1, routed)           0.553     2.132    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[0]
    SLICE_X6Y300         FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.262     7.854    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X6Y300         FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.000     7.854    
                         clock uncertainty           -0.046     7.808    
    SLICE_X6Y300         FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.066     7.742    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          7.742    
                         arrival time                          -2.132    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_2 rise@6.400ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.076ns (12.083%)  route 0.553ns (87.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 7.854 - 6.400 ) 
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.287ns (routing 0.344ns, distribution 0.943ns)
  Clock Net Delay (Destination): 1.262ns (routing 0.308ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.287     1.503    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X6Y301         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y301         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.579 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/Q
                         net (fo=1, routed)           0.553     2.132    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[1]
    SLICE_X6Y301         FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.262     7.854    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X6Y301         FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.000     7.854    
                         clock uncertainty           -0.046     7.808    
    SLICE_X6Y301         FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.066     7.742    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          7.742    
                         arrival time                          -2.132    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_2 rise@6.400ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.076ns (12.083%)  route 0.553ns (87.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 7.854 - 6.400 ) 
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.287ns (routing 0.344ns, distribution 0.943ns)
  Clock Net Delay (Destination): 1.262ns (routing 0.308ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.287     1.503    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X6Y302         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y302         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.579 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/Q
                         net (fo=1, routed)           0.553     2.132    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[2]
    SLICE_X6Y302         FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.262     7.854    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X6Y302         FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.000     7.854    
                         clock uncertainty           -0.046     7.808    
    SLICE_X6Y302         FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.066     7.742    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          7.742    
                         arrival time                          -2.132    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_2 rise@6.400ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.080ns (12.841%)  route 0.543ns (87.159%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 7.795 - 6.400 ) 
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.213ns (routing 0.344ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.203ns (routing 0.308ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.213     1.429    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X1Y277         FDRE                                         r  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y277         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     1.509 f  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           0.543     2.052    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X2Y278         FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.203     7.795    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X2Y278         FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.000     7.795    
                         clock uncertainty           -0.046     7.749    
    SLICE_X2Y278         FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     7.683    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          7.683    
                         arrival time                          -2.052    
  -------------------------------------------------------------------
                         slack                                  5.631    

Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_2 rise@6.400ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.080ns (12.841%)  route 0.543ns (87.159%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 7.795 - 6.400 ) 
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.213ns (routing 0.344ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.203ns (routing 0.308ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.213     1.429    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X1Y277         FDRE                                         r  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y277         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     1.509 f  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           0.543     2.052    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X2Y278         FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.203     7.795    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X2Y278         FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.000     7.795    
                         clock uncertainty           -0.046     7.749    
    SLICE_X2Y278         FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.066     7.683    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          7.683    
                         arrival time                          -2.052    
  -------------------------------------------------------------------
                         slack                                  5.631    

Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_2 rise@6.400ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.080ns (12.841%)  route 0.543ns (87.159%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 7.795 - 6.400 ) 
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.213ns (routing 0.344ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.203ns (routing 0.308ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.213     1.429    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X1Y277         FDRE                                         r  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y277         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     1.509 f  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           0.543     2.052    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X2Y278         FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.203     7.795    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X2Y278         FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.000     7.795    
                         clock uncertainty           -0.046     7.749    
    SLICE_X2Y278         FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.066     7.683    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          7.683    
                         arrival time                          -2.052    
  -------------------------------------------------------------------
                         slack                                  5.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_2 rise@0.000ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.058ns (14.251%)  route 0.349ns (85.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.641ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.121ns (routing 0.313ns, distribution 0.808ns)
  Clock Net Delay (Destination): 1.426ns (routing 0.338ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.121     1.314    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X6Y300         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y300         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.372 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/Q
                         net (fo=1, routed)           0.349     1.721    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[0]
    SLICE_X6Y300         FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.426     1.641    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X6Y300         FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.000     1.641    
                         clock uncertainty            0.046     1.687    
    SLICE_X6Y300         FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.032     1.655    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_2 rise@0.000ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.058ns (14.251%)  route 0.349ns (85.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.641ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.121ns (routing 0.313ns, distribution 0.808ns)
  Clock Net Delay (Destination): 1.426ns (routing 0.338ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.121     1.314    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X6Y301         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y301         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.372 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/Q
                         net (fo=1, routed)           0.349     1.721    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[1]
    SLICE_X6Y301         FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.426     1.641    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X6Y301         FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.000     1.641    
                         clock uncertainty            0.046     1.687    
    SLICE_X6Y301         FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.032     1.655    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_2 rise@0.000ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.058ns (14.251%)  route 0.349ns (85.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.641ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.121ns (routing 0.313ns, distribution 0.808ns)
  Clock Net Delay (Destination): 1.426ns (routing 0.338ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.121     1.314    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X6Y302         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y302         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.372 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/Q
                         net (fo=1, routed)           0.349     1.721    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[2]
    SLICE_X6Y302         FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.426     1.641    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X6Y302         FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.000     1.641    
                         clock uncertainty            0.046     1.687    
    SLICE_X6Y302         FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.032     1.655    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_2 rise@0.000ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.060ns (14.778%)  route 0.346ns (85.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.574ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.059ns (routing 0.313ns, distribution 0.746ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.338ns, distribution 1.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.059     1.252    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X1Y277         FDRE                                         r  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y277         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     1.312 f  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           0.346     1.658    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X2Y278         FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.359     1.574    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X2Y278         FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.000     1.574    
                         clock uncertainty            0.046     1.620    
    SLICE_X2Y278         FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.032     1.588    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_2 rise@0.000ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.060ns (14.778%)  route 0.346ns (85.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.574ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.059ns (routing 0.313ns, distribution 0.746ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.338ns, distribution 1.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.059     1.252    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X1Y277         FDRE                                         r  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y277         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     1.312 f  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           0.346     1.658    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X2Y278         FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.359     1.574    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X2Y278         FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.000     1.574    
                         clock uncertainty            0.046     1.620    
    SLICE_X2Y278         FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.032     1.588    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_2 rise@0.000ns - rxoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.060ns (14.778%)  route 0.346ns (85.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.574ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.059ns (routing 0.313ns, distribution 0.746ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.338ns, distribution 1.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1272, routed)        1.059     1.252    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X1Y277         FDRE                                         r  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y277         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     1.312 f  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           0.346     1.658    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X2Y278         FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.359     1.574    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X2Y278         FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.000     1.574    
                         clock uncertainty            0.046     1.620    
    SLICE_X2Y278         FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.032     1.588    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.070    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  txoutclk_out[0]_2
  To Clock:  txoutclk_out[0]_2

Setup :            0  Failing Endpoints,  Worst Slack        4.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.523ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_2 rise@6.400ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.170ns (9.918%)  route 1.544ns (90.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 7.888 - 6.400 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.483ns (routing 0.338ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.308ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.483     1.698    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y311        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y311        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.779 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.244     2.023    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X25Y311        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.112 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.300     3.412    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X24Y312        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.296     7.888    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X24Y312        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
                         clock pessimism              0.160     8.048    
                         clock uncertainty           -0.046     8.001    
    SLICE_X24Y312        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     7.935    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]
  -------------------------------------------------------------------
                         required time                          7.935    
                         arrival time                          -3.412    
  -------------------------------------------------------------------
                         slack                                  4.523    

Slack (MET) :             4.523ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_2 rise@6.400ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.170ns (9.918%)  route 1.544ns (90.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 7.888 - 6.400 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.483ns (routing 0.338ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.308ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.483     1.698    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y311        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y311        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.779 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.244     2.023    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X25Y311        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.112 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.300     3.412    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X24Y312        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.296     7.888    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X24Y312        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C
                         clock pessimism              0.160     8.048    
                         clock uncertainty           -0.046     8.001    
    SLICE_X24Y312        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066     7.935    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]
  -------------------------------------------------------------------
                         required time                          7.935    
                         arrival time                          -3.412    
  -------------------------------------------------------------------
                         slack                                  4.523    

Slack (MET) :             4.523ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_2 rise@6.400ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.170ns (9.918%)  route 1.544ns (90.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 7.888 - 6.400 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.483ns (routing 0.338ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.308ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.483     1.698    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y311        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y311        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.779 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.244     2.023    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X25Y311        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.112 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.300     3.412    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X24Y312        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.296     7.888    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X24Y312        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
                         clock pessimism              0.160     8.048    
                         clock uncertainty           -0.046     8.001    
    SLICE_X24Y312        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     7.935    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]
  -------------------------------------------------------------------
                         required time                          7.935    
                         arrival time                          -3.412    
  -------------------------------------------------------------------
                         slack                                  4.523    

Slack (MET) :             4.523ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_2 rise@6.400ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.170ns (9.918%)  route 1.544ns (90.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 7.888 - 6.400 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.483ns (routing 0.338ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.308ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.483     1.698    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y311        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y311        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.779 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.244     2.023    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X25Y311        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.112 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.300     3.412    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X24Y312        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.296     7.888    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X24Y312        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]/C
                         clock pessimism              0.160     8.048    
                         clock uncertainty           -0.046     8.001    
    SLICE_X24Y312        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     7.935    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]
  -------------------------------------------------------------------
                         required time                          7.935    
                         arrival time                          -3.412    
  -------------------------------------------------------------------
                         slack                                  4.523    

Slack (MET) :             4.525ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_2 rise@6.400ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.170ns (9.936%)  route 1.541ns (90.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 7.887 - 6.400 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.483ns (routing 0.338ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.295ns (routing 0.308ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.483     1.698    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y311        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y311        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.779 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.244     2.023    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X25Y311        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.112 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.297     3.409    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X24Y312        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.295     7.887    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X24Y312        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]/C
                         clock pessimism              0.160     8.047    
                         clock uncertainty           -0.046     8.000    
    SLICE_X24Y312        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     7.934    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]
  -------------------------------------------------------------------
                         required time                          7.934    
                         arrival time                          -3.409    
  -------------------------------------------------------------------
                         slack                                  4.525    

Slack (MET) :             4.525ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_2 rise@6.400ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.170ns (9.936%)  route 1.541ns (90.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 7.887 - 6.400 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.483ns (routing 0.338ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.295ns (routing 0.308ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.483     1.698    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y311        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y311        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.779 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.244     2.023    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X25Y311        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.112 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.297     3.409    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X24Y312        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.295     7.887    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X24Y312        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]/C
                         clock pessimism              0.160     8.047    
                         clock uncertainty           -0.046     8.000    
    SLICE_X24Y312        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066     7.934    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]
  -------------------------------------------------------------------
                         required time                          7.934    
                         arrival time                          -3.409    
  -------------------------------------------------------------------
                         slack                                  4.525    

Slack (MET) :             4.525ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_2 rise@6.400ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.170ns (9.936%)  route 1.541ns (90.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 7.887 - 6.400 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.483ns (routing 0.338ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.295ns (routing 0.308ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.483     1.698    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y311        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y311        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.779 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.244     2.023    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X25Y311        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.112 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.297     3.409    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X24Y312        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.295     7.887    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X24Y312        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]/C
                         clock pessimism              0.160     8.047    
                         clock uncertainty           -0.046     8.000    
    SLICE_X24Y312        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066     7.934    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]
  -------------------------------------------------------------------
                         required time                          7.934    
                         arrival time                          -3.409    
  -------------------------------------------------------------------
                         slack                                  4.525    

Slack (MET) :             4.541ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[63]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_2 rise@6.400ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.170ns (10.278%)  route 1.484ns (89.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 7.893 - 6.400 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.483ns (routing 0.338ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.301ns (routing 0.308ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.483     1.698    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y311        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y311        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.779 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.244     2.023    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X25Y311        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.112 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.240     3.352    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X27Y309        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.301     7.893    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X27Y309        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[63]/C
                         clock pessimism              0.112     8.005    
                         clock uncertainty           -0.046     7.959    
    SLICE_X27Y309        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     7.893    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[63]
  -------------------------------------------------------------------
                         required time                          7.893    
                         arrival time                          -3.352    
  -------------------------------------------------------------------
                         slack                                  4.541    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_2 rise@6.400ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.170ns (10.297%)  route 1.481ns (89.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 7.892 - 6.400 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.483ns (routing 0.338ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.300ns (routing 0.308ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.483     1.698    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y311        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y311        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.779 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.244     2.023    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X25Y311        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.112 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.237     3.349    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y309        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.300     7.892    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y309        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.112     8.004    
                         clock uncertainty           -0.046     7.958    
    SLICE_X27Y309        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     7.892    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.892    
                         arrival time                          -3.349    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_2 rise@6.400ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.170ns (10.297%)  route 1.481ns (89.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 7.892 - 6.400 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.483ns (routing 0.338ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.300ns (routing 0.308ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.483     1.698    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y311        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y311        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.779 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.244     2.023    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X25Y311        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.112 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.237     3.349    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y309        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        1.300     7.892    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y309        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.112     8.004    
                         clock uncertainty           -0.046     7.958    
    SLICE_X27Y309        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066     7.892    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          7.892    
                         arrival time                          -3.349    
  -------------------------------------------------------------------
                         slack                                  4.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_2 rise@0.000ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.040ns (29.630%)  route 0.095ns (70.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.051ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.805ns (routing 0.184ns, distribution 0.621ns)
  Clock Net Delay (Destination): 0.912ns (routing 0.205ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        0.805     0.930    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y312        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y312        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.970 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.095     1.065    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y311        FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        0.912     1.051    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y311        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.099     0.952    
    SLICE_X25Y311        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     0.932    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_2 rise@0.000ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.040ns (29.630%)  route 0.095ns (70.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.051ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.805ns (routing 0.184ns, distribution 0.621ns)
  Clock Net Delay (Destination): 0.912ns (routing 0.205ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        0.805     0.930    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y312        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y312        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.970 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.095     1.065    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y311        FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        0.912     1.051    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y311        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.099     0.952    
    SLICE_X25Y311        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     0.932    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_2 rise@0.000ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.040ns (29.630%)  route 0.095ns (70.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.051ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.805ns (routing 0.184ns, distribution 0.621ns)
  Clock Net Delay (Destination): 0.912ns (routing 0.205ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        0.805     0.930    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y312        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y312        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.970 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.095     1.065    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y311        FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        0.912     1.051    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y311        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.099     0.952    
    SLICE_X25Y311        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     0.932    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_2 rise@0.000ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.038ns (21.839%)  route 0.136ns (78.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.037ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.783ns (routing 0.184ns, distribution 0.599ns)
  Clock Net Delay (Destination): 0.898ns (routing 0.205ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        0.783     0.908    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X11Y313        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y313        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.946 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.136     1.082    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_0
    SLICE_X9Y312         FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        0.898     1.037    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X9Y312         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.069     0.968    
    SLICE_X9Y312         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     0.948    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_2 rise@0.000ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.038ns (21.839%)  route 0.136ns (78.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.037ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.783ns (routing 0.184ns, distribution 0.599ns)
  Clock Net Delay (Destination): 0.898ns (routing 0.205ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        0.783     0.908    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X11Y313        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y313        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.946 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.136     1.082    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_0
    SLICE_X9Y312         FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        0.898     1.037    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X9Y312         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.069     0.968    
    SLICE_X9Y312         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     0.948    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_2 rise@0.000ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.039ns (29.104%)  route 0.095ns (70.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.026ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.783ns (routing 0.184ns, distribution 0.599ns)
  Clock Net Delay (Destination): 0.887ns (routing 0.205ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        0.783     0.908    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y287        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y287        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.947 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.095     1.042    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/out
    SLICE_X32Y289        FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        0.887     1.026    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X32Y289        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism             -0.099     0.927    
    SLICE_X32Y289        FDPE (Remov_DFF_SLICEL_C_PRE)
                                                     -0.020     0.907    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_2 rise@0.000ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.039ns (29.104%)  route 0.095ns (70.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.026ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.783ns (routing 0.184ns, distribution 0.599ns)
  Clock Net Delay (Destination): 0.887ns (routing 0.205ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        0.783     0.908    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y287        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y287        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.947 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.095     1.042    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_1
    SLICE_X32Y289        FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        0.887     1.026    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X32Y289        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.099     0.927    
    SLICE_X32Y289        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     0.907    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_2 rise@0.000ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.039ns (29.104%)  route 0.095ns (70.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.026ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.783ns (routing 0.184ns, distribution 0.599ns)
  Clock Net Delay (Destination): 0.887ns (routing 0.205ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        0.783     0.908    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y287        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y287        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.947 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.095     1.042    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_1
    SLICE_X32Y289        FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        0.887     1.026    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X32Y289        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.099     0.927    
    SLICE_X32Y289        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     0.907    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_2 rise@0.000ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.038ns (21.839%)  route 0.136ns (78.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.783ns (routing 0.184ns, distribution 0.599ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.205ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        0.783     0.908    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X11Y313        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y313        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.946 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.136     1.082    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/out
    SLICE_X9Y312         FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        0.894     1.033    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X9Y312         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism             -0.069     0.964    
    SLICE_X9Y312         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     0.944    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_2 rise@0.000ns - txoutclk_out[0]_2 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.528%)  route 0.120ns (75.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.071ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      0.815ns (routing 0.184ns, distribution 0.631ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.205ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        0.815     0.940    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y305        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y305        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.979 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.120     1.099    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X31Y304        FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2812, routed)        0.932     1.071    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y304        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.101     0.970    
    SLICE_X31Y304        FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                     -0.020     0.950    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.149    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  user_clk_mmcm
  To Clock:  user_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        1.774ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.774ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.918ns  (logic 0.076ns (3.962%)  route 1.842ns (96.038%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 8.411 - 3.906 ) 
    Source Clock Delay      (SCD):    4.265ns
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.030ns (routing 1.373ns, distribution 1.657ns)
  Clock Net Delay (Destination): 2.718ns (routing 1.247ns, distribution 1.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        3.030     4.265    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y311        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y311        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.341 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=102, routed)         1.842     6.183    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X7Y309         FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        2.718     8.411    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X7Y309         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.326     8.085    
                         clock uncertainty           -0.062     8.023    
    SLICE_X7Y309         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     7.957    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.957    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.774ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.918ns  (logic 0.076ns (3.962%)  route 1.842ns (96.038%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 8.411 - 3.906 ) 
    Source Clock Delay      (SCD):    4.265ns
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.030ns (routing 1.373ns, distribution 1.657ns)
  Clock Net Delay (Destination): 2.718ns (routing 1.247ns, distribution 1.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        3.030     4.265    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y311        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y311        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.341 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=102, routed)         1.842     6.183    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X7Y309         FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        2.718     8.411    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X7Y309         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.326     8.085    
                         clock uncertainty           -0.062     8.023    
    SLICE_X7Y309         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066     7.957    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.957    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.774ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.918ns  (logic 0.076ns (3.962%)  route 1.842ns (96.038%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 8.411 - 3.906 ) 
    Source Clock Delay      (SCD):    4.265ns
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.030ns (routing 1.373ns, distribution 1.657ns)
  Clock Net Delay (Destination): 2.718ns (routing 1.247ns, distribution 1.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        3.030     4.265    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y311        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y311        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.341 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=102, routed)         1.842     6.183    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X7Y309         FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        2.718     8.411    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X7Y309         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.326     8.085    
                         clock uncertainty           -0.062     8.023    
    SLICE_X7Y309         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     7.957    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.957    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.774ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.918ns  (logic 0.076ns (3.962%)  route 1.842ns (96.038%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 8.411 - 3.906 ) 
    Source Clock Delay      (SCD):    4.265ns
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.030ns (routing 1.373ns, distribution 1.657ns)
  Clock Net Delay (Destination): 2.718ns (routing 1.247ns, distribution 1.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        3.030     4.265    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y311        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y311        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.341 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=102, routed)         1.842     6.183    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X7Y309         FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        2.718     8.411    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X7Y309         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.326     8.085    
                         clock uncertainty           -0.062     8.023    
    SLICE_X7Y309         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066     7.957    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.957    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.800ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CLR
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.076ns (3.983%)  route 1.832ns (96.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 8.427 - 3.906 ) 
    Source Clock Delay      (SCD):    4.265ns
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.030ns (routing 1.373ns, distribution 1.657ns)
  Clock Net Delay (Destination): 2.734ns (routing 1.247ns, distribution 1.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        3.030     4.265    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y311        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y311        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.341 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=102, routed)         1.832     6.173    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X8Y309         FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        2.734     8.427    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X8Y309         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                         clock pessimism             -0.326     8.101    
                         clock uncertainty           -0.062     8.039    
    SLICE_X8Y309         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     7.973    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                          7.973    
                         arrival time                          -6.173    
  -------------------------------------------------------------------
                         slack                                  1.800    

Slack (MET) :             1.800ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CLR
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.076ns (3.983%)  route 1.832ns (96.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 8.427 - 3.906 ) 
    Source Clock Delay      (SCD):    4.265ns
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.030ns (routing 1.373ns, distribution 1.657ns)
  Clock Net Delay (Destination): 2.734ns (routing 1.247ns, distribution 1.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        3.030     4.265    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y311        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y311        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.341 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=102, routed)         1.832     6.173    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X8Y309         FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        2.734     8.427    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X8Y309         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                         clock pessimism             -0.326     8.101    
                         clock uncertainty           -0.062     8.039    
    SLICE_X8Y309         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066     7.973    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                          7.973    
                         arrival time                          -6.173    
  -------------------------------------------------------------------
                         slack                                  1.800    

Slack (MET) :             1.800ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CLR
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.076ns (3.983%)  route 1.832ns (96.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 8.427 - 3.906 ) 
    Source Clock Delay      (SCD):    4.265ns
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.030ns (routing 1.373ns, distribution 1.657ns)
  Clock Net Delay (Destination): 2.734ns (routing 1.247ns, distribution 1.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        3.030     4.265    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y311        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y311        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.341 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=102, routed)         1.832     6.173    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X8Y309         FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        2.734     8.427    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X8Y309         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                         clock pessimism             -0.326     8.101    
                         clock uncertainty           -0.062     8.039    
    SLICE_X8Y309         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     7.973    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                          7.973    
                         arrival time                          -6.173    
  -------------------------------------------------------------------
                         slack                                  1.800    

Slack (MET) :             1.800ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/CLR
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.076ns (3.983%)  route 1.832ns (96.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 8.427 - 3.906 ) 
    Source Clock Delay      (SCD):    4.265ns
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.030ns (routing 1.373ns, distribution 1.657ns)
  Clock Net Delay (Destination): 2.734ns (routing 1.247ns, distribution 1.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        3.030     4.265    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y311        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y311        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.341 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=102, routed)         1.832     6.173    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X8Y309         FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        2.734     8.427    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X8Y309         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
                         clock pessimism             -0.326     8.101    
                         clock uncertainty           -0.062     8.039    
    SLICE_X8Y309         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066     7.973    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                          7.973    
                         arrival time                          -6.173    
  -------------------------------------------------------------------
                         slack                                  1.800    

Slack (MET) :             1.802ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CLR
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 0.076ns (3.990%)  route 1.829ns (96.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.520ns = ( 8.426 - 3.906 ) 
    Source Clock Delay      (SCD):    4.265ns
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.030ns (routing 1.373ns, distribution 1.657ns)
  Clock Net Delay (Destination): 2.733ns (routing 1.247ns, distribution 1.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        3.030     4.265    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y311        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y311        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.341 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=102, routed)         1.829     6.170    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X8Y309         FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        2.733     8.426    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X8Y309         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                         clock pessimism             -0.326     8.100    
                         clock uncertainty           -0.062     8.038    
    SLICE_X8Y309         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     7.972    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                          7.972    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  1.802    

Slack (MET) :             1.802ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 0.076ns (3.990%)  route 1.829ns (96.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.520ns = ( 8.426 - 3.906 ) 
    Source Clock Delay      (SCD):    4.265ns
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.030ns (routing 1.373ns, distribution 1.657ns)
  Clock Net Delay (Destination): 2.733ns (routing 1.247ns, distribution 1.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        3.030     4.265    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y311        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y311        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.341 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=102, routed)         1.829     6.170    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X8Y309         FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        2.733     8.426    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X8Y309         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.326     8.100    
                         clock uncertainty           -0.062     8.038    
    SLICE_X8Y309         FDPE (Recov_HFF2_SLICEM_C_PRE)
                                                     -0.066     7.972    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.972    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  1.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.736%)  route 0.066ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    2.523ns
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Net Delay (Source):      1.573ns (routing 0.748ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.836ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        1.573     2.523    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X33Y301        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y301        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.563 f  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.066     2.629    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X33Y301        FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        1.769     2.357    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y301        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.182     2.539    
    SLICE_X33Y301        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.519    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -2.519    
                         arrival time                           2.629    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.736%)  route 0.066ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    2.523ns
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Net Delay (Source):      1.573ns (routing 0.748ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.836ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        1.573     2.523    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X33Y301        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y301        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.563 f  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.066     2.629    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X33Y301        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        1.769     2.357    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y301        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.182     2.539    
    SLICE_X33Y301        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.519    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.519    
                         arrival time                           2.629    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.736%)  route 0.066ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    2.523ns
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Net Delay (Source):      1.573ns (routing 0.748ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.836ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        1.573     2.523    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X33Y301        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y301        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.563 f  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.066     2.629    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X33Y301        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        1.769     2.357    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y301        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.182     2.539    
    SLICE_X33Y301        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     2.519    zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.519    
                         arrival time                           2.629    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.040ns (36.364%)  route 0.070ns (63.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    -0.193ns
  Clock Net Delay (Source):      1.519ns (routing 0.748ns, distribution 0.771ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.836ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        1.519     2.469    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y266        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y266        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.509 f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.070     2.579    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X40Y266        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        1.705     2.293    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y266        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.193     2.486    
    SLICE_X40Y266        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.466    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.466    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.039ns (33.913%)  route 0.076ns (66.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    -0.193ns
  Clock Net Delay (Source):      1.518ns (routing 0.748ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.836ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        1.518     2.468    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y267        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y267        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.507 f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.076     2.583    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/out
    SLICE_X39Y267        FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        1.705     2.293    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X39Y267        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism              0.193     2.487    
    SLICE_X39Y267        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     2.467    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.467    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.039ns (33.913%)  route 0.076ns (66.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    -0.193ns
  Clock Net Delay (Source):      1.518ns (routing 0.748ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.836ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        1.518     2.468    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y267        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y267        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.507 f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.076     2.583    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_1
    SLICE_X39Y267        FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        1.705     2.293    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X39Y267        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.193     2.487    
    SLICE_X39Y267        FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.020     2.467    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.467    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.039ns (33.913%)  route 0.076ns (66.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    -0.193ns
  Clock Net Delay (Source):      1.518ns (routing 0.748ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.836ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        1.518     2.468    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y267        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y267        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.507 f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.076     2.583    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_1
    SLICE_X39Y267        FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        1.705     2.293    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X39Y267        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.193     2.487    
    SLICE_X39Y267        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     2.467    zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.467    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.039ns (26.531%)  route 0.108ns (73.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    -0.227ns
  Clock Net Delay (Source):      1.516ns (routing 0.748ns, distribution 0.768ns)
  Clock Net Delay (Destination): 1.696ns (routing 0.836ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        1.516     2.466    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y263        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y263        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.505 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.108     2.613    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/out
    SLICE_X41Y263        FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        1.696     2.284    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X41Y263        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism              0.227     2.511    
    SLICE_X41Y263        FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.020     2.491    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.491    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.039ns (26.531%)  route 0.108ns (73.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    -0.227ns
  Clock Net Delay (Source):      1.516ns (routing 0.748ns, distribution 0.768ns)
  Clock Net Delay (Destination): 1.696ns (routing 0.836ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        1.516     2.466    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y263        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y263        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.505 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.108     2.613    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_1
    SLICE_X41Y263        FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        1.696     2.284    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X41Y263        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.227     2.511    
    SLICE_X41Y263        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     2.491    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.491    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.039ns (26.531%)  route 0.108ns (73.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    -0.227ns
  Clock Net Delay (Source):      1.516ns (routing 0.748ns, distribution 0.768ns)
  Clock Net Delay (Destination): 1.696ns (routing 0.836ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        1.516     2.466    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y263        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y263        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.505 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.108     2.613    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_1
    SLICE_X41Y263        FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y3 (CLOCK_ROOT)    net (fo=9193, routed)        1.696     2.284    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X41Y263        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.227     2.511    
    SLICE_X41Y263        FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.020     2.491    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.491    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.122    





