

================================================================
== Vivado HLS Report for 'max_pooling2d_fix16'
================================================================
* Date:           Wed Dec  4 20:23:16 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.40|     4.350|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+--------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -| 8 ~ 16 |    no    |
        | + Loop 1.1      |    ?|    ?|         ?|          -|          -| 7 ~ 14 |    no    |
        |  ++ Loop 1.1.1  |    ?|    ?|        85|          -|          -|       ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|   1898|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    754|
|Register         |        -|      -|    1530|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    1530|   2652|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       1|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |tmp5_0_1_fu_773_p2         |     *    |      0|  0|  51|           9|           7|
    |tmp5_fu_761_p2             |     *    |      0|  0|  51|           9|           7|
    |tmp7_fu_753_p2             |     *    |      0|  0|  41|           8|           6|
    |next_mul3_fu_677_p2        |     +    |      0|  0|  15|           8|           8|
    |next_mul_fu_682_p2         |     +    |      0|  0|  15|           9|           9|
    |out_d_3_fu_696_p2          |     +    |      0|  0|  15|           5|           1|
    |out_h_3_fu_711_p2          |     +    |      0|  0|  13|           4|           1|
    |out_w_3_1_fu_992_p2        |     +    |      0|  0|  23|          16|           2|
    |out_w_3_2_fu_1099_p2       |     +    |      0|  0|  23|          16|           2|
    |out_w_3_3_fu_1206_p2       |     +    |      0|  0|  23|          16|           3|
    |out_w_3_4_fu_1313_p2       |     +    |      0|  0|  23|          16|           3|
    |out_w_3_5_fu_1420_p2       |     +    |      0|  0|  23|          16|           3|
    |out_w_3_6_fu_1483_p2       |     +    |      0|  0|  23|          16|           3|
    |out_w_3_fu_885_p2          |     +    |      0|  0|  23|          16|           1|
    |tmp6_fu_739_p2             |     +    |      0|  0|  15|           8|           8|
    |tmp_0_1_fu_745_p2          |     +    |      0|  0|  15|           9|           1|
    |tmp_51_fu_802_p2           |     +    |      0|  0|  25|          18|          18|
    |tmp_53_fu_880_p2           |     +    |      0|  0|  24|          17|          17|
    |tmp_84_1_fu_987_p2         |     +    |      0|  0|  24|          17|          17|
    |tmp_84_2_fu_1094_p2        |     +    |      0|  0|  24|          17|          17|
    |tmp_84_3_fu_1201_p2        |     +    |      0|  0|  24|          17|          17|
    |tmp_84_4_fu_1308_p2        |     +    |      0|  0|  24|          17|          17|
    |tmp_84_5_fu_1415_p2        |     +    |      0|  0|  24|          17|          17|
    |tmp_84_6_fu_1478_p2        |     +    |      0|  0|  24|          17|          17|
    |tmp_90_0_0_1_fu_817_p2     |     +    |      0|  0|  25|          18|          18|
    |tmp_90_0_1_1_fu_848_p2     |     +    |      0|  0|  25|          18|          18|
    |tmp_90_0_1_fu_830_p2       |     +    |      0|  0|  25|          18|          18|
    |tmp_90_1_0_1_fu_925_p2     |     +    |      0|  0|  25|          18|          18|
    |tmp_90_1_1_1_fu_956_p2     |     +    |      0|  0|  25|          18|          18|
    |tmp_90_1_1_fu_938_p2       |     +    |      0|  0|  25|          18|          18|
    |tmp_90_1_fu_910_p2         |     +    |      0|  0|  25|          18|          18|
    |tmp_90_2_0_1_fu_1032_p2    |     +    |      0|  0|  25|          18|          18|
    |tmp_90_2_1_1_fu_1063_p2    |     +    |      0|  0|  25|          18|          18|
    |tmp_90_2_1_fu_1045_p2      |     +    |      0|  0|  25|          18|          18|
    |tmp_90_2_fu_1017_p2        |     +    |      0|  0|  25|          18|          18|
    |tmp_90_3_0_1_fu_1139_p2    |     +    |      0|  0|  25|          18|          18|
    |tmp_90_3_1_1_fu_1170_p2    |     +    |      0|  0|  25|          18|          18|
    |tmp_90_3_1_fu_1152_p2      |     +    |      0|  0|  25|          18|          18|
    |tmp_90_3_fu_1124_p2        |     +    |      0|  0|  25|          18|          18|
    |tmp_90_4_0_1_fu_1246_p2    |     +    |      0|  0|  25|          18|          18|
    |tmp_90_4_1_1_fu_1277_p2    |     +    |      0|  0|  25|          18|          18|
    |tmp_90_4_1_fu_1259_p2      |     +    |      0|  0|  25|          18|          18|
    |tmp_90_4_fu_1231_p2        |     +    |      0|  0|  25|          18|          18|
    |tmp_90_5_0_1_fu_1353_p2    |     +    |      0|  0|  25|          18|          18|
    |tmp_90_5_1_1_fu_1384_p2    |     +    |      0|  0|  25|          18|          18|
    |tmp_90_5_1_fu_1366_p2      |     +    |      0|  0|  25|          18|          18|
    |tmp_90_5_fu_1338_p2        |     +    |      0|  0|  25|          18|          18|
    |tmp_90_6_0_1_fu_1463_p2    |     +    |      0|  0|  25|          18|          18|
    |tmp_90_6_1_1_fu_1473_p2    |     +    |      0|  0|  25|          18|          18|
    |tmp_90_6_1_fu_1468_p2      |     +    |      0|  0|  25|          18|          18|
    |tmp_90_6_fu_1448_p2        |     +    |      0|  0|  25|          18|          18|
    |tmp_fu_733_p2              |     +    |      0|  0|  15|           9|           9|
    |exitcond3_1_fu_895_p2      |   icmp   |      0|  0|  13|          16|          16|
    |exitcond3_2_fu_1002_p2     |   icmp   |      0|  0|  13|          16|          16|
    |exitcond3_3_fu_1109_p2     |   icmp   |      0|  0|  13|          16|          16|
    |exitcond3_4_fu_1216_p2     |   icmp   |      0|  0|  13|          16|          16|
    |exitcond3_5_fu_1323_p2     |   icmp   |      0|  0|  13|          16|          16|
    |exitcond3_6_fu_1430_p2     |   icmp   |      0|  0|  13|          16|          16|
    |exitcond3_fu_785_p2        |   icmp   |      0|  0|  13|          16|          16|
    |exitcond4_fu_706_p2        |   icmp   |      0|  0|  11|           5|           5|
    |exitcond5_fu_691_p2        |   icmp   |      0|  0|  11|           6|           6|
    |grp_fu_639_p2              |   icmp   |      0|  0|  13|          16|          16|
    |tmp_89_0_0_s_fu_807_p2     |    or    |      0|  0|  17|          17|           1|
    |tmp_89_1_0_s_fu_915_p2     |    or    |      0|  0|  17|          17|           1|
    |tmp_89_2_0_s_fu_1022_p2    |    or    |      0|  0|  17|          17|           1|
    |tmp_89_3_0_s_fu_1129_p2    |    or    |      0|  0|  17|          17|           1|
    |tmp_89_4_0_s_fu_1236_p2    |    or    |      0|  0|  17|          17|           1|
    |tmp_89_5_0_s_fu_1343_p2    |    or    |      0|  0|  17|          17|           1|
    |tmp_89_6_0_s_fu_1453_p2    |    or    |      0|  0|  17|          17|           1|
    |buffer_5_0_0_1_fu_834_p3   |  select  |      0|  0|  18|           1|          18|
    |buffer_5_0_1_1_fu_866_p3   |  select  |      0|  0|  18|           1|          18|
    |buffer_5_0_1_fu_852_p3     |  select  |      0|  0|  18|           1|          18|
    |buffer_5_1_0_1_fu_942_p3   |  select  |      0|  0|  18|           1|          18|
    |buffer_5_1_1_1_fu_974_p3   |  select  |      0|  0|  18|           1|          18|
    |buffer_5_1_1_fu_960_p3     |  select  |      0|  0|  18|           1|          18|
    |buffer_5_2_0_1_fu_1049_p3  |  select  |      0|  0|  18|           1|          18|
    |buffer_5_2_1_1_fu_1081_p3  |  select  |      0|  0|  18|           1|          18|
    |buffer_5_2_1_fu_1067_p3    |  select  |      0|  0|  18|           1|          18|
    |buffer_5_3_0_1_fu_1156_p3  |  select  |      0|  0|  18|           1|          18|
    |buffer_5_3_1_1_fu_1188_p3  |  select  |      0|  0|  18|           1|          18|
    |buffer_5_3_1_fu_1174_p3    |  select  |      0|  0|  18|           1|          18|
    |buffer_5_4_0_1_fu_1263_p3  |  select  |      0|  0|  18|           1|          18|
    |buffer_5_4_1_1_fu_1295_p3  |  select  |      0|  0|  18|           1|          18|
    |buffer_5_4_1_fu_1281_p3    |  select  |      0|  0|  18|           1|          18|
    |buffer_5_5_0_1_fu_1370_p3  |  select  |      0|  0|  18|           1|          18|
    |buffer_5_5_1_1_fu_1402_p3  |  select  |      0|  0|  18|           1|          18|
    |buffer_5_5_1_fu_1388_p3    |  select  |      0|  0|  18|           1|          18|
    |buffer_5_6_0_1_fu_1497_p3  |  select  |      0|  0|  18|           1|          18|
    |buffer_5_6_1_1_fu_1525_p3  |  select  |      0|  0|  18|           1|          18|
    |buffer_5_6_1_fu_1511_p3    |  select  |      0|  0|  18|           1|          18|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|1898|        1092|        1221|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  397|         91|    1|         91|
    |input_r_address0   |  121|         26|   14|        364|
    |input_r_address1   |  117|         25|   14|        350|
    |out_d_reg_570      |    9|          2|    5|         10|
    |out_h_reg_605      |    9|          2|    4|          8|
    |out_w_reg_616      |    9|          2|   16|         32|
    |output_r_address0  |   41|          8|   14|        112|
    |output_r_d0        |   15|          3|   16|         48|
    |phi_mul2_reg_593   |    9|          2|    8|         16|
    |phi_mul_reg_581    |    9|          2|    9|         18|
    |reg_628            |    9|          2|   16|         32|
    |reg_634            |    9|          2|   16|         32|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  754|        167|  133|       1113|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |  90|   0|   90|          0|
    |buffer_5_0_0_1_reg_1722     |  18|   0|   18|          0|
    |buffer_5_0_1_reg_1748       |  18|   0|   18|          0|
    |buffer_5_1_0_1_reg_1832     |  18|   0|   18|          0|
    |buffer_5_1_1_reg_1858       |  18|   0|   18|          0|
    |buffer_5_2_0_1_reg_1942     |  18|   0|   18|          0|
    |buffer_5_2_1_reg_1968       |  18|   0|   18|          0|
    |buffer_5_3_0_1_reg_2052     |  18|   0|   18|          0|
    |buffer_5_3_1_reg_2078       |  18|   0|   18|          0|
    |buffer_5_4_0_1_reg_2162     |  18|   0|   18|          0|
    |buffer_5_4_1_reg_2188       |  18|   0|   18|          0|
    |buffer_5_5_0_1_reg_2272     |  18|   0|   18|          0|
    |buffer_5_5_1_reg_2298       |  18|   0|   18|          0|
    |buffer_5_6_0_1_reg_2392     |  18|   0|   18|          0|
    |buffer_5_6_1_reg_2412       |  18|   0|   18|          0|
    |exitcond3_1_reg_1785        |   1|   0|    1|          0|
    |exitcond3_2_reg_1895        |   1|   0|    1|          0|
    |exitcond3_3_reg_2005        |   1|   0|    1|          0|
    |exitcond3_4_reg_2115        |   1|   0|    1|          0|
    |exitcond3_5_reg_2225        |   1|   0|    1|          0|
    |exitcond3_reg_1675          |   1|   0|    1|          0|
    |input_load_56_reg_2323      |  16|   0|   16|          0|
    |next_mul3_reg_1581          |   8|   0|    8|          0|
    |next_mul_reg_1586           |   9|   0|    9|          0|
    |out_d_3_reg_1594            |   5|   0|    5|          0|
    |out_d_reg_570               |   5|   0|    5|          0|
    |out_h_3_reg_1602            |   4|   0|    4|          0|
    |out_h_reg_605               |   4|   0|    4|          0|
    |out_w_3_1_reg_1888          |  16|   0|   16|          0|
    |out_w_3_2_reg_1998          |  16|   0|   16|          0|
    |out_w_3_3_reg_2108          |  16|   0|   16|          0|
    |out_w_3_4_reg_2218          |  16|   0|   16|          0|
    |out_w_3_5_reg_2333          |  16|   0|   16|          0|
    |out_w_3_6_reg_2372          |  16|   0|   16|          0|
    |out_w_3_reg_1778            |  16|   0|   16|          0|
    |out_w_reg_616               |  16|   0|   16|          0|
    |output_width_cast_reg_1549  |   6|   0|   16|         10|
    |phi_mul2_reg_593            |   8|   0|    8|          0|
    |phi_mul_reg_581             |   9|   0|    9|          0|
    |reg_628                     |  16|   0|   16|          0|
    |reg_634                     |  16|   0|   16|          0|
    |tmp5_0_1_cast_reg_1646      |  16|   0|   18|          2|
    |tmp5_cast_reg_1628          |  16|   0|   18|          2|
    |tmp6_reg_1613               |   8|   0|    8|          0|
    |tmp7_cast_reg_1664          |  14|   0|   17|          3|
    |tmp7_reg_1623               |  14|   0|   14|          0|
    |tmp_0_1_reg_1618            |   9|   0|    9|          0|
    |tmp_51_reg_1684             |  18|   0|   18|          0|
    |tmp_53_reg_1773             |  17|   0|   17|          0|
    |tmp_57_cast1_cast_reg_1565  |   7|   0|   16|          9|
    |tmp_58_cast_reg_1571        |   6|   0|    8|          2|
    |tmp_59_cast_cast_reg_1576   |   6|   0|   14|          8|
    |tmp_66_cast_reg_1679        |  16|   0|   18|          2|
    |tmp_83_1_cast_reg_1789      |  16|   0|   18|          2|
    |tmp_83_2_cast_reg_1899      |  16|   0|   18|          2|
    |tmp_83_3_cast_reg_2009      |  16|   0|   18|          2|
    |tmp_83_4_cast_reg_2119      |  16|   0|   18|          2|
    |tmp_83_5_cast_reg_2229      |  16|   0|   18|          2|
    |tmp_84_1_reg_1883           |  17|   0|   17|          0|
    |tmp_84_2_reg_1993           |  17|   0|   17|          0|
    |tmp_84_3_reg_2103           |  17|   0|   17|          0|
    |tmp_84_4_reg_2213           |  17|   0|   17|          0|
    |tmp_84_5_reg_2328           |  17|   0|   17|          0|
    |tmp_84_6_reg_2367           |  17|   0|   17|          0|
    |tmp_89_0_0_cast_reg_1690    |  16|   0|   18|          2|
    |tmp_89_1_0_cast_reg_1800    |  16|   0|   18|          2|
    |tmp_89_2_0_cast_reg_1910    |  16|   0|   18|          2|
    |tmp_89_3_0_cast_reg_2020    |  16|   0|   18|          2|
    |tmp_89_4_0_cast_reg_2130    |  16|   0|   18|          2|
    |tmp_89_5_0_cast_reg_2240    |  16|   0|   18|          2|
    |tmp_90_0_0_1_reg_1695       |  18|   0|   18|          0|
    |tmp_90_0_1_1_reg_1742       |  18|   0|   18|          0|
    |tmp_90_0_1_reg_1716         |  18|   0|   18|          0|
    |tmp_90_1_0_1_reg_1805       |  18|   0|   18|          0|
    |tmp_90_1_1_1_reg_1852       |  18|   0|   18|          0|
    |tmp_90_1_1_reg_1826         |  18|   0|   18|          0|
    |tmp_90_1_reg_1794           |  18|   0|   18|          0|
    |tmp_90_2_0_1_reg_1915       |  18|   0|   18|          0|
    |tmp_90_2_1_1_reg_1962       |  18|   0|   18|          0|
    |tmp_90_2_1_reg_1936         |  18|   0|   18|          0|
    |tmp_90_2_reg_1904           |  18|   0|   18|          0|
    |tmp_90_3_0_1_reg_2025       |  18|   0|   18|          0|
    |tmp_90_3_1_1_reg_2072       |  18|   0|   18|          0|
    |tmp_90_3_1_reg_2046         |  18|   0|   18|          0|
    |tmp_90_3_reg_2014           |  18|   0|   18|          0|
    |tmp_90_4_0_1_reg_2135       |  18|   0|   18|          0|
    |tmp_90_4_1_1_reg_2182       |  18|   0|   18|          0|
    |tmp_90_4_1_reg_2156         |  18|   0|   18|          0|
    |tmp_90_4_reg_2124           |  18|   0|   18|          0|
    |tmp_90_5_0_1_reg_2245       |  18|   0|   18|          0|
    |tmp_90_5_1_1_reg_2292       |  18|   0|   18|          0|
    |tmp_90_5_1_reg_2266         |  18|   0|   18|          0|
    |tmp_90_5_reg_2234           |  18|   0|   18|          0|
    |tmp_90_6_0_1_reg_2349       |  18|   0|   18|          0|
    |tmp_90_6_1_1_reg_2361       |  18|   0|   18|          0|
    |tmp_90_6_1_reg_2355         |  18|   0|   18|          0|
    |tmp_90_6_reg_2343           |  18|   0|   18|          0|
    |tmp_94_0_0_1_reg_1711       |   1|   0|    1|          0|
    |tmp_94_0_1_1_reg_1763       |   1|   0|    1|          0|
    |tmp_94_0_1_reg_1737         |   1|   0|    1|          0|
    |tmp_94_1_0_1_reg_1821       |   1|   0|    1|          0|
    |tmp_94_1_1_1_reg_1873       |   1|   0|    1|          0|
    |tmp_94_1_1_reg_1847         |   1|   0|    1|          0|
    |tmp_94_2_0_1_reg_1931       |   1|   0|    1|          0|
    |tmp_94_2_1_1_reg_1983       |   1|   0|    1|          0|
    |tmp_94_2_1_reg_1957         |   1|   0|    1|          0|
    |tmp_94_3_0_1_reg_2041       |   1|   0|    1|          0|
    |tmp_94_3_1_1_reg_2093       |   1|   0|    1|          0|
    |tmp_94_3_1_reg_2067         |   1|   0|    1|          0|
    |tmp_94_4_0_1_reg_2151       |   1|   0|    1|          0|
    |tmp_94_4_1_1_reg_2203       |   1|   0|    1|          0|
    |tmp_94_4_1_reg_2177         |   1|   0|    1|          0|
    |tmp_94_5_0_1_reg_2261       |   1|   0|    1|          0|
    |tmp_94_5_1_1_reg_2313       |   1|   0|    1|          0|
    |tmp_94_5_1_reg_2287         |   1|   0|    1|          0|
    |tmp_94_6_0_1_reg_2387       |   1|   0|    1|          0|
    |tmp_94_6_1_1_reg_2427       |   1|   0|    1|          0|
    |tmp_94_6_1_reg_2407         |   1|   0|    1|          0|
    |tmp_cast_reg_1560           |   7|   0|    9|          2|
    |tmp_reg_1607                |   9|   0|    9|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |1530|   0| 1592|         62|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|input_height       |  in |    7|   ap_none  |     input_height    |    scalar    |
|input_width        |  in |    6|   ap_none  |     input_width     |    scalar    |
|input_r_address0   | out |   14|  ap_memory |       input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |       input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |       input_r       |     array    |
|input_r_address1   | out |   14|  ap_memory |       input_r       |     array    |
|input_r_ce1        | out |    1|  ap_memory |       input_r       |     array    |
|input_r_q1         |  in |   16|  ap_memory |       input_r       |     array    |
|output_depth       |  in |    6|   ap_none  |     output_depth    |    scalar    |
|output_height      |  in |    5|   ap_none  |    output_height    |    scalar    |
|output_width       |  in |    5|   ap_none  |     output_width    |    scalar    |
|output_r_address0  | out |   14|  ap_memory |       output_r      |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r      |     array    |
+-------------------+-----+-----+------------+---------------------+--------------+

