###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         7604   # Number of WRITE/WRITEP commands
num_reads_done                 =       273736   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       225298   # Number of read row buffer hits
num_read_cmds                  =       273736   # Number of READ/READP commands
num_writes_done                =         7606   # Number of read requests issued
num_write_row_hits             =         5532   # Number of write row buffer hits
num_act_cmds                   =        50606   # Number of ACT commands
num_pre_cmds                   =        50581   # Number of PRE commands
num_ondemand_pres              =        32857   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8823736   # Cyles of rank active rank.0
rank_active_cycles.1           =      8362271   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1176264   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1637729   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       253326   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1898   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          563   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          742   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1407   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2531   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6172   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          797   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           44   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           40   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        13822   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            4   # Write cmd latency (cycles)
write_latency[40-59]           =           36   # Write cmd latency (cycles)
write_latency[60-79]           =           88   # Write cmd latency (cycles)
write_latency[80-99]           =          142   # Write cmd latency (cycles)
write_latency[100-119]         =          147   # Write cmd latency (cycles)
write_latency[120-139]         =          225   # Write cmd latency (cycles)
write_latency[140-159]         =          244   # Write cmd latency (cycles)
write_latency[160-179]         =          272   # Write cmd latency (cycles)
write_latency[180-199]         =          251   # Write cmd latency (cycles)
write_latency[200-]            =         6195   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       150970   # Read request latency (cycles)
read_latency[40-59]            =        43228   # Read request latency (cycles)
read_latency[60-79]            =        32591   # Read request latency (cycles)
read_latency[80-99]            =         7892   # Read request latency (cycles)
read_latency[100-119]          =         7294   # Read request latency (cycles)
read_latency[120-139]          =         5548   # Read request latency (cycles)
read_latency[140-159]          =         2699   # Read request latency (cycles)
read_latency[160-179]          =         2136   # Read request latency (cycles)
read_latency[180-199]          =         1774   # Read request latency (cycles)
read_latency[200-]             =        19604   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.79592e+07   # Write energy
read_energy                    =   1.1037e+09   # Read energy
act_energy                     =  1.38458e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  5.64607e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   7.8611e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.50601e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.21806e+09   # Active standby energy rank.1
average_read_latency           =      71.8567   # Average read request latency (cycles)
average_interarrival           =      35.5423   # Average request interarrival latency (cycles)
total_energy                   =  1.40596e+10   # Total energy (pJ)
average_power                  =      1405.96   # Average power (mW)
average_bandwidth              =      2.40079   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        15820   # Number of WRITE/WRITEP commands
num_reads_done                 =       309258   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       254354   # Number of read row buffer hits
num_read_cmds                  =       309257   # Number of READ/READP commands
num_writes_done                =        15823   # Number of read requests issued
num_write_row_hits             =         9294   # Number of write row buffer hits
num_act_cmds                   =        61572   # Number of ACT commands
num_pre_cmds                   =        61540   # Number of PRE commands
num_ondemand_pres              =        41834   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8554103   # Cyles of rank active rank.0
rank_active_cycles.1           =      8530765   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1445897   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1469235   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       297869   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1294   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          508   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          727   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1376   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2613   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6212   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          640   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           45   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           27   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        13770   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =           15   # Write cmd latency (cycles)
write_latency[40-59]           =           24   # Write cmd latency (cycles)
write_latency[60-79]           =           92   # Write cmd latency (cycles)
write_latency[80-99]           =          163   # Write cmd latency (cycles)
write_latency[100-119]         =          232   # Write cmd latency (cycles)
write_latency[120-139]         =          371   # Write cmd latency (cycles)
write_latency[140-159]         =          474   # Write cmd latency (cycles)
write_latency[160-179]         =          592   # Write cmd latency (cycles)
write_latency[180-199]         =          731   # Write cmd latency (cycles)
write_latency[200-]            =        13126   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       152923   # Read request latency (cycles)
read_latency[40-59]            =        50243   # Read request latency (cycles)
read_latency[60-79]            =        38406   # Read request latency (cycles)
read_latency[80-99]            =        10629   # Read request latency (cycles)
read_latency[100-119]          =         8553   # Read request latency (cycles)
read_latency[120-139]          =         6366   # Read request latency (cycles)
read_latency[140-159]          =         3773   # Read request latency (cycles)
read_latency[160-179]          =         2965   # Read request latency (cycles)
read_latency[180-199]          =         2402   # Read request latency (cycles)
read_latency[200-]             =        32997   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.89734e+07   # Write energy
read_energy                    =  1.24692e+09   # Read energy
act_energy                     =  1.68461e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  6.94031e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.05233e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.33776e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.3232e+09   # Active standby energy rank.1
average_read_latency           =       98.108   # Average read request latency (cycles)
average_interarrival           =      30.7601   # Average request interarrival latency (cycles)
total_energy                   =  1.42592e+10   # Total energy (pJ)
average_power                  =      1425.92   # Average power (mW)
average_bandwidth              =      2.77402   # Average bandwidth
