vhdl xil_defaultlib  \
"../../../../../video_passthrough_kria.gen/sources_1/ip/divider_32_21_0/src/mult_32_21_lm/sim/mult_32_21_lm.vhd" \
"../../../../../video_passthrough_kria.gen/sources_1/ip/c_addsub_2/sim/c_addsub_2.vhd" \
"../../../../../video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_latency6_0/src/c_addsub_0/sim/c_addsub_0.vhd" \
"../../../../../video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_latency6_0/src/mult_gen_0/sim/mult_gen_0.vhd" \

nosort
