

================================================================
== Vitis HLS Report for 'reverse_input_stream_UF4'
================================================================
* Date:           Wed Apr  2 21:41:26 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        build
* Solution:       FFT_250MHz (Vivado IP Flow Target)
* Product family: versalpremium
* Target device:  xcvp1802-lsvc4072-3HP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.892 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       61|       61|  0.244 us|  0.244 us|   32|   32|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 62


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 62
* Pipeline : 1
  Pipeline-0 : II = 32, D = 62, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.68>
ST_1 : Operation 63 [1/1] (1.11ns) (share mux size 32)   --->   "%muxLogicFIFOCE_to_in_r_read = muxlogic"   --->   Operation 63 'muxlogic' 'muxLogicFIFOCE_to_in_r_read' <Predicate = true> <Delay = 1.11>
ST_1 : Operation 64 [1/1] ( I:0.56ns O:0.44ns ) (share mux size 32)   --->   "%in_r_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %in_r" [FFT.cpp:97]   --->   Operation 64 'read' 'in_r_read' <Predicate = true> <Delay = 0.56> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln323_7 = trunc i512 %in_r_read" [FFT.cpp:323]   --->   Operation 65 'trunc' 'trunc_ln323_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read, i32 256, i32 319" [FFT.cpp:323]   --->   Operation 66 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read, i32 128, i32 191" [FFT.cpp:323]   --->   Operation 67 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read, i32 384, i32 447" [FFT.cpp:323]   --->   Operation 68 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read, i32 64, i32 127" [FFT.cpp:323]   --->   Operation 69 'partselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_135 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read, i32 320, i32 383" [FFT.cpp:323]   --->   Operation 70 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_167 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read, i32 192, i32 255" [FFT.cpp:323]   --->   Operation 71 'partselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_199 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read, i32 448, i32 511" [FFT.cpp:323]   --->   Operation 72 'partselect' 'tmp_199' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.68>
ST_2 : Operation 73 [1/1] (1.11ns) (share mux size 32)   --->   "%muxLogicFIFOCE_to_in_r_read_1 = muxlogic"   --->   Operation 73 'muxlogic' 'muxLogicFIFOCE_to_in_r_read_1' <Predicate = true> <Delay = 1.11>
ST_2 : Operation 74 [1/1] ( I:0.56ns O:0.44ns ) (share mux size 32)   --->   "%in_r_read_1 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %in_r" [FFT.cpp:97]   --->   Operation 74 'read' 'in_r_read_1' <Predicate = true> <Delay = 0.56> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln323_23 = trunc i512 %in_r_read_1" [FFT.cpp:323]   --->   Operation 75 'trunc' 'trunc_ln323_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_1, i32 256, i32 319" [FFT.cpp:323]   --->   Operation 76 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_1, i32 128, i32 191" [FFT.cpp:323]   --->   Operation 77 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_1, i32 384, i32 447" [FFT.cpp:323]   --->   Operation 78 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_1, i32 64, i32 127" [FFT.cpp:323]   --->   Operation 79 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_151 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_1, i32 320, i32 383" [FFT.cpp:323]   --->   Operation 80 'partselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_183 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_1, i32 192, i32 255" [FFT.cpp:323]   --->   Operation 81 'partselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_215 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_1, i32 448, i32 511" [FFT.cpp:323]   --->   Operation 82 'partselect' 'tmp_215' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.68>
ST_3 : Operation 83 [1/1] (1.11ns) (share mux size 32)   --->   "%muxLogicFIFOCE_to_in_r_read_2 = muxlogic"   --->   Operation 83 'muxlogic' 'muxLogicFIFOCE_to_in_r_read_2' <Predicate = true> <Delay = 1.11>
ST_3 : Operation 84 [1/1] ( I:0.56ns O:0.44ns ) (share mux size 32)   --->   "%in_r_read_2 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %in_r" [FFT.cpp:97]   --->   Operation 84 'read' 'in_r_read_2' <Predicate = true> <Delay = 0.56> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln323_15 = trunc i512 %in_r_read_2" [FFT.cpp:323]   --->   Operation 85 'trunc' 'trunc_ln323_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_2, i32 256, i32 319" [FFT.cpp:323]   --->   Operation 86 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_2, i32 128, i32 191" [FFT.cpp:323]   --->   Operation 87 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_2, i32 384, i32 447" [FFT.cpp:323]   --->   Operation 88 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_2, i32 64, i32 127" [FFT.cpp:323]   --->   Operation 89 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_143 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_2, i32 320, i32 383" [FFT.cpp:323]   --->   Operation 90 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_175 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_2, i32 192, i32 255" [FFT.cpp:323]   --->   Operation 91 'partselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_207 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_2, i32 448, i32 511" [FFT.cpp:323]   --->   Operation 92 'partselect' 'tmp_207' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.68>
ST_4 : Operation 93 [1/1] (1.11ns) (share mux size 32)   --->   "%muxLogicFIFOCE_to_in_r_read_3 = muxlogic"   --->   Operation 93 'muxlogic' 'muxLogicFIFOCE_to_in_r_read_3' <Predicate = true> <Delay = 1.11>
ST_4 : Operation 94 [1/1] ( I:0.56ns O:0.44ns ) (share mux size 32)   --->   "%in_r_read_3 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %in_r" [FFT.cpp:97]   --->   Operation 94 'read' 'in_r_read_3' <Predicate = true> <Delay = 0.56> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln323_31 = trunc i512 %in_r_read_3" [FFT.cpp:323]   --->   Operation 95 'trunc' 'trunc_ln323_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_3, i32 256, i32 319" [FFT.cpp:323]   --->   Operation 96 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_3, i32 128, i32 191" [FFT.cpp:323]   --->   Operation 97 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_3, i32 384, i32 447" [FFT.cpp:323]   --->   Operation 98 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_127 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_3, i32 64, i32 127" [FFT.cpp:323]   --->   Operation 99 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_159 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_3, i32 320, i32 383" [FFT.cpp:323]   --->   Operation 100 'partselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_191 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_3, i32 192, i32 255" [FFT.cpp:323]   --->   Operation 101 'partselect' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_223 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_3, i32 448, i32 511" [FFT.cpp:323]   --->   Operation 102 'partselect' 'tmp_223' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.68>
ST_5 : Operation 103 [1/1] (1.11ns) (share mux size 32)   --->   "%muxLogicFIFOCE_to_in_r_read_4 = muxlogic"   --->   Operation 103 'muxlogic' 'muxLogicFIFOCE_to_in_r_read_4' <Predicate = true> <Delay = 1.11>
ST_5 : Operation 104 [1/1] ( I:0.56ns O:0.44ns ) (share mux size 32)   --->   "%in_r_read_4 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %in_r" [FFT.cpp:97]   --->   Operation 104 'read' 'in_r_read_4' <Predicate = true> <Delay = 0.56> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln323_3 = trunc i512 %in_r_read_4" [FFT.cpp:323]   --->   Operation 105 'trunc' 'trunc_ln323_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_4, i32 256, i32 319" [FFT.cpp:323]   --->   Operation 106 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_4, i32 128, i32 191" [FFT.cpp:323]   --->   Operation 107 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_4, i32 384, i32 447" [FFT.cpp:323]   --->   Operation 108 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_4, i32 64, i32 127" [FFT.cpp:323]   --->   Operation 109 'partselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_131 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_4, i32 320, i32 383" [FFT.cpp:323]   --->   Operation 110 'partselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_163 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_4, i32 192, i32 255" [FFT.cpp:323]   --->   Operation 111 'partselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_195 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_4, i32 448, i32 511" [FFT.cpp:323]   --->   Operation 112 'partselect' 'tmp_195' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.68>
ST_6 : Operation 113 [1/1] (1.11ns) (share mux size 32)   --->   "%muxLogicFIFOCE_to_in_r_read_5 = muxlogic"   --->   Operation 113 'muxlogic' 'muxLogicFIFOCE_to_in_r_read_5' <Predicate = true> <Delay = 1.11>
ST_6 : Operation 114 [1/1] ( I:0.56ns O:0.44ns ) (share mux size 32)   --->   "%in_r_read_5 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %in_r" [FFT.cpp:97]   --->   Operation 114 'read' 'in_r_read_5' <Predicate = true> <Delay = 0.56> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln323_19 = trunc i512 %in_r_read_5" [FFT.cpp:323]   --->   Operation 115 'trunc' 'trunc_ln323_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_5, i32 256, i32 319" [FFT.cpp:323]   --->   Operation 116 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_5, i32 128, i32 191" [FFT.cpp:323]   --->   Operation 117 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_5, i32 384, i32 447" [FFT.cpp:323]   --->   Operation 118 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_115 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_5, i32 64, i32 127" [FFT.cpp:323]   --->   Operation 119 'partselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_147 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_5, i32 320, i32 383" [FFT.cpp:323]   --->   Operation 120 'partselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_179 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_5, i32 192, i32 255" [FFT.cpp:323]   --->   Operation 121 'partselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_211 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_5, i32 448, i32 511" [FFT.cpp:323]   --->   Operation 122 'partselect' 'tmp_211' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.68>
ST_7 : Operation 123 [1/1] (1.11ns) (share mux size 32)   --->   "%muxLogicFIFOCE_to_in_r_read_6 = muxlogic"   --->   Operation 123 'muxlogic' 'muxLogicFIFOCE_to_in_r_read_6' <Predicate = true> <Delay = 1.11>
ST_7 : Operation 124 [1/1] ( I:0.56ns O:0.44ns ) (share mux size 32)   --->   "%in_r_read_6 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %in_r" [FFT.cpp:97]   --->   Operation 124 'read' 'in_r_read_6' <Predicate = true> <Delay = 0.56> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln323_11 = trunc i512 %in_r_read_6" [FFT.cpp:323]   --->   Operation 125 'trunc' 'trunc_ln323_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_6, i32 256, i32 319" [FFT.cpp:323]   --->   Operation 126 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_6, i32 128, i32 191" [FFT.cpp:323]   --->   Operation 127 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_6, i32 384, i32 447" [FFT.cpp:323]   --->   Operation 128 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_6, i32 64, i32 127" [FFT.cpp:323]   --->   Operation 129 'partselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_139 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_6, i32 320, i32 383" [FFT.cpp:323]   --->   Operation 130 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_171 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_6, i32 192, i32 255" [FFT.cpp:323]   --->   Operation 131 'partselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_203 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_6, i32 448, i32 511" [FFT.cpp:323]   --->   Operation 132 'partselect' 'tmp_203' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.68>
ST_8 : Operation 133 [1/1] (1.11ns) (share mux size 32)   --->   "%muxLogicFIFOCE_to_in_r_read_7 = muxlogic"   --->   Operation 133 'muxlogic' 'muxLogicFIFOCE_to_in_r_read_7' <Predicate = true> <Delay = 1.11>
ST_8 : Operation 134 [1/1] ( I:0.56ns O:0.44ns ) (share mux size 32)   --->   "%in_r_read_7 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %in_r" [FFT.cpp:97]   --->   Operation 134 'read' 'in_r_read_7' <Predicate = true> <Delay = 0.56> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln323_27 = trunc i512 %in_r_read_7" [FFT.cpp:323]   --->   Operation 135 'trunc' 'trunc_ln323_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_7, i32 256, i32 319" [FFT.cpp:323]   --->   Operation 136 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_7, i32 128, i32 191" [FFT.cpp:323]   --->   Operation 137 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_7, i32 384, i32 447" [FFT.cpp:323]   --->   Operation 138 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_7, i32 64, i32 127" [FFT.cpp:323]   --->   Operation 139 'partselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_155 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_7, i32 320, i32 383" [FFT.cpp:323]   --->   Operation 140 'partselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_187 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_7, i32 192, i32 255" [FFT.cpp:323]   --->   Operation 141 'partselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_219 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_7, i32 448, i32 511" [FFT.cpp:323]   --->   Operation 142 'partselect' 'tmp_219' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.68>
ST_9 : Operation 143 [1/1] (1.11ns) (share mux size 32)   --->   "%muxLogicFIFOCE_to_in_r_read_8 = muxlogic"   --->   Operation 143 'muxlogic' 'muxLogicFIFOCE_to_in_r_read_8' <Predicate = true> <Delay = 1.11>
ST_9 : Operation 144 [1/1] ( I:0.56ns O:0.44ns ) (share mux size 32)   --->   "%in_r_read_8 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %in_r" [FFT.cpp:97]   --->   Operation 144 'read' 'in_r_read_8' <Predicate = true> <Delay = 0.56> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln323_5 = trunc i512 %in_r_read_8" [FFT.cpp:323]   --->   Operation 145 'trunc' 'trunc_ln323_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_8, i32 256, i32 319" [FFT.cpp:323]   --->   Operation 146 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_8, i32 128, i32 191" [FFT.cpp:323]   --->   Operation 147 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_8, i32 384, i32 447" [FFT.cpp:323]   --->   Operation 148 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_8, i32 64, i32 127" [FFT.cpp:323]   --->   Operation 149 'partselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_133 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_8, i32 320, i32 383" [FFT.cpp:323]   --->   Operation 150 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_165 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_8, i32 192, i32 255" [FFT.cpp:323]   --->   Operation 151 'partselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_197 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_8, i32 448, i32 511" [FFT.cpp:323]   --->   Operation 152 'partselect' 'tmp_197' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.68>
ST_10 : Operation 153 [1/1] (1.11ns) (share mux size 32)   --->   "%muxLogicFIFOCE_to_in_r_read_9 = muxlogic"   --->   Operation 153 'muxlogic' 'muxLogicFIFOCE_to_in_r_read_9' <Predicate = true> <Delay = 1.11>
ST_10 : Operation 154 [1/1] ( I:0.56ns O:0.44ns ) (share mux size 32)   --->   "%in_r_read_9 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %in_r" [FFT.cpp:97]   --->   Operation 154 'read' 'in_r_read_9' <Predicate = true> <Delay = 0.56> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln323_21 = trunc i512 %in_r_read_9" [FFT.cpp:323]   --->   Operation 155 'trunc' 'trunc_ln323_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_9, i32 256, i32 319" [FFT.cpp:323]   --->   Operation 156 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_9, i32 128, i32 191" [FFT.cpp:323]   --->   Operation 157 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_9, i32 384, i32 447" [FFT.cpp:323]   --->   Operation 158 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_9, i32 64, i32 127" [FFT.cpp:323]   --->   Operation 159 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_149 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_9, i32 320, i32 383" [FFT.cpp:323]   --->   Operation 160 'partselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_181 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_9, i32 192, i32 255" [FFT.cpp:323]   --->   Operation 161 'partselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_213 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_9, i32 448, i32 511" [FFT.cpp:323]   --->   Operation 162 'partselect' 'tmp_213' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.68>
ST_11 : Operation 163 [1/1] (1.11ns) (share mux size 32)   --->   "%muxLogicFIFOCE_to_in_r_read_10 = muxlogic"   --->   Operation 163 'muxlogic' 'muxLogicFIFOCE_to_in_r_read_10' <Predicate = true> <Delay = 1.11>
ST_11 : Operation 164 [1/1] ( I:0.56ns O:0.44ns ) (share mux size 32)   --->   "%in_r_read_10 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %in_r" [FFT.cpp:97]   --->   Operation 164 'read' 'in_r_read_10' <Predicate = true> <Delay = 0.56> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln323_13 = trunc i512 %in_r_read_10" [FFT.cpp:323]   --->   Operation 165 'trunc' 'trunc_ln323_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_10, i32 256, i32 319" [FFT.cpp:323]   --->   Operation 166 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_10, i32 128, i32 191" [FFT.cpp:323]   --->   Operation 167 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_10, i32 384, i32 447" [FFT.cpp:323]   --->   Operation 168 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_10, i32 64, i32 127" [FFT.cpp:323]   --->   Operation 169 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_141 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_10, i32 320, i32 383" [FFT.cpp:323]   --->   Operation 170 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_173 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_10, i32 192, i32 255" [FFT.cpp:323]   --->   Operation 171 'partselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_205 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_10, i32 448, i32 511" [FFT.cpp:323]   --->   Operation 172 'partselect' 'tmp_205' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.68>
ST_12 : Operation 173 [1/1] (1.11ns) (share mux size 32)   --->   "%muxLogicFIFOCE_to_in_r_read_11 = muxlogic"   --->   Operation 173 'muxlogic' 'muxLogicFIFOCE_to_in_r_read_11' <Predicate = true> <Delay = 1.11>
ST_12 : Operation 174 [1/1] ( I:0.56ns O:0.44ns ) (share mux size 32)   --->   "%in_r_read_11 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %in_r" [FFT.cpp:97]   --->   Operation 174 'read' 'in_r_read_11' <Predicate = true> <Delay = 0.56> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln323_29 = trunc i512 %in_r_read_11" [FFT.cpp:323]   --->   Operation 175 'trunc' 'trunc_ln323_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_11, i32 256, i32 319" [FFT.cpp:323]   --->   Operation 176 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_11, i32 128, i32 191" [FFT.cpp:323]   --->   Operation 177 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_11, i32 384, i32 447" [FFT.cpp:323]   --->   Operation 178 'partselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_125 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_11, i32 64, i32 127" [FFT.cpp:323]   --->   Operation 179 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_157 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_11, i32 320, i32 383" [FFT.cpp:323]   --->   Operation 180 'partselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_189 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_11, i32 192, i32 255" [FFT.cpp:323]   --->   Operation 181 'partselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_221 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_11, i32 448, i32 511" [FFT.cpp:323]   --->   Operation 182 'partselect' 'tmp_221' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 1.68>
ST_13 : Operation 183 [1/1] (1.11ns) (share mux size 32)   --->   "%muxLogicFIFOCE_to_in_r_read_12 = muxlogic"   --->   Operation 183 'muxlogic' 'muxLogicFIFOCE_to_in_r_read_12' <Predicate = true> <Delay = 1.11>
ST_13 : Operation 184 [1/1] ( I:0.56ns O:0.44ns ) (share mux size 32)   --->   "%in_r_read_12 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %in_r" [FFT.cpp:97]   --->   Operation 184 'read' 'in_r_read_12' <Predicate = true> <Delay = 0.56> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_13 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln323_1 = trunc i512 %in_r_read_12" [FFT.cpp:323]   --->   Operation 185 'trunc' 'trunc_ln323_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_12, i32 256, i32 319" [FFT.cpp:323]   --->   Operation 186 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_12, i32 128, i32 191" [FFT.cpp:323]   --->   Operation 187 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_12, i32 384, i32 447" [FFT.cpp:323]   --->   Operation 188 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_12, i32 64, i32 127" [FFT.cpp:323]   --->   Operation 189 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_129 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_12, i32 320, i32 383" [FFT.cpp:323]   --->   Operation 190 'partselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_161 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_12, i32 192, i32 255" [FFT.cpp:323]   --->   Operation 191 'partselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_193 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_12, i32 448, i32 511" [FFT.cpp:323]   --->   Operation 192 'partselect' 'tmp_193' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 1.68>
ST_14 : Operation 193 [1/1] (1.11ns) (share mux size 32)   --->   "%muxLogicFIFOCE_to_in_r_read_13 = muxlogic"   --->   Operation 193 'muxlogic' 'muxLogicFIFOCE_to_in_r_read_13' <Predicate = true> <Delay = 1.11>
ST_14 : Operation 194 [1/1] ( I:0.56ns O:0.44ns ) (share mux size 32)   --->   "%in_r_read_13 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %in_r" [FFT.cpp:97]   --->   Operation 194 'read' 'in_r_read_13' <Predicate = true> <Delay = 0.56> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_14 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln323_17 = trunc i512 %in_r_read_13" [FFT.cpp:323]   --->   Operation 195 'trunc' 'trunc_ln323_17' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_13, i32 256, i32 319" [FFT.cpp:323]   --->   Operation 196 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_13, i32 128, i32 191" [FFT.cpp:323]   --->   Operation 197 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_13, i32 384, i32 447" [FFT.cpp:323]   --->   Operation 198 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_13, i32 64, i32 127" [FFT.cpp:323]   --->   Operation 199 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_145 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_13, i32 320, i32 383" [FFT.cpp:323]   --->   Operation 200 'partselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_177 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_13, i32 192, i32 255" [FFT.cpp:323]   --->   Operation 201 'partselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_209 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_13, i32 448, i32 511" [FFT.cpp:323]   --->   Operation 202 'partselect' 'tmp_209' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 1.68>
ST_15 : Operation 203 [1/1] (1.11ns) (share mux size 32)   --->   "%muxLogicFIFOCE_to_in_r_read_14 = muxlogic"   --->   Operation 203 'muxlogic' 'muxLogicFIFOCE_to_in_r_read_14' <Predicate = true> <Delay = 1.11>
ST_15 : Operation 204 [1/1] ( I:0.56ns O:0.44ns ) (share mux size 32)   --->   "%in_r_read_14 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %in_r" [FFT.cpp:97]   --->   Operation 204 'read' 'in_r_read_14' <Predicate = true> <Delay = 0.56> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_15 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln323_9 = trunc i512 %in_r_read_14" [FFT.cpp:323]   --->   Operation 205 'trunc' 'trunc_ln323_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_14, i32 256, i32 319" [FFT.cpp:323]   --->   Operation 206 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_14, i32 128, i32 191" [FFT.cpp:323]   --->   Operation 207 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_14, i32 384, i32 447" [FFT.cpp:323]   --->   Operation 208 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_105 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_14, i32 64, i32 127" [FFT.cpp:323]   --->   Operation 209 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_137 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_14, i32 320, i32 383" [FFT.cpp:323]   --->   Operation 210 'partselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_169 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_14, i32 192, i32 255" [FFT.cpp:323]   --->   Operation 211 'partselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_201 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_14, i32 448, i32 511" [FFT.cpp:323]   --->   Operation 212 'partselect' 'tmp_201' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 1.68>
ST_16 : Operation 213 [1/1] (1.11ns) (share mux size 32)   --->   "%muxLogicFIFOCE_to_in_r_read_15 = muxlogic"   --->   Operation 213 'muxlogic' 'muxLogicFIFOCE_to_in_r_read_15' <Predicate = true> <Delay = 1.11>
ST_16 : Operation 214 [1/1] ( I:0.56ns O:0.44ns ) (share mux size 32)   --->   "%in_r_read_15 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %in_r" [FFT.cpp:97]   --->   Operation 214 'read' 'in_r_read_15' <Predicate = true> <Delay = 0.56> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_16 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln323_25 = trunc i512 %in_r_read_15" [FFT.cpp:323]   --->   Operation 215 'trunc' 'trunc_ln323_25' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_15, i32 256, i32 319" [FFT.cpp:323]   --->   Operation 216 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_15, i32 128, i32 191" [FFT.cpp:323]   --->   Operation 217 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_15, i32 384, i32 447" [FFT.cpp:323]   --->   Operation 218 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_121 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_15, i32 64, i32 127" [FFT.cpp:323]   --->   Operation 219 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_153 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_15, i32 320, i32 383" [FFT.cpp:323]   --->   Operation 220 'partselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_185 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_15, i32 192, i32 255" [FFT.cpp:323]   --->   Operation 221 'partselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_217 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_15, i32 448, i32 511" [FFT.cpp:323]   --->   Operation 222 'partselect' 'tmp_217' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 1.68>
ST_17 : Operation 223 [1/1] (1.11ns) (share mux size 32)   --->   "%muxLogicFIFOCE_to_in_r_read_16 = muxlogic"   --->   Operation 223 'muxlogic' 'muxLogicFIFOCE_to_in_r_read_16' <Predicate = true> <Delay = 1.11>
ST_17 : Operation 224 [1/1] ( I:0.56ns O:0.44ns ) (share mux size 32)   --->   "%in_r_read_16 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %in_r" [FFT.cpp:97]   --->   Operation 224 'read' 'in_r_read_16' <Predicate = true> <Delay = 0.56> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_17 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln323_6 = trunc i512 %in_r_read_16" [FFT.cpp:323]   --->   Operation 225 'trunc' 'trunc_ln323_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_16, i32 256, i32 319" [FFT.cpp:323]   --->   Operation 226 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_16, i32 128, i32 191" [FFT.cpp:323]   --->   Operation 227 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_16, i32 384, i32 447" [FFT.cpp:323]   --->   Operation 228 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_16, i32 64, i32 127" [FFT.cpp:323]   --->   Operation 229 'partselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_134 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_16, i32 320, i32 383" [FFT.cpp:323]   --->   Operation 230 'partselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_166 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_16, i32 192, i32 255" [FFT.cpp:323]   --->   Operation 231 'partselect' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_198 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_16, i32 448, i32 511" [FFT.cpp:323]   --->   Operation 232 'partselect' 'tmp_198' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 1.68>
ST_18 : Operation 233 [1/1] (1.11ns) (share mux size 32)   --->   "%muxLogicFIFOCE_to_in_r_read_17 = muxlogic"   --->   Operation 233 'muxlogic' 'muxLogicFIFOCE_to_in_r_read_17' <Predicate = true> <Delay = 1.11>
ST_18 : Operation 234 [1/1] ( I:0.56ns O:0.44ns ) (share mux size 32)   --->   "%in_r_read_17 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %in_r" [FFT.cpp:97]   --->   Operation 234 'read' 'in_r_read_17' <Predicate = true> <Delay = 0.56> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_18 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln323_22 = trunc i512 %in_r_read_17" [FFT.cpp:323]   --->   Operation 235 'trunc' 'trunc_ln323_22' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_17, i32 256, i32 319" [FFT.cpp:323]   --->   Operation 236 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_17, i32 128, i32 191" [FFT.cpp:323]   --->   Operation 237 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_17, i32 384, i32 447" [FFT.cpp:323]   --->   Operation 238 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_17, i32 64, i32 127" [FFT.cpp:323]   --->   Operation 239 'partselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_150 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_17, i32 320, i32 383" [FFT.cpp:323]   --->   Operation 240 'partselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_182 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_17, i32 192, i32 255" [FFT.cpp:323]   --->   Operation 241 'partselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_214 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_17, i32 448, i32 511" [FFT.cpp:323]   --->   Operation 242 'partselect' 'tmp_214' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 1.68>
ST_19 : Operation 243 [1/1] (1.11ns) (share mux size 32)   --->   "%muxLogicFIFOCE_to_in_r_read_18 = muxlogic"   --->   Operation 243 'muxlogic' 'muxLogicFIFOCE_to_in_r_read_18' <Predicate = true> <Delay = 1.11>
ST_19 : Operation 244 [1/1] ( I:0.56ns O:0.44ns ) (share mux size 32)   --->   "%in_r_read_18 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %in_r" [FFT.cpp:97]   --->   Operation 244 'read' 'in_r_read_18' <Predicate = true> <Delay = 0.56> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_19 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln323_14 = trunc i512 %in_r_read_18" [FFT.cpp:323]   --->   Operation 245 'trunc' 'trunc_ln323_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_18, i32 256, i32 319" [FFT.cpp:323]   --->   Operation 246 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_18, i32 128, i32 191" [FFT.cpp:323]   --->   Operation 247 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_18, i32 384, i32 447" [FFT.cpp:323]   --->   Operation 248 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_18, i32 64, i32 127" [FFT.cpp:323]   --->   Operation 249 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_142 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_18, i32 320, i32 383" [FFT.cpp:323]   --->   Operation 250 'partselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_174 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_18, i32 192, i32 255" [FFT.cpp:323]   --->   Operation 251 'partselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_206 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_18, i32 448, i32 511" [FFT.cpp:323]   --->   Operation 252 'partselect' 'tmp_206' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 1.68>
ST_20 : Operation 253 [1/1] (1.11ns) (share mux size 32)   --->   "%muxLogicFIFOCE_to_in_r_read_19 = muxlogic"   --->   Operation 253 'muxlogic' 'muxLogicFIFOCE_to_in_r_read_19' <Predicate = true> <Delay = 1.11>
ST_20 : Operation 254 [1/1] ( I:0.56ns O:0.44ns ) (share mux size 32)   --->   "%in_r_read_19 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %in_r" [FFT.cpp:97]   --->   Operation 254 'read' 'in_r_read_19' <Predicate = true> <Delay = 0.56> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_20 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln323_30 = trunc i512 %in_r_read_19" [FFT.cpp:323]   --->   Operation 255 'trunc' 'trunc_ln323_30' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_19, i32 256, i32 319" [FFT.cpp:323]   --->   Operation 256 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_19, i32 128, i32 191" [FFT.cpp:323]   --->   Operation 257 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_19, i32 384, i32 447" [FFT.cpp:323]   --->   Operation 258 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_126 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_19, i32 64, i32 127" [FFT.cpp:323]   --->   Operation 259 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_158 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_19, i32 320, i32 383" [FFT.cpp:323]   --->   Operation 260 'partselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_190 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_19, i32 192, i32 255" [FFT.cpp:323]   --->   Operation 261 'partselect' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_222 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_19, i32 448, i32 511" [FFT.cpp:323]   --->   Operation 262 'partselect' 'tmp_222' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 1.68>
ST_21 : Operation 263 [1/1] (1.11ns) (share mux size 32)   --->   "%muxLogicFIFOCE_to_in_r_read_20 = muxlogic"   --->   Operation 263 'muxlogic' 'muxLogicFIFOCE_to_in_r_read_20' <Predicate = true> <Delay = 1.11>
ST_21 : Operation 264 [1/1] ( I:0.56ns O:0.44ns ) (share mux size 32)   --->   "%in_r_read_20 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %in_r" [FFT.cpp:97]   --->   Operation 264 'read' 'in_r_read_20' <Predicate = true> <Delay = 0.56> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_21 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln323_2 = trunc i512 %in_r_read_20" [FFT.cpp:323]   --->   Operation 265 'trunc' 'trunc_ln323_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_20, i32 256, i32 319" [FFT.cpp:323]   --->   Operation 266 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_20, i32 128, i32 191" [FFT.cpp:323]   --->   Operation 267 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_20, i32 384, i32 447" [FFT.cpp:323]   --->   Operation 268 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_20, i32 64, i32 127" [FFT.cpp:323]   --->   Operation 269 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_130 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_20, i32 320, i32 383" [FFT.cpp:323]   --->   Operation 270 'partselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_162 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_20, i32 192, i32 255" [FFT.cpp:323]   --->   Operation 271 'partselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_194 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_20, i32 448, i32 511" [FFT.cpp:323]   --->   Operation 272 'partselect' 'tmp_194' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 1.68>
ST_22 : Operation 273 [1/1] (1.11ns) (share mux size 32)   --->   "%muxLogicFIFOCE_to_in_r_read_21 = muxlogic"   --->   Operation 273 'muxlogic' 'muxLogicFIFOCE_to_in_r_read_21' <Predicate = true> <Delay = 1.11>
ST_22 : Operation 274 [1/1] ( I:0.56ns O:0.44ns ) (share mux size 32)   --->   "%in_r_read_21 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %in_r" [FFT.cpp:97]   --->   Operation 274 'read' 'in_r_read_21' <Predicate = true> <Delay = 0.56> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_22 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln323_18 = trunc i512 %in_r_read_21" [FFT.cpp:323]   --->   Operation 275 'trunc' 'trunc_ln323_18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_21, i32 256, i32 319" [FFT.cpp:323]   --->   Operation 276 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_21, i32 128, i32 191" [FFT.cpp:323]   --->   Operation 277 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_21, i32 384, i32 447" [FFT.cpp:323]   --->   Operation 278 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_21, i32 64, i32 127" [FFT.cpp:323]   --->   Operation 279 'partselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_146 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_21, i32 320, i32 383" [FFT.cpp:323]   --->   Operation 280 'partselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_178 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_21, i32 192, i32 255" [FFT.cpp:323]   --->   Operation 281 'partselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_210 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_21, i32 448, i32 511" [FFT.cpp:323]   --->   Operation 282 'partselect' 'tmp_210' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 1.68>
ST_23 : Operation 283 [1/1] (1.11ns) (share mux size 32)   --->   "%muxLogicFIFOCE_to_in_r_read_22 = muxlogic"   --->   Operation 283 'muxlogic' 'muxLogicFIFOCE_to_in_r_read_22' <Predicate = true> <Delay = 1.11>
ST_23 : Operation 284 [1/1] ( I:0.56ns O:0.44ns ) (share mux size 32)   --->   "%in_r_read_22 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %in_r" [FFT.cpp:97]   --->   Operation 284 'read' 'in_r_read_22' <Predicate = true> <Delay = 0.56> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_23 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln323_10 = trunc i512 %in_r_read_22" [FFT.cpp:323]   --->   Operation 285 'trunc' 'trunc_ln323_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_22, i32 256, i32 319" [FFT.cpp:323]   --->   Operation 286 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_22, i32 128, i32 191" [FFT.cpp:323]   --->   Operation 287 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_22, i32 384, i32 447" [FFT.cpp:323]   --->   Operation 288 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_22, i32 64, i32 127" [FFT.cpp:323]   --->   Operation 289 'partselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_138 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_22, i32 320, i32 383" [FFT.cpp:323]   --->   Operation 290 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_170 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_22, i32 192, i32 255" [FFT.cpp:323]   --->   Operation 291 'partselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_202 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_22, i32 448, i32 511" [FFT.cpp:323]   --->   Operation 292 'partselect' 'tmp_202' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 1.68>
ST_24 : Operation 293 [1/1] (1.11ns) (share mux size 32)   --->   "%muxLogicFIFOCE_to_in_r_read_23 = muxlogic"   --->   Operation 293 'muxlogic' 'muxLogicFIFOCE_to_in_r_read_23' <Predicate = true> <Delay = 1.11>
ST_24 : Operation 294 [1/1] ( I:0.56ns O:0.44ns ) (share mux size 32)   --->   "%in_r_read_23 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %in_r" [FFT.cpp:97]   --->   Operation 294 'read' 'in_r_read_23' <Predicate = true> <Delay = 0.56> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_24 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln323_26 = trunc i512 %in_r_read_23" [FFT.cpp:323]   --->   Operation 295 'trunc' 'trunc_ln323_26' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_23, i32 256, i32 319" [FFT.cpp:323]   --->   Operation 296 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_23, i32 128, i32 191" [FFT.cpp:323]   --->   Operation 297 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_23, i32 384, i32 447" [FFT.cpp:323]   --->   Operation 298 'partselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_23, i32 64, i32 127" [FFT.cpp:323]   --->   Operation 299 'partselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_154 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_23, i32 320, i32 383" [FFT.cpp:323]   --->   Operation 300 'partselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_186 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_23, i32 192, i32 255" [FFT.cpp:323]   --->   Operation 301 'partselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_218 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_23, i32 448, i32 511" [FFT.cpp:323]   --->   Operation 302 'partselect' 'tmp_218' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 1.68>
ST_25 : Operation 303 [1/1] (1.11ns) (share mux size 32)   --->   "%muxLogicFIFOCE_to_in_r_read_24 = muxlogic"   --->   Operation 303 'muxlogic' 'muxLogicFIFOCE_to_in_r_read_24' <Predicate = true> <Delay = 1.11>
ST_25 : Operation 304 [1/1] ( I:0.56ns O:0.44ns ) (share mux size 32)   --->   "%in_r_read_24 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %in_r" [FFT.cpp:97]   --->   Operation 304 'read' 'in_r_read_24' <Predicate = true> <Delay = 0.56> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_25 : Operation 305 [1/1] (0.00ns)   --->   "%trunc_ln323_4 = trunc i512 %in_r_read_24" [FFT.cpp:323]   --->   Operation 305 'trunc' 'trunc_ln323_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_24, i32 256, i32 319" [FFT.cpp:323]   --->   Operation 306 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_24, i32 128, i32 191" [FFT.cpp:323]   --->   Operation 307 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_24, i32 384, i32 447" [FFT.cpp:323]   --->   Operation 308 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_100 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_24, i32 64, i32 127" [FFT.cpp:323]   --->   Operation 309 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_132 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_24, i32 320, i32 383" [FFT.cpp:323]   --->   Operation 310 'partselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_164 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_24, i32 192, i32 255" [FFT.cpp:323]   --->   Operation 311 'partselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_196 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_24, i32 448, i32 511" [FFT.cpp:323]   --->   Operation 312 'partselect' 'tmp_196' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 1.68>
ST_26 : Operation 313 [1/1] (1.11ns) (share mux size 32)   --->   "%muxLogicFIFOCE_to_in_r_read_25 = muxlogic"   --->   Operation 313 'muxlogic' 'muxLogicFIFOCE_to_in_r_read_25' <Predicate = true> <Delay = 1.11>
ST_26 : Operation 314 [1/1] ( I:0.56ns O:0.44ns ) (share mux size 32)   --->   "%in_r_read_25 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %in_r" [FFT.cpp:97]   --->   Operation 314 'read' 'in_r_read_25' <Predicate = true> <Delay = 0.56> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_26 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln323_20 = trunc i512 %in_r_read_25" [FFT.cpp:323]   --->   Operation 315 'trunc' 'trunc_ln323_20' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_25, i32 256, i32 319" [FFT.cpp:323]   --->   Operation 316 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_25, i32 128, i32 191" [FFT.cpp:323]   --->   Operation 317 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_25, i32 384, i32 447" [FFT.cpp:323]   --->   Operation 318 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_116 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_25, i32 64, i32 127" [FFT.cpp:323]   --->   Operation 319 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_148 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_25, i32 320, i32 383" [FFT.cpp:323]   --->   Operation 320 'partselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_180 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_25, i32 192, i32 255" [FFT.cpp:323]   --->   Operation 321 'partselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_212 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_25, i32 448, i32 511" [FFT.cpp:323]   --->   Operation 322 'partselect' 'tmp_212' <Predicate = true> <Delay = 0.00>

State 27 <SV = 26> <Delay = 1.68>
ST_27 : Operation 323 [1/1] (1.11ns) (share mux size 32)   --->   "%muxLogicFIFOCE_to_in_r_read_26 = muxlogic"   --->   Operation 323 'muxlogic' 'muxLogicFIFOCE_to_in_r_read_26' <Predicate = true> <Delay = 1.11>
ST_27 : Operation 324 [1/1] ( I:0.56ns O:0.44ns ) (share mux size 32)   --->   "%in_r_read_26 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %in_r" [FFT.cpp:97]   --->   Operation 324 'read' 'in_r_read_26' <Predicate = true> <Delay = 0.56> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_27 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln323_12 = trunc i512 %in_r_read_26" [FFT.cpp:323]   --->   Operation 325 'trunc' 'trunc_ln323_12' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_26, i32 256, i32 319" [FFT.cpp:323]   --->   Operation 326 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_26, i32 128, i32 191" [FFT.cpp:323]   --->   Operation 327 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_26, i32 384, i32 447" [FFT.cpp:323]   --->   Operation 328 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_26, i32 64, i32 127" [FFT.cpp:323]   --->   Operation 329 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_140 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_26, i32 320, i32 383" [FFT.cpp:323]   --->   Operation 330 'partselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_172 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_26, i32 192, i32 255" [FFT.cpp:323]   --->   Operation 331 'partselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_204 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_26, i32 448, i32 511" [FFT.cpp:323]   --->   Operation 332 'partselect' 'tmp_204' <Predicate = true> <Delay = 0.00>

State 28 <SV = 27> <Delay = 1.68>
ST_28 : Operation 333 [1/1] (1.11ns) (share mux size 32)   --->   "%muxLogicFIFOCE_to_in_r_read_27 = muxlogic"   --->   Operation 333 'muxlogic' 'muxLogicFIFOCE_to_in_r_read_27' <Predicate = true> <Delay = 1.11>
ST_28 : Operation 334 [1/1] ( I:0.56ns O:0.44ns ) (share mux size 32)   --->   "%in_r_read_27 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %in_r" [FFT.cpp:97]   --->   Operation 334 'read' 'in_r_read_27' <Predicate = true> <Delay = 0.56> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_28 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln323_28 = trunc i512 %in_r_read_27" [FFT.cpp:323]   --->   Operation 335 'trunc' 'trunc_ln323_28' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_27, i32 256, i32 319" [FFT.cpp:323]   --->   Operation 336 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_27, i32 128, i32 191" [FFT.cpp:323]   --->   Operation 337 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_27, i32 384, i32 447" [FFT.cpp:323]   --->   Operation 338 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_124 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_27, i32 64, i32 127" [FFT.cpp:323]   --->   Operation 339 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_156 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_27, i32 320, i32 383" [FFT.cpp:323]   --->   Operation 340 'partselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_188 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_27, i32 192, i32 255" [FFT.cpp:323]   --->   Operation 341 'partselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_220 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_27, i32 448, i32 511" [FFT.cpp:323]   --->   Operation 342 'partselect' 'tmp_220' <Predicate = true> <Delay = 0.00>

State 29 <SV = 28> <Delay = 1.68>
ST_29 : Operation 343 [1/1] (1.11ns) (share mux size 32)   --->   "%muxLogicFIFOCE_to_in_r_read_28 = muxlogic"   --->   Operation 343 'muxlogic' 'muxLogicFIFOCE_to_in_r_read_28' <Predicate = true> <Delay = 1.11>
ST_29 : Operation 344 [1/1] ( I:0.56ns O:0.44ns ) (share mux size 32)   --->   "%in_r_read_28 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %in_r" [FFT.cpp:97]   --->   Operation 344 'read' 'in_r_read_28' <Predicate = true> <Delay = 0.56> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_29 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln323 = trunc i512 %in_r_read_28" [FFT.cpp:323]   --->   Operation 345 'trunc' 'trunc_ln323' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_s = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_28, i32 256, i32 319" [FFT.cpp:323]   --->   Operation 346 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_28, i32 128, i32 191" [FFT.cpp:323]   --->   Operation 347 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_28, i32 384, i32 447" [FFT.cpp:323]   --->   Operation 348 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_28, i32 64, i32 127" [FFT.cpp:323]   --->   Operation 349 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_128 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_28, i32 320, i32 383" [FFT.cpp:323]   --->   Operation 350 'partselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_160 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_28, i32 192, i32 255" [FFT.cpp:323]   --->   Operation 351 'partselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_192 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_28, i32 448, i32 511" [FFT.cpp:323]   --->   Operation 352 'partselect' 'tmp_192' <Predicate = true> <Delay = 0.00>

State 30 <SV = 29> <Delay = 1.68>
ST_30 : Operation 353 [1/1] (1.11ns) (share mux size 32)   --->   "%muxLogicFIFOCE_to_in_r_read_29 = muxlogic"   --->   Operation 353 'muxlogic' 'muxLogicFIFOCE_to_in_r_read_29' <Predicate = true> <Delay = 1.11>
ST_30 : Operation 354 [1/1] ( I:0.56ns O:0.44ns ) (share mux size 32)   --->   "%in_r_read_29 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %in_r" [FFT.cpp:97]   --->   Operation 354 'read' 'in_r_read_29' <Predicate = true> <Delay = 0.56> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_30 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln323_16 = trunc i512 %in_r_read_29" [FFT.cpp:323]   --->   Operation 355 'trunc' 'trunc_ln323_16' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_29, i32 256, i32 319" [FFT.cpp:323]   --->   Operation 356 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_29, i32 128, i32 191" [FFT.cpp:323]   --->   Operation 357 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_29, i32 384, i32 447" [FFT.cpp:323]   --->   Operation 358 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_29, i32 64, i32 127" [FFT.cpp:323]   --->   Operation 359 'partselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_144 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_29, i32 320, i32 383" [FFT.cpp:323]   --->   Operation 360 'partselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_176 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_29, i32 192, i32 255" [FFT.cpp:323]   --->   Operation 361 'partselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_208 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_29, i32 448, i32 511" [FFT.cpp:323]   --->   Operation 362 'partselect' 'tmp_208' <Predicate = true> <Delay = 0.00>

State 31 <SV = 30> <Delay = 1.89>
ST_31 : Operation 363 [1/1] (1.11ns) (share mux size 32)   --->   "%muxLogicFIFOCE_to_in_r_read_30 = muxlogic"   --->   Operation 363 'muxlogic' 'muxLogicFIFOCE_to_in_r_read_30' <Predicate = true> <Delay = 1.11>
ST_31 : Operation 364 [1/1] ( I:0.56ns O:0.44ns ) (share mux size 32)   --->   "%in_r_read_30 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %in_r" [FFT.cpp:97]   --->   Operation 364 'read' 'in_r_read_30' <Predicate = true> <Delay = 0.56> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_31 : Operation 365 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %trunc_ln323, i64 %trunc_ln323_1, i64 %trunc_ln323_2, i64 %trunc_ln323_3, i64 %trunc_ln323_4, i64 %trunc_ln323_5, i64 %trunc_ln323_6, i64 %trunc_ln323_7" [FFT.cpp:323]   --->   Operation 365 'bitconcatenate' 'p_s' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 366 [1/1] (1.00ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln323 = muxlogic i512 %p_s"   --->   Operation 366 'muxlogic' 'muxLogicFIFOData_to_write_ln323' <Predicate = true> <Delay = 1.00>
ST_31 : Operation 367 [1/1] ( I:0.89ns O:0.89ns ) (share mux size 32)   --->   "%write_ln323 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %reverse_in_stream_vector, i512 %p_s" [FFT.cpp:323]   --->   Operation 367 'write' 'write_ln323' <Predicate = true> <Delay = 0.89> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_31 : Operation 368 [1/1] (0.00ns)   --->   "%trunc_ln323_8 = trunc i512 %in_r_read_30" [FFT.cpp:323]   --->   Operation 368 'trunc' 'trunc_ln323_8' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_30, i32 256, i32 319" [FFT.cpp:323]   --->   Operation 369 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_30, i32 128, i32 191" [FFT.cpp:323]   --->   Operation 370 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_30, i32 384, i32 447" [FFT.cpp:323]   --->   Operation 371 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_30, i32 64, i32 127" [FFT.cpp:323]   --->   Operation 372 'partselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_136 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_30, i32 320, i32 383" [FFT.cpp:323]   --->   Operation 373 'partselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_168 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_30, i32 192, i32 255" [FFT.cpp:323]   --->   Operation 374 'partselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_200 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_30, i32 448, i32 511" [FFT.cpp:323]   --->   Operation 375 'partselect' 'tmp_200' <Predicate = true> <Delay = 0.00>

State 32 <SV = 31> <Delay = 1.89>
ST_32 : Operation 376 [1/1] (1.11ns) (share mux size 32)   --->   "%muxLogicFIFOCE_to_in_r_read_31 = muxlogic"   --->   Operation 376 'muxlogic' 'muxLogicFIFOCE_to_in_r_read_31' <Predicate = true> <Delay = 1.11>
ST_32 : Operation 377 [1/1] ( I:0.56ns O:0.44ns ) (share mux size 32)   --->   "%in_r_read_31 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %in_r" [FFT.cpp:97]   --->   Operation 377 'read' 'in_r_read_31' <Predicate = true> <Delay = 0.56> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_32 : Operation 378 [1/1] (0.00ns)   --->   "%p_1 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %trunc_ln323_8, i64 %trunc_ln323_9, i64 %trunc_ln323_10, i64 %trunc_ln323_11, i64 %trunc_ln323_12, i64 %trunc_ln323_13, i64 %trunc_ln323_14, i64 %trunc_ln323_15" [FFT.cpp:323]   --->   Operation 378 'bitconcatenate' 'p_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 379 [1/1] (1.00ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln323 = muxlogic i512 %p_1"   --->   Operation 379 'muxlogic' 'muxLogicFIFOData_to_write_ln323' <Predicate = true> <Delay = 1.00>
ST_32 : Operation 380 [1/1] ( I:0.89ns O:0.89ns ) (share mux size 32)   --->   "%write_ln323 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %reverse_in_stream_vector, i512 %p_1" [FFT.cpp:323]   --->   Operation 380 'write' 'write_ln323' <Predicate = true> <Delay = 0.89> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_32 : Operation 381 [1/1] (0.00ns)   --->   "%trunc_ln323_24 = trunc i512 %in_r_read_31" [FFT.cpp:323]   --->   Operation 381 'trunc' 'trunc_ln323_24' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_31, i32 256, i32 319" [FFT.cpp:323]   --->   Operation 382 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_31, i32 128, i32 191" [FFT.cpp:323]   --->   Operation 383 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_31, i32 384, i32 447" [FFT.cpp:323]   --->   Operation 384 'partselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_31, i32 64, i32 127" [FFT.cpp:323]   --->   Operation 385 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_152 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_31, i32 320, i32 383" [FFT.cpp:323]   --->   Operation 386 'partselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_184 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_31, i32 192, i32 255" [FFT.cpp:323]   --->   Operation 387 'partselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_216 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_r_read_31, i32 448, i32 511" [FFT.cpp:323]   --->   Operation 388 'partselect' 'tmp_216' <Predicate = true> <Delay = 0.00>

State 33 <SV = 32> <Delay = 1.89>
ST_33 : Operation 389 [1/1] (0.00ns)   --->   "%p_2 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %trunc_ln323_16, i64 %trunc_ln323_17, i64 %trunc_ln323_18, i64 %trunc_ln323_19, i64 %trunc_ln323_20, i64 %trunc_ln323_21, i64 %trunc_ln323_22, i64 %trunc_ln323_23" [FFT.cpp:323]   --->   Operation 389 'bitconcatenate' 'p_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 390 [1/1] (1.00ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln323 = muxlogic i512 %p_2"   --->   Operation 390 'muxlogic' 'muxLogicFIFOData_to_write_ln323' <Predicate = true> <Delay = 1.00>
ST_33 : Operation 391 [1/1] ( I:0.89ns O:0.89ns ) (share mux size 32)   --->   "%write_ln323 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %reverse_in_stream_vector, i512 %p_2" [FFT.cpp:323]   --->   Operation 391 'write' 'write_ln323' <Predicate = true> <Delay = 0.89> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 34 <SV = 33> <Delay = 1.89>
ST_34 : Operation 392 [1/1] (0.00ns)   --->   "%p_3 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %trunc_ln323_24, i64 %trunc_ln323_25, i64 %trunc_ln323_26, i64 %trunc_ln323_27, i64 %trunc_ln323_28, i64 %trunc_ln323_29, i64 %trunc_ln323_30, i64 %trunc_ln323_31" [FFT.cpp:323]   --->   Operation 392 'bitconcatenate' 'p_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 393 [1/1] (1.00ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln323 = muxlogic i512 %p_3"   --->   Operation 393 'muxlogic' 'muxLogicFIFOData_to_write_ln323' <Predicate = true> <Delay = 1.00>
ST_34 : Operation 394 [1/1] ( I:0.89ns O:0.89ns ) (share mux size 32)   --->   "%write_ln323 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %reverse_in_stream_vector, i512 %p_3" [FFT.cpp:323]   --->   Operation 394 'write' 'write_ln323' <Predicate = true> <Delay = 0.89> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 35 <SV = 34> <Delay = 1.89>
ST_35 : Operation 395 [1/1] (0.00ns)   --->   "%p_4 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %tmp_s, i64 %tmp_1, i64 %tmp_2, i64 %tmp_3, i64 %tmp_4, i64 %tmp_5, i64 %tmp_6, i64 %tmp_7" [FFT.cpp:323]   --->   Operation 395 'bitconcatenate' 'p_4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 396 [1/1] (1.00ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln323 = muxlogic i512 %p_4"   --->   Operation 396 'muxlogic' 'muxLogicFIFOData_to_write_ln323' <Predicate = true> <Delay = 1.00>
ST_35 : Operation 397 [1/1] ( I:0.89ns O:0.89ns ) (share mux size 32)   --->   "%write_ln323 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %reverse_in_stream_vector, i512 %p_4" [FFT.cpp:323]   --->   Operation 397 'write' 'write_ln323' <Predicate = true> <Delay = 0.89> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 36 <SV = 35> <Delay = 1.89>
ST_36 : Operation 398 [1/1] (0.00ns)   --->   "%p_5 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %tmp_8, i64 %tmp_9, i64 %tmp_10, i64 %tmp_11, i64 %tmp_12, i64 %tmp_13, i64 %tmp_14, i64 %tmp_15" [FFT.cpp:323]   --->   Operation 398 'bitconcatenate' 'p_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 399 [1/1] (1.00ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln323 = muxlogic i512 %p_5"   --->   Operation 399 'muxlogic' 'muxLogicFIFOData_to_write_ln323' <Predicate = true> <Delay = 1.00>
ST_36 : Operation 400 [1/1] ( I:0.89ns O:0.89ns ) (share mux size 32)   --->   "%write_ln323 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %reverse_in_stream_vector, i512 %p_5" [FFT.cpp:323]   --->   Operation 400 'write' 'write_ln323' <Predicate = true> <Delay = 0.89> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 37 <SV = 36> <Delay = 1.89>
ST_37 : Operation 401 [1/1] (0.00ns)   --->   "%p_6 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %tmp_16, i64 %tmp_17, i64 %tmp_18, i64 %tmp_19, i64 %tmp_20, i64 %tmp_21, i64 %tmp_22, i64 %tmp_23" [FFT.cpp:323]   --->   Operation 401 'bitconcatenate' 'p_6' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 402 [1/1] (1.00ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln323 = muxlogic i512 %p_6"   --->   Operation 402 'muxlogic' 'muxLogicFIFOData_to_write_ln323' <Predicate = true> <Delay = 1.00>
ST_37 : Operation 403 [1/1] ( I:0.89ns O:0.89ns ) (share mux size 32)   --->   "%write_ln323 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %reverse_in_stream_vector, i512 %p_6" [FFT.cpp:323]   --->   Operation 403 'write' 'write_ln323' <Predicate = true> <Delay = 0.89> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 38 <SV = 37> <Delay = 1.89>
ST_38 : Operation 404 [1/1] (0.00ns)   --->   "%p_7 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %tmp_24, i64 %tmp_25, i64 %tmp_26, i64 %tmp_27, i64 %tmp_28, i64 %tmp_29, i64 %tmp_30, i64 %tmp_31" [FFT.cpp:323]   --->   Operation 404 'bitconcatenate' 'p_7' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 405 [1/1] (1.00ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln323 = muxlogic i512 %p_7"   --->   Operation 405 'muxlogic' 'muxLogicFIFOData_to_write_ln323' <Predicate = true> <Delay = 1.00>
ST_38 : Operation 406 [1/1] ( I:0.89ns O:0.89ns ) (share mux size 32)   --->   "%write_ln323 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %reverse_in_stream_vector, i512 %p_7" [FFT.cpp:323]   --->   Operation 406 'write' 'write_ln323' <Predicate = true> <Delay = 0.89> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 39 <SV = 38> <Delay = 1.89>
ST_39 : Operation 407 [1/1] (0.00ns)   --->   "%p_8 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %tmp_32, i64 %tmp_33, i64 %tmp_34, i64 %tmp_35, i64 %tmp_36, i64 %tmp_37, i64 %tmp_38, i64 %tmp_39" [FFT.cpp:323]   --->   Operation 407 'bitconcatenate' 'p_8' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 408 [1/1] (1.00ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln323 = muxlogic i512 %p_8"   --->   Operation 408 'muxlogic' 'muxLogicFIFOData_to_write_ln323' <Predicate = true> <Delay = 1.00>
ST_39 : Operation 409 [1/1] ( I:0.89ns O:0.89ns ) (share mux size 32)   --->   "%write_ln323 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %reverse_in_stream_vector, i512 %p_8" [FFT.cpp:323]   --->   Operation 409 'write' 'write_ln323' <Predicate = true> <Delay = 0.89> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 40 <SV = 39> <Delay = 1.89>
ST_40 : Operation 410 [1/1] (0.00ns)   --->   "%p_9 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %tmp_40, i64 %tmp_41, i64 %tmp_42, i64 %tmp_43, i64 %tmp_44, i64 %tmp_45, i64 %tmp_46, i64 %tmp_47" [FFT.cpp:323]   --->   Operation 410 'bitconcatenate' 'p_9' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 411 [1/1] (1.00ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln323 = muxlogic i512 %p_9"   --->   Operation 411 'muxlogic' 'muxLogicFIFOData_to_write_ln323' <Predicate = true> <Delay = 1.00>
ST_40 : Operation 412 [1/1] ( I:0.89ns O:0.89ns ) (share mux size 32)   --->   "%write_ln323 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %reverse_in_stream_vector, i512 %p_9" [FFT.cpp:323]   --->   Operation 412 'write' 'write_ln323' <Predicate = true> <Delay = 0.89> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 41 <SV = 40> <Delay = 1.89>
ST_41 : Operation 413 [1/1] (0.00ns)   --->   "%p_10 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %tmp_48, i64 %tmp_49, i64 %tmp_50, i64 %tmp_51, i64 %tmp_52, i64 %tmp_53, i64 %tmp_54, i64 %tmp_55" [FFT.cpp:323]   --->   Operation 413 'bitconcatenate' 'p_10' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 414 [1/1] (1.00ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln323 = muxlogic i512 %p_10"   --->   Operation 414 'muxlogic' 'muxLogicFIFOData_to_write_ln323' <Predicate = true> <Delay = 1.00>
ST_41 : Operation 415 [1/1] ( I:0.89ns O:0.89ns ) (share mux size 32)   --->   "%write_ln323 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %reverse_in_stream_vector, i512 %p_10" [FFT.cpp:323]   --->   Operation 415 'write' 'write_ln323' <Predicate = true> <Delay = 0.89> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 42 <SV = 41> <Delay = 1.89>
ST_42 : Operation 416 [1/1] (0.00ns)   --->   "%p_11 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %tmp_56, i64 %tmp_57, i64 %tmp_58, i64 %tmp_59, i64 %tmp_60, i64 %tmp_61, i64 %tmp_62, i64 %tmp_63" [FFT.cpp:323]   --->   Operation 416 'bitconcatenate' 'p_11' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 417 [1/1] (1.00ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln323 = muxlogic i512 %p_11"   --->   Operation 417 'muxlogic' 'muxLogicFIFOData_to_write_ln323' <Predicate = true> <Delay = 1.00>
ST_42 : Operation 418 [1/1] ( I:0.89ns O:0.89ns ) (share mux size 32)   --->   "%write_ln323 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %reverse_in_stream_vector, i512 %p_11" [FFT.cpp:323]   --->   Operation 418 'write' 'write_ln323' <Predicate = true> <Delay = 0.89> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 43 <SV = 42> <Delay = 1.89>
ST_43 : Operation 419 [1/1] (0.00ns)   --->   "%p_12 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %tmp_64, i64 %tmp_65, i64 %tmp_66, i64 %tmp_67, i64 %tmp_68, i64 %tmp_69, i64 %tmp_70, i64 %tmp_71" [FFT.cpp:323]   --->   Operation 419 'bitconcatenate' 'p_12' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 420 [1/1] (1.00ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln323 = muxlogic i512 %p_12"   --->   Operation 420 'muxlogic' 'muxLogicFIFOData_to_write_ln323' <Predicate = true> <Delay = 1.00>
ST_43 : Operation 421 [1/1] ( I:0.89ns O:0.89ns ) (share mux size 32)   --->   "%write_ln323 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %reverse_in_stream_vector, i512 %p_12" [FFT.cpp:323]   --->   Operation 421 'write' 'write_ln323' <Predicate = true> <Delay = 0.89> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 44 <SV = 43> <Delay = 1.89>
ST_44 : Operation 422 [1/1] (0.00ns)   --->   "%p_13 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %tmp_72, i64 %tmp_73, i64 %tmp_74, i64 %tmp_75, i64 %tmp_76, i64 %tmp_77, i64 %tmp_78, i64 %tmp_79" [FFT.cpp:323]   --->   Operation 422 'bitconcatenate' 'p_13' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 423 [1/1] (1.00ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln323 = muxlogic i512 %p_13"   --->   Operation 423 'muxlogic' 'muxLogicFIFOData_to_write_ln323' <Predicate = true> <Delay = 1.00>
ST_44 : Operation 424 [1/1] ( I:0.89ns O:0.89ns ) (share mux size 32)   --->   "%write_ln323 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %reverse_in_stream_vector, i512 %p_13" [FFT.cpp:323]   --->   Operation 424 'write' 'write_ln323' <Predicate = true> <Delay = 0.89> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 45 <SV = 44> <Delay = 1.89>
ST_45 : Operation 425 [1/1] (0.00ns)   --->   "%p_14 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %tmp_80, i64 %tmp_81, i64 %tmp_82, i64 %tmp_83, i64 %tmp_84, i64 %tmp_85, i64 %tmp_86, i64 %tmp_87" [FFT.cpp:323]   --->   Operation 425 'bitconcatenate' 'p_14' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 426 [1/1] (1.00ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln323 = muxlogic i512 %p_14"   --->   Operation 426 'muxlogic' 'muxLogicFIFOData_to_write_ln323' <Predicate = true> <Delay = 1.00>
ST_45 : Operation 427 [1/1] ( I:0.89ns O:0.89ns ) (share mux size 32)   --->   "%write_ln323 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %reverse_in_stream_vector, i512 %p_14" [FFT.cpp:323]   --->   Operation 427 'write' 'write_ln323' <Predicate = true> <Delay = 0.89> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 46 <SV = 45> <Delay = 1.89>
ST_46 : Operation 428 [1/1] (0.00ns)   --->   "%p_15 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %tmp_88, i64 %tmp_89, i64 %tmp_90, i64 %tmp_91, i64 %tmp_92, i64 %tmp_93, i64 %tmp_94, i64 %tmp_95" [FFT.cpp:323]   --->   Operation 428 'bitconcatenate' 'p_15' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 429 [1/1] (1.00ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln323 = muxlogic i512 %p_15"   --->   Operation 429 'muxlogic' 'muxLogicFIFOData_to_write_ln323' <Predicate = true> <Delay = 1.00>
ST_46 : Operation 430 [1/1] ( I:0.89ns O:0.89ns ) (share mux size 32)   --->   "%write_ln323 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %reverse_in_stream_vector, i512 %p_15" [FFT.cpp:323]   --->   Operation 430 'write' 'write_ln323' <Predicate = true> <Delay = 0.89> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 47 <SV = 46> <Delay = 1.89>
ST_47 : Operation 431 [1/1] (0.00ns)   --->   "%p_16 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %tmp_96, i64 %tmp_97, i64 %tmp_98, i64 %tmp_99, i64 %tmp_100, i64 %tmp_101, i64 %tmp_102, i64 %tmp_103" [FFT.cpp:323]   --->   Operation 431 'bitconcatenate' 'p_16' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 432 [1/1] (1.00ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln323 = muxlogic i512 %p_16"   --->   Operation 432 'muxlogic' 'muxLogicFIFOData_to_write_ln323' <Predicate = true> <Delay = 1.00>
ST_47 : Operation 433 [1/1] ( I:0.89ns O:0.89ns ) (share mux size 32)   --->   "%write_ln323 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %reverse_in_stream_vector, i512 %p_16" [FFT.cpp:323]   --->   Operation 433 'write' 'write_ln323' <Predicate = true> <Delay = 0.89> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 48 <SV = 47> <Delay = 1.89>
ST_48 : Operation 434 [1/1] (0.00ns)   --->   "%p_17 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %tmp_104, i64 %tmp_105, i64 %tmp_106, i64 %tmp_107, i64 %tmp_108, i64 %tmp_109, i64 %tmp_110, i64 %tmp_111" [FFT.cpp:323]   --->   Operation 434 'bitconcatenate' 'p_17' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 435 [1/1] (1.00ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln323 = muxlogic i512 %p_17"   --->   Operation 435 'muxlogic' 'muxLogicFIFOData_to_write_ln323' <Predicate = true> <Delay = 1.00>
ST_48 : Operation 436 [1/1] ( I:0.89ns O:0.89ns ) (share mux size 32)   --->   "%write_ln323 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %reverse_in_stream_vector, i512 %p_17" [FFT.cpp:323]   --->   Operation 436 'write' 'write_ln323' <Predicate = true> <Delay = 0.89> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 49 <SV = 48> <Delay = 1.89>
ST_49 : Operation 437 [1/1] (0.00ns)   --->   "%p_18 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %tmp_112, i64 %tmp_113, i64 %tmp_114, i64 %tmp_115, i64 %tmp_116, i64 %tmp_117, i64 %tmp_118, i64 %tmp_119" [FFT.cpp:323]   --->   Operation 437 'bitconcatenate' 'p_18' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 438 [1/1] (1.00ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln323 = muxlogic i512 %p_18"   --->   Operation 438 'muxlogic' 'muxLogicFIFOData_to_write_ln323' <Predicate = true> <Delay = 1.00>
ST_49 : Operation 439 [1/1] ( I:0.89ns O:0.89ns ) (share mux size 32)   --->   "%write_ln323 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %reverse_in_stream_vector, i512 %p_18" [FFT.cpp:323]   --->   Operation 439 'write' 'write_ln323' <Predicate = true> <Delay = 0.89> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 50 <SV = 49> <Delay = 1.89>
ST_50 : Operation 440 [1/1] (0.00ns)   --->   "%p_19 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %tmp_120, i64 %tmp_121, i64 %tmp_122, i64 %tmp_123, i64 %tmp_124, i64 %tmp_125, i64 %tmp_126, i64 %tmp_127" [FFT.cpp:323]   --->   Operation 440 'bitconcatenate' 'p_19' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 441 [1/1] (1.00ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln323 = muxlogic i512 %p_19"   --->   Operation 441 'muxlogic' 'muxLogicFIFOData_to_write_ln323' <Predicate = true> <Delay = 1.00>
ST_50 : Operation 442 [1/1] ( I:0.89ns O:0.89ns ) (share mux size 32)   --->   "%write_ln323 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %reverse_in_stream_vector, i512 %p_19" [FFT.cpp:323]   --->   Operation 442 'write' 'write_ln323' <Predicate = true> <Delay = 0.89> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 51 <SV = 50> <Delay = 1.89>
ST_51 : Operation 443 [1/1] (0.00ns)   --->   "%p_20 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %tmp_128, i64 %tmp_129, i64 %tmp_130, i64 %tmp_131, i64 %tmp_132, i64 %tmp_133, i64 %tmp_134, i64 %tmp_135" [FFT.cpp:323]   --->   Operation 443 'bitconcatenate' 'p_20' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 444 [1/1] (1.00ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln323 = muxlogic i512 %p_20"   --->   Operation 444 'muxlogic' 'muxLogicFIFOData_to_write_ln323' <Predicate = true> <Delay = 1.00>
ST_51 : Operation 445 [1/1] ( I:0.89ns O:0.89ns ) (share mux size 32)   --->   "%write_ln323 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %reverse_in_stream_vector, i512 %p_20" [FFT.cpp:323]   --->   Operation 445 'write' 'write_ln323' <Predicate = true> <Delay = 0.89> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 52 <SV = 51> <Delay = 1.89>
ST_52 : Operation 446 [1/1] (0.00ns)   --->   "%p_21 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %tmp_136, i64 %tmp_137, i64 %tmp_138, i64 %tmp_139, i64 %tmp_140, i64 %tmp_141, i64 %tmp_142, i64 %tmp_143" [FFT.cpp:323]   --->   Operation 446 'bitconcatenate' 'p_21' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 447 [1/1] (1.00ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln323 = muxlogic i512 %p_21"   --->   Operation 447 'muxlogic' 'muxLogicFIFOData_to_write_ln323' <Predicate = true> <Delay = 1.00>
ST_52 : Operation 448 [1/1] ( I:0.89ns O:0.89ns ) (share mux size 32)   --->   "%write_ln323 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %reverse_in_stream_vector, i512 %p_21" [FFT.cpp:323]   --->   Operation 448 'write' 'write_ln323' <Predicate = true> <Delay = 0.89> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 53 <SV = 52> <Delay = 1.89>
ST_53 : Operation 449 [1/1] (0.00ns)   --->   "%p_22 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %tmp_144, i64 %tmp_145, i64 %tmp_146, i64 %tmp_147, i64 %tmp_148, i64 %tmp_149, i64 %tmp_150, i64 %tmp_151" [FFT.cpp:323]   --->   Operation 449 'bitconcatenate' 'p_22' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 450 [1/1] (1.00ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln323 = muxlogic i512 %p_22"   --->   Operation 450 'muxlogic' 'muxLogicFIFOData_to_write_ln323' <Predicate = true> <Delay = 1.00>
ST_53 : Operation 451 [1/1] ( I:0.89ns O:0.89ns ) (share mux size 32)   --->   "%write_ln323 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %reverse_in_stream_vector, i512 %p_22" [FFT.cpp:323]   --->   Operation 451 'write' 'write_ln323' <Predicate = true> <Delay = 0.89> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 54 <SV = 53> <Delay = 1.89>
ST_54 : Operation 452 [1/1] (0.00ns)   --->   "%p_23 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %tmp_152, i64 %tmp_153, i64 %tmp_154, i64 %tmp_155, i64 %tmp_156, i64 %tmp_157, i64 %tmp_158, i64 %tmp_159" [FFT.cpp:323]   --->   Operation 452 'bitconcatenate' 'p_23' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 453 [1/1] (1.00ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln323 = muxlogic i512 %p_23"   --->   Operation 453 'muxlogic' 'muxLogicFIFOData_to_write_ln323' <Predicate = true> <Delay = 1.00>
ST_54 : Operation 454 [1/1] ( I:0.89ns O:0.89ns ) (share mux size 32)   --->   "%write_ln323 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %reverse_in_stream_vector, i512 %p_23" [FFT.cpp:323]   --->   Operation 454 'write' 'write_ln323' <Predicate = true> <Delay = 0.89> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 55 <SV = 54> <Delay = 1.89>
ST_55 : Operation 455 [1/1] (0.00ns)   --->   "%p_24 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %tmp_160, i64 %tmp_161, i64 %tmp_162, i64 %tmp_163, i64 %tmp_164, i64 %tmp_165, i64 %tmp_166, i64 %tmp_167" [FFT.cpp:323]   --->   Operation 455 'bitconcatenate' 'p_24' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 456 [1/1] (1.00ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln323 = muxlogic i512 %p_24"   --->   Operation 456 'muxlogic' 'muxLogicFIFOData_to_write_ln323' <Predicate = true> <Delay = 1.00>
ST_55 : Operation 457 [1/1] ( I:0.89ns O:0.89ns ) (share mux size 32)   --->   "%write_ln323 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %reverse_in_stream_vector, i512 %p_24" [FFT.cpp:323]   --->   Operation 457 'write' 'write_ln323' <Predicate = true> <Delay = 0.89> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 56 <SV = 55> <Delay = 1.89>
ST_56 : Operation 458 [1/1] (0.00ns)   --->   "%p_25 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %tmp_168, i64 %tmp_169, i64 %tmp_170, i64 %tmp_171, i64 %tmp_172, i64 %tmp_173, i64 %tmp_174, i64 %tmp_175" [FFT.cpp:323]   --->   Operation 458 'bitconcatenate' 'p_25' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 459 [1/1] (1.00ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln323 = muxlogic i512 %p_25"   --->   Operation 459 'muxlogic' 'muxLogicFIFOData_to_write_ln323' <Predicate = true> <Delay = 1.00>
ST_56 : Operation 460 [1/1] ( I:0.89ns O:0.89ns ) (share mux size 32)   --->   "%write_ln323 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %reverse_in_stream_vector, i512 %p_25" [FFT.cpp:323]   --->   Operation 460 'write' 'write_ln323' <Predicate = true> <Delay = 0.89> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 57 <SV = 56> <Delay = 1.89>
ST_57 : Operation 461 [1/1] (0.00ns)   --->   "%p_26 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %tmp_176, i64 %tmp_177, i64 %tmp_178, i64 %tmp_179, i64 %tmp_180, i64 %tmp_181, i64 %tmp_182, i64 %tmp_183" [FFT.cpp:323]   --->   Operation 461 'bitconcatenate' 'p_26' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 462 [1/1] (1.00ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln323 = muxlogic i512 %p_26"   --->   Operation 462 'muxlogic' 'muxLogicFIFOData_to_write_ln323' <Predicate = true> <Delay = 1.00>
ST_57 : Operation 463 [1/1] ( I:0.89ns O:0.89ns ) (share mux size 32)   --->   "%write_ln323 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %reverse_in_stream_vector, i512 %p_26" [FFT.cpp:323]   --->   Operation 463 'write' 'write_ln323' <Predicate = true> <Delay = 0.89> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 58 <SV = 57> <Delay = 1.89>
ST_58 : Operation 464 [1/1] (0.00ns)   --->   "%p_27 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %tmp_184, i64 %tmp_185, i64 %tmp_186, i64 %tmp_187, i64 %tmp_188, i64 %tmp_189, i64 %tmp_190, i64 %tmp_191" [FFT.cpp:323]   --->   Operation 464 'bitconcatenate' 'p_27' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 465 [1/1] (1.00ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln323 = muxlogic i512 %p_27"   --->   Operation 465 'muxlogic' 'muxLogicFIFOData_to_write_ln323' <Predicate = true> <Delay = 1.00>
ST_58 : Operation 466 [1/1] ( I:0.89ns O:0.89ns ) (share mux size 32)   --->   "%write_ln323 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %reverse_in_stream_vector, i512 %p_27" [FFT.cpp:323]   --->   Operation 466 'write' 'write_ln323' <Predicate = true> <Delay = 0.89> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 59 <SV = 58> <Delay = 1.89>
ST_59 : Operation 467 [1/1] (0.00ns)   --->   "%p_28 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %tmp_192, i64 %tmp_193, i64 %tmp_194, i64 %tmp_195, i64 %tmp_196, i64 %tmp_197, i64 %tmp_198, i64 %tmp_199" [FFT.cpp:323]   --->   Operation 467 'bitconcatenate' 'p_28' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 468 [1/1] (1.00ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln323 = muxlogic i512 %p_28"   --->   Operation 468 'muxlogic' 'muxLogicFIFOData_to_write_ln323' <Predicate = true> <Delay = 1.00>
ST_59 : Operation 469 [1/1] ( I:0.89ns O:0.89ns ) (share mux size 32)   --->   "%write_ln323 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %reverse_in_stream_vector, i512 %p_28" [FFT.cpp:323]   --->   Operation 469 'write' 'write_ln323' <Predicate = true> <Delay = 0.89> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 60 <SV = 59> <Delay = 1.89>
ST_60 : Operation 470 [1/1] (0.00ns)   --->   "%p_29 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %tmp_200, i64 %tmp_201, i64 %tmp_202, i64 %tmp_203, i64 %tmp_204, i64 %tmp_205, i64 %tmp_206, i64 %tmp_207" [FFT.cpp:323]   --->   Operation 470 'bitconcatenate' 'p_29' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 471 [1/1] (1.00ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln323 = muxlogic i512 %p_29"   --->   Operation 471 'muxlogic' 'muxLogicFIFOData_to_write_ln323' <Predicate = true> <Delay = 1.00>
ST_60 : Operation 472 [1/1] ( I:0.89ns O:0.89ns ) (share mux size 32)   --->   "%write_ln323 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %reverse_in_stream_vector, i512 %p_29" [FFT.cpp:323]   --->   Operation 472 'write' 'write_ln323' <Predicate = true> <Delay = 0.89> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 61 <SV = 60> <Delay = 1.89>
ST_61 : Operation 473 [1/1] (0.00ns)   --->   "%p_30 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %tmp_208, i64 %tmp_209, i64 %tmp_210, i64 %tmp_211, i64 %tmp_212, i64 %tmp_213, i64 %tmp_214, i64 %tmp_215" [FFT.cpp:323]   --->   Operation 473 'bitconcatenate' 'p_30' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 474 [1/1] (1.00ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln323 = muxlogic i512 %p_30"   --->   Operation 474 'muxlogic' 'muxLogicFIFOData_to_write_ln323' <Predicate = true> <Delay = 1.00>
ST_61 : Operation 475 [1/1] ( I:0.89ns O:0.89ns ) (share mux size 32)   --->   "%write_ln323 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %reverse_in_stream_vector, i512 %p_30" [FFT.cpp:323]   --->   Operation 475 'write' 'write_ln323' <Predicate = true> <Delay = 0.89> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 62 <SV = 61> <Delay = 1.89>
ST_62 : Operation 476 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %reverse_in_stream_vector, void @empty_74, i32 0, i32 0, void @empty_73, i32 0, i32 0, void @empty_73, void @empty_73, void @empty_73, i32 0, i32 0, i32 0, i32 0, void @empty_73, void @empty_73, i32 4294967295, i32 0, i32 0"   --->   Operation 476 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 477 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %in_r, void @empty_74, i32 0, i32 0, void @empty_73, i32 0, i32 0, void @empty_73, void @empty_73, void @empty_73, i32 0, i32 0, i32 0, i32 0, void @empty_73, void @empty_73, i32 4294967295, i32 0, i32 0"   --->   Operation 477 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 478 [1/1] (0.00ns)   --->   "%specpipeline_ln97 = specpipeline void @_ssdm_op_SpecPipeline, i32 32, i32 0, i32 0, i32 0, void @empty_73" [FFT.cpp:97]   --->   Operation 478 'specpipeline' 'specpipeline_ln97' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 479 [1/1] (0.00ns)   --->   "%specperformance_ln89 = specperformance void @_ssdm_op_SpecPerformance, i32 0, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_73" [FFT.cpp:89]   --->   Operation 479 'specperformance' 'specperformance_ln89' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 480 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %tmp_216, i64 %tmp_217, i64 %tmp_218, i64 %tmp_219, i64 %tmp_220, i64 %tmp_221, i64 %tmp_222, i64 %tmp_223" [FFT.cpp:323]   --->   Operation 480 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 481 [1/1] (1.00ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln323 = muxlogic i512 %p_0"   --->   Operation 481 'muxlogic' 'muxLogicFIFOData_to_write_ln323' <Predicate = true> <Delay = 1.00>
ST_62 : Operation 482 [1/1] ( I:0.89ns O:0.89ns ) (share mux size 32)   --->   "%write_ln323 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %reverse_in_stream_vector, i512 %p_0" [FFT.cpp:323]   --->   Operation 482 'write' 'write_ln323' <Predicate = true> <Delay = 0.89> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_62 : Operation 483 [1/1] (0.00ns)   --->   "%ret_ln325 = ret" [FFT.cpp:325]   --->   Operation 483 'ret' 'ret_ln325' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 1.683ns
The critical path consists of the following:
	'muxlogic' operation 512 bit ('muxLogicFIFOCE_to_in_r_read') [7]  (1.117 ns)
	fifo read operation ('in_r_read', FFT.cpp:97) on port 'in_r' (FFT.cpp:97) [8]  (0.566 ns)

 <State 2>: 1.683ns
The critical path consists of the following:
	'muxlogic' operation 512 bit ('muxLogicFIFOCE_to_in_r_read_1') [9]  (1.117 ns)
	fifo read operation ('in_r_read_1', FFT.cpp:97) on port 'in_r' (FFT.cpp:97) [10]  (0.566 ns)

 <State 3>: 1.683ns
The critical path consists of the following:
	'muxlogic' operation 512 bit ('muxLogicFIFOCE_to_in_r_read_2') [11]  (1.117 ns)
	fifo read operation ('in_r_read_2', FFT.cpp:97) on port 'in_r' (FFT.cpp:97) [12]  (0.566 ns)

 <State 4>: 1.683ns
The critical path consists of the following:
	'muxlogic' operation 512 bit ('muxLogicFIFOCE_to_in_r_read_3') [13]  (1.117 ns)
	fifo read operation ('in_r_read_3', FFT.cpp:97) on port 'in_r' (FFT.cpp:97) [14]  (0.566 ns)

 <State 5>: 1.683ns
The critical path consists of the following:
	'muxlogic' operation 512 bit ('muxLogicFIFOCE_to_in_r_read_4') [15]  (1.117 ns)
	fifo read operation ('in_r_read_4', FFT.cpp:97) on port 'in_r' (FFT.cpp:97) [16]  (0.566 ns)

 <State 6>: 1.683ns
The critical path consists of the following:
	'muxlogic' operation 512 bit ('muxLogicFIFOCE_to_in_r_read_5') [17]  (1.117 ns)
	fifo read operation ('in_r_read_5', FFT.cpp:97) on port 'in_r' (FFT.cpp:97) [18]  (0.566 ns)

 <State 7>: 1.683ns
The critical path consists of the following:
	'muxlogic' operation 512 bit ('muxLogicFIFOCE_to_in_r_read_6') [19]  (1.117 ns)
	fifo read operation ('in_r_read_6', FFT.cpp:97) on port 'in_r' (FFT.cpp:97) [20]  (0.566 ns)

 <State 8>: 1.683ns
The critical path consists of the following:
	'muxlogic' operation 512 bit ('muxLogicFIFOCE_to_in_r_read_7') [21]  (1.117 ns)
	fifo read operation ('in_r_read_7', FFT.cpp:97) on port 'in_r' (FFT.cpp:97) [22]  (0.566 ns)

 <State 9>: 1.683ns
The critical path consists of the following:
	'muxlogic' operation 512 bit ('muxLogicFIFOCE_to_in_r_read_8') [23]  (1.117 ns)
	fifo read operation ('in_r_read_8', FFT.cpp:97) on port 'in_r' (FFT.cpp:97) [24]  (0.566 ns)

 <State 10>: 1.683ns
The critical path consists of the following:
	'muxlogic' operation 512 bit ('muxLogicFIFOCE_to_in_r_read_9') [25]  (1.117 ns)
	fifo read operation ('in_r_read_9', FFT.cpp:97) on port 'in_r' (FFT.cpp:97) [26]  (0.566 ns)

 <State 11>: 1.683ns
The critical path consists of the following:
	'muxlogic' operation 512 bit ('muxLogicFIFOCE_to_in_r_read_10') [27]  (1.117 ns)
	fifo read operation ('in_r_read_10', FFT.cpp:97) on port 'in_r' (FFT.cpp:97) [28]  (0.566 ns)

 <State 12>: 1.683ns
The critical path consists of the following:
	'muxlogic' operation 512 bit ('muxLogicFIFOCE_to_in_r_read_11') [29]  (1.117 ns)
	fifo read operation ('in_r_read_11', FFT.cpp:97) on port 'in_r' (FFT.cpp:97) [30]  (0.566 ns)

 <State 13>: 1.683ns
The critical path consists of the following:
	'muxlogic' operation 512 bit ('muxLogicFIFOCE_to_in_r_read_12') [31]  (1.117 ns)
	fifo read operation ('in_r_read_12', FFT.cpp:97) on port 'in_r' (FFT.cpp:97) [32]  (0.566 ns)

 <State 14>: 1.683ns
The critical path consists of the following:
	'muxlogic' operation 512 bit ('muxLogicFIFOCE_to_in_r_read_13') [33]  (1.117 ns)
	fifo read operation ('in_r_read_13', FFT.cpp:97) on port 'in_r' (FFT.cpp:97) [34]  (0.566 ns)

 <State 15>: 1.683ns
The critical path consists of the following:
	'muxlogic' operation 512 bit ('muxLogicFIFOCE_to_in_r_read_14') [35]  (1.117 ns)
	fifo read operation ('in_r_read_14', FFT.cpp:97) on port 'in_r' (FFT.cpp:97) [36]  (0.566 ns)

 <State 16>: 1.683ns
The critical path consists of the following:
	'muxlogic' operation 512 bit ('muxLogicFIFOCE_to_in_r_read_15') [37]  (1.117 ns)
	fifo read operation ('in_r_read_15', FFT.cpp:97) on port 'in_r' (FFT.cpp:97) [38]  (0.566 ns)

 <State 17>: 1.683ns
The critical path consists of the following:
	'muxlogic' operation 512 bit ('muxLogicFIFOCE_to_in_r_read_16') [39]  (1.117 ns)
	fifo read operation ('in_r_read_16', FFT.cpp:97) on port 'in_r' (FFT.cpp:97) [40]  (0.566 ns)

 <State 18>: 1.683ns
The critical path consists of the following:
	'muxlogic' operation 512 bit ('muxLogicFIFOCE_to_in_r_read_17') [41]  (1.117 ns)
	fifo read operation ('in_r_read_17', FFT.cpp:97) on port 'in_r' (FFT.cpp:97) [42]  (0.566 ns)

 <State 19>: 1.683ns
The critical path consists of the following:
	'muxlogic' operation 512 bit ('muxLogicFIFOCE_to_in_r_read_18') [43]  (1.117 ns)
	fifo read operation ('in_r_read_18', FFT.cpp:97) on port 'in_r' (FFT.cpp:97) [44]  (0.566 ns)

 <State 20>: 1.683ns
The critical path consists of the following:
	'muxlogic' operation 512 bit ('muxLogicFIFOCE_to_in_r_read_19') [45]  (1.117 ns)
	fifo read operation ('in_r_read_19', FFT.cpp:97) on port 'in_r' (FFT.cpp:97) [46]  (0.566 ns)

 <State 21>: 1.683ns
The critical path consists of the following:
	'muxlogic' operation 512 bit ('muxLogicFIFOCE_to_in_r_read_20') [47]  (1.117 ns)
	fifo read operation ('in_r_read_20', FFT.cpp:97) on port 'in_r' (FFT.cpp:97) [48]  (0.566 ns)

 <State 22>: 1.683ns
The critical path consists of the following:
	'muxlogic' operation 512 bit ('muxLogicFIFOCE_to_in_r_read_21') [49]  (1.117 ns)
	fifo read operation ('in_r_read_21', FFT.cpp:97) on port 'in_r' (FFT.cpp:97) [50]  (0.566 ns)

 <State 23>: 1.683ns
The critical path consists of the following:
	'muxlogic' operation 512 bit ('muxLogicFIFOCE_to_in_r_read_22') [51]  (1.117 ns)
	fifo read operation ('in_r_read_22', FFT.cpp:97) on port 'in_r' (FFT.cpp:97) [52]  (0.566 ns)

 <State 24>: 1.683ns
The critical path consists of the following:
	'muxlogic' operation 512 bit ('muxLogicFIFOCE_to_in_r_read_23') [53]  (1.117 ns)
	fifo read operation ('in_r_read_23', FFT.cpp:97) on port 'in_r' (FFT.cpp:97) [54]  (0.566 ns)

 <State 25>: 1.683ns
The critical path consists of the following:
	'muxlogic' operation 512 bit ('muxLogicFIFOCE_to_in_r_read_24') [55]  (1.117 ns)
	fifo read operation ('in_r_read_24', FFT.cpp:97) on port 'in_r' (FFT.cpp:97) [56]  (0.566 ns)

 <State 26>: 1.683ns
The critical path consists of the following:
	'muxlogic' operation 512 bit ('muxLogicFIFOCE_to_in_r_read_25') [57]  (1.117 ns)
	fifo read operation ('in_r_read_25', FFT.cpp:97) on port 'in_r' (FFT.cpp:97) [58]  (0.566 ns)

 <State 27>: 1.683ns
The critical path consists of the following:
	'muxlogic' operation 512 bit ('muxLogicFIFOCE_to_in_r_read_26') [59]  (1.117 ns)
	fifo read operation ('in_r_read_26', FFT.cpp:97) on port 'in_r' (FFT.cpp:97) [60]  (0.566 ns)

 <State 28>: 1.683ns
The critical path consists of the following:
	'muxlogic' operation 512 bit ('muxLogicFIFOCE_to_in_r_read_27') [61]  (1.117 ns)
	fifo read operation ('in_r_read_27', FFT.cpp:97) on port 'in_r' (FFT.cpp:97) [62]  (0.566 ns)

 <State 29>: 1.683ns
The critical path consists of the following:
	'muxlogic' operation 512 bit ('muxLogicFIFOCE_to_in_r_read_28') [63]  (1.117 ns)
	fifo read operation ('in_r_read_28', FFT.cpp:97) on port 'in_r' (FFT.cpp:97) [64]  (0.566 ns)

 <State 30>: 1.683ns
The critical path consists of the following:
	'muxlogic' operation 512 bit ('muxLogicFIFOCE_to_in_r_read_29') [65]  (1.117 ns)
	fifo read operation ('in_r_read_29', FFT.cpp:97) on port 'in_r' (FFT.cpp:97) [66]  (0.566 ns)

 <State 31>: 1.892ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln323') [80]  (1.000 ns)
	fifo write operation ('write_ln323', FFT.cpp:323) on port 'reverse_in_stream_vector' (FFT.cpp:323) [81]  (0.892 ns)

 <State 32>: 1.892ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln323') [91]  (1.000 ns)
	fifo write operation ('write_ln323', FFT.cpp:323) on port 'reverse_in_stream_vector' (FFT.cpp:323) [92]  (0.892 ns)

 <State 33>: 1.892ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln323') [102]  (1.000 ns)
	fifo write operation ('write_ln323', FFT.cpp:323) on port 'reverse_in_stream_vector' (FFT.cpp:323) [103]  (0.892 ns)

 <State 34>: 1.892ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln323') [113]  (1.000 ns)
	fifo write operation ('write_ln323', FFT.cpp:323) on port 'reverse_in_stream_vector' (FFT.cpp:323) [114]  (0.892 ns)

 <State 35>: 1.892ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln323') [124]  (1.000 ns)
	fifo write operation ('write_ln323', FFT.cpp:323) on port 'reverse_in_stream_vector' (FFT.cpp:323) [125]  (0.892 ns)

 <State 36>: 1.892ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln323') [135]  (1.000 ns)
	fifo write operation ('write_ln323', FFT.cpp:323) on port 'reverse_in_stream_vector' (FFT.cpp:323) [136]  (0.892 ns)

 <State 37>: 1.892ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln323') [146]  (1.000 ns)
	fifo write operation ('write_ln323', FFT.cpp:323) on port 'reverse_in_stream_vector' (FFT.cpp:323) [147]  (0.892 ns)

 <State 38>: 1.892ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln323') [157]  (1.000 ns)
	fifo write operation ('write_ln323', FFT.cpp:323) on port 'reverse_in_stream_vector' (FFT.cpp:323) [158]  (0.892 ns)

 <State 39>: 1.892ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln323') [168]  (1.000 ns)
	fifo write operation ('write_ln323', FFT.cpp:323) on port 'reverse_in_stream_vector' (FFT.cpp:323) [169]  (0.892 ns)

 <State 40>: 1.892ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln323') [179]  (1.000 ns)
	fifo write operation ('write_ln323', FFT.cpp:323) on port 'reverse_in_stream_vector' (FFT.cpp:323) [180]  (0.892 ns)

 <State 41>: 1.892ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln323') [190]  (1.000 ns)
	fifo write operation ('write_ln323', FFT.cpp:323) on port 'reverse_in_stream_vector' (FFT.cpp:323) [191]  (0.892 ns)

 <State 42>: 1.892ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln323') [201]  (1.000 ns)
	fifo write operation ('write_ln323', FFT.cpp:323) on port 'reverse_in_stream_vector' (FFT.cpp:323) [202]  (0.892 ns)

 <State 43>: 1.892ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln323') [212]  (1.000 ns)
	fifo write operation ('write_ln323', FFT.cpp:323) on port 'reverse_in_stream_vector' (FFT.cpp:323) [213]  (0.892 ns)

 <State 44>: 1.892ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln323') [223]  (1.000 ns)
	fifo write operation ('write_ln323', FFT.cpp:323) on port 'reverse_in_stream_vector' (FFT.cpp:323) [224]  (0.892 ns)

 <State 45>: 1.892ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln323') [234]  (1.000 ns)
	fifo write operation ('write_ln323', FFT.cpp:323) on port 'reverse_in_stream_vector' (FFT.cpp:323) [235]  (0.892 ns)

 <State 46>: 1.892ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln323') [245]  (1.000 ns)
	fifo write operation ('write_ln323', FFT.cpp:323) on port 'reverse_in_stream_vector' (FFT.cpp:323) [246]  (0.892 ns)

 <State 47>: 1.892ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln323') [256]  (1.000 ns)
	fifo write operation ('write_ln323', FFT.cpp:323) on port 'reverse_in_stream_vector' (FFT.cpp:323) [257]  (0.892 ns)

 <State 48>: 1.892ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln323') [267]  (1.000 ns)
	fifo write operation ('write_ln323', FFT.cpp:323) on port 'reverse_in_stream_vector' (FFT.cpp:323) [268]  (0.892 ns)

 <State 49>: 1.892ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln323') [278]  (1.000 ns)
	fifo write operation ('write_ln323', FFT.cpp:323) on port 'reverse_in_stream_vector' (FFT.cpp:323) [279]  (0.892 ns)

 <State 50>: 1.892ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln323') [289]  (1.000 ns)
	fifo write operation ('write_ln323', FFT.cpp:323) on port 'reverse_in_stream_vector' (FFT.cpp:323) [290]  (0.892 ns)

 <State 51>: 1.892ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln323') [300]  (1.000 ns)
	fifo write operation ('write_ln323', FFT.cpp:323) on port 'reverse_in_stream_vector' (FFT.cpp:323) [301]  (0.892 ns)

 <State 52>: 1.892ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln323') [311]  (1.000 ns)
	fifo write operation ('write_ln323', FFT.cpp:323) on port 'reverse_in_stream_vector' (FFT.cpp:323) [312]  (0.892 ns)

 <State 53>: 1.892ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln323') [322]  (1.000 ns)
	fifo write operation ('write_ln323', FFT.cpp:323) on port 'reverse_in_stream_vector' (FFT.cpp:323) [323]  (0.892 ns)

 <State 54>: 1.892ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln323') [333]  (1.000 ns)
	fifo write operation ('write_ln323', FFT.cpp:323) on port 'reverse_in_stream_vector' (FFT.cpp:323) [334]  (0.892 ns)

 <State 55>: 1.892ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln323') [344]  (1.000 ns)
	fifo write operation ('write_ln323', FFT.cpp:323) on port 'reverse_in_stream_vector' (FFT.cpp:323) [345]  (0.892 ns)

 <State 56>: 1.892ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln323') [355]  (1.000 ns)
	fifo write operation ('write_ln323', FFT.cpp:323) on port 'reverse_in_stream_vector' (FFT.cpp:323) [356]  (0.892 ns)

 <State 57>: 1.892ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln323') [366]  (1.000 ns)
	fifo write operation ('write_ln323', FFT.cpp:323) on port 'reverse_in_stream_vector' (FFT.cpp:323) [367]  (0.892 ns)

 <State 58>: 1.892ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln323') [377]  (1.000 ns)
	fifo write operation ('write_ln323', FFT.cpp:323) on port 'reverse_in_stream_vector' (FFT.cpp:323) [378]  (0.892 ns)

 <State 59>: 1.892ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln323') [388]  (1.000 ns)
	fifo write operation ('write_ln323', FFT.cpp:323) on port 'reverse_in_stream_vector' (FFT.cpp:323) [389]  (0.892 ns)

 <State 60>: 1.892ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln323') [399]  (1.000 ns)
	fifo write operation ('write_ln323', FFT.cpp:323) on port 'reverse_in_stream_vector' (FFT.cpp:323) [400]  (0.892 ns)

 <State 61>: 1.892ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln323') [410]  (1.000 ns)
	fifo write operation ('write_ln323', FFT.cpp:323) on port 'reverse_in_stream_vector' (FFT.cpp:323) [411]  (0.892 ns)

 <State 62>: 1.892ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln323') [421]  (1.000 ns)
	fifo write operation ('write_ln323', FFT.cpp:323) on port 'reverse_in_stream_vector' (FFT.cpp:323) [422]  (0.892 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
