
# Efinity Interface Configuration
# Version: 2021.2.323
# Date: 2022-08-08 10:05

# Copyright (C) 2017 - 2021 Efinix Inc. All rights reserved.

# [required | optional] (input|output|clkout), x, y, z, __bypass__|[~|!]<clock>, [[~|!]<pin_name>] | __vcc__ | __gnd__
clkout, 338, 607, -1, tx_esc_pll_CLKOUT0
clkout, 338, 606, -1, tx_pixel_clk
input, 0, 6, 3, __bypass__, bscan_CAPTURE
input, 0, 2, 3, __bypass__, bscan_DRCK
input, 0, 4, 3, __bypass__, bscan_RESET
input, 0, 5, 1, __bypass__, bscan_RUNTEST
input, 0, 2, 1, __bypass__, bscan_SEL
input, 0, 5, 3, __bypass__, bscan_SHIFT
input, 0, 4, 1, __bypass__, bscan_TCK
input, 0, 3, 1, __bypass__, bscan_TDI
output, 0, 2, 0, __bypass__, bscan_TDO
input, 0, 3, 3, __bypass__, bscan_TMS
input, 0, 6, 1, __bypass__, bscan_UPDATE
output, 307, 643, 0, __bypass__, led5
output, 308, 643, 0, __bypass__, led6
optional input, 338, 635, 1, __bypass__, mipi_refclk
output, 338, 622, 0, __bypass__, my_mipi_tx_DATA[0]
output, 338, 621, 2, __bypass__, my_mipi_tx_DATA[1]
output, 338, 621, 0, __bypass__, my_mipi_tx_DATA[2]
output, 338, 620, 2, __bypass__, my_mipi_tx_DATA[3]
output, 338, 620, 0, __bypass__, my_mipi_tx_DATA[4]
output, 338, 619, 2, __bypass__, my_mipi_tx_DATA[5]
output, 338, 619, 0, __bypass__, my_mipi_tx_DATA[6]
output, 338, 618, 2, __bypass__, my_mipi_tx_DATA[7]
output, 338, 618, 0, __bypass__, my_mipi_tx_DATA[8]
output, 338, 617, 2, __bypass__, my_mipi_tx_DATA[9]
output, 338, 617, 0, __bypass__, my_mipi_tx_DATA[10]
output, 338, 616, 2, __bypass__, my_mipi_tx_DATA[11]
output, 338, 616, 0, __bypass__, my_mipi_tx_DATA[12]
output, 338, 615, 2, __bypass__, my_mipi_tx_DATA[13]
output, 338, 615, 0, __bypass__, my_mipi_tx_DATA[14]
output, 338, 614, 2, __bypass__, my_mipi_tx_DATA[15]
output, 338, 614, 0, __bypass__, my_mipi_tx_DATA[16]
output, 338, 613, 2, __bypass__, my_mipi_tx_DATA[17]
output, 338, 613, 0, __bypass__, my_mipi_tx_DATA[18]
output, 338, 612, 2, __bypass__, my_mipi_tx_DATA[19]
output, 338, 612, 0, __bypass__, my_mipi_tx_DATA[20]
output, 338, 611, 2, __bypass__, my_mipi_tx_DATA[21]
output, 338, 611, 0, __bypass__, my_mipi_tx_DATA[22]
output, 338, 610, 2, __bypass__, my_mipi_tx_DATA[23]
output, 338, 610, 0, __bypass__, my_mipi_tx_DATA[24]
output, 338, 609, 2, __bypass__, my_mipi_tx_DATA[25]
output, 338, 609, 0, __bypass__, my_mipi_tx_DATA[26]
output, 338, 608, 2, __bypass__, my_mipi_tx_DATA[27]
output, 338, 608, 0, __bypass__, my_mipi_tx_DATA[28]
output, 338, 607, 2, __bypass__, my_mipi_tx_DATA[29]
output, 338, 607, 0, __bypass__, my_mipi_tx_DATA[30]
output, 338, 606, 2, __bypass__, my_mipi_tx_DATA[31]
output, 338, 606, 0, __bypass__, my_mipi_tx_DATA[32]
output, 338, 605, 2, __bypass__, my_mipi_tx_DATA[33]
output, 338, 605, 0, __bypass__, my_mipi_tx_DATA[34]
output, 338, 604, 2, __bypass__, my_mipi_tx_DATA[35]
output, 338, 604, 0, __bypass__, my_mipi_tx_DATA[36]
output, 338, 603, 2, __bypass__, my_mipi_tx_DATA[37]
output, 338, 603, 0, __bypass__, my_mipi_tx_DATA[38]
output, 338, 602, 2, __bypass__, my_mipi_tx_DATA[39]
output, 338, 602, 0, __bypass__, my_mipi_tx_DATA[40]
output, 338, 601, 2, __bypass__, my_mipi_tx_DATA[41]
output, 338, 601, 0, __bypass__, my_mipi_tx_DATA[42]
output, 338, 600, 2, __bypass__, my_mipi_tx_DATA[43]
output, 338, 600, 0, __bypass__, my_mipi_tx_DATA[44]
output, 338, 599, 2, __bypass__, my_mipi_tx_DATA[45]
output, 338, 599, 0, __bypass__, my_mipi_tx_DATA[46]
output, 338, 598, 2, __bypass__, my_mipi_tx_DATA[47]
output, 338, 598, 0, __bypass__, my_mipi_tx_DATA[48]
output, 338, 597, 2, __bypass__, my_mipi_tx_DATA[49]
output, 338, 597, 0, __bypass__, my_mipi_tx_DATA[50]
output, 338, 596, 2, __bypass__, my_mipi_tx_DATA[51]
output, 338, 596, 0, __bypass__, my_mipi_tx_DATA[52]
output, 338, 595, 2, __bypass__, my_mipi_tx_DATA[53]
output, 338, 595, 0, __bypass__, my_mipi_tx_DATA[54]
output, 338, 594, 2, __bypass__, my_mipi_tx_DATA[55]
output, 338, 594, 0, __bypass__, my_mipi_tx_DATA[56]
output, 338, 593, 2, __bypass__, my_mipi_tx_DATA[57]
output, 338, 593, 0, __bypass__, my_mipi_tx_DATA[58]
output, 338, 592, 2, __bypass__, my_mipi_tx_DATA[59]
output, 338, 592, 0, __bypass__, my_mipi_tx_DATA[60]
output, 338, 591, 2, __bypass__, my_mipi_tx_DATA[61]
output, 338, 591, 0, __bypass__, my_mipi_tx_DATA[62]
output, 338, 590, 2, __bypass__, my_mipi_tx_DATA[63]
required output, 338, 571, 0, __bypass__, my_mipi_tx_DPHY_RSTN
output, 338, 577, 0, __bypass__, my_mipi_tx_FRAME_MODE
output, 338, 590, 0, __bypass__, my_mipi_tx_HRES[0]
output, 338, 589, 2, __bypass__, my_mipi_tx_HRES[1]
output, 338, 589, 0, __bypass__, my_mipi_tx_HRES[2]
output, 338, 588, 2, __bypass__, my_mipi_tx_HRES[3]
output, 338, 588, 0, __bypass__, my_mipi_tx_HRES[4]
output, 338, 587, 2, __bypass__, my_mipi_tx_HRES[5]
output, 338, 587, 0, __bypass__, my_mipi_tx_HRES[6]
output, 338, 586, 2, __bypass__, my_mipi_tx_HRES[7]
output, 338, 586, 0, __bypass__, my_mipi_tx_HRES[8]
output, 338, 585, 2, __bypass__, my_mipi_tx_HRES[9]
output, 338, 585, 0, __bypass__, my_mipi_tx_HRES[10]
output, 338, 584, 2, __bypass__, my_mipi_tx_HRES[11]
output, 338, 584, 0, __bypass__, my_mipi_tx_HRES[12]
output, 338, 583, 2, __bypass__, my_mipi_tx_HRES[13]
output, 338, 583, 0, __bypass__, my_mipi_tx_HRES[14]
output, 338, 582, 2, __bypass__, my_mipi_tx_HRES[15]
output, 338, 623, 0, __bypass__, my_mipi_tx_HSYNC
output, 338, 578, 0, __bypass__, my_mipi_tx_LANES[0]
output, 338, 577, 2, __bypass__, my_mipi_tx_LANES[1]
required output, 338, 571, 2, __bypass__, my_mipi_tx_RSTN
output, 338, 581, 0, __bypass__, my_mipi_tx_TYPE[0]
output, 338, 580, 2, __bypass__, my_mipi_tx_TYPE[1]
output, 338, 580, 0, __bypass__, my_mipi_tx_TYPE[2]
output, 338, 579, 2, __bypass__, my_mipi_tx_TYPE[3]
output, 338, 579, 0, __bypass__, my_mipi_tx_TYPE[4]
output, 338, 578, 2, __bypass__, my_mipi_tx_TYPE[5]
output, 338, 576, 2, __bypass__, my_mipi_tx_ULPS_CLK_ENTER
output, 338, 576, 0, __bypass__, my_mipi_tx_ULPS_CLK_EXIT
output, 338, 575, 2, __bypass__, my_mipi_tx_ULPS_ENTER[0]
output, 338, 574, 2, __bypass__, my_mipi_tx_ULPS_ENTER[1]
output, 338, 573, 2, __bypass__, my_mipi_tx_ULPS_ENTER[2]
output, 338, 572, 2, __bypass__, my_mipi_tx_ULPS_ENTER[3]
output, 338, 575, 0, __bypass__, my_mipi_tx_ULPS_EXIT[0]
output, 338, 574, 0, __bypass__, my_mipi_tx_ULPS_EXIT[1]
output, 338, 573, 0, __bypass__, my_mipi_tx_ULPS_EXIT[2]
output, 338, 572, 0, __bypass__, my_mipi_tx_ULPS_EXIT[3]
output, 338, 622, 2, __bypass__, my_mipi_tx_VALID
output, 338, 582, 0, __bypass__, my_mipi_tx_VC[0]
output, 338, 581, 2, __bypass__, my_mipi_tx_VC[1]
output, 338, 623, 2, __bypass__, my_mipi_tx_VSYNC
optional input, 338, 641, 1, __bypass__, ref_clk
input, 332, 643, 3, __bypass__, rst_n
input, 328, 643, 1, __bypass__, sw4
input, 327, 643, 3, __bypass__, sw5
input, 338, 320, 1, __bypass__, tx_esc_pll_CLKOUT0
input, 338, 319, 1, __bypass__, tx_pixel_clk
input, 338, 318, 1, __bypass__, tx_vga_clk
