

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sun Oct 15 21:56:56 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       Col_unroll
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  995775|  995775|  995775|  995775|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                   |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop         |  995774|  995774|     38299|          -|          -|    26|    no    |
        | + Filter1_Loop    |    1472|    1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop    |    1472|    1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop    |    1472|    1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop    |    1472|    1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop    |    1472|    1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop    |    1472|    1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop    |    1472|    1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop    |    1472|    1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop    |    1472|    1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop    |    1472|    1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop    |    1472|    1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop    |    1472|    1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop    |    1472|    1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop    |    1472|    1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop    |    1472|    1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop    |    1472|    1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop    |    1472|    1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop    |    1472|    1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop    |    1472|    1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop    |    1472|    1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop    |    1472|    1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop    |    1472|    1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop    |    1472|    1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop    |    1472|    1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop    |    1472|    1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop    |    1472|    1472|        46|          -|          -|    32|    no    |
        |  ++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        +-------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 210
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 11 
4 --> 9 5 
5 --> 6 4 
6 --> 7 
7 --> 8 
8 --> 5 
9 --> 10 
10 --> 3 
11 --> 12 19 
12 --> 17 13 
13 --> 14 12 
14 --> 15 
15 --> 16 
16 --> 13 
17 --> 18 
18 --> 11 
19 --> 20 27 
20 --> 25 21 
21 --> 22 20 
22 --> 23 
23 --> 24 
24 --> 21 
25 --> 26 
26 --> 19 
27 --> 28 35 
28 --> 33 29 
29 --> 30 28 
30 --> 31 
31 --> 32 
32 --> 29 
33 --> 34 
34 --> 27 
35 --> 36 43 
36 --> 41 37 
37 --> 38 36 
38 --> 39 
39 --> 40 
40 --> 37 
41 --> 42 
42 --> 35 
43 --> 44 51 
44 --> 49 45 
45 --> 46 44 
46 --> 47 
47 --> 48 
48 --> 45 
49 --> 50 
50 --> 43 
51 --> 52 59 
52 --> 57 53 
53 --> 54 52 
54 --> 55 
55 --> 56 
56 --> 53 
57 --> 58 
58 --> 51 
59 --> 60 67 
60 --> 65 61 
61 --> 62 60 
62 --> 63 
63 --> 64 
64 --> 61 
65 --> 66 
66 --> 59 
67 --> 68 75 
68 --> 73 69 
69 --> 70 68 
70 --> 71 
71 --> 72 
72 --> 69 
73 --> 74 
74 --> 67 
75 --> 76 83 
76 --> 81 77 
77 --> 78 76 
78 --> 79 
79 --> 80 
80 --> 77 
81 --> 82 
82 --> 75 
83 --> 84 91 
84 --> 89 85 
85 --> 86 84 
86 --> 87 
87 --> 88 
88 --> 85 
89 --> 90 
90 --> 83 
91 --> 92 99 
92 --> 97 93 
93 --> 94 92 
94 --> 95 
95 --> 96 
96 --> 93 
97 --> 98 
98 --> 91 
99 --> 100 107 
100 --> 105 101 
101 --> 102 100 
102 --> 103 
103 --> 104 
104 --> 101 
105 --> 106 
106 --> 99 
107 --> 108 115 
108 --> 113 109 
109 --> 110 108 
110 --> 111 
111 --> 112 
112 --> 109 
113 --> 114 
114 --> 107 
115 --> 116 123 
116 --> 121 117 
117 --> 118 116 
118 --> 119 
119 --> 120 
120 --> 117 
121 --> 122 
122 --> 115 
123 --> 124 131 
124 --> 129 125 
125 --> 126 124 
126 --> 127 
127 --> 128 
128 --> 125 
129 --> 130 
130 --> 123 
131 --> 132 139 
132 --> 137 133 
133 --> 134 132 
134 --> 135 
135 --> 136 
136 --> 133 
137 --> 138 
138 --> 131 
139 --> 140 147 
140 --> 145 141 
141 --> 142 140 
142 --> 143 
143 --> 144 
144 --> 141 
145 --> 146 
146 --> 139 
147 --> 148 155 
148 --> 153 149 
149 --> 150 148 
150 --> 151 
151 --> 152 
152 --> 149 
153 --> 154 
154 --> 147 
155 --> 156 163 
156 --> 161 157 
157 --> 158 156 
158 --> 159 
159 --> 160 
160 --> 157 
161 --> 162 
162 --> 155 
163 --> 164 171 
164 --> 169 165 
165 --> 166 164 
166 --> 167 
167 --> 168 
168 --> 165 
169 --> 170 
170 --> 163 
171 --> 172 179 
172 --> 177 173 
173 --> 174 172 
174 --> 175 
175 --> 176 
176 --> 173 
177 --> 178 
178 --> 171 
179 --> 180 187 
180 --> 185 181 
181 --> 182 180 
182 --> 183 
183 --> 184 
184 --> 181 
185 --> 186 
186 --> 179 
187 --> 188 195 
188 --> 193 189 
189 --> 190 188 
190 --> 191 
191 --> 192 
192 --> 189 
193 --> 194 
194 --> 187 
195 --> 196 203 
196 --> 201 197 
197 --> 198 196 
198 --> 199 
199 --> 200 
200 --> 197 
201 --> 202 
202 --> 195 
203 --> 204 2 
204 --> 209 205 
205 --> 206 204 
206 --> 207 
207 --> 208 
208 --> 205 
209 --> 210 
210 --> 203 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %conv_input) nounwind, !map !7"   --->   Operation 211 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([21632 x float]* %conv_out) nounwind, !map !14"   --->   Operation 212 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind"   --->   Operation 213 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (1.76ns)   --->   "br label %1" [conv/conv_1.cpp:8]   --->   Operation 214 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.94>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %r, %Col_Loop_end ]"   --->   Operation 215 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%phi_mul = phi i15 [ 0, %0 ], [ %add_ln8, %Col_Loop_end ]" [conv/conv_1.cpp:8]   --->   Operation 216 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (1.94ns)   --->   "%add_ln8 = add i15 %phi_mul, 832" [conv/conv_1.cpp:8]   --->   Operation 217 'add' 'add_ln8' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (1.36ns)   --->   "%icmp_ln8 = icmp eq i5 %r_0, -6" [conv/conv_1.cpp:8]   --->   Operation 218 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 219 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [conv/conv_1.cpp:8]   --->   Operation 220 'add' 'r' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %106, label %Col_Loop_begin" [conv/conv_1.cpp:8]   --->   Operation 221 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [conv/conv_1.cpp:9]   --->   Operation 222 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%or_ln35 = or i15 %phi_mul, 32" [conv/conv_1.cpp:35]   --->   Operation 223 'or' 'or_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i15 %or_ln35 to i16" [conv/conv_1.cpp:35]   --->   Operation 224 'zext' 'zext_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (1.94ns)   --->   "%add_ln35 = add i15 %phi_mul, 64" [conv/conv_1.cpp:35]   --->   Operation 225 'add' 'add_ln35' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (1.94ns)   --->   "%add_ln35_1 = add i15 %phi_mul, 96" [conv/conv_1.cpp:35]   --->   Operation 226 'add' 'add_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (1.94ns)   --->   "%add_ln35_2 = add i15 %phi_mul, 128" [conv/conv_1.cpp:35]   --->   Operation 227 'add' 'add_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (1.94ns)   --->   "%add_ln35_3 = add i15 %phi_mul, 160" [conv/conv_1.cpp:35]   --->   Operation 228 'add' 'add_ln35_3' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (1.94ns)   --->   "%add_ln35_4 = add i15 %phi_mul, 192" [conv/conv_1.cpp:35]   --->   Operation 229 'add' 'add_ln35_4' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (1.94ns)   --->   "%add_ln35_5 = add i15 %phi_mul, 224" [conv/conv_1.cpp:35]   --->   Operation 230 'add' 'add_ln35_5' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (1.94ns)   --->   "%add_ln35_6 = add i15 %phi_mul, 256" [conv/conv_1.cpp:35]   --->   Operation 231 'add' 'add_ln35_6' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (1.94ns)   --->   "%add_ln35_7 = add i15 %phi_mul, 288" [conv/conv_1.cpp:35]   --->   Operation 232 'add' 'add_ln35_7' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (1.94ns)   --->   "%add_ln35_8 = add i15 %phi_mul, 320" [conv/conv_1.cpp:35]   --->   Operation 233 'add' 'add_ln35_8' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (1.94ns)   --->   "%add_ln35_9 = add i15 %phi_mul, 352" [conv/conv_1.cpp:35]   --->   Operation 234 'add' 'add_ln35_9' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (1.94ns)   --->   "%add_ln35_10 = add i15 %phi_mul, 384" [conv/conv_1.cpp:35]   --->   Operation 235 'add' 'add_ln35_10' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (1.94ns)   --->   "%add_ln35_11 = add i15 %phi_mul, 416" [conv/conv_1.cpp:35]   --->   Operation 236 'add' 'add_ln35_11' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (1.94ns)   --->   "%add_ln35_12 = add i15 %phi_mul, 448" [conv/conv_1.cpp:35]   --->   Operation 237 'add' 'add_ln35_12' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (1.94ns)   --->   "%add_ln35_13 = add i15 %phi_mul, 480" [conv/conv_1.cpp:35]   --->   Operation 238 'add' 'add_ln35_13' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (1.94ns)   --->   "%add_ln35_14 = add i15 %phi_mul, 512" [conv/conv_1.cpp:35]   --->   Operation 239 'add' 'add_ln35_14' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (1.94ns)   --->   "%add_ln35_15 = add i15 %phi_mul, 544" [conv/conv_1.cpp:35]   --->   Operation 240 'add' 'add_ln35_15' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (1.94ns)   --->   "%add_ln35_16 = add i15 %phi_mul, 576" [conv/conv_1.cpp:35]   --->   Operation 241 'add' 'add_ln35_16' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (1.94ns)   --->   "%add_ln35_17 = add i15 %phi_mul, 608" [conv/conv_1.cpp:35]   --->   Operation 242 'add' 'add_ln35_17' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (1.94ns)   --->   "%add_ln35_18 = add i15 %phi_mul, 640" [conv/conv_1.cpp:35]   --->   Operation 243 'add' 'add_ln35_18' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (1.94ns)   --->   "%add_ln35_19 = add i15 %phi_mul, 672" [conv/conv_1.cpp:35]   --->   Operation 244 'add' 'add_ln35_19' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (1.94ns)   --->   "%add_ln35_20 = add i15 %phi_mul, 704" [conv/conv_1.cpp:35]   --->   Operation 245 'add' 'add_ln35_20' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (1.94ns)   --->   "%add_ln35_21 = add i15 %phi_mul, 736" [conv/conv_1.cpp:35]   --->   Operation 246 'add' 'add_ln35_21' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (1.94ns)   --->   "%add_ln35_22 = add i15 %phi_mul, 768" [conv/conv_1.cpp:35]   --->   Operation 247 'add' 'add_ln35_22' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 248 [1/1] (1.94ns)   --->   "%add_ln35_23 = add i15 %phi_mul, 800" [conv/conv_1.cpp:35]   --->   Operation 248 'add' 'add_ln35_23' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv_1.cpp:12]   --->   Operation 249 'specregionbegin' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (1.76ns)   --->   "br label %2" [conv/conv_1.cpp:14]   --->   Operation 250 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "ret void" [conv/conv_1.cpp:42]   --->   Operation 251 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%f_0_0 = phi i6 [ 0, %Col_Loop_begin ], [ %add_ln14, %Filter1_Loop_end ]" [conv/conv_1.cpp:14]   --->   Operation 252 'phi' 'f_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (1.42ns)   --->   "%icmp_ln14 = icmp eq i6 %f_0_0, -32" [conv/conv_1.cpp:14]   --->   Operation 253 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 254 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (1.82ns)   --->   "%add_ln14 = add i6 %f_0_0, 1" [conv/conv_1.cpp:14]   --->   Operation 255 'add' 'add_ln14' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %Col_Loop, label %Filter1_Loop_begin" [conv/conv_1.cpp:14]   --->   Operation 256 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 257 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 258 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i6 %f_0_0 to i64" [conv/conv_1.cpp:26]   --->   Operation 259 'zext' 'zext_ln26' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i6 %f_0_0 to i10" [conv/conv_1.cpp:35]   --->   Operation 260 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_130 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %phi_mul, i32 6, i32 14)" [conv/conv_1.cpp:35]   --->   Operation 261 'partselect' 'tmp_130' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_131 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_130, i6 %f_0_0)" [conv/conv_1.cpp:35]   --->   Operation 262 'bitconcatenate' 'tmp_131' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i15 %tmp_131 to i64" [conv/conv_1.cpp:35]   --->   Operation 263 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_2" [conv/conv_1.cpp:35]   --->   Operation 264 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (1.76ns)   --->   "br label %3" [conv/conv_1.cpp:18]   --->   Operation 265 'br' <Predicate = (!icmp_ln14)> <Delay = 1.76>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp) nounwind" [conv/conv_1.cpp:40]   --->   Operation 266 'specregionend' 'empty_8' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv_1.cpp:12]   --->   Operation 267 'specregionbegin' 'tmp_1' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (1.76ns)   --->   "br label %6" [conv/conv_1.cpp:14]   --->   Operation 268 'br' <Predicate = (icmp_ln14)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 3.51>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%wr_0_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %add_ln18, %W_Row_Loop_end ]" [conv/conv_1.cpp:18]   --->   Operation 269 'phi' 'wr_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%w_sum_0_0 = phi float [ 0.000000e+00, %Filter1_Loop_begin ], [ %w_sum_1_0, %W_Row_Loop_end ]" [conv/conv_1.cpp:26]   --->   Operation 270 'phi' 'w_sum_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %wr_0_0 to i5" [conv/conv_1.cpp:18]   --->   Operation 271 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0_0, -1" [conv/conv_1.cpp:18]   --->   Operation 272 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 273 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 273 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 274 [1/1] (1.56ns)   --->   "%add_ln18 = add i2 %wr_0_0, 1" [conv/conv_1.cpp:18]   --->   Operation 274 'add' 'add_ln18' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %Filter1_Loop_end, label %W_Row_Loop_begin" [conv/conv_1.cpp:18]   --->   Operation 275 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 276 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 277 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_132 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_0, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 278 'bitconcatenate' 'tmp_132' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i4 %tmp_132 to i5" [conv/conv_1.cpp:26]   --->   Operation 279 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 280 [1/1] (1.73ns)   --->   "%sub_ln26 = sub i5 %zext_ln26_2, %zext_ln18" [conv/conv_1.cpp:26]   --->   Operation 280 'sub' 'sub_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 281 [1/1] (1.78ns)   --->   "%add_ln26 = add i5 %zext_ln18, %r_0" [conv/conv_1.cpp:26]   --->   Operation 281 'add' 'add_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_133 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 282 'bitconcatenate' 'tmp_133' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i10 %tmp_133 to i11" [conv/conv_1.cpp:26]   --->   Operation 283 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_134 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 284 'bitconcatenate' 'tmp_134' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i7 %tmp_134 to i11" [conv/conv_1.cpp:26]   --->   Operation 285 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 286 [1/1] (1.73ns)   --->   "%sub_ln26_1 = sub i11 %zext_ln26_3, %zext_ln26_5" [conv/conv_1.cpp:26]   --->   Operation 286 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 287 [1/1] (1.76ns)   --->   "br label %4" [conv/conv_1.cpp:21]   --->   Operation 287 'br' <Predicate = (!icmp_ln18)> <Delay = 1.76>
ST_4 : Operation 288 [1/1] (0.00ns)   --->   "%conv_1_bias_addr = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:31]   --->   Operation 288 'getelementptr' 'conv_1_bias_addr' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 289 [2/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv/conv_1.cpp:31]   --->   Operation 289 'load' 'conv_1_bias_load' <Predicate = (icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 5 <SV = 4> <Delay = 6.76>
ST_5 : Operation 290 [1/1] (0.00ns)   --->   "%w_sum_1_0 = phi float [ %w_sum_0_0, %W_Row_Loop_begin ], [ %w_sum_26, %5 ]" [conv/conv_1.cpp:26]   --->   Operation 290 'phi' 'w_sum_1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 291 [1/1] (0.00ns)   --->   "%wc_0_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %add_ln21, %5 ]" [conv/conv_1.cpp:21]   --->   Operation 291 'phi' 'wc_0_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 292 [1/1] (0.95ns)   --->   "%icmp_ln21 = icmp eq i2 %wc_0_0, -1" [conv/conv_1.cpp:21]   --->   Operation 292 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 293 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 293 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 294 [1/1] (1.56ns)   --->   "%add_ln21 = add i2 %wc_0_0, 1" [conv/conv_1.cpp:21]   --->   Operation 294 'add' 'add_ln21' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 295 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %W_Row_Loop_end, label %5" [conv/conv_1.cpp:21]   --->   Operation 295 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i2 %wc_0_0 to i5" [conv/conv_1.cpp:26]   --->   Operation 296 'zext' 'zext_ln26_10' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 297 [1/1] (1.78ns)   --->   "%add_ln26_45 = add i5 %zext_ln26_10, %sub_ln26" [conv/conv_1.cpp:26]   --->   Operation 297 'add' 'add_ln26_45' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_143_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_45, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 298 'bitconcatenate' 'tmp_143_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 299 [1/1] (1.73ns)   --->   "%add_ln26_46 = add i10 %zext_ln35_1, %tmp_143_cast" [conv/conv_1.cpp:26]   --->   Operation 299 'add' 'add_ln26_46' <Predicate = (!icmp_ln21)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln26_11 = zext i10 %add_ln26_46 to i64" [conv/conv_1.cpp:26]   --->   Operation 300 'zext' 'zext_ln26_11' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 301 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_11" [conv/conv_1.cpp:26]   --->   Operation 301 'getelementptr' 'conv_1_weights_0_add' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i11 %sub_ln26_1 to i2" [conv/conv_1.cpp:26]   --->   Operation 302 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 303 [1/1] (0.97ns)   --->   "%or_ln26 = or i2 %trunc_ln26, %wc_0_0" [conv/conv_1.cpp:26]   --->   Operation 303 'or' 'or_ln26' <Predicate = (!icmp_ln21)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_140 = call i9 @_ssdm_op_PartSelect.i9.i11.i32.i32(i11 %sub_ln26_1, i32 2, i32 10)" [conv/conv_1.cpp:26]   --->   Operation 304 'partselect' 'tmp_140' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_141 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_140, i2 %or_ln26)" [conv/conv_1.cpp:26]   --->   Operation 305 'bitconcatenate' 'tmp_141' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln26_4 = sext i11 %tmp_141 to i64" [conv/conv_1.cpp:26]   --->   Operation 306 'sext' 'sext_ln26_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 307 [1/1] (0.00ns)   --->   "%conv_input_addr = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_4" [conv/conv_1.cpp:26]   --->   Operation 307 'getelementptr' 'conv_input_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 308 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa = load float* %conv_1_weights_0_add, align 4" [conv/conv_1.cpp:26]   --->   Operation 308 'load' 'conv_1_weights_0_loa' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_5 : Operation 309 [2/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv/conv_1.cpp:26]   --->   Operation 309 'load' 'conv_input_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_5 : Operation 310 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_6) nounwind" [conv/conv_1.cpp:30]   --->   Operation 310 'specregionend' 'empty_12' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 311 [1/1] (0.00ns)   --->   "br label %3" [conv/conv_1.cpp:18]   --->   Operation 311 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 15.6>
ST_6 : Operation 312 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa = load float* %conv_1_weights_0_add, align 4" [conv/conv_1.cpp:26]   --->   Operation 312 'load' 'conv_1_weights_0_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_6 : Operation 313 [1/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv/conv_1.cpp:26]   --->   Operation 313 'load' 'conv_input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_6 : Operation 314 [2/2] (12.3ns)   --->   "%tmp_12 = fmul float %conv_1_weights_0_loa, %conv_input_load" [conv/conv_1.cpp:26]   --->   Operation 314 'fmul' 'tmp_12' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 34.9>
ST_7 : Operation 315 [1/2] (12.3ns)   --->   "%tmp_12 = fmul float %conv_1_weights_0_loa, %conv_input_load" [conv/conv_1.cpp:26]   --->   Operation 315 'fmul' 'tmp_12' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 316 [2/2] (22.5ns)   --->   "%w_sum_26 = fadd float %w_sum_1_0, %tmp_12" [conv/conv_1.cpp:26]   --->   Operation 316 'fadd' 'w_sum_26' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 22.5>
ST_8 : Operation 317 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 317 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 318 [1/2] (22.5ns)   --->   "%w_sum_26 = fadd float %w_sum_1_0, %tmp_12" [conv/conv_1.cpp:26]   --->   Operation 318 'fadd' 'w_sum_26' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 319 [1/1] (0.00ns)   --->   "br label %4" [conv/conv_1.cpp:21]   --->   Operation 319 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 4> <Delay = 25.8>
ST_9 : Operation 320 [1/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv/conv_1.cpp:31]   --->   Operation 320 'load' 'conv_1_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_9 : Operation 321 [2/2] (22.5ns)   --->   "%w_sum_s = fadd float %w_sum_0_0, %conv_1_bias_load" [conv/conv_1.cpp:31]   --->   Operation 321 'fadd' 'w_sum_s' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 5> <Delay = 33.5>
ST_10 : Operation 322 [1/2] (22.5ns)   --->   "%w_sum_s = fadd float %w_sum_0_0, %conv_1_bias_load" [conv/conv_1.cpp:31]   --->   Operation 322 'fadd' 'w_sum_s' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 323 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum_s to i32" [conv/conv_1.cpp:34]   --->   Operation 323 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 324 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [conv/conv_1.cpp:34]   --->   Operation 325 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 326 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp_4, -1" [conv/conv_1.cpp:34]   --->   Operation 326 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 327 [1/1] (2.44ns)   --->   "%icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0" [conv/conv_1.cpp:34]   --->   Operation 327 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node select_ln34)   --->   "%or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34" [conv/conv_1.cpp:34]   --->   Operation 328 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 329 [1/1] (6.78ns)   --->   "%tmp_5 = fcmp ogt float %w_sum_s, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 329 'fcmp' 'tmp_5' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node select_ln34)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_5" [conv/conv_1.cpp:34]   --->   Operation 330 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 331 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34 = select i1 %and_ln34, float %w_sum_s, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 331 'select' 'select_ln34' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 332 [1/1] (3.25ns)   --->   "store float %select_ln34, float* %conv_out_addr, align 4" [conv/conv_1.cpp:35]   --->   Operation 332 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_10 : Operation 333 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_s) nounwind" [conv/conv_1.cpp:39]   --->   Operation 333 'specregionend' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 334 [1/1] (0.00ns)   --->   "br label %2" [conv/conv_1.cpp:14]   --->   Operation 334 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 3> <Delay = 1.94>
ST_11 : Operation 335 [1/1] (0.00ns)   --->   "%f_0_1 = phi i6 [ 0, %Col_Loop ], [ %add_ln14_1, %Filter1_Loop_end1 ]" [conv/conv_1.cpp:14]   --->   Operation 335 'phi' 'f_0_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 336 [1/1] (1.42ns)   --->   "%icmp_ln14_1 = icmp eq i6 %f_0_1, -32" [conv/conv_1.cpp:14]   --->   Operation 336 'icmp' 'icmp_ln14_1' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 337 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 337 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 338 [1/1] (1.82ns)   --->   "%add_ln14_1 = add i6 %f_0_1, 1" [conv/conv_1.cpp:14]   --->   Operation 338 'add' 'add_ln14_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 339 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_1, label %Col_Loop1, label %Filter1_Loop_begin1" [conv/conv_1.cpp:14]   --->   Operation 339 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 340 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 340 'specloopname' <Predicate = (!icmp_ln14_1)> <Delay = 0.00>
ST_11 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 341 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln14_1)> <Delay = 0.00>
ST_11 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i6 %f_0_1 to i64" [conv/conv_1.cpp:26]   --->   Operation 342 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln14_1)> <Delay = 0.00>
ST_11 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i6 %f_0_1 to i10" [conv/conv_1.cpp:35]   --->   Operation 343 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln14_1)> <Delay = 0.00>
ST_11 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i6 %f_0_1 to i16" [conv/conv_1.cpp:35]   --->   Operation 344 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln14_1)> <Delay = 0.00>
ST_11 : Operation 345 [1/1] (1.94ns)   --->   "%add_ln35_24 = add i16 %zext_ln35, %zext_ln35_4" [conv/conv_1.cpp:35]   --->   Operation 345 'add' 'add_ln35_24' <Predicate = (!icmp_ln14_1)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i16 %add_ln35_24 to i64" [conv/conv_1.cpp:35]   --->   Operation 346 'zext' 'zext_ln35_5' <Predicate = (!icmp_ln14_1)> <Delay = 0.00>
ST_11 : Operation 347 [1/1] (0.00ns)   --->   "%conv_out_addr_1 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_5" [conv/conv_1.cpp:35]   --->   Operation 347 'getelementptr' 'conv_out_addr_1' <Predicate = (!icmp_ln14_1)> <Delay = 0.00>
ST_11 : Operation 348 [1/1] (1.76ns)   --->   "br label %7" [conv/conv_1.cpp:18]   --->   Operation 348 'br' <Predicate = (!icmp_ln14_1)> <Delay = 1.76>
ST_11 : Operation 349 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_1) nounwind" [conv/conv_1.cpp:40]   --->   Operation 349 'specregionend' 'empty_14' <Predicate = (icmp_ln14_1)> <Delay = 0.00>
ST_11 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv_1.cpp:12]   --->   Operation 350 'specregionbegin' 'tmp_2' <Predicate = (icmp_ln14_1)> <Delay = 0.00>
ST_11 : Operation 351 [1/1] (1.76ns)   --->   "br label %10" [conv/conv_1.cpp:14]   --->   Operation 351 'br' <Predicate = (icmp_ln14_1)> <Delay = 1.76>

State 12 <SV = 4> <Delay = 3.51>
ST_12 : Operation 352 [1/1] (0.00ns)   --->   "%wr_0_1 = phi i2 [ 0, %Filter1_Loop_begin1 ], [ %add_ln18_1, %W_Row_Loop_end1 ]" [conv/conv_1.cpp:18]   --->   Operation 352 'phi' 'wr_0_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 353 [1/1] (0.00ns)   --->   "%w_sum_0_1 = phi float [ 0.000000e+00, %Filter1_Loop_begin1 ], [ %w_sum_1_1, %W_Row_Loop_end1 ]" [conv/conv_1.cpp:26]   --->   Operation 353 'phi' 'w_sum_0_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i2 %wr_0_1 to i5" [conv/conv_1.cpp:18]   --->   Operation 354 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 355 [1/1] (0.95ns)   --->   "%icmp_ln18_1 = icmp eq i2 %wr_0_1, -1" [conv/conv_1.cpp:18]   --->   Operation 355 'icmp' 'icmp_ln18_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 356 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 356 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 357 [1/1] (1.56ns)   --->   "%add_ln18_1 = add i2 %wr_0_1, 1" [conv/conv_1.cpp:18]   --->   Operation 357 'add' 'add_ln18_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 358 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_1, label %Filter1_Loop_end1, label %W_Row_Loop_begin1" [conv/conv_1.cpp:18]   --->   Operation 358 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 359 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 359 'specloopname' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_12 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 360 'specregionbegin' 'tmp_11' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_12 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_137 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_1, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 361 'bitconcatenate' 'tmp_137' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_12 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i4 %tmp_137 to i5" [conv/conv_1.cpp:26]   --->   Operation 362 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_12 : Operation 363 [1/1] (1.73ns)   --->   "%sub_ln26_2 = sub i5 %zext_ln26_6, %zext_ln18_1" [conv/conv_1.cpp:26]   --->   Operation 363 'sub' 'sub_ln26_2' <Predicate = (!icmp_ln18_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 364 [1/1] (1.78ns)   --->   "%add_ln26_1 = add i5 %zext_ln18_1, %r_0" [conv/conv_1.cpp:26]   --->   Operation 364 'add' 'add_ln26_1' <Predicate = (!icmp_ln18_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_138 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_1, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 365 'bitconcatenate' 'tmp_138' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_12 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i10 %tmp_138 to i11" [conv/conv_1.cpp:26]   --->   Operation 366 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_12 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_139 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_1, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 367 'bitconcatenate' 'tmp_139' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_12 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i7 %tmp_139 to i11" [conv/conv_1.cpp:26]   --->   Operation 368 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_12 : Operation 369 [1/1] (1.73ns)   --->   "%sub_ln26_3 = sub i11 %zext_ln26_7, %zext_ln26_9" [conv/conv_1.cpp:26]   --->   Operation 369 'sub' 'sub_ln26_3' <Predicate = (!icmp_ln18_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 370 [1/1] (1.76ns)   --->   "br label %8" [conv/conv_1.cpp:21]   --->   Operation 370 'br' <Predicate = (!icmp_ln18_1)> <Delay = 1.76>
ST_12 : Operation 371 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_1 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_1" [conv/conv_1.cpp:31]   --->   Operation 371 'getelementptr' 'conv_1_bias_addr_1' <Predicate = (icmp_ln18_1)> <Delay = 0.00>
ST_12 : Operation 372 [2/2] (3.25ns)   --->   "%conv_1_bias_load_1 = load float* %conv_1_bias_addr_1, align 4" [conv/conv_1.cpp:31]   --->   Operation 372 'load' 'conv_1_bias_load_1' <Predicate = (icmp_ln18_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 13 <SV = 5> <Delay = 6.76>
ST_13 : Operation 373 [1/1] (0.00ns)   --->   "%w_sum_1_1 = phi float [ %w_sum_0_1, %W_Row_Loop_begin1 ], [ %w_sum_3_1, %9 ]" [conv/conv_1.cpp:26]   --->   Operation 373 'phi' 'w_sum_1_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 374 [1/1] (0.00ns)   --->   "%wc_0_1 = phi i2 [ 0, %W_Row_Loop_begin1 ], [ %add_ln26_26, %9 ]" [conv/conv_1.cpp:26]   --->   Operation 374 'phi' 'wc_0_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 375 [1/1] (0.95ns)   --->   "%icmp_ln21_1 = icmp eq i2 %wc_0_1, -1" [conv/conv_1.cpp:21]   --->   Operation 375 'icmp' 'icmp_ln21_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 376 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 376 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 377 [1/1] (1.56ns)   --->   "%add_ln26_26 = add i2 %wc_0_1, 1" [conv/conv_1.cpp:26]   --->   Operation 377 'add' 'add_ln26_26' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 378 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_1, label %W_Row_Loop_end1, label %9" [conv/conv_1.cpp:21]   --->   Operation 378 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln26_16 = zext i2 %wc_0_1 to i5" [conv/conv_1.cpp:26]   --->   Operation 379 'zext' 'zext_ln26_16' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_13 : Operation 380 [1/1] (1.78ns)   --->   "%add_ln26_47 = add i5 %zext_ln26_16, %sub_ln26_2" [conv/conv_1.cpp:26]   --->   Operation 380 'add' 'add_ln26_47' <Predicate = (!icmp_ln21_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_151_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_47, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 381 'bitconcatenate' 'tmp_151_cast' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_13 : Operation 382 [1/1] (1.73ns)   --->   "%add_ln26_48 = add i10 %zext_ln35_3, %tmp_151_cast" [conv/conv_1.cpp:26]   --->   Operation 382 'add' 'add_ln26_48' <Predicate = (!icmp_ln21_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln26_17 = zext i10 %add_ln26_48 to i64" [conv/conv_1.cpp:26]   --->   Operation 383 'zext' 'zext_ln26_17' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_13 : Operation 384 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_1 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_17" [conv/conv_1.cpp:26]   --->   Operation 384 'getelementptr' 'conv_1_weights_0_add_1' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_13 : Operation 385 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = trunc i11 %sub_ln26_3 to i2" [conv/conv_1.cpp:26]   --->   Operation 385 'trunc' 'trunc_ln26_1' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_13 : Operation 386 [1/1] (0.97ns)   --->   "%or_ln26_6 = or i2 %trunc_ln26_1, %add_ln26_26" [conv/conv_1.cpp:26]   --->   Operation 386 'or' 'or_ln26_6' <Predicate = (!icmp_ln21_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_145 = call i9 @_ssdm_op_PartSelect.i9.i11.i32.i32(i11 %sub_ln26_3, i32 2, i32 10)" [conv/conv_1.cpp:26]   --->   Operation 387 'partselect' 'tmp_145' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_13 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_146 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_145, i2 %or_ln26_6)" [conv/conv_1.cpp:26]   --->   Operation 388 'bitconcatenate' 'tmp_146' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_13 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln26_5 = sext i11 %tmp_146 to i64" [conv/conv_1.cpp:26]   --->   Operation 389 'sext' 'sext_ln26_5' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_13 : Operation 390 [1/1] (0.00ns)   --->   "%conv_input_addr_1 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_5" [conv/conv_1.cpp:26]   --->   Operation 390 'getelementptr' 'conv_input_addr_1' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_13 : Operation 391 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_1 = load float* %conv_1_weights_0_add_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 391 'load' 'conv_1_weights_0_loa_1' <Predicate = (!icmp_ln21_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_13 : Operation 392 [2/2] (3.25ns)   --->   "%conv_input_load_1 = load float* %conv_input_addr_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 392 'load' 'conv_input_load_1' <Predicate = (!icmp_ln21_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_13 : Operation 393 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_11) nounwind" [conv/conv_1.cpp:30]   --->   Operation 393 'specregionend' 'empty_18' <Predicate = (icmp_ln21_1)> <Delay = 0.00>
ST_13 : Operation 394 [1/1] (0.00ns)   --->   "br label %7" [conv/conv_1.cpp:18]   --->   Operation 394 'br' <Predicate = (icmp_ln21_1)> <Delay = 0.00>

State 14 <SV = 6> <Delay = 15.6>
ST_14 : Operation 395 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_1 = load float* %conv_1_weights_0_add_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 395 'load' 'conv_1_weights_0_loa_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_14 : Operation 396 [1/2] (3.25ns)   --->   "%conv_input_load_1 = load float* %conv_input_addr_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 396 'load' 'conv_input_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_14 : Operation 397 [2/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_0_loa_1, %conv_input_load_1" [conv/conv_1.cpp:26]   --->   Operation 397 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 7> <Delay = 34.9>
ST_15 : Operation 398 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_0_loa_1, %conv_input_load_1" [conv/conv_1.cpp:26]   --->   Operation 398 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 399 [2/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_1_1, %tmp_1_1" [conv/conv_1.cpp:26]   --->   Operation 399 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 8> <Delay = 22.5>
ST_16 : Operation 400 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 400 'specloopname' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 401 [1/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_1_1, %tmp_1_1" [conv/conv_1.cpp:26]   --->   Operation 401 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 402 [1/1] (0.00ns)   --->   "br label %8" [conv/conv_1.cpp:21]   --->   Operation 402 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 5> <Delay = 25.8>
ST_17 : Operation 403 [1/2] (3.25ns)   --->   "%conv_1_bias_load_1 = load float* %conv_1_bias_addr_1, align 4" [conv/conv_1.cpp:31]   --->   Operation 403 'load' 'conv_1_bias_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_17 : Operation 404 [2/2] (22.5ns)   --->   "%w_sum_1 = fadd float %w_sum_0_1, %conv_1_bias_load_1" [conv/conv_1.cpp:31]   --->   Operation 404 'fadd' 'w_sum_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 6> <Delay = 33.5>
ST_18 : Operation 405 [1/2] (22.5ns)   --->   "%w_sum_1 = fadd float %w_sum_0_1, %conv_1_bias_load_1" [conv/conv_1.cpp:31]   --->   Operation 405 'fadd' 'w_sum_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 406 [1/1] (0.00ns)   --->   "%bitcast_ln34_1 = bitcast float %w_sum_1 to i32" [conv/conv_1.cpp:34]   --->   Operation 406 'bitcast' 'bitcast_ln34_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_1, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 407 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 408 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = trunc i32 %bitcast_ln34_1 to i23" [conv/conv_1.cpp:34]   --->   Operation 408 'trunc' 'trunc_ln34_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 409 [1/1] (1.55ns)   --->   "%icmp_ln34_2 = icmp ne i8 %tmp_9, -1" [conv/conv_1.cpp:34]   --->   Operation 409 'icmp' 'icmp_ln34_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 410 [1/1] (2.44ns)   --->   "%icmp_ln34_3 = icmp eq i23 %trunc_ln34_1, 0" [conv/conv_1.cpp:34]   --->   Operation 410 'icmp' 'icmp_ln34_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_1)   --->   "%or_ln34_1 = or i1 %icmp_ln34_3, %icmp_ln34_2" [conv/conv_1.cpp:34]   --->   Operation 411 'or' 'or_ln34_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 412 [1/1] (6.78ns)   --->   "%tmp_10 = fcmp ogt float %w_sum_1, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 412 'fcmp' 'tmp_10' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_1)   --->   "%and_ln34_1 = and i1 %or_ln34_1, %tmp_10" [conv/conv_1.cpp:34]   --->   Operation 413 'and' 'and_ln34_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 414 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_1 = select i1 %and_ln34_1, float %w_sum_1, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 414 'select' 'select_ln34_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 415 [1/1] (3.25ns)   --->   "store float %select_ln34_1, float* %conv_out_addr_1, align 4" [conv/conv_1.cpp:35]   --->   Operation 415 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_18 : Operation 416 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_3) nounwind" [conv/conv_1.cpp:39]   --->   Operation 416 'specregionend' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 417 [1/1] (0.00ns)   --->   "br label %6" [conv/conv_1.cpp:14]   --->   Operation 417 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 4> <Delay = 1.82>
ST_19 : Operation 418 [1/1] (0.00ns)   --->   "%f_0_2 = phi i6 [ 0, %Col_Loop1 ], [ %add_ln14_2, %Filter1_Loop_end2 ]" [conv/conv_1.cpp:14]   --->   Operation 418 'phi' 'f_0_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 419 [1/1] (1.42ns)   --->   "%icmp_ln14_2 = icmp eq i6 %f_0_2, -32" [conv/conv_1.cpp:14]   --->   Operation 419 'icmp' 'icmp_ln14_2' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 420 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 420 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 421 [1/1] (1.82ns)   --->   "%add_ln14_2 = add i6 %f_0_2, 1" [conv/conv_1.cpp:14]   --->   Operation 421 'add' 'add_ln14_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 422 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_2, label %Col_Loop2, label %Filter1_Loop_begin2" [conv/conv_1.cpp:14]   --->   Operation 422 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 423 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 423 'specloopname' <Predicate = (!icmp_ln14_2)> <Delay = 0.00>
ST_19 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 424 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln14_2)> <Delay = 0.00>
ST_19 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i6 %f_0_2 to i64" [conv/conv_1.cpp:26]   --->   Operation 425 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln14_2)> <Delay = 0.00>
ST_19 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln35_6 = zext i6 %f_0_2 to i10" [conv/conv_1.cpp:35]   --->   Operation 426 'zext' 'zext_ln35_6' <Predicate = (!icmp_ln14_2)> <Delay = 0.00>
ST_19 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_135 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln35, i32 6, i32 14)" [conv/conv_1.cpp:35]   --->   Operation 427 'partselect' 'tmp_135' <Predicate = (!icmp_ln14_2)> <Delay = 0.00>
ST_19 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_136 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_135, i6 %f_0_2)" [conv/conv_1.cpp:35]   --->   Operation 428 'bitconcatenate' 'tmp_136' <Predicate = (!icmp_ln14_2)> <Delay = 0.00>
ST_19 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln35_7 = zext i15 %tmp_136 to i64" [conv/conv_1.cpp:35]   --->   Operation 429 'zext' 'zext_ln35_7' <Predicate = (!icmp_ln14_2)> <Delay = 0.00>
ST_19 : Operation 430 [1/1] (0.00ns)   --->   "%conv_out_addr_2 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_7" [conv/conv_1.cpp:35]   --->   Operation 430 'getelementptr' 'conv_out_addr_2' <Predicate = (!icmp_ln14_2)> <Delay = 0.00>
ST_19 : Operation 431 [1/1] (1.76ns)   --->   "br label %11" [conv/conv_1.cpp:18]   --->   Operation 431 'br' <Predicate = (!icmp_ln14_2)> <Delay = 1.76>
ST_19 : Operation 432 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_2) nounwind" [conv/conv_1.cpp:40]   --->   Operation 432 'specregionend' 'empty_20' <Predicate = (icmp_ln14_2)> <Delay = 0.00>
ST_19 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv_1.cpp:12]   --->   Operation 433 'specregionbegin' 'tmp_7' <Predicate = (icmp_ln14_2)> <Delay = 0.00>
ST_19 : Operation 434 [1/1] (1.76ns)   --->   "br label %14" [conv/conv_1.cpp:14]   --->   Operation 434 'br' <Predicate = (icmp_ln14_2)> <Delay = 1.76>

State 20 <SV = 5> <Delay = 3.51>
ST_20 : Operation 435 [1/1] (0.00ns)   --->   "%wr_0_2 = phi i2 [ 0, %Filter1_Loop_begin2 ], [ %add_ln18_2, %W_Row_Loop_end2 ]" [conv/conv_1.cpp:18]   --->   Operation 435 'phi' 'wr_0_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 436 [1/1] (0.00ns)   --->   "%w_sum_0_2 = phi float [ 0.000000e+00, %Filter1_Loop_begin2 ], [ %w_sum_1_2, %W_Row_Loop_end2 ]" [conv/conv_1.cpp:26]   --->   Operation 436 'phi' 'w_sum_0_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i2 %wr_0_2 to i5" [conv/conv_1.cpp:18]   --->   Operation 437 'zext' 'zext_ln18_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 438 [1/1] (0.95ns)   --->   "%icmp_ln18_2 = icmp eq i2 %wr_0_2, -1" [conv/conv_1.cpp:18]   --->   Operation 438 'icmp' 'icmp_ln18_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 439 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 439 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 440 [1/1] (1.56ns)   --->   "%add_ln18_2 = add i2 %wr_0_2, 1" [conv/conv_1.cpp:18]   --->   Operation 440 'add' 'add_ln18_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 441 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_2, label %Filter1_Loop_end2, label %W_Row_Loop_begin2" [conv/conv_1.cpp:18]   --->   Operation 441 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 442 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 442 'specloopname' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_20 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 443 'specregionbegin' 'tmp_17' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_20 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_142 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_2, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 444 'bitconcatenate' 'tmp_142' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_20 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln26_12 = zext i4 %tmp_142 to i5" [conv/conv_1.cpp:26]   --->   Operation 445 'zext' 'zext_ln26_12' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_20 : Operation 446 [1/1] (1.73ns)   --->   "%sub_ln26_4 = sub i5 %zext_ln26_12, %zext_ln18_2" [conv/conv_1.cpp:26]   --->   Operation 446 'sub' 'sub_ln26_4' <Predicate = (!icmp_ln18_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 447 [1/1] (1.78ns)   --->   "%add_ln26_2 = add i5 %zext_ln18_2, %r_0" [conv/conv_1.cpp:26]   --->   Operation 447 'add' 'add_ln26_2' <Predicate = (!icmp_ln18_2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_143 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_2, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 448 'bitconcatenate' 'tmp_143' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_20 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln26_14 = zext i10 %tmp_143 to i11" [conv/conv_1.cpp:26]   --->   Operation 449 'zext' 'zext_ln26_14' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_20 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_144 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_2, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 450 'bitconcatenate' 'tmp_144' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_20 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln26_15 = zext i7 %tmp_144 to i11" [conv/conv_1.cpp:26]   --->   Operation 451 'zext' 'zext_ln26_15' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_20 : Operation 452 [1/1] (1.73ns)   --->   "%sub_ln26_5 = sub i11 %zext_ln26_14, %zext_ln26_15" [conv/conv_1.cpp:26]   --->   Operation 452 'sub' 'sub_ln26_5' <Predicate = (!icmp_ln18_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 453 [1/1] (1.76ns)   --->   "br label %12" [conv/conv_1.cpp:21]   --->   Operation 453 'br' <Predicate = (!icmp_ln18_2)> <Delay = 1.76>
ST_20 : Operation 454 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_2 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_4" [conv/conv_1.cpp:31]   --->   Operation 454 'getelementptr' 'conv_1_bias_addr_2' <Predicate = (icmp_ln18_2)> <Delay = 0.00>
ST_20 : Operation 455 [2/2] (3.25ns)   --->   "%conv_1_bias_load_2 = load float* %conv_1_bias_addr_2, align 4" [conv/conv_1.cpp:31]   --->   Operation 455 'load' 'conv_1_bias_load_2' <Predicate = (icmp_ln18_2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 21 <SV = 6> <Delay = 6.76>
ST_21 : Operation 456 [1/1] (0.00ns)   --->   "%w_sum_1_2 = phi float [ %w_sum_0_2, %W_Row_Loop_begin2 ], [ %w_sum_3_2, %13 ]" [conv/conv_1.cpp:26]   --->   Operation 456 'phi' 'w_sum_1_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 457 [1/1] (0.00ns)   --->   "%wc_0_2 = phi i2 [ 0, %W_Row_Loop_begin2 ], [ %add_ln21_1, %13 ]" [conv/conv_1.cpp:21]   --->   Operation 457 'phi' 'wc_0_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %wc_0_2 to i3" [conv/conv_1.cpp:21]   --->   Operation 458 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 459 [1/1] (0.95ns)   --->   "%icmp_ln21_2 = icmp eq i2 %wc_0_2, -1" [conv/conv_1.cpp:21]   --->   Operation 459 'icmp' 'icmp_ln21_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 460 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 460 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 461 [1/1] (1.56ns)   --->   "%add_ln21_1 = add i2 %wc_0_2, 1" [conv/conv_1.cpp:21]   --->   Operation 461 'add' 'add_ln21_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 462 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_2, label %W_Row_Loop_end2, label %13" [conv/conv_1.cpp:21]   --->   Operation 462 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln26_22 = zext i2 %wc_0_2 to i5" [conv/conv_1.cpp:26]   --->   Operation 463 'zext' 'zext_ln26_22' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_21 : Operation 464 [1/1] (1.78ns)   --->   "%add_ln26_49 = add i5 %zext_ln26_22, %sub_ln26_4" [conv/conv_1.cpp:26]   --->   Operation 464 'add' 'add_ln26_49' <Predicate = (!icmp_ln21_2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 465 [1/1] (0.00ns)   --->   "%tmp_162_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_49, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 465 'bitconcatenate' 'tmp_162_cast' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_21 : Operation 466 [1/1] (1.73ns)   --->   "%add_ln26_50 = add i10 %zext_ln35_6, %tmp_162_cast" [conv/conv_1.cpp:26]   --->   Operation 466 'add' 'add_ln26_50' <Predicate = (!icmp_ln21_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln26_24 = zext i10 %add_ln26_50 to i64" [conv/conv_1.cpp:26]   --->   Operation 467 'zext' 'zext_ln26_24' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_21 : Operation 468 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_2 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_24" [conv/conv_1.cpp:26]   --->   Operation 468 'getelementptr' 'conv_1_weights_0_add_2' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_21 : Operation 469 [1/1] (1.65ns)   --->   "%add_ln26_27 = add i3 %zext_ln21, 2" [conv/conv_1.cpp:26]   --->   Operation 469 'add' 'add_ln26_27' <Predicate = (!icmp_ln21_2)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln26_25 = zext i3 %add_ln26_27 to i11" [conv/conv_1.cpp:26]   --->   Operation 470 'zext' 'zext_ln26_25' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_21 : Operation 471 [1/1] (1.63ns)   --->   "%add_ln26_51 = add i11 %zext_ln26_25, %sub_ln26_5" [conv/conv_1.cpp:26]   --->   Operation 471 'add' 'add_ln26_51' <Predicate = (!icmp_ln21_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln26_6 = sext i11 %add_ln26_51 to i64" [conv/conv_1.cpp:26]   --->   Operation 472 'sext' 'sext_ln26_6' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_21 : Operation 473 [1/1] (0.00ns)   --->   "%conv_input_addr_2 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_6" [conv/conv_1.cpp:26]   --->   Operation 473 'getelementptr' 'conv_input_addr_2' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_21 : Operation 474 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_2 = load float* %conv_1_weights_0_add_2, align 4" [conv/conv_1.cpp:26]   --->   Operation 474 'load' 'conv_1_weights_0_loa_2' <Predicate = (!icmp_ln21_2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_21 : Operation 475 [2/2] (3.25ns)   --->   "%conv_input_load_2 = load float* %conv_input_addr_2, align 4" [conv/conv_1.cpp:26]   --->   Operation 475 'load' 'conv_input_load_2' <Predicate = (!icmp_ln21_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_21 : Operation 476 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_17) nounwind" [conv/conv_1.cpp:30]   --->   Operation 476 'specregionend' 'empty_24' <Predicate = (icmp_ln21_2)> <Delay = 0.00>
ST_21 : Operation 477 [1/1] (0.00ns)   --->   "br label %11" [conv/conv_1.cpp:18]   --->   Operation 477 'br' <Predicate = (icmp_ln21_2)> <Delay = 0.00>

State 22 <SV = 7> <Delay = 15.6>
ST_22 : Operation 478 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_2 = load float* %conv_1_weights_0_add_2, align 4" [conv/conv_1.cpp:26]   --->   Operation 478 'load' 'conv_1_weights_0_loa_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_22 : Operation 479 [1/2] (3.25ns)   --->   "%conv_input_load_2 = load float* %conv_input_addr_2, align 4" [conv/conv_1.cpp:26]   --->   Operation 479 'load' 'conv_input_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_22 : Operation 480 [2/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_0_loa_2, %conv_input_load_2" [conv/conv_1.cpp:26]   --->   Operation 480 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 8> <Delay = 34.9>
ST_23 : Operation 481 [1/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_0_loa_2, %conv_input_load_2" [conv/conv_1.cpp:26]   --->   Operation 481 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 482 [2/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_1_2, %tmp_1_2" [conv/conv_1.cpp:26]   --->   Operation 482 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 9> <Delay = 22.5>
ST_24 : Operation 483 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 483 'specloopname' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 484 [1/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_1_2, %tmp_1_2" [conv/conv_1.cpp:26]   --->   Operation 484 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 485 [1/1] (0.00ns)   --->   "br label %12" [conv/conv_1.cpp:21]   --->   Operation 485 'br' <Predicate = true> <Delay = 0.00>

State 25 <SV = 6> <Delay = 25.8>
ST_25 : Operation 486 [1/2] (3.25ns)   --->   "%conv_1_bias_load_2 = load float* %conv_1_bias_addr_2, align 4" [conv/conv_1.cpp:31]   --->   Operation 486 'load' 'conv_1_bias_load_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_25 : Operation 487 [2/2] (22.5ns)   --->   "%w_sum_2 = fadd float %w_sum_0_2, %conv_1_bias_load_2" [conv/conv_1.cpp:31]   --->   Operation 487 'fadd' 'w_sum_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 7> <Delay = 33.5>
ST_26 : Operation 488 [1/2] (22.5ns)   --->   "%w_sum_2 = fadd float %w_sum_0_2, %conv_1_bias_load_2" [conv/conv_1.cpp:31]   --->   Operation 488 'fadd' 'w_sum_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 489 [1/1] (0.00ns)   --->   "%bitcast_ln34_2 = bitcast float %w_sum_2 to i32" [conv/conv_1.cpp:34]   --->   Operation 489 'bitcast' 'bitcast_ln34_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 490 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_2, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 490 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 491 [1/1] (0.00ns)   --->   "%trunc_ln34_2 = trunc i32 %bitcast_ln34_2 to i23" [conv/conv_1.cpp:34]   --->   Operation 491 'trunc' 'trunc_ln34_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 492 [1/1] (1.55ns)   --->   "%icmp_ln34_4 = icmp ne i8 %tmp_15, -1" [conv/conv_1.cpp:34]   --->   Operation 492 'icmp' 'icmp_ln34_4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 493 [1/1] (2.44ns)   --->   "%icmp_ln34_5 = icmp eq i23 %trunc_ln34_2, 0" [conv/conv_1.cpp:34]   --->   Operation 493 'icmp' 'icmp_ln34_5' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_2)   --->   "%or_ln34_2 = or i1 %icmp_ln34_5, %icmp_ln34_4" [conv/conv_1.cpp:34]   --->   Operation 494 'or' 'or_ln34_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 495 [1/1] (6.78ns)   --->   "%tmp_16 = fcmp ogt float %w_sum_2, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 495 'fcmp' 'tmp_16' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_2)   --->   "%and_ln34_2 = and i1 %or_ln34_2, %tmp_16" [conv/conv_1.cpp:34]   --->   Operation 496 'and' 'and_ln34_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 497 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_2 = select i1 %and_ln34_2, float %w_sum_2, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 497 'select' 'select_ln34_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 498 [1/1] (3.25ns)   --->   "store float %select_ln34_2, float* %conv_out_addr_2, align 4" [conv/conv_1.cpp:35]   --->   Operation 498 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_26 : Operation 499 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_8) nounwind" [conv/conv_1.cpp:39]   --->   Operation 499 'specregionend' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 500 [1/1] (0.00ns)   --->   "br label %10" [conv/conv_1.cpp:14]   --->   Operation 500 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 5> <Delay = 1.94>
ST_27 : Operation 501 [1/1] (0.00ns)   --->   "%f_0_3 = phi i6 [ 0, %Col_Loop2 ], [ %add_ln14_3, %Filter1_Loop_end3 ]" [conv/conv_1.cpp:14]   --->   Operation 501 'phi' 'f_0_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 502 [1/1] (1.42ns)   --->   "%icmp_ln14_3 = icmp eq i6 %f_0_3, -32" [conv/conv_1.cpp:14]   --->   Operation 502 'icmp' 'icmp_ln14_3' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 503 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 503 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 504 [1/1] (1.82ns)   --->   "%add_ln14_3 = add i6 %f_0_3, 1" [conv/conv_1.cpp:14]   --->   Operation 504 'add' 'add_ln14_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 505 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_3, label %Col_Loop3, label %Filter1_Loop_begin3" [conv/conv_1.cpp:14]   --->   Operation 505 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 506 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 506 'specloopname' <Predicate = (!icmp_ln14_3)> <Delay = 0.00>
ST_27 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 507 'specregionbegin' 'tmp_14' <Predicate = (!icmp_ln14_3)> <Delay = 0.00>
ST_27 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i6 %f_0_3 to i64" [conv/conv_1.cpp:26]   --->   Operation 508 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln14_3)> <Delay = 0.00>
ST_27 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln35_8 = zext i6 %f_0_3 to i10" [conv/conv_1.cpp:35]   --->   Operation 509 'zext' 'zext_ln35_8' <Predicate = (!icmp_ln14_3)> <Delay = 0.00>
ST_27 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln35_9 = zext i6 %f_0_3 to i15" [conv/conv_1.cpp:35]   --->   Operation 510 'zext' 'zext_ln35_9' <Predicate = (!icmp_ln14_3)> <Delay = 0.00>
ST_27 : Operation 511 [1/1] (1.94ns)   --->   "%add_ln35_25 = add i15 %add_ln35_1, %zext_ln35_9" [conv/conv_1.cpp:35]   --->   Operation 511 'add' 'add_ln35_25' <Predicate = (!icmp_ln14_3)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln35_10 = zext i15 %add_ln35_25 to i64" [conv/conv_1.cpp:35]   --->   Operation 512 'zext' 'zext_ln35_10' <Predicate = (!icmp_ln14_3)> <Delay = 0.00>
ST_27 : Operation 513 [1/1] (0.00ns)   --->   "%conv_out_addr_3 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_10" [conv/conv_1.cpp:35]   --->   Operation 513 'getelementptr' 'conv_out_addr_3' <Predicate = (!icmp_ln14_3)> <Delay = 0.00>
ST_27 : Operation 514 [1/1] (1.76ns)   --->   "br label %15" [conv/conv_1.cpp:18]   --->   Operation 514 'br' <Predicate = (!icmp_ln14_3)> <Delay = 1.76>
ST_27 : Operation 515 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_7) nounwind" [conv/conv_1.cpp:40]   --->   Operation 515 'specregionend' 'empty_26' <Predicate = (icmp_ln14_3)> <Delay = 0.00>
ST_27 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv_1.cpp:12]   --->   Operation 516 'specregionbegin' 'tmp_13' <Predicate = (icmp_ln14_3)> <Delay = 0.00>
ST_27 : Operation 517 [1/1] (1.76ns)   --->   "br label %18" [conv/conv_1.cpp:14]   --->   Operation 517 'br' <Predicate = (icmp_ln14_3)> <Delay = 1.76>

State 28 <SV = 6> <Delay = 3.51>
ST_28 : Operation 518 [1/1] (0.00ns)   --->   "%wr_0_3 = phi i2 [ 0, %Filter1_Loop_begin3 ], [ %add_ln18_3, %W_Row_Loop_end3 ]" [conv/conv_1.cpp:18]   --->   Operation 518 'phi' 'wr_0_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 519 [1/1] (0.00ns)   --->   "%w_sum_0_3 = phi float [ 0.000000e+00, %Filter1_Loop_begin3 ], [ %w_sum_1_3, %W_Row_Loop_end3 ]" [conv/conv_1.cpp:26]   --->   Operation 519 'phi' 'w_sum_0_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 520 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i2 %wr_0_3 to i5" [conv/conv_1.cpp:18]   --->   Operation 520 'zext' 'zext_ln18_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 521 [1/1] (0.95ns)   --->   "%icmp_ln18_3 = icmp eq i2 %wr_0_3, -1" [conv/conv_1.cpp:18]   --->   Operation 521 'icmp' 'icmp_ln18_3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 522 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 522 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 523 [1/1] (1.56ns)   --->   "%add_ln18_3 = add i2 %wr_0_3, 1" [conv/conv_1.cpp:18]   --->   Operation 523 'add' 'add_ln18_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 524 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_3, label %Filter1_Loop_end3, label %W_Row_Loop_begin3" [conv/conv_1.cpp:18]   --->   Operation 524 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 525 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 525 'specloopname' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_28 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 526 'specregionbegin' 'tmp_22' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_28 : Operation 527 [1/1] (0.00ns)   --->   "%tmp_149 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_3, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 527 'bitconcatenate' 'tmp_149' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_28 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln26_19 = zext i4 %tmp_149 to i5" [conv/conv_1.cpp:26]   --->   Operation 528 'zext' 'zext_ln26_19' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_28 : Operation 529 [1/1] (1.73ns)   --->   "%sub_ln26_6 = sub i5 %zext_ln26_19, %zext_ln18_3" [conv/conv_1.cpp:26]   --->   Operation 529 'sub' 'sub_ln26_6' <Predicate = (!icmp_ln18_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 530 [1/1] (1.78ns)   --->   "%add_ln26_3 = add i5 %zext_ln18_3, %r_0" [conv/conv_1.cpp:26]   --->   Operation 530 'add' 'add_ln26_3' <Predicate = (!icmp_ln18_3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 531 [1/1] (0.00ns)   --->   "%tmp_150 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_3, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 531 'bitconcatenate' 'tmp_150' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_28 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln26_20 = zext i10 %tmp_150 to i11" [conv/conv_1.cpp:26]   --->   Operation 532 'zext' 'zext_ln26_20' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_28 : Operation 533 [1/1] (0.00ns)   --->   "%tmp_151 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_3, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 533 'bitconcatenate' 'tmp_151' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_28 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln26_21 = zext i7 %tmp_151 to i11" [conv/conv_1.cpp:26]   --->   Operation 534 'zext' 'zext_ln26_21' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_28 : Operation 535 [1/1] (1.73ns)   --->   "%sub_ln26_7 = sub i11 %zext_ln26_20, %zext_ln26_21" [conv/conv_1.cpp:26]   --->   Operation 535 'sub' 'sub_ln26_7' <Predicate = (!icmp_ln18_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 536 [1/1] (1.76ns)   --->   "br label %16" [conv/conv_1.cpp:21]   --->   Operation 536 'br' <Predicate = (!icmp_ln18_3)> <Delay = 1.76>
ST_28 : Operation 537 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_3 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_8" [conv/conv_1.cpp:31]   --->   Operation 537 'getelementptr' 'conv_1_bias_addr_3' <Predicate = (icmp_ln18_3)> <Delay = 0.00>
ST_28 : Operation 538 [2/2] (3.25ns)   --->   "%conv_1_bias_load_3 = load float* %conv_1_bias_addr_3, align 4" [conv/conv_1.cpp:31]   --->   Operation 538 'load' 'conv_1_bias_load_3' <Predicate = (icmp_ln18_3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 29 <SV = 7> <Delay = 6.76>
ST_29 : Operation 539 [1/1] (0.00ns)   --->   "%w_sum_1_3 = phi float [ %w_sum_0_3, %W_Row_Loop_begin3 ], [ %w_sum_3_3, %17 ]" [conv/conv_1.cpp:26]   --->   Operation 539 'phi' 'w_sum_1_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 540 [1/1] (0.00ns)   --->   "%wc_0_3 = phi i2 [ 0, %W_Row_Loop_begin3 ], [ %add_ln21_2, %17 ]" [conv/conv_1.cpp:21]   --->   Operation 540 'phi' 'wc_0_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i2 %wc_0_3 to i3" [conv/conv_1.cpp:21]   --->   Operation 541 'zext' 'zext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 542 [1/1] (0.95ns)   --->   "%icmp_ln21_3 = icmp eq i2 %wc_0_3, -1" [conv/conv_1.cpp:21]   --->   Operation 542 'icmp' 'icmp_ln21_3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 543 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 543 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 544 [1/1] (1.56ns)   --->   "%add_ln21_2 = add i2 %wc_0_3, 1" [conv/conv_1.cpp:21]   --->   Operation 544 'add' 'add_ln21_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 545 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_3, label %W_Row_Loop_end3, label %17" [conv/conv_1.cpp:21]   --->   Operation 545 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 546 [1/1] (0.00ns)   --->   "%zext_ln26_30 = zext i2 %wc_0_3 to i5" [conv/conv_1.cpp:26]   --->   Operation 546 'zext' 'zext_ln26_30' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_29 : Operation 547 [1/1] (1.78ns)   --->   "%add_ln26_52 = add i5 %zext_ln26_30, %sub_ln26_6" [conv/conv_1.cpp:26]   --->   Operation 547 'add' 'add_ln26_52' <Predicate = (!icmp_ln21_3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 548 [1/1] (0.00ns)   --->   "%tmp_167_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_52, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 548 'bitconcatenate' 'tmp_167_cast' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_29 : Operation 549 [1/1] (1.73ns)   --->   "%add_ln26_53 = add i10 %zext_ln35_8, %tmp_167_cast" [conv/conv_1.cpp:26]   --->   Operation 549 'add' 'add_ln26_53' <Predicate = (!icmp_ln21_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln26_31 = zext i10 %add_ln26_53 to i64" [conv/conv_1.cpp:26]   --->   Operation 550 'zext' 'zext_ln26_31' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_29 : Operation 551 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_3 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_31" [conv/conv_1.cpp:26]   --->   Operation 551 'getelementptr' 'conv_1_weights_0_add_3' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_29 : Operation 552 [1/1] (1.65ns)   --->   "%add_ln26_28 = add i3 %zext_ln21_1, 3" [conv/conv_1.cpp:26]   --->   Operation 552 'add' 'add_ln26_28' <Predicate = (!icmp_ln21_3)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln26_32 = zext i3 %add_ln26_28 to i11" [conv/conv_1.cpp:26]   --->   Operation 553 'zext' 'zext_ln26_32' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_29 : Operation 554 [1/1] (1.63ns)   --->   "%add_ln26_54 = add i11 %zext_ln26_32, %sub_ln26_7" [conv/conv_1.cpp:26]   --->   Operation 554 'add' 'add_ln26_54' <Predicate = (!icmp_ln21_3)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 555 [1/1] (0.00ns)   --->   "%sext_ln26_7 = sext i11 %add_ln26_54 to i64" [conv/conv_1.cpp:26]   --->   Operation 555 'sext' 'sext_ln26_7' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_29 : Operation 556 [1/1] (0.00ns)   --->   "%conv_input_addr_3 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_7" [conv/conv_1.cpp:26]   --->   Operation 556 'getelementptr' 'conv_input_addr_3' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_29 : Operation 557 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_3 = load float* %conv_1_weights_0_add_3, align 4" [conv/conv_1.cpp:26]   --->   Operation 557 'load' 'conv_1_weights_0_loa_3' <Predicate = (!icmp_ln21_3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_29 : Operation 558 [2/2] (3.25ns)   --->   "%conv_input_load_3 = load float* %conv_input_addr_3, align 4" [conv/conv_1.cpp:26]   --->   Operation 558 'load' 'conv_input_load_3' <Predicate = (!icmp_ln21_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_29 : Operation 559 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_22) nounwind" [conv/conv_1.cpp:30]   --->   Operation 559 'specregionend' 'empty_30' <Predicate = (icmp_ln21_3)> <Delay = 0.00>
ST_29 : Operation 560 [1/1] (0.00ns)   --->   "br label %15" [conv/conv_1.cpp:18]   --->   Operation 560 'br' <Predicate = (icmp_ln21_3)> <Delay = 0.00>

State 30 <SV = 8> <Delay = 15.6>
ST_30 : Operation 561 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_3 = load float* %conv_1_weights_0_add_3, align 4" [conv/conv_1.cpp:26]   --->   Operation 561 'load' 'conv_1_weights_0_loa_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_30 : Operation 562 [1/2] (3.25ns)   --->   "%conv_input_load_3 = load float* %conv_input_addr_3, align 4" [conv/conv_1.cpp:26]   --->   Operation 562 'load' 'conv_input_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_30 : Operation 563 [2/2] (12.3ns)   --->   "%tmp_1_3 = fmul float %conv_1_weights_0_loa_3, %conv_input_load_3" [conv/conv_1.cpp:26]   --->   Operation 563 'fmul' 'tmp_1_3' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 9> <Delay = 34.9>
ST_31 : Operation 564 [1/2] (12.3ns)   --->   "%tmp_1_3 = fmul float %conv_1_weights_0_loa_3, %conv_input_load_3" [conv/conv_1.cpp:26]   --->   Operation 564 'fmul' 'tmp_1_3' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 565 [2/2] (22.5ns)   --->   "%w_sum_3_3 = fadd float %w_sum_1_3, %tmp_1_3" [conv/conv_1.cpp:26]   --->   Operation 565 'fadd' 'w_sum_3_3' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 10> <Delay = 22.5>
ST_32 : Operation 566 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 566 'specloopname' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 567 [1/2] (22.5ns)   --->   "%w_sum_3_3 = fadd float %w_sum_1_3, %tmp_1_3" [conv/conv_1.cpp:26]   --->   Operation 567 'fadd' 'w_sum_3_3' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 568 [1/1] (0.00ns)   --->   "br label %16" [conv/conv_1.cpp:21]   --->   Operation 568 'br' <Predicate = true> <Delay = 0.00>

State 33 <SV = 7> <Delay = 25.8>
ST_33 : Operation 569 [1/2] (3.25ns)   --->   "%conv_1_bias_load_3 = load float* %conv_1_bias_addr_3, align 4" [conv/conv_1.cpp:31]   --->   Operation 569 'load' 'conv_1_bias_load_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_33 : Operation 570 [2/2] (22.5ns)   --->   "%w_sum_3 = fadd float %w_sum_0_3, %conv_1_bias_load_3" [conv/conv_1.cpp:31]   --->   Operation 570 'fadd' 'w_sum_3' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 8> <Delay = 33.5>
ST_34 : Operation 571 [1/2] (22.5ns)   --->   "%w_sum_3 = fadd float %w_sum_0_3, %conv_1_bias_load_3" [conv/conv_1.cpp:31]   --->   Operation 571 'fadd' 'w_sum_3' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 572 [1/1] (0.00ns)   --->   "%bitcast_ln34_3 = bitcast float %w_sum_3 to i32" [conv/conv_1.cpp:34]   --->   Operation 572 'bitcast' 'bitcast_ln34_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_3, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 573 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 574 [1/1] (0.00ns)   --->   "%trunc_ln34_3 = trunc i32 %bitcast_ln34_3 to i23" [conv/conv_1.cpp:34]   --->   Operation 574 'trunc' 'trunc_ln34_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 575 [1/1] (1.55ns)   --->   "%icmp_ln34_6 = icmp ne i8 %tmp_20, -1" [conv/conv_1.cpp:34]   --->   Operation 575 'icmp' 'icmp_ln34_6' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 576 [1/1] (2.44ns)   --->   "%icmp_ln34_7 = icmp eq i23 %trunc_ln34_3, 0" [conv/conv_1.cpp:34]   --->   Operation 576 'icmp' 'icmp_ln34_7' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_3)   --->   "%or_ln34_3 = or i1 %icmp_ln34_7, %icmp_ln34_6" [conv/conv_1.cpp:34]   --->   Operation 577 'or' 'or_ln34_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 578 [1/1] (6.78ns)   --->   "%tmp_21 = fcmp ogt float %w_sum_3, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 578 'fcmp' 'tmp_21' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_3)   --->   "%and_ln34_3 = and i1 %or_ln34_3, %tmp_21" [conv/conv_1.cpp:34]   --->   Operation 579 'and' 'and_ln34_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 580 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_3 = select i1 %and_ln34_3, float %w_sum_3, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 580 'select' 'select_ln34_3' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 581 [1/1] (3.25ns)   --->   "store float %select_ln34_3, float* %conv_out_addr_3, align 4" [conv/conv_1.cpp:35]   --->   Operation 581 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_34 : Operation 582 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_14) nounwind" [conv/conv_1.cpp:39]   --->   Operation 582 'specregionend' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 583 [1/1] (0.00ns)   --->   "br label %14" [conv/conv_1.cpp:14]   --->   Operation 583 'br' <Predicate = true> <Delay = 0.00>

State 35 <SV = 6> <Delay = 1.82>
ST_35 : Operation 584 [1/1] (0.00ns)   --->   "%f_0_4 = phi i6 [ 0, %Col_Loop3 ], [ %add_ln14_4, %Filter1_Loop_end4 ]" [conv/conv_1.cpp:14]   --->   Operation 584 'phi' 'f_0_4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 585 [1/1] (1.42ns)   --->   "%icmp_ln14_4 = icmp eq i6 %f_0_4, -32" [conv/conv_1.cpp:14]   --->   Operation 585 'icmp' 'icmp_ln14_4' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 586 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 586 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 587 [1/1] (1.82ns)   --->   "%add_ln14_4 = add i6 %f_0_4, 1" [conv/conv_1.cpp:14]   --->   Operation 587 'add' 'add_ln14_4' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 588 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_4, label %Col_Loop4, label %Filter1_Loop_begin4" [conv/conv_1.cpp:14]   --->   Operation 588 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 589 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 589 'specloopname' <Predicate = (!icmp_ln14_4)> <Delay = 0.00>
ST_35 : Operation 590 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 590 'specregionbegin' 'tmp_19' <Predicate = (!icmp_ln14_4)> <Delay = 0.00>
ST_35 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln26_13 = zext i6 %f_0_4 to i64" [conv/conv_1.cpp:26]   --->   Operation 591 'zext' 'zext_ln26_13' <Predicate = (!icmp_ln14_4)> <Delay = 0.00>
ST_35 : Operation 592 [1/1] (0.00ns)   --->   "%zext_ln35_11 = zext i6 %f_0_4 to i10" [conv/conv_1.cpp:35]   --->   Operation 592 'zext' 'zext_ln35_11' <Predicate = (!icmp_ln14_4)> <Delay = 0.00>
ST_35 : Operation 593 [1/1] (0.00ns)   --->   "%tmp_147 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln35_2, i32 6, i32 14)" [conv/conv_1.cpp:35]   --->   Operation 593 'partselect' 'tmp_147' <Predicate = (!icmp_ln14_4)> <Delay = 0.00>
ST_35 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_148 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_147, i6 %f_0_4)" [conv/conv_1.cpp:35]   --->   Operation 594 'bitconcatenate' 'tmp_148' <Predicate = (!icmp_ln14_4)> <Delay = 0.00>
ST_35 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln35_12 = zext i15 %tmp_148 to i64" [conv/conv_1.cpp:35]   --->   Operation 595 'zext' 'zext_ln35_12' <Predicate = (!icmp_ln14_4)> <Delay = 0.00>
ST_35 : Operation 596 [1/1] (0.00ns)   --->   "%conv_out_addr_4 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_12" [conv/conv_1.cpp:35]   --->   Operation 596 'getelementptr' 'conv_out_addr_4' <Predicate = (!icmp_ln14_4)> <Delay = 0.00>
ST_35 : Operation 597 [1/1] (1.76ns)   --->   "br label %19" [conv/conv_1.cpp:18]   --->   Operation 597 'br' <Predicate = (!icmp_ln14_4)> <Delay = 1.76>
ST_35 : Operation 598 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_13) nounwind" [conv/conv_1.cpp:40]   --->   Operation 598 'specregionend' 'empty_32' <Predicate = (icmp_ln14_4)> <Delay = 0.00>
ST_35 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv_1.cpp:12]   --->   Operation 599 'specregionbegin' 'tmp_18' <Predicate = (icmp_ln14_4)> <Delay = 0.00>
ST_35 : Operation 600 [1/1] (1.76ns)   --->   "br label %22" [conv/conv_1.cpp:14]   --->   Operation 600 'br' <Predicate = (icmp_ln14_4)> <Delay = 1.76>

State 36 <SV = 7> <Delay = 3.51>
ST_36 : Operation 601 [1/1] (0.00ns)   --->   "%wr_0_4 = phi i2 [ 0, %Filter1_Loop_begin4 ], [ %add_ln18_4, %W_Row_Loop_end4 ]" [conv/conv_1.cpp:18]   --->   Operation 601 'phi' 'wr_0_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 602 [1/1] (0.00ns)   --->   "%w_sum_0_4 = phi float [ 0.000000e+00, %Filter1_Loop_begin4 ], [ %w_sum_1_4, %W_Row_Loop_end4 ]" [conv/conv_1.cpp:26]   --->   Operation 602 'phi' 'w_sum_0_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i2 %wr_0_4 to i5" [conv/conv_1.cpp:18]   --->   Operation 603 'zext' 'zext_ln18_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 604 [1/1] (0.95ns)   --->   "%icmp_ln18_4 = icmp eq i2 %wr_0_4, -1" [conv/conv_1.cpp:18]   --->   Operation 604 'icmp' 'icmp_ln18_4' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 605 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 605 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 606 [1/1] (1.56ns)   --->   "%add_ln18_4 = add i2 %wr_0_4, 1" [conv/conv_1.cpp:18]   --->   Operation 606 'add' 'add_ln18_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 607 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_4, label %Filter1_Loop_end4, label %W_Row_Loop_begin4" [conv/conv_1.cpp:18]   --->   Operation 607 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 608 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 608 'specloopname' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_36 : Operation 609 [1/1] (0.00ns)   --->   "%tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 609 'specregionbegin' 'tmp_27' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_36 : Operation 610 [1/1] (0.00ns)   --->   "%tmp_152 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_4, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 610 'bitconcatenate' 'tmp_152' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_36 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln26_26 = zext i4 %tmp_152 to i5" [conv/conv_1.cpp:26]   --->   Operation 611 'zext' 'zext_ln26_26' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_36 : Operation 612 [1/1] (1.73ns)   --->   "%sub_ln26_8 = sub i5 %zext_ln26_26, %zext_ln18_4" [conv/conv_1.cpp:26]   --->   Operation 612 'sub' 'sub_ln26_8' <Predicate = (!icmp_ln18_4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 613 [1/1] (1.78ns)   --->   "%add_ln26_4 = add i5 %zext_ln18_4, %r_0" [conv/conv_1.cpp:26]   --->   Operation 613 'add' 'add_ln26_4' <Predicate = (!icmp_ln18_4)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 614 [1/1] (0.00ns)   --->   "%tmp_153 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_4, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 614 'bitconcatenate' 'tmp_153' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_36 : Operation 615 [1/1] (0.00ns)   --->   "%zext_ln26_27 = zext i10 %tmp_153 to i11" [conv/conv_1.cpp:26]   --->   Operation 615 'zext' 'zext_ln26_27' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_36 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_154 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_4, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 616 'bitconcatenate' 'tmp_154' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_36 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln26_29 = zext i7 %tmp_154 to i11" [conv/conv_1.cpp:26]   --->   Operation 617 'zext' 'zext_ln26_29' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_36 : Operation 618 [1/1] (1.73ns)   --->   "%sub_ln26_9 = sub i11 %zext_ln26_27, %zext_ln26_29" [conv/conv_1.cpp:26]   --->   Operation 618 'sub' 'sub_ln26_9' <Predicate = (!icmp_ln18_4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 619 [1/1] (1.76ns)   --->   "br label %20" [conv/conv_1.cpp:21]   --->   Operation 619 'br' <Predicate = (!icmp_ln18_4)> <Delay = 1.76>
ST_36 : Operation 620 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_4 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_13" [conv/conv_1.cpp:31]   --->   Operation 620 'getelementptr' 'conv_1_bias_addr_4' <Predicate = (icmp_ln18_4)> <Delay = 0.00>
ST_36 : Operation 621 [2/2] (3.25ns)   --->   "%conv_1_bias_load_4 = load float* %conv_1_bias_addr_4, align 4" [conv/conv_1.cpp:31]   --->   Operation 621 'load' 'conv_1_bias_load_4' <Predicate = (icmp_ln18_4)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 37 <SV = 8> <Delay = 6.76>
ST_37 : Operation 622 [1/1] (0.00ns)   --->   "%w_sum_1_4 = phi float [ %w_sum_0_4, %W_Row_Loop_begin4 ], [ %w_sum_3_4, %21 ]" [conv/conv_1.cpp:26]   --->   Operation 622 'phi' 'w_sum_1_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 623 [1/1] (0.00ns)   --->   "%wc_0_4 = phi i2 [ 0, %W_Row_Loop_begin4 ], [ %add_ln21_3, %21 ]" [conv/conv_1.cpp:21]   --->   Operation 623 'phi' 'wc_0_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 624 [1/1] (0.95ns)   --->   "%icmp_ln21_4 = icmp eq i2 %wc_0_4, -1" [conv/conv_1.cpp:21]   --->   Operation 624 'icmp' 'icmp_ln21_4' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 625 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 625 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 626 [1/1] (1.56ns)   --->   "%add_ln21_3 = add i2 %wc_0_4, 1" [conv/conv_1.cpp:21]   --->   Operation 626 'add' 'add_ln21_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 627 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_4, label %W_Row_Loop_end4, label %21" [conv/conv_1.cpp:21]   --->   Operation 627 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln26_37 = zext i2 %wc_0_4 to i5" [conv/conv_1.cpp:26]   --->   Operation 628 'zext' 'zext_ln26_37' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_37 : Operation 629 [1/1] (1.78ns)   --->   "%add_ln26_55 = add i5 %sub_ln26_8, %zext_ln26_37" [conv/conv_1.cpp:26]   --->   Operation 629 'add' 'add_ln26_55' <Predicate = (!icmp_ln21_4)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 630 [1/1] (0.00ns)   --->   "%tmp_175_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_55, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 630 'bitconcatenate' 'tmp_175_cast' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_37 : Operation 631 [1/1] (1.73ns)   --->   "%add_ln26_56 = add i10 %tmp_175_cast, %zext_ln35_11" [conv/conv_1.cpp:26]   --->   Operation 631 'add' 'add_ln26_56' <Predicate = (!icmp_ln21_4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 632 [1/1] (0.00ns)   --->   "%zext_ln26_39 = zext i10 %add_ln26_56 to i64" [conv/conv_1.cpp:26]   --->   Operation 632 'zext' 'zext_ln26_39' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_37 : Operation 633 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_4 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_39" [conv/conv_1.cpp:26]   --->   Operation 633 'getelementptr' 'conv_1_weights_0_add_4' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_37 : Operation 634 [1/1] (0.00ns)   --->   "%or_ln = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 true, i2 %wc_0_4)" [conv/conv_1.cpp:26]   --->   Operation 634 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_37 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln26_40 = zext i3 %or_ln to i11" [conv/conv_1.cpp:26]   --->   Operation 635 'zext' 'zext_ln26_40' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_37 : Operation 636 [1/1] (1.63ns)   --->   "%add_ln26_57 = add i11 %sub_ln26_9, %zext_ln26_40" [conv/conv_1.cpp:26]   --->   Operation 636 'add' 'add_ln26_57' <Predicate = (!icmp_ln21_4)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 637 [1/1] (0.00ns)   --->   "%sext_ln26_8 = sext i11 %add_ln26_57 to i64" [conv/conv_1.cpp:26]   --->   Operation 637 'sext' 'sext_ln26_8' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_37 : Operation 638 [1/1] (0.00ns)   --->   "%conv_input_addr_4 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_8" [conv/conv_1.cpp:26]   --->   Operation 638 'getelementptr' 'conv_input_addr_4' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_37 : Operation 639 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_4 = load float* %conv_1_weights_0_add_4, align 4" [conv/conv_1.cpp:26]   --->   Operation 639 'load' 'conv_1_weights_0_loa_4' <Predicate = (!icmp_ln21_4)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_37 : Operation 640 [2/2] (3.25ns)   --->   "%conv_input_load_4 = load float* %conv_input_addr_4, align 4" [conv/conv_1.cpp:26]   --->   Operation 640 'load' 'conv_input_load_4' <Predicate = (!icmp_ln21_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_37 : Operation 641 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_27) nounwind" [conv/conv_1.cpp:30]   --->   Operation 641 'specregionend' 'empty_36' <Predicate = (icmp_ln21_4)> <Delay = 0.00>
ST_37 : Operation 642 [1/1] (0.00ns)   --->   "br label %19" [conv/conv_1.cpp:18]   --->   Operation 642 'br' <Predicate = (icmp_ln21_4)> <Delay = 0.00>

State 38 <SV = 9> <Delay = 15.6>
ST_38 : Operation 643 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_4 = load float* %conv_1_weights_0_add_4, align 4" [conv/conv_1.cpp:26]   --->   Operation 643 'load' 'conv_1_weights_0_loa_4' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_38 : Operation 644 [1/2] (3.25ns)   --->   "%conv_input_load_4 = load float* %conv_input_addr_4, align 4" [conv/conv_1.cpp:26]   --->   Operation 644 'load' 'conv_input_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_38 : Operation 645 [2/2] (12.3ns)   --->   "%tmp_1_4 = fmul float %conv_1_weights_0_loa_4, %conv_input_load_4" [conv/conv_1.cpp:26]   --->   Operation 645 'fmul' 'tmp_1_4' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 10> <Delay = 34.9>
ST_39 : Operation 646 [1/2] (12.3ns)   --->   "%tmp_1_4 = fmul float %conv_1_weights_0_loa_4, %conv_input_load_4" [conv/conv_1.cpp:26]   --->   Operation 646 'fmul' 'tmp_1_4' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 647 [2/2] (22.5ns)   --->   "%w_sum_3_4 = fadd float %w_sum_1_4, %tmp_1_4" [conv/conv_1.cpp:26]   --->   Operation 647 'fadd' 'w_sum_3_4' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 11> <Delay = 22.5>
ST_40 : Operation 648 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 648 'specloopname' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 649 [1/2] (22.5ns)   --->   "%w_sum_3_4 = fadd float %w_sum_1_4, %tmp_1_4" [conv/conv_1.cpp:26]   --->   Operation 649 'fadd' 'w_sum_3_4' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 650 [1/1] (0.00ns)   --->   "br label %20" [conv/conv_1.cpp:21]   --->   Operation 650 'br' <Predicate = true> <Delay = 0.00>

State 41 <SV = 8> <Delay = 25.8>
ST_41 : Operation 651 [1/2] (3.25ns)   --->   "%conv_1_bias_load_4 = load float* %conv_1_bias_addr_4, align 4" [conv/conv_1.cpp:31]   --->   Operation 651 'load' 'conv_1_bias_load_4' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_41 : Operation 652 [2/2] (22.5ns)   --->   "%w_sum_4 = fadd float %w_sum_0_4, %conv_1_bias_load_4" [conv/conv_1.cpp:31]   --->   Operation 652 'fadd' 'w_sum_4' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 9> <Delay = 33.5>
ST_42 : Operation 653 [1/2] (22.5ns)   --->   "%w_sum_4 = fadd float %w_sum_0_4, %conv_1_bias_load_4" [conv/conv_1.cpp:31]   --->   Operation 653 'fadd' 'w_sum_4' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 654 [1/1] (0.00ns)   --->   "%bitcast_ln34_4 = bitcast float %w_sum_4 to i32" [conv/conv_1.cpp:34]   --->   Operation 654 'bitcast' 'bitcast_ln34_4' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 655 [1/1] (0.00ns)   --->   "%tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_4, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 655 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 656 [1/1] (0.00ns)   --->   "%trunc_ln34_4 = trunc i32 %bitcast_ln34_4 to i23" [conv/conv_1.cpp:34]   --->   Operation 656 'trunc' 'trunc_ln34_4' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 657 [1/1] (1.55ns)   --->   "%icmp_ln34_8 = icmp ne i8 %tmp_25, -1" [conv/conv_1.cpp:34]   --->   Operation 657 'icmp' 'icmp_ln34_8' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 658 [1/1] (2.44ns)   --->   "%icmp_ln34_9 = icmp eq i23 %trunc_ln34_4, 0" [conv/conv_1.cpp:34]   --->   Operation 658 'icmp' 'icmp_ln34_9' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_4)   --->   "%or_ln34_4 = or i1 %icmp_ln34_9, %icmp_ln34_8" [conv/conv_1.cpp:34]   --->   Operation 659 'or' 'or_ln34_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 660 [1/1] (6.78ns)   --->   "%tmp_26 = fcmp ogt float %w_sum_4, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 660 'fcmp' 'tmp_26' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_4)   --->   "%and_ln34_4 = and i1 %or_ln34_4, %tmp_26" [conv/conv_1.cpp:34]   --->   Operation 661 'and' 'and_ln34_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 662 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_4 = select i1 %and_ln34_4, float %w_sum_4, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 662 'select' 'select_ln34_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 663 [1/1] (3.25ns)   --->   "store float %select_ln34_4, float* %conv_out_addr_4, align 4" [conv/conv_1.cpp:35]   --->   Operation 663 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_42 : Operation 664 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_19) nounwind" [conv/conv_1.cpp:39]   --->   Operation 664 'specregionend' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 665 [1/1] (0.00ns)   --->   "br label %18" [conv/conv_1.cpp:14]   --->   Operation 665 'br' <Predicate = true> <Delay = 0.00>

State 43 <SV = 7> <Delay = 1.94>
ST_43 : Operation 666 [1/1] (0.00ns)   --->   "%f_0_5 = phi i6 [ 0, %Col_Loop4 ], [ %add_ln14_5, %Filter1_Loop_end5 ]" [conv/conv_1.cpp:14]   --->   Operation 666 'phi' 'f_0_5' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 667 [1/1] (1.42ns)   --->   "%icmp_ln14_5 = icmp eq i6 %f_0_5, -32" [conv/conv_1.cpp:14]   --->   Operation 667 'icmp' 'icmp_ln14_5' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 668 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 668 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 669 [1/1] (1.82ns)   --->   "%add_ln14_5 = add i6 %f_0_5, 1" [conv/conv_1.cpp:14]   --->   Operation 669 'add' 'add_ln14_5' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 670 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_5, label %Col_Loop5, label %Filter1_Loop_begin5" [conv/conv_1.cpp:14]   --->   Operation 670 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 671 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 671 'specloopname' <Predicate = (!icmp_ln14_5)> <Delay = 0.00>
ST_43 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 672 'specregionbegin' 'tmp_24' <Predicate = (!icmp_ln14_5)> <Delay = 0.00>
ST_43 : Operation 673 [1/1] (0.00ns)   --->   "%zext_ln26_18 = zext i6 %f_0_5 to i64" [conv/conv_1.cpp:26]   --->   Operation 673 'zext' 'zext_ln26_18' <Predicate = (!icmp_ln14_5)> <Delay = 0.00>
ST_43 : Operation 674 [1/1] (0.00ns)   --->   "%zext_ln35_13 = zext i6 %f_0_5 to i10" [conv/conv_1.cpp:35]   --->   Operation 674 'zext' 'zext_ln35_13' <Predicate = (!icmp_ln14_5)> <Delay = 0.00>
ST_43 : Operation 675 [1/1] (0.00ns)   --->   "%zext_ln35_14 = zext i6 %f_0_5 to i15" [conv/conv_1.cpp:35]   --->   Operation 675 'zext' 'zext_ln35_14' <Predicate = (!icmp_ln14_5)> <Delay = 0.00>
ST_43 : Operation 676 [1/1] (1.94ns)   --->   "%add_ln35_26 = add i15 %add_ln35_3, %zext_ln35_14" [conv/conv_1.cpp:35]   --->   Operation 676 'add' 'add_ln35_26' <Predicate = (!icmp_ln14_5)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 677 [1/1] (0.00ns)   --->   "%zext_ln35_15 = zext i15 %add_ln35_26 to i64" [conv/conv_1.cpp:35]   --->   Operation 677 'zext' 'zext_ln35_15' <Predicate = (!icmp_ln14_5)> <Delay = 0.00>
ST_43 : Operation 678 [1/1] (0.00ns)   --->   "%conv_out_addr_5 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_15" [conv/conv_1.cpp:35]   --->   Operation 678 'getelementptr' 'conv_out_addr_5' <Predicate = (!icmp_ln14_5)> <Delay = 0.00>
ST_43 : Operation 679 [1/1] (1.76ns)   --->   "br label %23" [conv/conv_1.cpp:18]   --->   Operation 679 'br' <Predicate = (!icmp_ln14_5)> <Delay = 1.76>
ST_43 : Operation 680 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_18) nounwind" [conv/conv_1.cpp:40]   --->   Operation 680 'specregionend' 'empty_38' <Predicate = (icmp_ln14_5)> <Delay = 0.00>
ST_43 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv_1.cpp:12]   --->   Operation 681 'specregionbegin' 'tmp_23' <Predicate = (icmp_ln14_5)> <Delay = 0.00>
ST_43 : Operation 682 [1/1] (1.76ns)   --->   "br label %26" [conv/conv_1.cpp:14]   --->   Operation 682 'br' <Predicate = (icmp_ln14_5)> <Delay = 1.76>

State 44 <SV = 8> <Delay = 3.51>
ST_44 : Operation 683 [1/1] (0.00ns)   --->   "%wr_0_5 = phi i2 [ 0, %Filter1_Loop_begin5 ], [ %add_ln18_5, %W_Row_Loop_end5 ]" [conv/conv_1.cpp:18]   --->   Operation 683 'phi' 'wr_0_5' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 684 [1/1] (0.00ns)   --->   "%w_sum_0_5 = phi float [ 0.000000e+00, %Filter1_Loop_begin5 ], [ %w_sum_1_5, %W_Row_Loop_end5 ]" [conv/conv_1.cpp:26]   --->   Operation 684 'phi' 'w_sum_0_5' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 685 [1/1] (0.00ns)   --->   "%zext_ln18_5 = zext i2 %wr_0_5 to i5" [conv/conv_1.cpp:18]   --->   Operation 685 'zext' 'zext_ln18_5' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 686 [1/1] (0.95ns)   --->   "%icmp_ln18_5 = icmp eq i2 %wr_0_5, -1" [conv/conv_1.cpp:18]   --->   Operation 686 'icmp' 'icmp_ln18_5' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 687 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 687 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 688 [1/1] (1.56ns)   --->   "%add_ln18_5 = add i2 %wr_0_5, 1" [conv/conv_1.cpp:18]   --->   Operation 688 'add' 'add_ln18_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 689 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_5, label %Filter1_Loop_end5, label %W_Row_Loop_begin5" [conv/conv_1.cpp:18]   --->   Operation 689 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 690 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 690 'specloopname' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_44 : Operation 691 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 691 'specregionbegin' 'tmp_32' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_44 : Operation 692 [1/1] (0.00ns)   --->   "%tmp_157 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_5, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 692 'bitconcatenate' 'tmp_157' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_44 : Operation 693 [1/1] (0.00ns)   --->   "%zext_ln26_34 = zext i4 %tmp_157 to i5" [conv/conv_1.cpp:26]   --->   Operation 693 'zext' 'zext_ln26_34' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_44 : Operation 694 [1/1] (1.73ns)   --->   "%sub_ln26_10 = sub i5 %zext_ln26_34, %zext_ln18_5" [conv/conv_1.cpp:26]   --->   Operation 694 'sub' 'sub_ln26_10' <Predicate = (!icmp_ln18_5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 695 [1/1] (1.78ns)   --->   "%add_ln26_5 = add i5 %zext_ln18_5, %r_0" [conv/conv_1.cpp:26]   --->   Operation 695 'add' 'add_ln26_5' <Predicate = (!icmp_ln18_5)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 696 [1/1] (0.00ns)   --->   "%tmp_158 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_5, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 696 'bitconcatenate' 'tmp_158' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_44 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln26_35 = zext i10 %tmp_158 to i11" [conv/conv_1.cpp:26]   --->   Operation 697 'zext' 'zext_ln26_35' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_44 : Operation 698 [1/1] (0.00ns)   --->   "%tmp_159 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_5, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 698 'bitconcatenate' 'tmp_159' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_44 : Operation 699 [1/1] (0.00ns)   --->   "%zext_ln26_36 = zext i7 %tmp_159 to i11" [conv/conv_1.cpp:26]   --->   Operation 699 'zext' 'zext_ln26_36' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_44 : Operation 700 [1/1] (1.73ns)   --->   "%sub_ln26_11 = sub i11 %zext_ln26_35, %zext_ln26_36" [conv/conv_1.cpp:26]   --->   Operation 700 'sub' 'sub_ln26_11' <Predicate = (!icmp_ln18_5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 701 [1/1] (1.76ns)   --->   "br label %24" [conv/conv_1.cpp:21]   --->   Operation 701 'br' <Predicate = (!icmp_ln18_5)> <Delay = 1.76>
ST_44 : Operation 702 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_5 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_18" [conv/conv_1.cpp:31]   --->   Operation 702 'getelementptr' 'conv_1_bias_addr_5' <Predicate = (icmp_ln18_5)> <Delay = 0.00>
ST_44 : Operation 703 [2/2] (3.25ns)   --->   "%conv_1_bias_load_5 = load float* %conv_1_bias_addr_5, align 4" [conv/conv_1.cpp:31]   --->   Operation 703 'load' 'conv_1_bias_load_5' <Predicate = (icmp_ln18_5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 45 <SV = 9> <Delay = 6.76>
ST_45 : Operation 704 [1/1] (0.00ns)   --->   "%w_sum_1_5 = phi float [ %w_sum_0_5, %W_Row_Loop_begin5 ], [ %w_sum_3_5, %25 ]" [conv/conv_1.cpp:26]   --->   Operation 704 'phi' 'w_sum_1_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 705 [1/1] (0.00ns)   --->   "%wc_0_5 = phi i2 [ 0, %W_Row_Loop_begin5 ], [ %add_ln21_4, %25 ]" [conv/conv_1.cpp:21]   --->   Operation 705 'phi' 'wc_0_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 706 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i2 %wc_0_5 to i3" [conv/conv_1.cpp:21]   --->   Operation 706 'zext' 'zext_ln21_2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 707 [1/1] (0.95ns)   --->   "%icmp_ln21_5 = icmp eq i2 %wc_0_5, -1" [conv/conv_1.cpp:21]   --->   Operation 707 'icmp' 'icmp_ln21_5' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 708 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 708 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 709 [1/1] (1.56ns)   --->   "%add_ln21_4 = add i2 %wc_0_5, 1" [conv/conv_1.cpp:21]   --->   Operation 709 'add' 'add_ln21_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 710 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_5, label %W_Row_Loop_end5, label %25" [conv/conv_1.cpp:21]   --->   Operation 710 'br' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 711 [1/1] (0.00ns)   --->   "%zext_ln26_45 = zext i2 %wc_0_5 to i5" [conv/conv_1.cpp:26]   --->   Operation 711 'zext' 'zext_ln26_45' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_45 : Operation 712 [1/1] (1.78ns)   --->   "%add_ln26_58 = add i5 %zext_ln26_45, %sub_ln26_10" [conv/conv_1.cpp:26]   --->   Operation 712 'add' 'add_ln26_58' <Predicate = (!icmp_ln21_5)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 713 [1/1] (0.00ns)   --->   "%tmp_180_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_58, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 713 'bitconcatenate' 'tmp_180_cast' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_45 : Operation 714 [1/1] (1.73ns)   --->   "%add_ln26_59 = add i10 %zext_ln35_13, %tmp_180_cast" [conv/conv_1.cpp:26]   --->   Operation 714 'add' 'add_ln26_59' <Predicate = (!icmp_ln21_5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln26_46 = zext i10 %add_ln26_59 to i64" [conv/conv_1.cpp:26]   --->   Operation 715 'zext' 'zext_ln26_46' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_45 : Operation 716 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_5 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_46" [conv/conv_1.cpp:26]   --->   Operation 716 'getelementptr' 'conv_1_weights_0_add_5' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_45 : Operation 717 [1/1] (1.65ns)   --->   "%add_ln26_29 = add i3 %zext_ln21_2, -3" [conv/conv_1.cpp:26]   --->   Operation 717 'add' 'add_ln26_29' <Predicate = (!icmp_ln21_5)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 718 [1/1] (0.00ns)   --->   "%zext_ln26_47 = zext i3 %add_ln26_29 to i11" [conv/conv_1.cpp:26]   --->   Operation 718 'zext' 'zext_ln26_47' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_45 : Operation 719 [1/1] (1.63ns)   --->   "%add_ln26_60 = add i11 %zext_ln26_47, %sub_ln26_11" [conv/conv_1.cpp:26]   --->   Operation 719 'add' 'add_ln26_60' <Predicate = (!icmp_ln21_5)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 720 [1/1] (0.00ns)   --->   "%sext_ln26_9 = sext i11 %add_ln26_60 to i64" [conv/conv_1.cpp:26]   --->   Operation 720 'sext' 'sext_ln26_9' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_45 : Operation 721 [1/1] (0.00ns)   --->   "%conv_input_addr_5 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_9" [conv/conv_1.cpp:26]   --->   Operation 721 'getelementptr' 'conv_input_addr_5' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_45 : Operation 722 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_5 = load float* %conv_1_weights_0_add_5, align 4" [conv/conv_1.cpp:26]   --->   Operation 722 'load' 'conv_1_weights_0_loa_5' <Predicate = (!icmp_ln21_5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_45 : Operation 723 [2/2] (3.25ns)   --->   "%conv_input_load_5 = load float* %conv_input_addr_5, align 4" [conv/conv_1.cpp:26]   --->   Operation 723 'load' 'conv_input_load_5' <Predicate = (!icmp_ln21_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_45 : Operation 724 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_32) nounwind" [conv/conv_1.cpp:30]   --->   Operation 724 'specregionend' 'empty_42' <Predicate = (icmp_ln21_5)> <Delay = 0.00>
ST_45 : Operation 725 [1/1] (0.00ns)   --->   "br label %23" [conv/conv_1.cpp:18]   --->   Operation 725 'br' <Predicate = (icmp_ln21_5)> <Delay = 0.00>

State 46 <SV = 10> <Delay = 15.6>
ST_46 : Operation 726 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_5 = load float* %conv_1_weights_0_add_5, align 4" [conv/conv_1.cpp:26]   --->   Operation 726 'load' 'conv_1_weights_0_loa_5' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_46 : Operation 727 [1/2] (3.25ns)   --->   "%conv_input_load_5 = load float* %conv_input_addr_5, align 4" [conv/conv_1.cpp:26]   --->   Operation 727 'load' 'conv_input_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_46 : Operation 728 [2/2] (12.3ns)   --->   "%tmp_1_5 = fmul float %conv_1_weights_0_loa_5, %conv_input_load_5" [conv/conv_1.cpp:26]   --->   Operation 728 'fmul' 'tmp_1_5' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 11> <Delay = 34.9>
ST_47 : Operation 729 [1/2] (12.3ns)   --->   "%tmp_1_5 = fmul float %conv_1_weights_0_loa_5, %conv_input_load_5" [conv/conv_1.cpp:26]   --->   Operation 729 'fmul' 'tmp_1_5' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 730 [2/2] (22.5ns)   --->   "%w_sum_3_5 = fadd float %w_sum_1_5, %tmp_1_5" [conv/conv_1.cpp:26]   --->   Operation 730 'fadd' 'w_sum_3_5' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 12> <Delay = 22.5>
ST_48 : Operation 731 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 731 'specloopname' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 732 [1/2] (22.5ns)   --->   "%w_sum_3_5 = fadd float %w_sum_1_5, %tmp_1_5" [conv/conv_1.cpp:26]   --->   Operation 732 'fadd' 'w_sum_3_5' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 733 [1/1] (0.00ns)   --->   "br label %24" [conv/conv_1.cpp:21]   --->   Operation 733 'br' <Predicate = true> <Delay = 0.00>

State 49 <SV = 9> <Delay = 25.8>
ST_49 : Operation 734 [1/2] (3.25ns)   --->   "%conv_1_bias_load_5 = load float* %conv_1_bias_addr_5, align 4" [conv/conv_1.cpp:31]   --->   Operation 734 'load' 'conv_1_bias_load_5' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_49 : Operation 735 [2/2] (22.5ns)   --->   "%w_sum_5 = fadd float %w_sum_0_5, %conv_1_bias_load_5" [conv/conv_1.cpp:31]   --->   Operation 735 'fadd' 'w_sum_5' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 10> <Delay = 33.5>
ST_50 : Operation 736 [1/2] (22.5ns)   --->   "%w_sum_5 = fadd float %w_sum_0_5, %conv_1_bias_load_5" [conv/conv_1.cpp:31]   --->   Operation 736 'fadd' 'w_sum_5' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 737 [1/1] (0.00ns)   --->   "%bitcast_ln34_5 = bitcast float %w_sum_5 to i32" [conv/conv_1.cpp:34]   --->   Operation 737 'bitcast' 'bitcast_ln34_5' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 738 [1/1] (0.00ns)   --->   "%tmp_30 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_5, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 738 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 739 [1/1] (0.00ns)   --->   "%trunc_ln34_5 = trunc i32 %bitcast_ln34_5 to i23" [conv/conv_1.cpp:34]   --->   Operation 739 'trunc' 'trunc_ln34_5' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 740 [1/1] (1.55ns)   --->   "%icmp_ln34_10 = icmp ne i8 %tmp_30, -1" [conv/conv_1.cpp:34]   --->   Operation 740 'icmp' 'icmp_ln34_10' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 741 [1/1] (2.44ns)   --->   "%icmp_ln34_11 = icmp eq i23 %trunc_ln34_5, 0" [conv/conv_1.cpp:34]   --->   Operation 741 'icmp' 'icmp_ln34_11' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_5)   --->   "%or_ln34_5 = or i1 %icmp_ln34_11, %icmp_ln34_10" [conv/conv_1.cpp:34]   --->   Operation 742 'or' 'or_ln34_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 743 [1/1] (6.78ns)   --->   "%tmp_31 = fcmp ogt float %w_sum_5, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 743 'fcmp' 'tmp_31' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_5)   --->   "%and_ln34_5 = and i1 %or_ln34_5, %tmp_31" [conv/conv_1.cpp:34]   --->   Operation 744 'and' 'and_ln34_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 745 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_5 = select i1 %and_ln34_5, float %w_sum_5, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 745 'select' 'select_ln34_5' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 746 [1/1] (3.25ns)   --->   "store float %select_ln34_5, float* %conv_out_addr_5, align 4" [conv/conv_1.cpp:35]   --->   Operation 746 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_50 : Operation 747 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_24) nounwind" [conv/conv_1.cpp:39]   --->   Operation 747 'specregionend' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 748 [1/1] (0.00ns)   --->   "br label %22" [conv/conv_1.cpp:14]   --->   Operation 748 'br' <Predicate = true> <Delay = 0.00>

State 51 <SV = 8> <Delay = 1.82>
ST_51 : Operation 749 [1/1] (0.00ns)   --->   "%f_0_6 = phi i6 [ 0, %Col_Loop5 ], [ %add_ln14_6, %Filter1_Loop_end6 ]" [conv/conv_1.cpp:14]   --->   Operation 749 'phi' 'f_0_6' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 750 [1/1] (1.42ns)   --->   "%icmp_ln14_6 = icmp eq i6 %f_0_6, -32" [conv/conv_1.cpp:14]   --->   Operation 750 'icmp' 'icmp_ln14_6' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 751 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 751 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 752 [1/1] (1.82ns)   --->   "%add_ln14_6 = add i6 %f_0_6, 1" [conv/conv_1.cpp:14]   --->   Operation 752 'add' 'add_ln14_6' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 753 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_6, label %Col_Loop6, label %Filter1_Loop_begin6" [conv/conv_1.cpp:14]   --->   Operation 753 'br' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 754 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 754 'specloopname' <Predicate = (!icmp_ln14_6)> <Delay = 0.00>
ST_51 : Operation 755 [1/1] (0.00ns)   --->   "%tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 755 'specregionbegin' 'tmp_29' <Predicate = (!icmp_ln14_6)> <Delay = 0.00>
ST_51 : Operation 756 [1/1] (0.00ns)   --->   "%zext_ln26_23 = zext i6 %f_0_6 to i64" [conv/conv_1.cpp:26]   --->   Operation 756 'zext' 'zext_ln26_23' <Predicate = (!icmp_ln14_6)> <Delay = 0.00>
ST_51 : Operation 757 [1/1] (0.00ns)   --->   "%zext_ln35_16 = zext i6 %f_0_6 to i10" [conv/conv_1.cpp:35]   --->   Operation 757 'zext' 'zext_ln35_16' <Predicate = (!icmp_ln14_6)> <Delay = 0.00>
ST_51 : Operation 758 [1/1] (0.00ns)   --->   "%tmp_155 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln35_4, i32 6, i32 14)" [conv/conv_1.cpp:35]   --->   Operation 758 'partselect' 'tmp_155' <Predicate = (!icmp_ln14_6)> <Delay = 0.00>
ST_51 : Operation 759 [1/1] (0.00ns)   --->   "%tmp_156 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_155, i6 %f_0_6)" [conv/conv_1.cpp:35]   --->   Operation 759 'bitconcatenate' 'tmp_156' <Predicate = (!icmp_ln14_6)> <Delay = 0.00>
ST_51 : Operation 760 [1/1] (0.00ns)   --->   "%zext_ln35_17 = zext i15 %tmp_156 to i64" [conv/conv_1.cpp:35]   --->   Operation 760 'zext' 'zext_ln35_17' <Predicate = (!icmp_ln14_6)> <Delay = 0.00>
ST_51 : Operation 761 [1/1] (0.00ns)   --->   "%conv_out_addr_6 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_17" [conv/conv_1.cpp:35]   --->   Operation 761 'getelementptr' 'conv_out_addr_6' <Predicate = (!icmp_ln14_6)> <Delay = 0.00>
ST_51 : Operation 762 [1/1] (1.76ns)   --->   "br label %27" [conv/conv_1.cpp:18]   --->   Operation 762 'br' <Predicate = (!icmp_ln14_6)> <Delay = 1.76>
ST_51 : Operation 763 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_23) nounwind" [conv/conv_1.cpp:40]   --->   Operation 763 'specregionend' 'empty_44' <Predicate = (icmp_ln14_6)> <Delay = 0.00>
ST_51 : Operation 764 [1/1] (0.00ns)   --->   "%tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv_1.cpp:12]   --->   Operation 764 'specregionbegin' 'tmp_28' <Predicate = (icmp_ln14_6)> <Delay = 0.00>
ST_51 : Operation 765 [1/1] (1.76ns)   --->   "br label %30" [conv/conv_1.cpp:14]   --->   Operation 765 'br' <Predicate = (icmp_ln14_6)> <Delay = 1.76>

State 52 <SV = 9> <Delay = 3.51>
ST_52 : Operation 766 [1/1] (0.00ns)   --->   "%wr_0_6 = phi i2 [ 0, %Filter1_Loop_begin6 ], [ %add_ln18_6, %W_Row_Loop_end6 ]" [conv/conv_1.cpp:18]   --->   Operation 766 'phi' 'wr_0_6' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 767 [1/1] (0.00ns)   --->   "%w_sum_0_6 = phi float [ 0.000000e+00, %Filter1_Loop_begin6 ], [ %w_sum_1_6, %W_Row_Loop_end6 ]" [conv/conv_1.cpp:26]   --->   Operation 767 'phi' 'w_sum_0_6' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 768 [1/1] (0.00ns)   --->   "%zext_ln18_6 = zext i2 %wr_0_6 to i5" [conv/conv_1.cpp:18]   --->   Operation 768 'zext' 'zext_ln18_6' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 769 [1/1] (0.95ns)   --->   "%icmp_ln18_6 = icmp eq i2 %wr_0_6, -1" [conv/conv_1.cpp:18]   --->   Operation 769 'icmp' 'icmp_ln18_6' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 770 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 770 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 771 [1/1] (1.56ns)   --->   "%add_ln18_6 = add i2 %wr_0_6, 1" [conv/conv_1.cpp:18]   --->   Operation 771 'add' 'add_ln18_6' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 772 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_6, label %Filter1_Loop_end6, label %W_Row_Loop_begin6" [conv/conv_1.cpp:18]   --->   Operation 772 'br' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 773 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 773 'specloopname' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_52 : Operation 774 [1/1] (0.00ns)   --->   "%tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 774 'specregionbegin' 'tmp_37' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_52 : Operation 775 [1/1] (0.00ns)   --->   "%tmp_160 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_6, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 775 'bitconcatenate' 'tmp_160' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_52 : Operation 776 [1/1] (0.00ns)   --->   "%zext_ln26_41 = zext i4 %tmp_160 to i5" [conv/conv_1.cpp:26]   --->   Operation 776 'zext' 'zext_ln26_41' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_52 : Operation 777 [1/1] (1.73ns)   --->   "%sub_ln26_12 = sub i5 %zext_ln26_41, %zext_ln18_6" [conv/conv_1.cpp:26]   --->   Operation 777 'sub' 'sub_ln26_12' <Predicate = (!icmp_ln18_6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 778 [1/1] (1.78ns)   --->   "%add_ln26_6 = add i5 %zext_ln18_6, %r_0" [conv/conv_1.cpp:26]   --->   Operation 778 'add' 'add_ln26_6' <Predicate = (!icmp_ln18_6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 779 [1/1] (0.00ns)   --->   "%tmp_161 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_6, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 779 'bitconcatenate' 'tmp_161' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_52 : Operation 780 [1/1] (0.00ns)   --->   "%zext_ln26_42 = zext i10 %tmp_161 to i11" [conv/conv_1.cpp:26]   --->   Operation 780 'zext' 'zext_ln26_42' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_52 : Operation 781 [1/1] (0.00ns)   --->   "%tmp_162 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_6, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 781 'bitconcatenate' 'tmp_162' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_52 : Operation 782 [1/1] (0.00ns)   --->   "%zext_ln26_44 = zext i7 %tmp_162 to i11" [conv/conv_1.cpp:26]   --->   Operation 782 'zext' 'zext_ln26_44' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_52 : Operation 783 [1/1] (1.73ns)   --->   "%sub_ln26_13 = sub i11 %zext_ln26_42, %zext_ln26_44" [conv/conv_1.cpp:26]   --->   Operation 783 'sub' 'sub_ln26_13' <Predicate = (!icmp_ln18_6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 784 [1/1] (1.76ns)   --->   "br label %28" [conv/conv_1.cpp:21]   --->   Operation 784 'br' <Predicate = (!icmp_ln18_6)> <Delay = 1.76>
ST_52 : Operation 785 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_6 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_23" [conv/conv_1.cpp:31]   --->   Operation 785 'getelementptr' 'conv_1_bias_addr_6' <Predicate = (icmp_ln18_6)> <Delay = 0.00>
ST_52 : Operation 786 [2/2] (3.25ns)   --->   "%conv_1_bias_load_6 = load float* %conv_1_bias_addr_6, align 4" [conv/conv_1.cpp:31]   --->   Operation 786 'load' 'conv_1_bias_load_6' <Predicate = (icmp_ln18_6)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 53 <SV = 10> <Delay = 6.76>
ST_53 : Operation 787 [1/1] (0.00ns)   --->   "%w_sum_1_6 = phi float [ %w_sum_0_6, %W_Row_Loop_begin6 ], [ %w_sum_3_6, %29 ]" [conv/conv_1.cpp:26]   --->   Operation 787 'phi' 'w_sum_1_6' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 788 [1/1] (0.00ns)   --->   "%wc_0_6 = phi i2 [ 0, %W_Row_Loop_begin6 ], [ %add_ln21_5, %29 ]" [conv/conv_1.cpp:21]   --->   Operation 788 'phi' 'wc_0_6' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 789 [1/1] (0.00ns)   --->   "%zext_ln21_3 = zext i2 %wc_0_6 to i4" [conv/conv_1.cpp:21]   --->   Operation 789 'zext' 'zext_ln21_3' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 790 [1/1] (0.95ns)   --->   "%icmp_ln21_6 = icmp eq i2 %wc_0_6, -1" [conv/conv_1.cpp:21]   --->   Operation 790 'icmp' 'icmp_ln21_6' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 791 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 791 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 792 [1/1] (1.56ns)   --->   "%add_ln21_5 = add i2 %wc_0_6, 1" [conv/conv_1.cpp:21]   --->   Operation 792 'add' 'add_ln21_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 793 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_6, label %W_Row_Loop_end6, label %29" [conv/conv_1.cpp:21]   --->   Operation 793 'br' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 794 [1/1] (0.00ns)   --->   "%zext_ln26_52 = zext i2 %wc_0_6 to i5" [conv/conv_1.cpp:26]   --->   Operation 794 'zext' 'zext_ln26_52' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_53 : Operation 795 [1/1] (1.78ns)   --->   "%add_ln26_61 = add i5 %zext_ln26_52, %sub_ln26_12" [conv/conv_1.cpp:26]   --->   Operation 795 'add' 'add_ln26_61' <Predicate = (!icmp_ln21_6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 796 [1/1] (0.00ns)   --->   "%tmp_188_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_61, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 796 'bitconcatenate' 'tmp_188_cast' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_53 : Operation 797 [1/1] (1.73ns)   --->   "%add_ln26_62 = add i10 %zext_ln35_16, %tmp_188_cast" [conv/conv_1.cpp:26]   --->   Operation 797 'add' 'add_ln26_62' <Predicate = (!icmp_ln21_6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 798 [1/1] (0.00ns)   --->   "%zext_ln26_54 = zext i10 %add_ln26_62 to i64" [conv/conv_1.cpp:26]   --->   Operation 798 'zext' 'zext_ln26_54' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_53 : Operation 799 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_6 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_54" [conv/conv_1.cpp:26]   --->   Operation 799 'getelementptr' 'conv_1_weights_0_add_6' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_53 : Operation 800 [1/1] (1.73ns)   --->   "%add_ln26_30 = add i4 %zext_ln21_3, 6" [conv/conv_1.cpp:26]   --->   Operation 800 'add' 'add_ln26_30' <Predicate = (!icmp_ln21_6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln26_55 = zext i4 %add_ln26_30 to i11" [conv/conv_1.cpp:26]   --->   Operation 801 'zext' 'zext_ln26_55' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_53 : Operation 802 [1/1] (1.63ns)   --->   "%add_ln26_63 = add i11 %zext_ln26_55, %sub_ln26_13" [conv/conv_1.cpp:26]   --->   Operation 802 'add' 'add_ln26_63' <Predicate = (!icmp_ln21_6)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 803 [1/1] (0.00ns)   --->   "%sext_ln26_10 = sext i11 %add_ln26_63 to i64" [conv/conv_1.cpp:26]   --->   Operation 803 'sext' 'sext_ln26_10' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_53 : Operation 804 [1/1] (0.00ns)   --->   "%conv_input_addr_6 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_10" [conv/conv_1.cpp:26]   --->   Operation 804 'getelementptr' 'conv_input_addr_6' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_53 : Operation 805 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_6 = load float* %conv_1_weights_0_add_6, align 4" [conv/conv_1.cpp:26]   --->   Operation 805 'load' 'conv_1_weights_0_loa_6' <Predicate = (!icmp_ln21_6)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_53 : Operation 806 [2/2] (3.25ns)   --->   "%conv_input_load_6 = load float* %conv_input_addr_6, align 4" [conv/conv_1.cpp:26]   --->   Operation 806 'load' 'conv_input_load_6' <Predicate = (!icmp_ln21_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_53 : Operation 807 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_37) nounwind" [conv/conv_1.cpp:30]   --->   Operation 807 'specregionend' 'empty_48' <Predicate = (icmp_ln21_6)> <Delay = 0.00>
ST_53 : Operation 808 [1/1] (0.00ns)   --->   "br label %27" [conv/conv_1.cpp:18]   --->   Operation 808 'br' <Predicate = (icmp_ln21_6)> <Delay = 0.00>

State 54 <SV = 11> <Delay = 15.6>
ST_54 : Operation 809 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_6 = load float* %conv_1_weights_0_add_6, align 4" [conv/conv_1.cpp:26]   --->   Operation 809 'load' 'conv_1_weights_0_loa_6' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_54 : Operation 810 [1/2] (3.25ns)   --->   "%conv_input_load_6 = load float* %conv_input_addr_6, align 4" [conv/conv_1.cpp:26]   --->   Operation 810 'load' 'conv_input_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_54 : Operation 811 [2/2] (12.3ns)   --->   "%tmp_1_6 = fmul float %conv_1_weights_0_loa_6, %conv_input_load_6" [conv/conv_1.cpp:26]   --->   Operation 811 'fmul' 'tmp_1_6' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 12> <Delay = 34.9>
ST_55 : Operation 812 [1/2] (12.3ns)   --->   "%tmp_1_6 = fmul float %conv_1_weights_0_loa_6, %conv_input_load_6" [conv/conv_1.cpp:26]   --->   Operation 812 'fmul' 'tmp_1_6' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 813 [2/2] (22.5ns)   --->   "%w_sum_3_6 = fadd float %w_sum_1_6, %tmp_1_6" [conv/conv_1.cpp:26]   --->   Operation 813 'fadd' 'w_sum_3_6' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 13> <Delay = 22.5>
ST_56 : Operation 814 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 814 'specloopname' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 815 [1/2] (22.5ns)   --->   "%w_sum_3_6 = fadd float %w_sum_1_6, %tmp_1_6" [conv/conv_1.cpp:26]   --->   Operation 815 'fadd' 'w_sum_3_6' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 816 [1/1] (0.00ns)   --->   "br label %28" [conv/conv_1.cpp:21]   --->   Operation 816 'br' <Predicate = true> <Delay = 0.00>

State 57 <SV = 10> <Delay = 25.8>
ST_57 : Operation 817 [1/2] (3.25ns)   --->   "%conv_1_bias_load_6 = load float* %conv_1_bias_addr_6, align 4" [conv/conv_1.cpp:31]   --->   Operation 817 'load' 'conv_1_bias_load_6' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_57 : Operation 818 [2/2] (22.5ns)   --->   "%w_sum_6 = fadd float %w_sum_0_6, %conv_1_bias_load_6" [conv/conv_1.cpp:31]   --->   Operation 818 'fadd' 'w_sum_6' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 11> <Delay = 33.5>
ST_58 : Operation 819 [1/2] (22.5ns)   --->   "%w_sum_6 = fadd float %w_sum_0_6, %conv_1_bias_load_6" [conv/conv_1.cpp:31]   --->   Operation 819 'fadd' 'w_sum_6' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 820 [1/1] (0.00ns)   --->   "%bitcast_ln34_6 = bitcast float %w_sum_6 to i32" [conv/conv_1.cpp:34]   --->   Operation 820 'bitcast' 'bitcast_ln34_6' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 821 [1/1] (0.00ns)   --->   "%tmp_35 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_6, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 821 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 822 [1/1] (0.00ns)   --->   "%trunc_ln34_6 = trunc i32 %bitcast_ln34_6 to i23" [conv/conv_1.cpp:34]   --->   Operation 822 'trunc' 'trunc_ln34_6' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 823 [1/1] (1.55ns)   --->   "%icmp_ln34_12 = icmp ne i8 %tmp_35, -1" [conv/conv_1.cpp:34]   --->   Operation 823 'icmp' 'icmp_ln34_12' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 824 [1/1] (2.44ns)   --->   "%icmp_ln34_13 = icmp eq i23 %trunc_ln34_6, 0" [conv/conv_1.cpp:34]   --->   Operation 824 'icmp' 'icmp_ln34_13' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_6)   --->   "%or_ln34_6 = or i1 %icmp_ln34_13, %icmp_ln34_12" [conv/conv_1.cpp:34]   --->   Operation 825 'or' 'or_ln34_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 826 [1/1] (6.78ns)   --->   "%tmp_36 = fcmp ogt float %w_sum_6, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 826 'fcmp' 'tmp_36' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_6)   --->   "%and_ln34_6 = and i1 %or_ln34_6, %tmp_36" [conv/conv_1.cpp:34]   --->   Operation 827 'and' 'and_ln34_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 828 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_6 = select i1 %and_ln34_6, float %w_sum_6, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 828 'select' 'select_ln34_6' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 829 [1/1] (3.25ns)   --->   "store float %select_ln34_6, float* %conv_out_addr_6, align 4" [conv/conv_1.cpp:35]   --->   Operation 829 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_58 : Operation 830 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_29) nounwind" [conv/conv_1.cpp:39]   --->   Operation 830 'specregionend' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 831 [1/1] (0.00ns)   --->   "br label %26" [conv/conv_1.cpp:14]   --->   Operation 831 'br' <Predicate = true> <Delay = 0.00>

State 59 <SV = 9> <Delay = 1.94>
ST_59 : Operation 832 [1/1] (0.00ns)   --->   "%f_0_7 = phi i6 [ 0, %Col_Loop6 ], [ %add_ln14_7, %Filter1_Loop_end7 ]" [conv/conv_1.cpp:14]   --->   Operation 832 'phi' 'f_0_7' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 833 [1/1] (1.42ns)   --->   "%icmp_ln14_7 = icmp eq i6 %f_0_7, -32" [conv/conv_1.cpp:14]   --->   Operation 833 'icmp' 'icmp_ln14_7' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 834 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 834 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 835 [1/1] (1.82ns)   --->   "%add_ln14_7 = add i6 %f_0_7, 1" [conv/conv_1.cpp:14]   --->   Operation 835 'add' 'add_ln14_7' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 836 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_7, label %Col_Loop7, label %Filter1_Loop_begin7" [conv/conv_1.cpp:14]   --->   Operation 836 'br' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 837 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 837 'specloopname' <Predicate = (!icmp_ln14_7)> <Delay = 0.00>
ST_59 : Operation 838 [1/1] (0.00ns)   --->   "%tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 838 'specregionbegin' 'tmp_34' <Predicate = (!icmp_ln14_7)> <Delay = 0.00>
ST_59 : Operation 839 [1/1] (0.00ns)   --->   "%zext_ln26_28 = zext i6 %f_0_7 to i64" [conv/conv_1.cpp:26]   --->   Operation 839 'zext' 'zext_ln26_28' <Predicate = (!icmp_ln14_7)> <Delay = 0.00>
ST_59 : Operation 840 [1/1] (0.00ns)   --->   "%zext_ln35_18 = zext i6 %f_0_7 to i10" [conv/conv_1.cpp:35]   --->   Operation 840 'zext' 'zext_ln35_18' <Predicate = (!icmp_ln14_7)> <Delay = 0.00>
ST_59 : Operation 841 [1/1] (0.00ns)   --->   "%zext_ln35_19 = zext i6 %f_0_7 to i15" [conv/conv_1.cpp:35]   --->   Operation 841 'zext' 'zext_ln35_19' <Predicate = (!icmp_ln14_7)> <Delay = 0.00>
ST_59 : Operation 842 [1/1] (1.94ns)   --->   "%add_ln35_27 = add i15 %add_ln35_5, %zext_ln35_19" [conv/conv_1.cpp:35]   --->   Operation 842 'add' 'add_ln35_27' <Predicate = (!icmp_ln14_7)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 843 [1/1] (0.00ns)   --->   "%zext_ln35_20 = zext i15 %add_ln35_27 to i64" [conv/conv_1.cpp:35]   --->   Operation 843 'zext' 'zext_ln35_20' <Predicate = (!icmp_ln14_7)> <Delay = 0.00>
ST_59 : Operation 844 [1/1] (0.00ns)   --->   "%conv_out_addr_7 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_20" [conv/conv_1.cpp:35]   --->   Operation 844 'getelementptr' 'conv_out_addr_7' <Predicate = (!icmp_ln14_7)> <Delay = 0.00>
ST_59 : Operation 845 [1/1] (1.76ns)   --->   "br label %31" [conv/conv_1.cpp:18]   --->   Operation 845 'br' <Predicate = (!icmp_ln14_7)> <Delay = 1.76>
ST_59 : Operation 846 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_28) nounwind" [conv/conv_1.cpp:40]   --->   Operation 846 'specregionend' 'empty_50' <Predicate = (icmp_ln14_7)> <Delay = 0.00>
ST_59 : Operation 847 [1/1] (0.00ns)   --->   "%tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv_1.cpp:12]   --->   Operation 847 'specregionbegin' 'tmp_33' <Predicate = (icmp_ln14_7)> <Delay = 0.00>
ST_59 : Operation 848 [1/1] (1.76ns)   --->   "br label %34" [conv/conv_1.cpp:14]   --->   Operation 848 'br' <Predicate = (icmp_ln14_7)> <Delay = 1.76>

State 60 <SV = 10> <Delay = 3.51>
ST_60 : Operation 849 [1/1] (0.00ns)   --->   "%wr_0_7 = phi i2 [ 0, %Filter1_Loop_begin7 ], [ %add_ln18_7, %W_Row_Loop_end7 ]" [conv/conv_1.cpp:18]   --->   Operation 849 'phi' 'wr_0_7' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 850 [1/1] (0.00ns)   --->   "%w_sum_0_7 = phi float [ 0.000000e+00, %Filter1_Loop_begin7 ], [ %w_sum_1_7, %W_Row_Loop_end7 ]" [conv/conv_1.cpp:26]   --->   Operation 850 'phi' 'w_sum_0_7' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 851 [1/1] (0.00ns)   --->   "%zext_ln18_7 = zext i2 %wr_0_7 to i5" [conv/conv_1.cpp:18]   --->   Operation 851 'zext' 'zext_ln18_7' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 852 [1/1] (0.95ns)   --->   "%icmp_ln18_7 = icmp eq i2 %wr_0_7, -1" [conv/conv_1.cpp:18]   --->   Operation 852 'icmp' 'icmp_ln18_7' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 853 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 853 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 854 [1/1] (1.56ns)   --->   "%add_ln18_7 = add i2 %wr_0_7, 1" [conv/conv_1.cpp:18]   --->   Operation 854 'add' 'add_ln18_7' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 855 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_7, label %Filter1_Loop_end7, label %W_Row_Loop_begin7" [conv/conv_1.cpp:18]   --->   Operation 855 'br' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 856 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 856 'specloopname' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_60 : Operation 857 [1/1] (0.00ns)   --->   "%tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 857 'specregionbegin' 'tmp_42' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_60 : Operation 858 [1/1] (0.00ns)   --->   "%tmp_165 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_7, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 858 'bitconcatenate' 'tmp_165' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_60 : Operation 859 [1/1] (0.00ns)   --->   "%zext_ln26_49 = zext i4 %tmp_165 to i5" [conv/conv_1.cpp:26]   --->   Operation 859 'zext' 'zext_ln26_49' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_60 : Operation 860 [1/1] (1.73ns)   --->   "%sub_ln26_14 = sub i5 %zext_ln26_49, %zext_ln18_7" [conv/conv_1.cpp:26]   --->   Operation 860 'sub' 'sub_ln26_14' <Predicate = (!icmp_ln18_7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 861 [1/1] (1.78ns)   --->   "%add_ln26_7 = add i5 %zext_ln18_7, %r_0" [conv/conv_1.cpp:26]   --->   Operation 861 'add' 'add_ln26_7' <Predicate = (!icmp_ln18_7)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 862 [1/1] (0.00ns)   --->   "%tmp_166 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_7, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 862 'bitconcatenate' 'tmp_166' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_60 : Operation 863 [1/1] (0.00ns)   --->   "%zext_ln26_50 = zext i10 %tmp_166 to i11" [conv/conv_1.cpp:26]   --->   Operation 863 'zext' 'zext_ln26_50' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_60 : Operation 864 [1/1] (0.00ns)   --->   "%tmp_167 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_7, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 864 'bitconcatenate' 'tmp_167' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_60 : Operation 865 [1/1] (0.00ns)   --->   "%zext_ln26_51 = zext i7 %tmp_167 to i11" [conv/conv_1.cpp:26]   --->   Operation 865 'zext' 'zext_ln26_51' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_60 : Operation 866 [1/1] (1.73ns)   --->   "%sub_ln26_15 = sub i11 %zext_ln26_50, %zext_ln26_51" [conv/conv_1.cpp:26]   --->   Operation 866 'sub' 'sub_ln26_15' <Predicate = (!icmp_ln18_7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 867 [1/1] (1.76ns)   --->   "br label %32" [conv/conv_1.cpp:21]   --->   Operation 867 'br' <Predicate = (!icmp_ln18_7)> <Delay = 1.76>
ST_60 : Operation 868 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_7 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_28" [conv/conv_1.cpp:31]   --->   Operation 868 'getelementptr' 'conv_1_bias_addr_7' <Predicate = (icmp_ln18_7)> <Delay = 0.00>
ST_60 : Operation 869 [2/2] (3.25ns)   --->   "%conv_1_bias_load_7 = load float* %conv_1_bias_addr_7, align 4" [conv/conv_1.cpp:31]   --->   Operation 869 'load' 'conv_1_bias_load_7' <Predicate = (icmp_ln18_7)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 61 <SV = 11> <Delay = 6.76>
ST_61 : Operation 870 [1/1] (0.00ns)   --->   "%w_sum_1_7 = phi float [ %w_sum_0_7, %W_Row_Loop_begin7 ], [ %w_sum_3_7, %33 ]" [conv/conv_1.cpp:26]   --->   Operation 870 'phi' 'w_sum_1_7' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 871 [1/1] (0.00ns)   --->   "%wc_0_7 = phi i2 [ 0, %W_Row_Loop_begin7 ], [ %add_ln21_6, %33 ]" [conv/conv_1.cpp:21]   --->   Operation 871 'phi' 'wc_0_7' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 872 [1/1] (0.00ns)   --->   "%zext_ln21_4 = zext i2 %wc_0_7 to i4" [conv/conv_1.cpp:21]   --->   Operation 872 'zext' 'zext_ln21_4' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 873 [1/1] (0.95ns)   --->   "%icmp_ln21_7 = icmp eq i2 %wc_0_7, -1" [conv/conv_1.cpp:21]   --->   Operation 873 'icmp' 'icmp_ln21_7' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 874 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 874 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 875 [1/1] (1.56ns)   --->   "%add_ln21_6 = add i2 %wc_0_7, 1" [conv/conv_1.cpp:21]   --->   Operation 875 'add' 'add_ln21_6' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 876 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_7, label %W_Row_Loop_end7, label %33" [conv/conv_1.cpp:21]   --->   Operation 876 'br' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 877 [1/1] (0.00ns)   --->   "%zext_ln26_60 = zext i2 %wc_0_7 to i5" [conv/conv_1.cpp:26]   --->   Operation 877 'zext' 'zext_ln26_60' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_61 : Operation 878 [1/1] (1.78ns)   --->   "%add_ln26_64 = add i5 %zext_ln26_60, %sub_ln26_14" [conv/conv_1.cpp:26]   --->   Operation 878 'add' 'add_ln26_64' <Predicate = (!icmp_ln21_7)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 879 [1/1] (0.00ns)   --->   "%tmp_193_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_64, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 879 'bitconcatenate' 'tmp_193_cast' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_61 : Operation 880 [1/1] (1.73ns)   --->   "%add_ln26_65 = add i10 %zext_ln35_18, %tmp_193_cast" [conv/conv_1.cpp:26]   --->   Operation 880 'add' 'add_ln26_65' <Predicate = (!icmp_ln21_7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 881 [1/1] (0.00ns)   --->   "%zext_ln26_61 = zext i10 %add_ln26_65 to i64" [conv/conv_1.cpp:26]   --->   Operation 881 'zext' 'zext_ln26_61' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_61 : Operation 882 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_7 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_61" [conv/conv_1.cpp:26]   --->   Operation 882 'getelementptr' 'conv_1_weights_0_add_7' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_61 : Operation 883 [1/1] (1.73ns)   --->   "%add_ln26_31 = add i4 %zext_ln21_4, 7" [conv/conv_1.cpp:26]   --->   Operation 883 'add' 'add_ln26_31' <Predicate = (!icmp_ln21_7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 884 [1/1] (0.00ns)   --->   "%zext_ln26_62 = zext i4 %add_ln26_31 to i11" [conv/conv_1.cpp:26]   --->   Operation 884 'zext' 'zext_ln26_62' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_61 : Operation 885 [1/1] (1.63ns)   --->   "%add_ln26_66 = add i11 %zext_ln26_62, %sub_ln26_15" [conv/conv_1.cpp:26]   --->   Operation 885 'add' 'add_ln26_66' <Predicate = (!icmp_ln21_7)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 886 [1/1] (0.00ns)   --->   "%sext_ln26_11 = sext i11 %add_ln26_66 to i64" [conv/conv_1.cpp:26]   --->   Operation 886 'sext' 'sext_ln26_11' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_61 : Operation 887 [1/1] (0.00ns)   --->   "%conv_input_addr_7 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_11" [conv/conv_1.cpp:26]   --->   Operation 887 'getelementptr' 'conv_input_addr_7' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_61 : Operation 888 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_7 = load float* %conv_1_weights_0_add_7, align 4" [conv/conv_1.cpp:26]   --->   Operation 888 'load' 'conv_1_weights_0_loa_7' <Predicate = (!icmp_ln21_7)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_61 : Operation 889 [2/2] (3.25ns)   --->   "%conv_input_load_7 = load float* %conv_input_addr_7, align 4" [conv/conv_1.cpp:26]   --->   Operation 889 'load' 'conv_input_load_7' <Predicate = (!icmp_ln21_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_61 : Operation 890 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_42) nounwind" [conv/conv_1.cpp:30]   --->   Operation 890 'specregionend' 'empty_54' <Predicate = (icmp_ln21_7)> <Delay = 0.00>
ST_61 : Operation 891 [1/1] (0.00ns)   --->   "br label %31" [conv/conv_1.cpp:18]   --->   Operation 891 'br' <Predicate = (icmp_ln21_7)> <Delay = 0.00>

State 62 <SV = 12> <Delay = 15.6>
ST_62 : Operation 892 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_7 = load float* %conv_1_weights_0_add_7, align 4" [conv/conv_1.cpp:26]   --->   Operation 892 'load' 'conv_1_weights_0_loa_7' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_62 : Operation 893 [1/2] (3.25ns)   --->   "%conv_input_load_7 = load float* %conv_input_addr_7, align 4" [conv/conv_1.cpp:26]   --->   Operation 893 'load' 'conv_input_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_62 : Operation 894 [2/2] (12.3ns)   --->   "%tmp_1_7 = fmul float %conv_1_weights_0_loa_7, %conv_input_load_7" [conv/conv_1.cpp:26]   --->   Operation 894 'fmul' 'tmp_1_7' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 13> <Delay = 34.9>
ST_63 : Operation 895 [1/2] (12.3ns)   --->   "%tmp_1_7 = fmul float %conv_1_weights_0_loa_7, %conv_input_load_7" [conv/conv_1.cpp:26]   --->   Operation 895 'fmul' 'tmp_1_7' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 896 [2/2] (22.5ns)   --->   "%w_sum_3_7 = fadd float %w_sum_1_7, %tmp_1_7" [conv/conv_1.cpp:26]   --->   Operation 896 'fadd' 'w_sum_3_7' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 14> <Delay = 22.5>
ST_64 : Operation 897 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 897 'specloopname' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 898 [1/2] (22.5ns)   --->   "%w_sum_3_7 = fadd float %w_sum_1_7, %tmp_1_7" [conv/conv_1.cpp:26]   --->   Operation 898 'fadd' 'w_sum_3_7' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 899 [1/1] (0.00ns)   --->   "br label %32" [conv/conv_1.cpp:21]   --->   Operation 899 'br' <Predicate = true> <Delay = 0.00>

State 65 <SV = 11> <Delay = 25.8>
ST_65 : Operation 900 [1/2] (3.25ns)   --->   "%conv_1_bias_load_7 = load float* %conv_1_bias_addr_7, align 4" [conv/conv_1.cpp:31]   --->   Operation 900 'load' 'conv_1_bias_load_7' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_65 : Operation 901 [2/2] (22.5ns)   --->   "%w_sum_7 = fadd float %w_sum_0_7, %conv_1_bias_load_7" [conv/conv_1.cpp:31]   --->   Operation 901 'fadd' 'w_sum_7' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 12> <Delay = 33.5>
ST_66 : Operation 902 [1/2] (22.5ns)   --->   "%w_sum_7 = fadd float %w_sum_0_7, %conv_1_bias_load_7" [conv/conv_1.cpp:31]   --->   Operation 902 'fadd' 'w_sum_7' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 903 [1/1] (0.00ns)   --->   "%bitcast_ln34_7 = bitcast float %w_sum_7 to i32" [conv/conv_1.cpp:34]   --->   Operation 903 'bitcast' 'bitcast_ln34_7' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 904 [1/1] (0.00ns)   --->   "%tmp_40 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_7, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 904 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 905 [1/1] (0.00ns)   --->   "%trunc_ln34_7 = trunc i32 %bitcast_ln34_7 to i23" [conv/conv_1.cpp:34]   --->   Operation 905 'trunc' 'trunc_ln34_7' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 906 [1/1] (1.55ns)   --->   "%icmp_ln34_14 = icmp ne i8 %tmp_40, -1" [conv/conv_1.cpp:34]   --->   Operation 906 'icmp' 'icmp_ln34_14' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 907 [1/1] (2.44ns)   --->   "%icmp_ln34_15 = icmp eq i23 %trunc_ln34_7, 0" [conv/conv_1.cpp:34]   --->   Operation 907 'icmp' 'icmp_ln34_15' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_7)   --->   "%or_ln34_7 = or i1 %icmp_ln34_15, %icmp_ln34_14" [conv/conv_1.cpp:34]   --->   Operation 908 'or' 'or_ln34_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 909 [1/1] (6.78ns)   --->   "%tmp_41 = fcmp ogt float %w_sum_7, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 909 'fcmp' 'tmp_41' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_7)   --->   "%and_ln34_7 = and i1 %or_ln34_7, %tmp_41" [conv/conv_1.cpp:34]   --->   Operation 910 'and' 'and_ln34_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 911 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_7 = select i1 %and_ln34_7, float %w_sum_7, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 911 'select' 'select_ln34_7' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 912 [1/1] (3.25ns)   --->   "store float %select_ln34_7, float* %conv_out_addr_7, align 4" [conv/conv_1.cpp:35]   --->   Operation 912 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_66 : Operation 913 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_34) nounwind" [conv/conv_1.cpp:39]   --->   Operation 913 'specregionend' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 914 [1/1] (0.00ns)   --->   "br label %30" [conv/conv_1.cpp:14]   --->   Operation 914 'br' <Predicate = true> <Delay = 0.00>

State 67 <SV = 10> <Delay = 1.82>
ST_67 : Operation 915 [1/1] (0.00ns)   --->   "%f_0_8 = phi i6 [ 0, %Col_Loop7 ], [ %add_ln14_8, %Filter1_Loop_end8 ]" [conv/conv_1.cpp:14]   --->   Operation 915 'phi' 'f_0_8' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 916 [1/1] (1.42ns)   --->   "%icmp_ln14_8 = icmp eq i6 %f_0_8, -32" [conv/conv_1.cpp:14]   --->   Operation 916 'icmp' 'icmp_ln14_8' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 917 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 917 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 918 [1/1] (1.82ns)   --->   "%add_ln14_8 = add i6 %f_0_8, 1" [conv/conv_1.cpp:14]   --->   Operation 918 'add' 'add_ln14_8' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 919 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_8, label %Col_Loop8, label %Filter1_Loop_begin8" [conv/conv_1.cpp:14]   --->   Operation 919 'br' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 920 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 920 'specloopname' <Predicate = (!icmp_ln14_8)> <Delay = 0.00>
ST_67 : Operation 921 [1/1] (0.00ns)   --->   "%tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 921 'specregionbegin' 'tmp_39' <Predicate = (!icmp_ln14_8)> <Delay = 0.00>
ST_67 : Operation 922 [1/1] (0.00ns)   --->   "%zext_ln26_33 = zext i6 %f_0_8 to i64" [conv/conv_1.cpp:26]   --->   Operation 922 'zext' 'zext_ln26_33' <Predicate = (!icmp_ln14_8)> <Delay = 0.00>
ST_67 : Operation 923 [1/1] (0.00ns)   --->   "%zext_ln35_21 = zext i6 %f_0_8 to i10" [conv/conv_1.cpp:35]   --->   Operation 923 'zext' 'zext_ln35_21' <Predicate = (!icmp_ln14_8)> <Delay = 0.00>
ST_67 : Operation 924 [1/1] (0.00ns)   --->   "%tmp_163 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln35_6, i32 6, i32 14)" [conv/conv_1.cpp:35]   --->   Operation 924 'partselect' 'tmp_163' <Predicate = (!icmp_ln14_8)> <Delay = 0.00>
ST_67 : Operation 925 [1/1] (0.00ns)   --->   "%tmp_164 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_163, i6 %f_0_8)" [conv/conv_1.cpp:35]   --->   Operation 925 'bitconcatenate' 'tmp_164' <Predicate = (!icmp_ln14_8)> <Delay = 0.00>
ST_67 : Operation 926 [1/1] (0.00ns)   --->   "%zext_ln35_22 = zext i15 %tmp_164 to i64" [conv/conv_1.cpp:35]   --->   Operation 926 'zext' 'zext_ln35_22' <Predicate = (!icmp_ln14_8)> <Delay = 0.00>
ST_67 : Operation 927 [1/1] (0.00ns)   --->   "%conv_out_addr_8 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_22" [conv/conv_1.cpp:35]   --->   Operation 927 'getelementptr' 'conv_out_addr_8' <Predicate = (!icmp_ln14_8)> <Delay = 0.00>
ST_67 : Operation 928 [1/1] (1.76ns)   --->   "br label %35" [conv/conv_1.cpp:18]   --->   Operation 928 'br' <Predicate = (!icmp_ln14_8)> <Delay = 1.76>
ST_67 : Operation 929 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_33) nounwind" [conv/conv_1.cpp:40]   --->   Operation 929 'specregionend' 'empty_56' <Predicate = (icmp_ln14_8)> <Delay = 0.00>
ST_67 : Operation 930 [1/1] (0.00ns)   --->   "%tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv_1.cpp:12]   --->   Operation 930 'specregionbegin' 'tmp_38' <Predicate = (icmp_ln14_8)> <Delay = 0.00>
ST_67 : Operation 931 [1/1] (1.76ns)   --->   "br label %38" [conv/conv_1.cpp:14]   --->   Operation 931 'br' <Predicate = (icmp_ln14_8)> <Delay = 1.76>

State 68 <SV = 11> <Delay = 3.51>
ST_68 : Operation 932 [1/1] (0.00ns)   --->   "%wr_0_8 = phi i2 [ 0, %Filter1_Loop_begin8 ], [ %add_ln18_8, %W_Row_Loop_end8 ]" [conv/conv_1.cpp:18]   --->   Operation 932 'phi' 'wr_0_8' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 933 [1/1] (0.00ns)   --->   "%w_sum_0_8 = phi float [ 0.000000e+00, %Filter1_Loop_begin8 ], [ %w_sum_1_8, %W_Row_Loop_end8 ]" [conv/conv_1.cpp:26]   --->   Operation 933 'phi' 'w_sum_0_8' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 934 [1/1] (0.00ns)   --->   "%zext_ln18_8 = zext i2 %wr_0_8 to i5" [conv/conv_1.cpp:18]   --->   Operation 934 'zext' 'zext_ln18_8' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 935 [1/1] (0.95ns)   --->   "%icmp_ln18_8 = icmp eq i2 %wr_0_8, -1" [conv/conv_1.cpp:18]   --->   Operation 935 'icmp' 'icmp_ln18_8' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 936 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 936 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 937 [1/1] (1.56ns)   --->   "%add_ln18_8 = add i2 %wr_0_8, 1" [conv/conv_1.cpp:18]   --->   Operation 937 'add' 'add_ln18_8' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 938 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_8, label %Filter1_Loop_end8, label %W_Row_Loop_begin8" [conv/conv_1.cpp:18]   --->   Operation 938 'br' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 939 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 939 'specloopname' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_68 : Operation 940 [1/1] (0.00ns)   --->   "%tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 940 'specregionbegin' 'tmp_47' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_68 : Operation 941 [1/1] (0.00ns)   --->   "%tmp_168 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_8, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 941 'bitconcatenate' 'tmp_168' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_68 : Operation 942 [1/1] (0.00ns)   --->   "%zext_ln26_56 = zext i4 %tmp_168 to i5" [conv/conv_1.cpp:26]   --->   Operation 942 'zext' 'zext_ln26_56' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_68 : Operation 943 [1/1] (1.73ns)   --->   "%sub_ln26_16 = sub i5 %zext_ln26_56, %zext_ln18_8" [conv/conv_1.cpp:26]   --->   Operation 943 'sub' 'sub_ln26_16' <Predicate = (!icmp_ln18_8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 944 [1/1] (1.78ns)   --->   "%add_ln26_8 = add i5 %zext_ln18_8, %r_0" [conv/conv_1.cpp:26]   --->   Operation 944 'add' 'add_ln26_8' <Predicate = (!icmp_ln18_8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 945 [1/1] (0.00ns)   --->   "%tmp_169 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_8, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 945 'bitconcatenate' 'tmp_169' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_68 : Operation 946 [1/1] (0.00ns)   --->   "%zext_ln26_57 = zext i10 %tmp_169 to i11" [conv/conv_1.cpp:26]   --->   Operation 946 'zext' 'zext_ln26_57' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_68 : Operation 947 [1/1] (0.00ns)   --->   "%tmp_170 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_8, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 947 'bitconcatenate' 'tmp_170' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_68 : Operation 948 [1/1] (0.00ns)   --->   "%zext_ln26_59 = zext i7 %tmp_170 to i11" [conv/conv_1.cpp:26]   --->   Operation 948 'zext' 'zext_ln26_59' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_68 : Operation 949 [1/1] (1.73ns)   --->   "%sub_ln26_17 = sub i11 %zext_ln26_57, %zext_ln26_59" [conv/conv_1.cpp:26]   --->   Operation 949 'sub' 'sub_ln26_17' <Predicate = (!icmp_ln18_8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 950 [1/1] (1.76ns)   --->   "br label %36" [conv/conv_1.cpp:21]   --->   Operation 950 'br' <Predicate = (!icmp_ln18_8)> <Delay = 1.76>
ST_68 : Operation 951 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_8 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_33" [conv/conv_1.cpp:31]   --->   Operation 951 'getelementptr' 'conv_1_bias_addr_8' <Predicate = (icmp_ln18_8)> <Delay = 0.00>
ST_68 : Operation 952 [2/2] (3.25ns)   --->   "%conv_1_bias_load_8 = load float* %conv_1_bias_addr_8, align 4" [conv/conv_1.cpp:31]   --->   Operation 952 'load' 'conv_1_bias_load_8' <Predicate = (icmp_ln18_8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 69 <SV = 12> <Delay = 6.76>
ST_69 : Operation 953 [1/1] (0.00ns)   --->   "%w_sum_1_8 = phi float [ %w_sum_0_8, %W_Row_Loop_begin8 ], [ %w_sum_3_8, %37 ]" [conv/conv_1.cpp:26]   --->   Operation 953 'phi' 'w_sum_1_8' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 954 [1/1] (0.00ns)   --->   "%wc_0_8 = phi i2 [ 0, %W_Row_Loop_begin8 ], [ %add_ln21_7, %37 ]" [conv/conv_1.cpp:21]   --->   Operation 954 'phi' 'wc_0_8' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 955 [1/1] (0.95ns)   --->   "%icmp_ln21_8 = icmp eq i2 %wc_0_8, -1" [conv/conv_1.cpp:21]   --->   Operation 955 'icmp' 'icmp_ln21_8' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 956 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 956 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 957 [1/1] (1.56ns)   --->   "%add_ln21_7 = add i2 %wc_0_8, 1" [conv/conv_1.cpp:21]   --->   Operation 957 'add' 'add_ln21_7' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 958 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_8, label %W_Row_Loop_end8, label %37" [conv/conv_1.cpp:21]   --->   Operation 958 'br' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 959 [1/1] (0.00ns)   --->   "%zext_ln26_67 = zext i2 %wc_0_8 to i5" [conv/conv_1.cpp:26]   --->   Operation 959 'zext' 'zext_ln26_67' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_69 : Operation 960 [1/1] (1.78ns)   --->   "%add_ln26_67 = add i5 %sub_ln26_16, %zext_ln26_67" [conv/conv_1.cpp:26]   --->   Operation 960 'add' 'add_ln26_67' <Predicate = (!icmp_ln21_8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 961 [1/1] (0.00ns)   --->   "%tmp_201_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_67, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 961 'bitconcatenate' 'tmp_201_cast' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_69 : Operation 962 [1/1] (1.73ns)   --->   "%add_ln26_68 = add i10 %tmp_201_cast, %zext_ln35_21" [conv/conv_1.cpp:26]   --->   Operation 962 'add' 'add_ln26_68' <Predicate = (!icmp_ln21_8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 963 [1/1] (0.00ns)   --->   "%zext_ln26_69 = zext i10 %add_ln26_68 to i64" [conv/conv_1.cpp:26]   --->   Operation 963 'zext' 'zext_ln26_69' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_69 : Operation 964 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_8 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_69" [conv/conv_1.cpp:26]   --->   Operation 964 'getelementptr' 'conv_1_weights_0_add_8' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_69 : Operation 965 [1/1] (0.00ns)   --->   "%or_ln26_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 -2, i2 %wc_0_8)" [conv/conv_1.cpp:26]   --->   Operation 965 'bitconcatenate' 'or_ln26_1' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_69 : Operation 966 [1/1] (0.00ns)   --->   "%zext_ln26_70 = zext i4 %or_ln26_1 to i11" [conv/conv_1.cpp:26]   --->   Operation 966 'zext' 'zext_ln26_70' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_69 : Operation 967 [1/1] (1.63ns)   --->   "%add_ln26_69 = add i11 %sub_ln26_17, %zext_ln26_70" [conv/conv_1.cpp:26]   --->   Operation 967 'add' 'add_ln26_69' <Predicate = (!icmp_ln21_8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 968 [1/1] (0.00ns)   --->   "%sext_ln26_12 = sext i11 %add_ln26_69 to i64" [conv/conv_1.cpp:26]   --->   Operation 968 'sext' 'sext_ln26_12' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_69 : Operation 969 [1/1] (0.00ns)   --->   "%conv_input_addr_8 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_12" [conv/conv_1.cpp:26]   --->   Operation 969 'getelementptr' 'conv_input_addr_8' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_69 : Operation 970 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_8 = load float* %conv_1_weights_0_add_8, align 4" [conv/conv_1.cpp:26]   --->   Operation 970 'load' 'conv_1_weights_0_loa_8' <Predicate = (!icmp_ln21_8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_69 : Operation 971 [2/2] (3.25ns)   --->   "%conv_input_load_8 = load float* %conv_input_addr_8, align 4" [conv/conv_1.cpp:26]   --->   Operation 971 'load' 'conv_input_load_8' <Predicate = (!icmp_ln21_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_69 : Operation 972 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_47) nounwind" [conv/conv_1.cpp:30]   --->   Operation 972 'specregionend' 'empty_60' <Predicate = (icmp_ln21_8)> <Delay = 0.00>
ST_69 : Operation 973 [1/1] (0.00ns)   --->   "br label %35" [conv/conv_1.cpp:18]   --->   Operation 973 'br' <Predicate = (icmp_ln21_8)> <Delay = 0.00>

State 70 <SV = 13> <Delay = 15.6>
ST_70 : Operation 974 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_8 = load float* %conv_1_weights_0_add_8, align 4" [conv/conv_1.cpp:26]   --->   Operation 974 'load' 'conv_1_weights_0_loa_8' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_70 : Operation 975 [1/2] (3.25ns)   --->   "%conv_input_load_8 = load float* %conv_input_addr_8, align 4" [conv/conv_1.cpp:26]   --->   Operation 975 'load' 'conv_input_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_70 : Operation 976 [2/2] (12.3ns)   --->   "%tmp_1_8 = fmul float %conv_1_weights_0_loa_8, %conv_input_load_8" [conv/conv_1.cpp:26]   --->   Operation 976 'fmul' 'tmp_1_8' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 14> <Delay = 34.9>
ST_71 : Operation 977 [1/2] (12.3ns)   --->   "%tmp_1_8 = fmul float %conv_1_weights_0_loa_8, %conv_input_load_8" [conv/conv_1.cpp:26]   --->   Operation 977 'fmul' 'tmp_1_8' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 978 [2/2] (22.5ns)   --->   "%w_sum_3_8 = fadd float %w_sum_1_8, %tmp_1_8" [conv/conv_1.cpp:26]   --->   Operation 978 'fadd' 'w_sum_3_8' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 15> <Delay = 22.5>
ST_72 : Operation 979 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 979 'specloopname' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 980 [1/2] (22.5ns)   --->   "%w_sum_3_8 = fadd float %w_sum_1_8, %tmp_1_8" [conv/conv_1.cpp:26]   --->   Operation 980 'fadd' 'w_sum_3_8' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 981 [1/1] (0.00ns)   --->   "br label %36" [conv/conv_1.cpp:21]   --->   Operation 981 'br' <Predicate = true> <Delay = 0.00>

State 73 <SV = 12> <Delay = 25.8>
ST_73 : Operation 982 [1/2] (3.25ns)   --->   "%conv_1_bias_load_8 = load float* %conv_1_bias_addr_8, align 4" [conv/conv_1.cpp:31]   --->   Operation 982 'load' 'conv_1_bias_load_8' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_73 : Operation 983 [2/2] (22.5ns)   --->   "%w_sum_8 = fadd float %w_sum_0_8, %conv_1_bias_load_8" [conv/conv_1.cpp:31]   --->   Operation 983 'fadd' 'w_sum_8' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 13> <Delay = 33.5>
ST_74 : Operation 984 [1/2] (22.5ns)   --->   "%w_sum_8 = fadd float %w_sum_0_8, %conv_1_bias_load_8" [conv/conv_1.cpp:31]   --->   Operation 984 'fadd' 'w_sum_8' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 985 [1/1] (0.00ns)   --->   "%bitcast_ln34_8 = bitcast float %w_sum_8 to i32" [conv/conv_1.cpp:34]   --->   Operation 985 'bitcast' 'bitcast_ln34_8' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 986 [1/1] (0.00ns)   --->   "%tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_8, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 986 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 987 [1/1] (0.00ns)   --->   "%trunc_ln34_8 = trunc i32 %bitcast_ln34_8 to i23" [conv/conv_1.cpp:34]   --->   Operation 987 'trunc' 'trunc_ln34_8' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 988 [1/1] (1.55ns)   --->   "%icmp_ln34_16 = icmp ne i8 %tmp_45, -1" [conv/conv_1.cpp:34]   --->   Operation 988 'icmp' 'icmp_ln34_16' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 989 [1/1] (2.44ns)   --->   "%icmp_ln34_17 = icmp eq i23 %trunc_ln34_8, 0" [conv/conv_1.cpp:34]   --->   Operation 989 'icmp' 'icmp_ln34_17' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_8)   --->   "%or_ln34_8 = or i1 %icmp_ln34_17, %icmp_ln34_16" [conv/conv_1.cpp:34]   --->   Operation 990 'or' 'or_ln34_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 991 [1/1] (6.78ns)   --->   "%tmp_46 = fcmp ogt float %w_sum_8, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 991 'fcmp' 'tmp_46' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_8)   --->   "%and_ln34_8 = and i1 %or_ln34_8, %tmp_46" [conv/conv_1.cpp:34]   --->   Operation 992 'and' 'and_ln34_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 993 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_8 = select i1 %and_ln34_8, float %w_sum_8, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 993 'select' 'select_ln34_8' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 994 [1/1] (3.25ns)   --->   "store float %select_ln34_8, float* %conv_out_addr_8, align 4" [conv/conv_1.cpp:35]   --->   Operation 994 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_74 : Operation 995 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_39) nounwind" [conv/conv_1.cpp:39]   --->   Operation 995 'specregionend' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 996 [1/1] (0.00ns)   --->   "br label %34" [conv/conv_1.cpp:14]   --->   Operation 996 'br' <Predicate = true> <Delay = 0.00>

State 75 <SV = 11> <Delay = 1.94>
ST_75 : Operation 997 [1/1] (0.00ns)   --->   "%f_0_9 = phi i6 [ 0, %Col_Loop8 ], [ %add_ln14_9, %Filter1_Loop_end9 ]" [conv/conv_1.cpp:14]   --->   Operation 997 'phi' 'f_0_9' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 998 [1/1] (1.42ns)   --->   "%icmp_ln14_9 = icmp eq i6 %f_0_9, -32" [conv/conv_1.cpp:14]   --->   Operation 998 'icmp' 'icmp_ln14_9' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 999 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 999 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1000 [1/1] (1.82ns)   --->   "%add_ln14_9 = add i6 %f_0_9, 1" [conv/conv_1.cpp:14]   --->   Operation 1000 'add' 'add_ln14_9' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1001 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_9, label %Col_Loop9, label %Filter1_Loop_begin9" [conv/conv_1.cpp:14]   --->   Operation 1001 'br' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1002 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1002 'specloopname' <Predicate = (!icmp_ln14_9)> <Delay = 0.00>
ST_75 : Operation 1003 [1/1] (0.00ns)   --->   "%tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1003 'specregionbegin' 'tmp_44' <Predicate = (!icmp_ln14_9)> <Delay = 0.00>
ST_75 : Operation 1004 [1/1] (0.00ns)   --->   "%zext_ln26_38 = zext i6 %f_0_9 to i64" [conv/conv_1.cpp:26]   --->   Operation 1004 'zext' 'zext_ln26_38' <Predicate = (!icmp_ln14_9)> <Delay = 0.00>
ST_75 : Operation 1005 [1/1] (0.00ns)   --->   "%zext_ln35_23 = zext i6 %f_0_9 to i10" [conv/conv_1.cpp:35]   --->   Operation 1005 'zext' 'zext_ln35_23' <Predicate = (!icmp_ln14_9)> <Delay = 0.00>
ST_75 : Operation 1006 [1/1] (0.00ns)   --->   "%zext_ln35_24 = zext i6 %f_0_9 to i15" [conv/conv_1.cpp:35]   --->   Operation 1006 'zext' 'zext_ln35_24' <Predicate = (!icmp_ln14_9)> <Delay = 0.00>
ST_75 : Operation 1007 [1/1] (1.94ns)   --->   "%add_ln35_28 = add i15 %add_ln35_7, %zext_ln35_24" [conv/conv_1.cpp:35]   --->   Operation 1007 'add' 'add_ln35_28' <Predicate = (!icmp_ln14_9)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1008 [1/1] (0.00ns)   --->   "%zext_ln35_25 = zext i15 %add_ln35_28 to i64" [conv/conv_1.cpp:35]   --->   Operation 1008 'zext' 'zext_ln35_25' <Predicate = (!icmp_ln14_9)> <Delay = 0.00>
ST_75 : Operation 1009 [1/1] (0.00ns)   --->   "%conv_out_addr_9 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_25" [conv/conv_1.cpp:35]   --->   Operation 1009 'getelementptr' 'conv_out_addr_9' <Predicate = (!icmp_ln14_9)> <Delay = 0.00>
ST_75 : Operation 1010 [1/1] (1.76ns)   --->   "br label %39" [conv/conv_1.cpp:18]   --->   Operation 1010 'br' <Predicate = (!icmp_ln14_9)> <Delay = 1.76>
ST_75 : Operation 1011 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_38) nounwind" [conv/conv_1.cpp:40]   --->   Operation 1011 'specregionend' 'empty_62' <Predicate = (icmp_ln14_9)> <Delay = 0.00>
ST_75 : Operation 1012 [1/1] (0.00ns)   --->   "%tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv_1.cpp:12]   --->   Operation 1012 'specregionbegin' 'tmp_43' <Predicate = (icmp_ln14_9)> <Delay = 0.00>
ST_75 : Operation 1013 [1/1] (1.76ns)   --->   "br label %42" [conv/conv_1.cpp:14]   --->   Operation 1013 'br' <Predicate = (icmp_ln14_9)> <Delay = 1.76>

State 76 <SV = 12> <Delay = 3.51>
ST_76 : Operation 1014 [1/1] (0.00ns)   --->   "%wr_0_9 = phi i2 [ 0, %Filter1_Loop_begin9 ], [ %add_ln18_9, %W_Row_Loop_end9 ]" [conv/conv_1.cpp:18]   --->   Operation 1014 'phi' 'wr_0_9' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1015 [1/1] (0.00ns)   --->   "%w_sum_0_9 = phi float [ 0.000000e+00, %Filter1_Loop_begin9 ], [ %w_sum_1_9, %W_Row_Loop_end9 ]" [conv/conv_1.cpp:26]   --->   Operation 1015 'phi' 'w_sum_0_9' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1016 [1/1] (0.00ns)   --->   "%zext_ln18_9 = zext i2 %wr_0_9 to i5" [conv/conv_1.cpp:18]   --->   Operation 1016 'zext' 'zext_ln18_9' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1017 [1/1] (0.95ns)   --->   "%icmp_ln18_9 = icmp eq i2 %wr_0_9, -1" [conv/conv_1.cpp:18]   --->   Operation 1017 'icmp' 'icmp_ln18_9' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1018 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1018 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1019 [1/1] (1.56ns)   --->   "%add_ln18_9 = add i2 %wr_0_9, 1" [conv/conv_1.cpp:18]   --->   Operation 1019 'add' 'add_ln18_9' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1020 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_9, label %Filter1_Loop_end9, label %W_Row_Loop_begin9" [conv/conv_1.cpp:18]   --->   Operation 1020 'br' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1021 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1021 'specloopname' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_76 : Operation 1022 [1/1] (0.00ns)   --->   "%tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1022 'specregionbegin' 'tmp_52' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_76 : Operation 1023 [1/1] (0.00ns)   --->   "%tmp_173 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_9, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1023 'bitconcatenate' 'tmp_173' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_76 : Operation 1024 [1/1] (0.00ns)   --->   "%zext_ln26_64 = zext i4 %tmp_173 to i5" [conv/conv_1.cpp:26]   --->   Operation 1024 'zext' 'zext_ln26_64' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_76 : Operation 1025 [1/1] (1.73ns)   --->   "%sub_ln26_18 = sub i5 %zext_ln26_64, %zext_ln18_9" [conv/conv_1.cpp:26]   --->   Operation 1025 'sub' 'sub_ln26_18' <Predicate = (!icmp_ln18_9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1026 [1/1] (1.78ns)   --->   "%add_ln26_9 = add i5 %zext_ln18_9, %r_0" [conv/conv_1.cpp:26]   --->   Operation 1026 'add' 'add_ln26_9' <Predicate = (!icmp_ln18_9)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1027 [1/1] (0.00ns)   --->   "%tmp_174 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_9, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1027 'bitconcatenate' 'tmp_174' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_76 : Operation 1028 [1/1] (0.00ns)   --->   "%zext_ln26_65 = zext i10 %tmp_174 to i11" [conv/conv_1.cpp:26]   --->   Operation 1028 'zext' 'zext_ln26_65' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_76 : Operation 1029 [1/1] (0.00ns)   --->   "%tmp_175 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_9, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1029 'bitconcatenate' 'tmp_175' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_76 : Operation 1030 [1/1] (0.00ns)   --->   "%zext_ln26_66 = zext i7 %tmp_175 to i11" [conv/conv_1.cpp:26]   --->   Operation 1030 'zext' 'zext_ln26_66' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_76 : Operation 1031 [1/1] (1.73ns)   --->   "%sub_ln26_19 = sub i11 %zext_ln26_65, %zext_ln26_66" [conv/conv_1.cpp:26]   --->   Operation 1031 'sub' 'sub_ln26_19' <Predicate = (!icmp_ln18_9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1032 [1/1] (1.76ns)   --->   "br label %40" [conv/conv_1.cpp:21]   --->   Operation 1032 'br' <Predicate = (!icmp_ln18_9)> <Delay = 1.76>
ST_76 : Operation 1033 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_9 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_38" [conv/conv_1.cpp:31]   --->   Operation 1033 'getelementptr' 'conv_1_bias_addr_9' <Predicate = (icmp_ln18_9)> <Delay = 0.00>
ST_76 : Operation 1034 [2/2] (3.25ns)   --->   "%conv_1_bias_load_9 = load float* %conv_1_bias_addr_9, align 4" [conv/conv_1.cpp:31]   --->   Operation 1034 'load' 'conv_1_bias_load_9' <Predicate = (icmp_ln18_9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 77 <SV = 13> <Delay = 6.76>
ST_77 : Operation 1035 [1/1] (0.00ns)   --->   "%w_sum_1_9 = phi float [ %w_sum_0_9, %W_Row_Loop_begin9 ], [ %w_sum_3_9, %41 ]" [conv/conv_1.cpp:26]   --->   Operation 1035 'phi' 'w_sum_1_9' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1036 [1/1] (0.00ns)   --->   "%wc_0_9 = phi i2 [ 0, %W_Row_Loop_begin9 ], [ %add_ln21_8, %41 ]" [conv/conv_1.cpp:21]   --->   Operation 1036 'phi' 'wc_0_9' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1037 [1/1] (0.00ns)   --->   "%zext_ln21_5 = zext i2 %wc_0_9 to i4" [conv/conv_1.cpp:21]   --->   Operation 1037 'zext' 'zext_ln21_5' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1038 [1/1] (0.95ns)   --->   "%icmp_ln21_9 = icmp eq i2 %wc_0_9, -1" [conv/conv_1.cpp:21]   --->   Operation 1038 'icmp' 'icmp_ln21_9' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1039 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1039 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1040 [1/1] (1.56ns)   --->   "%add_ln21_8 = add i2 %wc_0_9, 1" [conv/conv_1.cpp:21]   --->   Operation 1040 'add' 'add_ln21_8' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1041 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_9, label %W_Row_Loop_end9, label %41" [conv/conv_1.cpp:21]   --->   Operation 1041 'br' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1042 [1/1] (0.00ns)   --->   "%zext_ln26_75 = zext i2 %wc_0_9 to i5" [conv/conv_1.cpp:26]   --->   Operation 1042 'zext' 'zext_ln26_75' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_77 : Operation 1043 [1/1] (1.78ns)   --->   "%add_ln26_70 = add i5 %zext_ln26_75, %sub_ln26_18" [conv/conv_1.cpp:26]   --->   Operation 1043 'add' 'add_ln26_70' <Predicate = (!icmp_ln21_9)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1044 [1/1] (0.00ns)   --->   "%tmp_206_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_70, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1044 'bitconcatenate' 'tmp_206_cast' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_77 : Operation 1045 [1/1] (1.73ns)   --->   "%add_ln26_71 = add i10 %zext_ln35_23, %tmp_206_cast" [conv/conv_1.cpp:26]   --->   Operation 1045 'add' 'add_ln26_71' <Predicate = (!icmp_ln21_9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1046 [1/1] (0.00ns)   --->   "%zext_ln26_76 = zext i10 %add_ln26_71 to i64" [conv/conv_1.cpp:26]   --->   Operation 1046 'zext' 'zext_ln26_76' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_77 : Operation 1047 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_9 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_76" [conv/conv_1.cpp:26]   --->   Operation 1047 'getelementptr' 'conv_1_weights_0_add_9' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_77 : Operation 1048 [1/1] (1.73ns)   --->   "%add_ln26_32 = add i4 %zext_ln21_5, -7" [conv/conv_1.cpp:26]   --->   Operation 1048 'add' 'add_ln26_32' <Predicate = (!icmp_ln21_9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1049 [1/1] (0.00ns)   --->   "%zext_ln26_77 = zext i4 %add_ln26_32 to i11" [conv/conv_1.cpp:26]   --->   Operation 1049 'zext' 'zext_ln26_77' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_77 : Operation 1050 [1/1] (1.63ns)   --->   "%add_ln26_72 = add i11 %zext_ln26_77, %sub_ln26_19" [conv/conv_1.cpp:26]   --->   Operation 1050 'add' 'add_ln26_72' <Predicate = (!icmp_ln21_9)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1051 [1/1] (0.00ns)   --->   "%sext_ln26_13 = sext i11 %add_ln26_72 to i64" [conv/conv_1.cpp:26]   --->   Operation 1051 'sext' 'sext_ln26_13' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_77 : Operation 1052 [1/1] (0.00ns)   --->   "%conv_input_addr_9 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_13" [conv/conv_1.cpp:26]   --->   Operation 1052 'getelementptr' 'conv_input_addr_9' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_77 : Operation 1053 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_9 = load float* %conv_1_weights_0_add_9, align 4" [conv/conv_1.cpp:26]   --->   Operation 1053 'load' 'conv_1_weights_0_loa_9' <Predicate = (!icmp_ln21_9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_77 : Operation 1054 [2/2] (3.25ns)   --->   "%conv_input_load_9 = load float* %conv_input_addr_9, align 4" [conv/conv_1.cpp:26]   --->   Operation 1054 'load' 'conv_input_load_9' <Predicate = (!icmp_ln21_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_77 : Operation 1055 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_52) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1055 'specregionend' 'empty_66' <Predicate = (icmp_ln21_9)> <Delay = 0.00>
ST_77 : Operation 1056 [1/1] (0.00ns)   --->   "br label %39" [conv/conv_1.cpp:18]   --->   Operation 1056 'br' <Predicate = (icmp_ln21_9)> <Delay = 0.00>

State 78 <SV = 14> <Delay = 15.6>
ST_78 : Operation 1057 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_9 = load float* %conv_1_weights_0_add_9, align 4" [conv/conv_1.cpp:26]   --->   Operation 1057 'load' 'conv_1_weights_0_loa_9' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_78 : Operation 1058 [1/2] (3.25ns)   --->   "%conv_input_load_9 = load float* %conv_input_addr_9, align 4" [conv/conv_1.cpp:26]   --->   Operation 1058 'load' 'conv_input_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_78 : Operation 1059 [2/2] (12.3ns)   --->   "%tmp_1_9 = fmul float %conv_1_weights_0_loa_9, %conv_input_load_9" [conv/conv_1.cpp:26]   --->   Operation 1059 'fmul' 'tmp_1_9' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 15> <Delay = 34.9>
ST_79 : Operation 1060 [1/2] (12.3ns)   --->   "%tmp_1_9 = fmul float %conv_1_weights_0_loa_9, %conv_input_load_9" [conv/conv_1.cpp:26]   --->   Operation 1060 'fmul' 'tmp_1_9' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1061 [2/2] (22.5ns)   --->   "%w_sum_3_9 = fadd float %w_sum_1_9, %tmp_1_9" [conv/conv_1.cpp:26]   --->   Operation 1061 'fadd' 'w_sum_3_9' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 16> <Delay = 22.5>
ST_80 : Operation 1062 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1062 'specloopname' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1063 [1/2] (22.5ns)   --->   "%w_sum_3_9 = fadd float %w_sum_1_9, %tmp_1_9" [conv/conv_1.cpp:26]   --->   Operation 1063 'fadd' 'w_sum_3_9' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1064 [1/1] (0.00ns)   --->   "br label %40" [conv/conv_1.cpp:21]   --->   Operation 1064 'br' <Predicate = true> <Delay = 0.00>

State 81 <SV = 13> <Delay = 25.8>
ST_81 : Operation 1065 [1/2] (3.25ns)   --->   "%conv_1_bias_load_9 = load float* %conv_1_bias_addr_9, align 4" [conv/conv_1.cpp:31]   --->   Operation 1065 'load' 'conv_1_bias_load_9' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_81 : Operation 1066 [2/2] (22.5ns)   --->   "%w_sum_9 = fadd float %w_sum_0_9, %conv_1_bias_load_9" [conv/conv_1.cpp:31]   --->   Operation 1066 'fadd' 'w_sum_9' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 14> <Delay = 33.5>
ST_82 : Operation 1067 [1/2] (22.5ns)   --->   "%w_sum_9 = fadd float %w_sum_0_9, %conv_1_bias_load_9" [conv/conv_1.cpp:31]   --->   Operation 1067 'fadd' 'w_sum_9' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1068 [1/1] (0.00ns)   --->   "%bitcast_ln34_9 = bitcast float %w_sum_9 to i32" [conv/conv_1.cpp:34]   --->   Operation 1068 'bitcast' 'bitcast_ln34_9' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1069 [1/1] (0.00ns)   --->   "%tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_9, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1069 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1070 [1/1] (0.00ns)   --->   "%trunc_ln34_9 = trunc i32 %bitcast_ln34_9 to i23" [conv/conv_1.cpp:34]   --->   Operation 1070 'trunc' 'trunc_ln34_9' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1071 [1/1] (1.55ns)   --->   "%icmp_ln34_18 = icmp ne i8 %tmp_50, -1" [conv/conv_1.cpp:34]   --->   Operation 1071 'icmp' 'icmp_ln34_18' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1072 [1/1] (2.44ns)   --->   "%icmp_ln34_19 = icmp eq i23 %trunc_ln34_9, 0" [conv/conv_1.cpp:34]   --->   Operation 1072 'icmp' 'icmp_ln34_19' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_9)   --->   "%or_ln34_9 = or i1 %icmp_ln34_19, %icmp_ln34_18" [conv/conv_1.cpp:34]   --->   Operation 1073 'or' 'or_ln34_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1074 [1/1] (6.78ns)   --->   "%tmp_51 = fcmp ogt float %w_sum_9, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1074 'fcmp' 'tmp_51' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_9)   --->   "%and_ln34_9 = and i1 %or_ln34_9, %tmp_51" [conv/conv_1.cpp:34]   --->   Operation 1075 'and' 'and_ln34_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1076 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_9 = select i1 %and_ln34_9, float %w_sum_9, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1076 'select' 'select_ln34_9' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 1077 [1/1] (3.25ns)   --->   "store float %select_ln34_9, float* %conv_out_addr_9, align 4" [conv/conv_1.cpp:35]   --->   Operation 1077 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_82 : Operation 1078 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_44) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1078 'specregionend' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1079 [1/1] (0.00ns)   --->   "br label %38" [conv/conv_1.cpp:14]   --->   Operation 1079 'br' <Predicate = true> <Delay = 0.00>

State 83 <SV = 12> <Delay = 1.82>
ST_83 : Operation 1080 [1/1] (0.00ns)   --->   "%f_0_10 = phi i6 [ 0, %Col_Loop9 ], [ %add_ln14_10, %Filter1_Loop_end10 ]" [conv/conv_1.cpp:14]   --->   Operation 1080 'phi' 'f_0_10' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1081 [1/1] (1.42ns)   --->   "%icmp_ln14_10 = icmp eq i6 %f_0_10, -32" [conv/conv_1.cpp:14]   --->   Operation 1081 'icmp' 'icmp_ln14_10' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1082 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 1082 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1083 [1/1] (1.82ns)   --->   "%add_ln14_10 = add i6 %f_0_10, 1" [conv/conv_1.cpp:14]   --->   Operation 1083 'add' 'add_ln14_10' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1084 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_10, label %Col_Loop10, label %Filter1_Loop_begin10" [conv/conv_1.cpp:14]   --->   Operation 1084 'br' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1085 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1085 'specloopname' <Predicate = (!icmp_ln14_10)> <Delay = 0.00>
ST_83 : Operation 1086 [1/1] (0.00ns)   --->   "%tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1086 'specregionbegin' 'tmp_49' <Predicate = (!icmp_ln14_10)> <Delay = 0.00>
ST_83 : Operation 1087 [1/1] (0.00ns)   --->   "%zext_ln26_43 = zext i6 %f_0_10 to i64" [conv/conv_1.cpp:26]   --->   Operation 1087 'zext' 'zext_ln26_43' <Predicate = (!icmp_ln14_10)> <Delay = 0.00>
ST_83 : Operation 1088 [1/1] (0.00ns)   --->   "%zext_ln35_26 = zext i6 %f_0_10 to i10" [conv/conv_1.cpp:35]   --->   Operation 1088 'zext' 'zext_ln35_26' <Predicate = (!icmp_ln14_10)> <Delay = 0.00>
ST_83 : Operation 1089 [1/1] (0.00ns)   --->   "%tmp_171 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln35_8, i32 6, i32 14)" [conv/conv_1.cpp:35]   --->   Operation 1089 'partselect' 'tmp_171' <Predicate = (!icmp_ln14_10)> <Delay = 0.00>
ST_83 : Operation 1090 [1/1] (0.00ns)   --->   "%tmp_172 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_171, i6 %f_0_10)" [conv/conv_1.cpp:35]   --->   Operation 1090 'bitconcatenate' 'tmp_172' <Predicate = (!icmp_ln14_10)> <Delay = 0.00>
ST_83 : Operation 1091 [1/1] (0.00ns)   --->   "%zext_ln35_27 = zext i15 %tmp_172 to i64" [conv/conv_1.cpp:35]   --->   Operation 1091 'zext' 'zext_ln35_27' <Predicate = (!icmp_ln14_10)> <Delay = 0.00>
ST_83 : Operation 1092 [1/1] (0.00ns)   --->   "%conv_out_addr_10 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_27" [conv/conv_1.cpp:35]   --->   Operation 1092 'getelementptr' 'conv_out_addr_10' <Predicate = (!icmp_ln14_10)> <Delay = 0.00>
ST_83 : Operation 1093 [1/1] (1.76ns)   --->   "br label %43" [conv/conv_1.cpp:18]   --->   Operation 1093 'br' <Predicate = (!icmp_ln14_10)> <Delay = 1.76>
ST_83 : Operation 1094 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_43) nounwind" [conv/conv_1.cpp:40]   --->   Operation 1094 'specregionend' 'empty_68' <Predicate = (icmp_ln14_10)> <Delay = 0.00>
ST_83 : Operation 1095 [1/1] (0.00ns)   --->   "%tmp_48 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv_1.cpp:12]   --->   Operation 1095 'specregionbegin' 'tmp_48' <Predicate = (icmp_ln14_10)> <Delay = 0.00>
ST_83 : Operation 1096 [1/1] (1.76ns)   --->   "br label %46" [conv/conv_1.cpp:14]   --->   Operation 1096 'br' <Predicate = (icmp_ln14_10)> <Delay = 1.76>

State 84 <SV = 13> <Delay = 3.51>
ST_84 : Operation 1097 [1/1] (0.00ns)   --->   "%wr_0_10 = phi i2 [ 0, %Filter1_Loop_begin10 ], [ %add_ln18_10, %W_Row_Loop_end10 ]" [conv/conv_1.cpp:18]   --->   Operation 1097 'phi' 'wr_0_10' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1098 [1/1] (0.00ns)   --->   "%w_sum_0_10 = phi float [ 0.000000e+00, %Filter1_Loop_begin10 ], [ %w_sum_1_10, %W_Row_Loop_end10 ]" [conv/conv_1.cpp:26]   --->   Operation 1098 'phi' 'w_sum_0_10' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1099 [1/1] (0.00ns)   --->   "%zext_ln18_10 = zext i2 %wr_0_10 to i5" [conv/conv_1.cpp:18]   --->   Operation 1099 'zext' 'zext_ln18_10' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1100 [1/1] (0.95ns)   --->   "%icmp_ln18_10 = icmp eq i2 %wr_0_10, -1" [conv/conv_1.cpp:18]   --->   Operation 1100 'icmp' 'icmp_ln18_10' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1101 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1101 'speclooptripcount' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1102 [1/1] (1.56ns)   --->   "%add_ln18_10 = add i2 %wr_0_10, 1" [conv/conv_1.cpp:18]   --->   Operation 1102 'add' 'add_ln18_10' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1103 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_10, label %Filter1_Loop_end10, label %W_Row_Loop_begin10" [conv/conv_1.cpp:18]   --->   Operation 1103 'br' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1104 'specloopname' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_84 : Operation 1105 [1/1] (0.00ns)   --->   "%tmp_57 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1105 'specregionbegin' 'tmp_57' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_84 : Operation 1106 [1/1] (0.00ns)   --->   "%tmp_176 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_10, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1106 'bitconcatenate' 'tmp_176' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_84 : Operation 1107 [1/1] (0.00ns)   --->   "%zext_ln26_71 = zext i4 %tmp_176 to i5" [conv/conv_1.cpp:26]   --->   Operation 1107 'zext' 'zext_ln26_71' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_84 : Operation 1108 [1/1] (1.73ns)   --->   "%sub_ln26_20 = sub i5 %zext_ln26_71, %zext_ln18_10" [conv/conv_1.cpp:26]   --->   Operation 1108 'sub' 'sub_ln26_20' <Predicate = (!icmp_ln18_10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1109 [1/1] (1.78ns)   --->   "%add_ln26_10 = add i5 %zext_ln18_10, %r_0" [conv/conv_1.cpp:26]   --->   Operation 1109 'add' 'add_ln26_10' <Predicate = (!icmp_ln18_10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1110 [1/1] (0.00ns)   --->   "%tmp_177 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_10, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1110 'bitconcatenate' 'tmp_177' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_84 : Operation 1111 [1/1] (0.00ns)   --->   "%zext_ln26_72 = zext i10 %tmp_177 to i11" [conv/conv_1.cpp:26]   --->   Operation 1111 'zext' 'zext_ln26_72' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_84 : Operation 1112 [1/1] (0.00ns)   --->   "%tmp_178 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_10, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1112 'bitconcatenate' 'tmp_178' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_84 : Operation 1113 [1/1] (0.00ns)   --->   "%zext_ln26_74 = zext i7 %tmp_178 to i11" [conv/conv_1.cpp:26]   --->   Operation 1113 'zext' 'zext_ln26_74' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_84 : Operation 1114 [1/1] (1.73ns)   --->   "%sub_ln26_21 = sub i11 %zext_ln26_72, %zext_ln26_74" [conv/conv_1.cpp:26]   --->   Operation 1114 'sub' 'sub_ln26_21' <Predicate = (!icmp_ln18_10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1115 [1/1] (1.76ns)   --->   "br label %44" [conv/conv_1.cpp:21]   --->   Operation 1115 'br' <Predicate = (!icmp_ln18_10)> <Delay = 1.76>
ST_84 : Operation 1116 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_10 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_43" [conv/conv_1.cpp:31]   --->   Operation 1116 'getelementptr' 'conv_1_bias_addr_10' <Predicate = (icmp_ln18_10)> <Delay = 0.00>
ST_84 : Operation 1117 [2/2] (3.25ns)   --->   "%conv_1_bias_load_10 = load float* %conv_1_bias_addr_10, align 4" [conv/conv_1.cpp:31]   --->   Operation 1117 'load' 'conv_1_bias_load_10' <Predicate = (icmp_ln18_10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 85 <SV = 14> <Delay = 6.76>
ST_85 : Operation 1118 [1/1] (0.00ns)   --->   "%w_sum_1_10 = phi float [ %w_sum_0_10, %W_Row_Loop_begin10 ], [ %w_sum_3_s, %45 ]" [conv/conv_1.cpp:26]   --->   Operation 1118 'phi' 'w_sum_1_10' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1119 [1/1] (0.00ns)   --->   "%wc_0_10 = phi i2 [ 0, %W_Row_Loop_begin10 ], [ %add_ln21_9, %45 ]" [conv/conv_1.cpp:21]   --->   Operation 1119 'phi' 'wc_0_10' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1120 [1/1] (0.00ns)   --->   "%zext_ln21_6 = zext i2 %wc_0_10 to i4" [conv/conv_1.cpp:21]   --->   Operation 1120 'zext' 'zext_ln21_6' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1121 [1/1] (0.95ns)   --->   "%icmp_ln21_10 = icmp eq i2 %wc_0_10, -1" [conv/conv_1.cpp:21]   --->   Operation 1121 'icmp' 'icmp_ln21_10' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1122 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1122 'speclooptripcount' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1123 [1/1] (1.56ns)   --->   "%add_ln21_9 = add i2 %wc_0_10, 1" [conv/conv_1.cpp:21]   --->   Operation 1123 'add' 'add_ln21_9' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1124 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_10, label %W_Row_Loop_end10, label %45" [conv/conv_1.cpp:21]   --->   Operation 1124 'br' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1125 [1/1] (0.00ns)   --->   "%zext_ln26_82 = zext i2 %wc_0_10 to i5" [conv/conv_1.cpp:26]   --->   Operation 1125 'zext' 'zext_ln26_82' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_85 : Operation 1126 [1/1] (1.78ns)   --->   "%add_ln26_73 = add i5 %zext_ln26_82, %sub_ln26_20" [conv/conv_1.cpp:26]   --->   Operation 1126 'add' 'add_ln26_73' <Predicate = (!icmp_ln21_10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1127 [1/1] (0.00ns)   --->   "%tmp_214_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_73, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1127 'bitconcatenate' 'tmp_214_cast' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_85 : Operation 1128 [1/1] (1.73ns)   --->   "%add_ln26_74 = add i10 %zext_ln35_26, %tmp_214_cast" [conv/conv_1.cpp:26]   --->   Operation 1128 'add' 'add_ln26_74' <Predicate = (!icmp_ln21_10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1129 [1/1] (0.00ns)   --->   "%zext_ln26_84 = zext i10 %add_ln26_74 to i64" [conv/conv_1.cpp:26]   --->   Operation 1129 'zext' 'zext_ln26_84' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_85 : Operation 1130 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_10 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_84" [conv/conv_1.cpp:26]   --->   Operation 1130 'getelementptr' 'conv_1_weights_0_add_10' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_85 : Operation 1131 [1/1] (1.73ns)   --->   "%add_ln26_33 = add i4 %zext_ln21_6, -6" [conv/conv_1.cpp:26]   --->   Operation 1131 'add' 'add_ln26_33' <Predicate = (!icmp_ln21_10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1132 [1/1] (0.00ns)   --->   "%zext_ln26_85 = zext i4 %add_ln26_33 to i11" [conv/conv_1.cpp:26]   --->   Operation 1132 'zext' 'zext_ln26_85' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_85 : Operation 1133 [1/1] (1.63ns)   --->   "%add_ln26_75 = add i11 %zext_ln26_85, %sub_ln26_21" [conv/conv_1.cpp:26]   --->   Operation 1133 'add' 'add_ln26_75' <Predicate = (!icmp_ln21_10)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1134 [1/1] (0.00ns)   --->   "%sext_ln26_14 = sext i11 %add_ln26_75 to i64" [conv/conv_1.cpp:26]   --->   Operation 1134 'sext' 'sext_ln26_14' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_85 : Operation 1135 [1/1] (0.00ns)   --->   "%conv_input_addr_10 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_14" [conv/conv_1.cpp:26]   --->   Operation 1135 'getelementptr' 'conv_input_addr_10' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_85 : Operation 1136 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_10 = load float* %conv_1_weights_0_add_10, align 4" [conv/conv_1.cpp:26]   --->   Operation 1136 'load' 'conv_1_weights_0_loa_10' <Predicate = (!icmp_ln21_10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_85 : Operation 1137 [2/2] (3.25ns)   --->   "%conv_input_load_10 = load float* %conv_input_addr_10, align 4" [conv/conv_1.cpp:26]   --->   Operation 1137 'load' 'conv_input_load_10' <Predicate = (!icmp_ln21_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_85 : Operation 1138 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_57) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1138 'specregionend' 'empty_72' <Predicate = (icmp_ln21_10)> <Delay = 0.00>
ST_85 : Operation 1139 [1/1] (0.00ns)   --->   "br label %43" [conv/conv_1.cpp:18]   --->   Operation 1139 'br' <Predicate = (icmp_ln21_10)> <Delay = 0.00>

State 86 <SV = 15> <Delay = 15.6>
ST_86 : Operation 1140 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_10 = load float* %conv_1_weights_0_add_10, align 4" [conv/conv_1.cpp:26]   --->   Operation 1140 'load' 'conv_1_weights_0_loa_10' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_86 : Operation 1141 [1/2] (3.25ns)   --->   "%conv_input_load_10 = load float* %conv_input_addr_10, align 4" [conv/conv_1.cpp:26]   --->   Operation 1141 'load' 'conv_input_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_86 : Operation 1142 [2/2] (12.3ns)   --->   "%tmp_1_s = fmul float %conv_1_weights_0_loa_10, %conv_input_load_10" [conv/conv_1.cpp:26]   --->   Operation 1142 'fmul' 'tmp_1_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 16> <Delay = 34.9>
ST_87 : Operation 1143 [1/2] (12.3ns)   --->   "%tmp_1_s = fmul float %conv_1_weights_0_loa_10, %conv_input_load_10" [conv/conv_1.cpp:26]   --->   Operation 1143 'fmul' 'tmp_1_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1144 [2/2] (22.5ns)   --->   "%w_sum_3_s = fadd float %w_sum_1_10, %tmp_1_s" [conv/conv_1.cpp:26]   --->   Operation 1144 'fadd' 'w_sum_3_s' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 17> <Delay = 22.5>
ST_88 : Operation 1145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1145 'specloopname' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1146 [1/2] (22.5ns)   --->   "%w_sum_3_s = fadd float %w_sum_1_10, %tmp_1_s" [conv/conv_1.cpp:26]   --->   Operation 1146 'fadd' 'w_sum_3_s' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1147 [1/1] (0.00ns)   --->   "br label %44" [conv/conv_1.cpp:21]   --->   Operation 1147 'br' <Predicate = true> <Delay = 0.00>

State 89 <SV = 14> <Delay = 25.8>
ST_89 : Operation 1148 [1/2] (3.25ns)   --->   "%conv_1_bias_load_10 = load float* %conv_1_bias_addr_10, align 4" [conv/conv_1.cpp:31]   --->   Operation 1148 'load' 'conv_1_bias_load_10' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_89 : Operation 1149 [2/2] (22.5ns)   --->   "%w_sum_10 = fadd float %w_sum_0_10, %conv_1_bias_load_10" [conv/conv_1.cpp:31]   --->   Operation 1149 'fadd' 'w_sum_10' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 15> <Delay = 33.5>
ST_90 : Operation 1150 [1/2] (22.5ns)   --->   "%w_sum_10 = fadd float %w_sum_0_10, %conv_1_bias_load_10" [conv/conv_1.cpp:31]   --->   Operation 1150 'fadd' 'w_sum_10' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1151 [1/1] (0.00ns)   --->   "%bitcast_ln34_10 = bitcast float %w_sum_10 to i32" [conv/conv_1.cpp:34]   --->   Operation 1151 'bitcast' 'bitcast_ln34_10' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1152 [1/1] (0.00ns)   --->   "%tmp_55 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_10, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1152 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1153 [1/1] (0.00ns)   --->   "%trunc_ln34_10 = trunc i32 %bitcast_ln34_10 to i23" [conv/conv_1.cpp:34]   --->   Operation 1153 'trunc' 'trunc_ln34_10' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1154 [1/1] (1.55ns)   --->   "%icmp_ln34_20 = icmp ne i8 %tmp_55, -1" [conv/conv_1.cpp:34]   --->   Operation 1154 'icmp' 'icmp_ln34_20' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1155 [1/1] (2.44ns)   --->   "%icmp_ln34_21 = icmp eq i23 %trunc_ln34_10, 0" [conv/conv_1.cpp:34]   --->   Operation 1155 'icmp' 'icmp_ln34_21' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_10)   --->   "%or_ln34_10 = or i1 %icmp_ln34_21, %icmp_ln34_20" [conv/conv_1.cpp:34]   --->   Operation 1156 'or' 'or_ln34_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1157 [1/1] (6.78ns)   --->   "%tmp_56 = fcmp ogt float %w_sum_10, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1157 'fcmp' 'tmp_56' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_10)   --->   "%and_ln34_10 = and i1 %or_ln34_10, %tmp_56" [conv/conv_1.cpp:34]   --->   Operation 1158 'and' 'and_ln34_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1159 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_10 = select i1 %and_ln34_10, float %w_sum_10, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1159 'select' 'select_ln34_10' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 1160 [1/1] (3.25ns)   --->   "store float %select_ln34_10, float* %conv_out_addr_10, align 4" [conv/conv_1.cpp:35]   --->   Operation 1160 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_90 : Operation 1161 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_49) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1161 'specregionend' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1162 [1/1] (0.00ns)   --->   "br label %42" [conv/conv_1.cpp:14]   --->   Operation 1162 'br' <Predicate = true> <Delay = 0.00>

State 91 <SV = 13> <Delay = 1.94>
ST_91 : Operation 1163 [1/1] (0.00ns)   --->   "%f_0_11 = phi i6 [ 0, %Col_Loop10 ], [ %add_ln14_11, %Filter1_Loop_end11 ]" [conv/conv_1.cpp:14]   --->   Operation 1163 'phi' 'f_0_11' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1164 [1/1] (1.42ns)   --->   "%icmp_ln14_11 = icmp eq i6 %f_0_11, -32" [conv/conv_1.cpp:14]   --->   Operation 1164 'icmp' 'icmp_ln14_11' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1165 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 1165 'speclooptripcount' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1166 [1/1] (1.82ns)   --->   "%add_ln14_11 = add i6 %f_0_11, 1" [conv/conv_1.cpp:14]   --->   Operation 1166 'add' 'add_ln14_11' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1167 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_11, label %Col_Loop11, label %Filter1_Loop_begin11" [conv/conv_1.cpp:14]   --->   Operation 1167 'br' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1168 'specloopname' <Predicate = (!icmp_ln14_11)> <Delay = 0.00>
ST_91 : Operation 1169 [1/1] (0.00ns)   --->   "%tmp_54 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1169 'specregionbegin' 'tmp_54' <Predicate = (!icmp_ln14_11)> <Delay = 0.00>
ST_91 : Operation 1170 [1/1] (0.00ns)   --->   "%zext_ln26_48 = zext i6 %f_0_11 to i64" [conv/conv_1.cpp:26]   --->   Operation 1170 'zext' 'zext_ln26_48' <Predicate = (!icmp_ln14_11)> <Delay = 0.00>
ST_91 : Operation 1171 [1/1] (0.00ns)   --->   "%zext_ln35_28 = zext i6 %f_0_11 to i10" [conv/conv_1.cpp:35]   --->   Operation 1171 'zext' 'zext_ln35_28' <Predicate = (!icmp_ln14_11)> <Delay = 0.00>
ST_91 : Operation 1172 [1/1] (0.00ns)   --->   "%zext_ln35_29 = zext i6 %f_0_11 to i15" [conv/conv_1.cpp:35]   --->   Operation 1172 'zext' 'zext_ln35_29' <Predicate = (!icmp_ln14_11)> <Delay = 0.00>
ST_91 : Operation 1173 [1/1] (1.94ns)   --->   "%add_ln35_29 = add i15 %add_ln35_9, %zext_ln35_29" [conv/conv_1.cpp:35]   --->   Operation 1173 'add' 'add_ln35_29' <Predicate = (!icmp_ln14_11)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1174 [1/1] (0.00ns)   --->   "%zext_ln35_30 = zext i15 %add_ln35_29 to i64" [conv/conv_1.cpp:35]   --->   Operation 1174 'zext' 'zext_ln35_30' <Predicate = (!icmp_ln14_11)> <Delay = 0.00>
ST_91 : Operation 1175 [1/1] (0.00ns)   --->   "%conv_out_addr_11 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_30" [conv/conv_1.cpp:35]   --->   Operation 1175 'getelementptr' 'conv_out_addr_11' <Predicate = (!icmp_ln14_11)> <Delay = 0.00>
ST_91 : Operation 1176 [1/1] (1.76ns)   --->   "br label %47" [conv/conv_1.cpp:18]   --->   Operation 1176 'br' <Predicate = (!icmp_ln14_11)> <Delay = 1.76>
ST_91 : Operation 1177 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_48) nounwind" [conv/conv_1.cpp:40]   --->   Operation 1177 'specregionend' 'empty_74' <Predicate = (icmp_ln14_11)> <Delay = 0.00>
ST_91 : Operation 1178 [1/1] (0.00ns)   --->   "%tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv_1.cpp:12]   --->   Operation 1178 'specregionbegin' 'tmp_53' <Predicate = (icmp_ln14_11)> <Delay = 0.00>
ST_91 : Operation 1179 [1/1] (1.76ns)   --->   "br label %50" [conv/conv_1.cpp:14]   --->   Operation 1179 'br' <Predicate = (icmp_ln14_11)> <Delay = 1.76>

State 92 <SV = 14> <Delay = 3.51>
ST_92 : Operation 1180 [1/1] (0.00ns)   --->   "%wr_0_11 = phi i2 [ 0, %Filter1_Loop_begin11 ], [ %add_ln18_11, %W_Row_Loop_end11 ]" [conv/conv_1.cpp:18]   --->   Operation 1180 'phi' 'wr_0_11' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1181 [1/1] (0.00ns)   --->   "%w_sum_0_11 = phi float [ 0.000000e+00, %Filter1_Loop_begin11 ], [ %w_sum_1_11, %W_Row_Loop_end11 ]" [conv/conv_1.cpp:26]   --->   Operation 1181 'phi' 'w_sum_0_11' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1182 [1/1] (0.00ns)   --->   "%zext_ln18_11 = zext i2 %wr_0_11 to i5" [conv/conv_1.cpp:18]   --->   Operation 1182 'zext' 'zext_ln18_11' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1183 [1/1] (0.95ns)   --->   "%icmp_ln18_11 = icmp eq i2 %wr_0_11, -1" [conv/conv_1.cpp:18]   --->   Operation 1183 'icmp' 'icmp_ln18_11' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1184 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1184 'speclooptripcount' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1185 [1/1] (1.56ns)   --->   "%add_ln18_11 = add i2 %wr_0_11, 1" [conv/conv_1.cpp:18]   --->   Operation 1185 'add' 'add_ln18_11' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1186 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_11, label %Filter1_Loop_end11, label %W_Row_Loop_begin11" [conv/conv_1.cpp:18]   --->   Operation 1186 'br' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1187 'specloopname' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_92 : Operation 1188 [1/1] (0.00ns)   --->   "%tmp_62 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1188 'specregionbegin' 'tmp_62' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_92 : Operation 1189 [1/1] (0.00ns)   --->   "%tmp_181 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_11, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1189 'bitconcatenate' 'tmp_181' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_92 : Operation 1190 [1/1] (0.00ns)   --->   "%zext_ln26_79 = zext i4 %tmp_181 to i5" [conv/conv_1.cpp:26]   --->   Operation 1190 'zext' 'zext_ln26_79' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_92 : Operation 1191 [1/1] (1.73ns)   --->   "%sub_ln26_22 = sub i5 %zext_ln26_79, %zext_ln18_11" [conv/conv_1.cpp:26]   --->   Operation 1191 'sub' 'sub_ln26_22' <Predicate = (!icmp_ln18_11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1192 [1/1] (1.78ns)   --->   "%add_ln26_11 = add i5 %zext_ln18_11, %r_0" [conv/conv_1.cpp:26]   --->   Operation 1192 'add' 'add_ln26_11' <Predicate = (!icmp_ln18_11)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1193 [1/1] (0.00ns)   --->   "%tmp_182 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_11, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1193 'bitconcatenate' 'tmp_182' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_92 : Operation 1194 [1/1] (0.00ns)   --->   "%zext_ln26_80 = zext i10 %tmp_182 to i11" [conv/conv_1.cpp:26]   --->   Operation 1194 'zext' 'zext_ln26_80' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_92 : Operation 1195 [1/1] (0.00ns)   --->   "%tmp_183 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_11, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1195 'bitconcatenate' 'tmp_183' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_92 : Operation 1196 [1/1] (0.00ns)   --->   "%zext_ln26_81 = zext i7 %tmp_183 to i11" [conv/conv_1.cpp:26]   --->   Operation 1196 'zext' 'zext_ln26_81' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_92 : Operation 1197 [1/1] (1.73ns)   --->   "%sub_ln26_23 = sub i11 %zext_ln26_80, %zext_ln26_81" [conv/conv_1.cpp:26]   --->   Operation 1197 'sub' 'sub_ln26_23' <Predicate = (!icmp_ln18_11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1198 [1/1] (1.76ns)   --->   "br label %48" [conv/conv_1.cpp:21]   --->   Operation 1198 'br' <Predicate = (!icmp_ln18_11)> <Delay = 1.76>
ST_92 : Operation 1199 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_11 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_48" [conv/conv_1.cpp:31]   --->   Operation 1199 'getelementptr' 'conv_1_bias_addr_11' <Predicate = (icmp_ln18_11)> <Delay = 0.00>
ST_92 : Operation 1200 [2/2] (3.25ns)   --->   "%conv_1_bias_load_11 = load float* %conv_1_bias_addr_11, align 4" [conv/conv_1.cpp:31]   --->   Operation 1200 'load' 'conv_1_bias_load_11' <Predicate = (icmp_ln18_11)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 93 <SV = 15> <Delay = 6.76>
ST_93 : Operation 1201 [1/1] (0.00ns)   --->   "%w_sum_1_11 = phi float [ %w_sum_0_11, %W_Row_Loop_begin11 ], [ %w_sum_3_10, %49 ]" [conv/conv_1.cpp:26]   --->   Operation 1201 'phi' 'w_sum_1_11' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1202 [1/1] (0.00ns)   --->   "%wc_0_11 = phi i2 [ 0, %W_Row_Loop_begin11 ], [ %add_ln21_10, %49 ]" [conv/conv_1.cpp:21]   --->   Operation 1202 'phi' 'wc_0_11' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1203 [1/1] (0.00ns)   --->   "%zext_ln21_7 = zext i2 %wc_0_11 to i4" [conv/conv_1.cpp:21]   --->   Operation 1203 'zext' 'zext_ln21_7' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1204 [1/1] (0.95ns)   --->   "%icmp_ln21_11 = icmp eq i2 %wc_0_11, -1" [conv/conv_1.cpp:21]   --->   Operation 1204 'icmp' 'icmp_ln21_11' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1205 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1205 'speclooptripcount' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1206 [1/1] (1.56ns)   --->   "%add_ln21_10 = add i2 %wc_0_11, 1" [conv/conv_1.cpp:21]   --->   Operation 1206 'add' 'add_ln21_10' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1207 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_11, label %W_Row_Loop_end11, label %49" [conv/conv_1.cpp:21]   --->   Operation 1207 'br' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1208 [1/1] (0.00ns)   --->   "%zext_ln26_90 = zext i2 %wc_0_11 to i5" [conv/conv_1.cpp:26]   --->   Operation 1208 'zext' 'zext_ln26_90' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_93 : Operation 1209 [1/1] (1.78ns)   --->   "%add_ln26_76 = add i5 %zext_ln26_90, %sub_ln26_22" [conv/conv_1.cpp:26]   --->   Operation 1209 'add' 'add_ln26_76' <Predicate = (!icmp_ln21_11)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1210 [1/1] (0.00ns)   --->   "%tmp_219_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_76, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1210 'bitconcatenate' 'tmp_219_cast' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_93 : Operation 1211 [1/1] (1.73ns)   --->   "%add_ln26_77 = add i10 %zext_ln35_28, %tmp_219_cast" [conv/conv_1.cpp:26]   --->   Operation 1211 'add' 'add_ln26_77' <Predicate = (!icmp_ln21_11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1212 [1/1] (0.00ns)   --->   "%zext_ln26_91 = zext i10 %add_ln26_77 to i64" [conv/conv_1.cpp:26]   --->   Operation 1212 'zext' 'zext_ln26_91' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_93 : Operation 1213 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_11 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_91" [conv/conv_1.cpp:26]   --->   Operation 1213 'getelementptr' 'conv_1_weights_0_add_11' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_93 : Operation 1214 [1/1] (1.73ns)   --->   "%add_ln26_34 = add i4 %zext_ln21_7, -5" [conv/conv_1.cpp:26]   --->   Operation 1214 'add' 'add_ln26_34' <Predicate = (!icmp_ln21_11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1215 [1/1] (0.00ns)   --->   "%zext_ln26_92 = zext i4 %add_ln26_34 to i11" [conv/conv_1.cpp:26]   --->   Operation 1215 'zext' 'zext_ln26_92' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_93 : Operation 1216 [1/1] (1.63ns)   --->   "%add_ln26_78 = add i11 %zext_ln26_92, %sub_ln26_23" [conv/conv_1.cpp:26]   --->   Operation 1216 'add' 'add_ln26_78' <Predicate = (!icmp_ln21_11)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1217 [1/1] (0.00ns)   --->   "%sext_ln26_15 = sext i11 %add_ln26_78 to i64" [conv/conv_1.cpp:26]   --->   Operation 1217 'sext' 'sext_ln26_15' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_93 : Operation 1218 [1/1] (0.00ns)   --->   "%conv_input_addr_11 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_15" [conv/conv_1.cpp:26]   --->   Operation 1218 'getelementptr' 'conv_input_addr_11' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_93 : Operation 1219 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_11 = load float* %conv_1_weights_0_add_11, align 4" [conv/conv_1.cpp:26]   --->   Operation 1219 'load' 'conv_1_weights_0_loa_11' <Predicate = (!icmp_ln21_11)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_93 : Operation 1220 [2/2] (3.25ns)   --->   "%conv_input_load_11 = load float* %conv_input_addr_11, align 4" [conv/conv_1.cpp:26]   --->   Operation 1220 'load' 'conv_input_load_11' <Predicate = (!icmp_ln21_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_93 : Operation 1221 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_62) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1221 'specregionend' 'empty_78' <Predicate = (icmp_ln21_11)> <Delay = 0.00>
ST_93 : Operation 1222 [1/1] (0.00ns)   --->   "br label %47" [conv/conv_1.cpp:18]   --->   Operation 1222 'br' <Predicate = (icmp_ln21_11)> <Delay = 0.00>

State 94 <SV = 16> <Delay = 15.6>
ST_94 : Operation 1223 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_11 = load float* %conv_1_weights_0_add_11, align 4" [conv/conv_1.cpp:26]   --->   Operation 1223 'load' 'conv_1_weights_0_loa_11' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_94 : Operation 1224 [1/2] (3.25ns)   --->   "%conv_input_load_11 = load float* %conv_input_addr_11, align 4" [conv/conv_1.cpp:26]   --->   Operation 1224 'load' 'conv_input_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_94 : Operation 1225 [2/2] (12.3ns)   --->   "%tmp_1_10 = fmul float %conv_1_weights_0_loa_11, %conv_input_load_11" [conv/conv_1.cpp:26]   --->   Operation 1225 'fmul' 'tmp_1_10' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 17> <Delay = 34.9>
ST_95 : Operation 1226 [1/2] (12.3ns)   --->   "%tmp_1_10 = fmul float %conv_1_weights_0_loa_11, %conv_input_load_11" [conv/conv_1.cpp:26]   --->   Operation 1226 'fmul' 'tmp_1_10' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1227 [2/2] (22.5ns)   --->   "%w_sum_3_10 = fadd float %w_sum_1_11, %tmp_1_10" [conv/conv_1.cpp:26]   --->   Operation 1227 'fadd' 'w_sum_3_10' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 18> <Delay = 22.5>
ST_96 : Operation 1228 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1228 'specloopname' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1229 [1/2] (22.5ns)   --->   "%w_sum_3_10 = fadd float %w_sum_1_11, %tmp_1_10" [conv/conv_1.cpp:26]   --->   Operation 1229 'fadd' 'w_sum_3_10' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1230 [1/1] (0.00ns)   --->   "br label %48" [conv/conv_1.cpp:21]   --->   Operation 1230 'br' <Predicate = true> <Delay = 0.00>

State 97 <SV = 15> <Delay = 25.8>
ST_97 : Operation 1231 [1/2] (3.25ns)   --->   "%conv_1_bias_load_11 = load float* %conv_1_bias_addr_11, align 4" [conv/conv_1.cpp:31]   --->   Operation 1231 'load' 'conv_1_bias_load_11' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_97 : Operation 1232 [2/2] (22.5ns)   --->   "%w_sum_11 = fadd float %w_sum_0_11, %conv_1_bias_load_11" [conv/conv_1.cpp:31]   --->   Operation 1232 'fadd' 'w_sum_11' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 16> <Delay = 33.5>
ST_98 : Operation 1233 [1/2] (22.5ns)   --->   "%w_sum_11 = fadd float %w_sum_0_11, %conv_1_bias_load_11" [conv/conv_1.cpp:31]   --->   Operation 1233 'fadd' 'w_sum_11' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1234 [1/1] (0.00ns)   --->   "%bitcast_ln34_11 = bitcast float %w_sum_11 to i32" [conv/conv_1.cpp:34]   --->   Operation 1234 'bitcast' 'bitcast_ln34_11' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1235 [1/1] (0.00ns)   --->   "%tmp_60 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_11, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1235 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1236 [1/1] (0.00ns)   --->   "%trunc_ln34_11 = trunc i32 %bitcast_ln34_11 to i23" [conv/conv_1.cpp:34]   --->   Operation 1236 'trunc' 'trunc_ln34_11' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1237 [1/1] (1.55ns)   --->   "%icmp_ln34_22 = icmp ne i8 %tmp_60, -1" [conv/conv_1.cpp:34]   --->   Operation 1237 'icmp' 'icmp_ln34_22' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1238 [1/1] (2.44ns)   --->   "%icmp_ln34_23 = icmp eq i23 %trunc_ln34_11, 0" [conv/conv_1.cpp:34]   --->   Operation 1238 'icmp' 'icmp_ln34_23' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1239 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_11)   --->   "%or_ln34_11 = or i1 %icmp_ln34_23, %icmp_ln34_22" [conv/conv_1.cpp:34]   --->   Operation 1239 'or' 'or_ln34_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1240 [1/1] (6.78ns)   --->   "%tmp_61 = fcmp ogt float %w_sum_11, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1240 'fcmp' 'tmp_61' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1241 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_11)   --->   "%and_ln34_11 = and i1 %or_ln34_11, %tmp_61" [conv/conv_1.cpp:34]   --->   Operation 1241 'and' 'and_ln34_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1242 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_11 = select i1 %and_ln34_11, float %w_sum_11, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1242 'select' 'select_ln34_11' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 1243 [1/1] (3.25ns)   --->   "store float %select_ln34_11, float* %conv_out_addr_11, align 4" [conv/conv_1.cpp:35]   --->   Operation 1243 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_98 : Operation 1244 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_54) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1244 'specregionend' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1245 [1/1] (0.00ns)   --->   "br label %46" [conv/conv_1.cpp:14]   --->   Operation 1245 'br' <Predicate = true> <Delay = 0.00>

State 99 <SV = 14> <Delay = 1.82>
ST_99 : Operation 1246 [1/1] (0.00ns)   --->   "%f_0_12 = phi i6 [ 0, %Col_Loop11 ], [ %add_ln14_12, %Filter1_Loop_end12 ]" [conv/conv_1.cpp:14]   --->   Operation 1246 'phi' 'f_0_12' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1247 [1/1] (1.42ns)   --->   "%icmp_ln14_12 = icmp eq i6 %f_0_12, -32" [conv/conv_1.cpp:14]   --->   Operation 1247 'icmp' 'icmp_ln14_12' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1248 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 1248 'speclooptripcount' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1249 [1/1] (1.82ns)   --->   "%add_ln14_12 = add i6 %f_0_12, 1" [conv/conv_1.cpp:14]   --->   Operation 1249 'add' 'add_ln14_12' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1250 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_12, label %Col_Loop12, label %Filter1_Loop_begin12" [conv/conv_1.cpp:14]   --->   Operation 1250 'br' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1251 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1251 'specloopname' <Predicate = (!icmp_ln14_12)> <Delay = 0.00>
ST_99 : Operation 1252 [1/1] (0.00ns)   --->   "%tmp_59 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1252 'specregionbegin' 'tmp_59' <Predicate = (!icmp_ln14_12)> <Delay = 0.00>
ST_99 : Operation 1253 [1/1] (0.00ns)   --->   "%zext_ln26_53 = zext i6 %f_0_12 to i64" [conv/conv_1.cpp:26]   --->   Operation 1253 'zext' 'zext_ln26_53' <Predicate = (!icmp_ln14_12)> <Delay = 0.00>
ST_99 : Operation 1254 [1/1] (0.00ns)   --->   "%zext_ln35_31 = zext i6 %f_0_12 to i10" [conv/conv_1.cpp:35]   --->   Operation 1254 'zext' 'zext_ln35_31' <Predicate = (!icmp_ln14_12)> <Delay = 0.00>
ST_99 : Operation 1255 [1/1] (0.00ns)   --->   "%tmp_179 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln35_10, i32 6, i32 14)" [conv/conv_1.cpp:35]   --->   Operation 1255 'partselect' 'tmp_179' <Predicate = (!icmp_ln14_12)> <Delay = 0.00>
ST_99 : Operation 1256 [1/1] (0.00ns)   --->   "%tmp_180 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_179, i6 %f_0_12)" [conv/conv_1.cpp:35]   --->   Operation 1256 'bitconcatenate' 'tmp_180' <Predicate = (!icmp_ln14_12)> <Delay = 0.00>
ST_99 : Operation 1257 [1/1] (0.00ns)   --->   "%zext_ln35_32 = zext i15 %tmp_180 to i64" [conv/conv_1.cpp:35]   --->   Operation 1257 'zext' 'zext_ln35_32' <Predicate = (!icmp_ln14_12)> <Delay = 0.00>
ST_99 : Operation 1258 [1/1] (0.00ns)   --->   "%conv_out_addr_12 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_32" [conv/conv_1.cpp:35]   --->   Operation 1258 'getelementptr' 'conv_out_addr_12' <Predicate = (!icmp_ln14_12)> <Delay = 0.00>
ST_99 : Operation 1259 [1/1] (1.76ns)   --->   "br label %51" [conv/conv_1.cpp:18]   --->   Operation 1259 'br' <Predicate = (!icmp_ln14_12)> <Delay = 1.76>
ST_99 : Operation 1260 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_53) nounwind" [conv/conv_1.cpp:40]   --->   Operation 1260 'specregionend' 'empty_80' <Predicate = (icmp_ln14_12)> <Delay = 0.00>
ST_99 : Operation 1261 [1/1] (0.00ns)   --->   "%tmp_58 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv_1.cpp:12]   --->   Operation 1261 'specregionbegin' 'tmp_58' <Predicate = (icmp_ln14_12)> <Delay = 0.00>
ST_99 : Operation 1262 [1/1] (1.76ns)   --->   "br label %54" [conv/conv_1.cpp:14]   --->   Operation 1262 'br' <Predicate = (icmp_ln14_12)> <Delay = 1.76>

State 100 <SV = 15> <Delay = 3.51>
ST_100 : Operation 1263 [1/1] (0.00ns)   --->   "%wr_0_12 = phi i2 [ 0, %Filter1_Loop_begin12 ], [ %add_ln18_12, %W_Row_Loop_end12 ]" [conv/conv_1.cpp:18]   --->   Operation 1263 'phi' 'wr_0_12' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1264 [1/1] (0.00ns)   --->   "%w_sum_0_12 = phi float [ 0.000000e+00, %Filter1_Loop_begin12 ], [ %w_sum_1_12, %W_Row_Loop_end12 ]" [conv/conv_1.cpp:26]   --->   Operation 1264 'phi' 'w_sum_0_12' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1265 [1/1] (0.00ns)   --->   "%zext_ln18_12 = zext i2 %wr_0_12 to i5" [conv/conv_1.cpp:18]   --->   Operation 1265 'zext' 'zext_ln18_12' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1266 [1/1] (0.95ns)   --->   "%icmp_ln18_12 = icmp eq i2 %wr_0_12, -1" [conv/conv_1.cpp:18]   --->   Operation 1266 'icmp' 'icmp_ln18_12' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1267 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1267 'speclooptripcount' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1268 [1/1] (1.56ns)   --->   "%add_ln18_12 = add i2 %wr_0_12, 1" [conv/conv_1.cpp:18]   --->   Operation 1268 'add' 'add_ln18_12' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1269 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_12, label %Filter1_Loop_end12, label %W_Row_Loop_begin12" [conv/conv_1.cpp:18]   --->   Operation 1269 'br' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1270 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1270 'specloopname' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_100 : Operation 1271 [1/1] (0.00ns)   --->   "%tmp_65 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1271 'specregionbegin' 'tmp_65' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_100 : Operation 1272 [1/1] (0.00ns)   --->   "%tmp_184 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_12, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1272 'bitconcatenate' 'tmp_184' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_100 : Operation 1273 [1/1] (0.00ns)   --->   "%zext_ln26_86 = zext i4 %tmp_184 to i5" [conv/conv_1.cpp:26]   --->   Operation 1273 'zext' 'zext_ln26_86' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_100 : Operation 1274 [1/1] (1.73ns)   --->   "%sub_ln26_24 = sub i5 %zext_ln26_86, %zext_ln18_12" [conv/conv_1.cpp:26]   --->   Operation 1274 'sub' 'sub_ln26_24' <Predicate = (!icmp_ln18_12)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1275 [1/1] (1.78ns)   --->   "%add_ln26_12 = add i5 %zext_ln18_12, %r_0" [conv/conv_1.cpp:26]   --->   Operation 1275 'add' 'add_ln26_12' <Predicate = (!icmp_ln18_12)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1276 [1/1] (0.00ns)   --->   "%tmp_185 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_12, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1276 'bitconcatenate' 'tmp_185' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_100 : Operation 1277 [1/1] (0.00ns)   --->   "%zext_ln26_87 = zext i10 %tmp_185 to i11" [conv/conv_1.cpp:26]   --->   Operation 1277 'zext' 'zext_ln26_87' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_100 : Operation 1278 [1/1] (0.00ns)   --->   "%tmp_186 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_12, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1278 'bitconcatenate' 'tmp_186' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_100 : Operation 1279 [1/1] (0.00ns)   --->   "%zext_ln26_89 = zext i7 %tmp_186 to i11" [conv/conv_1.cpp:26]   --->   Operation 1279 'zext' 'zext_ln26_89' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_100 : Operation 1280 [1/1] (1.73ns)   --->   "%sub_ln26_25 = sub i11 %zext_ln26_87, %zext_ln26_89" [conv/conv_1.cpp:26]   --->   Operation 1280 'sub' 'sub_ln26_25' <Predicate = (!icmp_ln18_12)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1281 [1/1] (1.76ns)   --->   "br label %52" [conv/conv_1.cpp:21]   --->   Operation 1281 'br' <Predicate = (!icmp_ln18_12)> <Delay = 1.76>
ST_100 : Operation 1282 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_12 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_53" [conv/conv_1.cpp:31]   --->   Operation 1282 'getelementptr' 'conv_1_bias_addr_12' <Predicate = (icmp_ln18_12)> <Delay = 0.00>
ST_100 : Operation 1283 [2/2] (3.25ns)   --->   "%conv_1_bias_load_12 = load float* %conv_1_bias_addr_12, align 4" [conv/conv_1.cpp:31]   --->   Operation 1283 'load' 'conv_1_bias_load_12' <Predicate = (icmp_ln18_12)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 101 <SV = 16> <Delay = 6.76>
ST_101 : Operation 1284 [1/1] (0.00ns)   --->   "%w_sum_1_12 = phi float [ %w_sum_0_12, %W_Row_Loop_begin12 ], [ %w_sum_3_11, %53 ]" [conv/conv_1.cpp:26]   --->   Operation 1284 'phi' 'w_sum_1_12' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1285 [1/1] (0.00ns)   --->   "%wc_0_12 = phi i2 [ 0, %W_Row_Loop_begin12 ], [ %add_ln21_11, %53 ]" [conv/conv_1.cpp:21]   --->   Operation 1285 'phi' 'wc_0_12' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1286 [1/1] (0.95ns)   --->   "%icmp_ln21_12 = icmp eq i2 %wc_0_12, -1" [conv/conv_1.cpp:21]   --->   Operation 1286 'icmp' 'icmp_ln21_12' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1287 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1287 'speclooptripcount' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1288 [1/1] (1.56ns)   --->   "%add_ln21_11 = add i2 %wc_0_12, 1" [conv/conv_1.cpp:21]   --->   Operation 1288 'add' 'add_ln21_11' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1289 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_12, label %W_Row_Loop_end12, label %53" [conv/conv_1.cpp:21]   --->   Operation 1289 'br' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1290 [1/1] (0.00ns)   --->   "%zext_ln26_97 = zext i2 %wc_0_12 to i5" [conv/conv_1.cpp:26]   --->   Operation 1290 'zext' 'zext_ln26_97' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_101 : Operation 1291 [1/1] (1.78ns)   --->   "%add_ln26_79 = add i5 %sub_ln26_24, %zext_ln26_97" [conv/conv_1.cpp:26]   --->   Operation 1291 'add' 'add_ln26_79' <Predicate = (!icmp_ln21_12)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1292 [1/1] (0.00ns)   --->   "%tmp_227_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_79, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1292 'bitconcatenate' 'tmp_227_cast' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_101 : Operation 1293 [1/1] (1.73ns)   --->   "%add_ln26_80 = add i10 %tmp_227_cast, %zext_ln35_31" [conv/conv_1.cpp:26]   --->   Operation 1293 'add' 'add_ln26_80' <Predicate = (!icmp_ln21_12)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1294 [1/1] (0.00ns)   --->   "%zext_ln26_99 = zext i10 %add_ln26_80 to i64" [conv/conv_1.cpp:26]   --->   Operation 1294 'zext' 'zext_ln26_99' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_101 : Operation 1295 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_12 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_99" [conv/conv_1.cpp:26]   --->   Operation 1295 'getelementptr' 'conv_1_weights_0_add_12' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_101 : Operation 1296 [1/1] (0.00ns)   --->   "%or_ln26_2 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 true, i2 %wc_0_12)" [conv/conv_1.cpp:26]   --->   Operation 1296 'bitconcatenate' 'or_ln26_2' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_101 : Operation 1297 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i3 %or_ln26_2 to i4" [conv/conv_1.cpp:26]   --->   Operation 1297 'sext' 'sext_ln26' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_101 : Operation 1298 [1/1] (0.00ns)   --->   "%zext_ln26_100 = zext i4 %sext_ln26 to i11" [conv/conv_1.cpp:26]   --->   Operation 1298 'zext' 'zext_ln26_100' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_101 : Operation 1299 [1/1] (1.63ns)   --->   "%add_ln26_81 = add i11 %sub_ln26_25, %zext_ln26_100" [conv/conv_1.cpp:26]   --->   Operation 1299 'add' 'add_ln26_81' <Predicate = (!icmp_ln21_12)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1300 [1/1] (0.00ns)   --->   "%sext_ln26_16 = sext i11 %add_ln26_81 to i64" [conv/conv_1.cpp:26]   --->   Operation 1300 'sext' 'sext_ln26_16' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_101 : Operation 1301 [1/1] (0.00ns)   --->   "%conv_input_addr_12 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_16" [conv/conv_1.cpp:26]   --->   Operation 1301 'getelementptr' 'conv_input_addr_12' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_101 : Operation 1302 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_12 = load float* %conv_1_weights_0_add_12, align 4" [conv/conv_1.cpp:26]   --->   Operation 1302 'load' 'conv_1_weights_0_loa_12' <Predicate = (!icmp_ln21_12)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_101 : Operation 1303 [2/2] (3.25ns)   --->   "%conv_input_load_12 = load float* %conv_input_addr_12, align 4" [conv/conv_1.cpp:26]   --->   Operation 1303 'load' 'conv_input_load_12' <Predicate = (!icmp_ln21_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_101 : Operation 1304 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_65) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1304 'specregionend' 'empty_84' <Predicate = (icmp_ln21_12)> <Delay = 0.00>
ST_101 : Operation 1305 [1/1] (0.00ns)   --->   "br label %51" [conv/conv_1.cpp:18]   --->   Operation 1305 'br' <Predicate = (icmp_ln21_12)> <Delay = 0.00>

State 102 <SV = 17> <Delay = 15.6>
ST_102 : Operation 1306 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_12 = load float* %conv_1_weights_0_add_12, align 4" [conv/conv_1.cpp:26]   --->   Operation 1306 'load' 'conv_1_weights_0_loa_12' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_102 : Operation 1307 [1/2] (3.25ns)   --->   "%conv_input_load_12 = load float* %conv_input_addr_12, align 4" [conv/conv_1.cpp:26]   --->   Operation 1307 'load' 'conv_input_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_102 : Operation 1308 [2/2] (12.3ns)   --->   "%tmp_1_11 = fmul float %conv_1_weights_0_loa_12, %conv_input_load_12" [conv/conv_1.cpp:26]   --->   Operation 1308 'fmul' 'tmp_1_11' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 18> <Delay = 34.9>
ST_103 : Operation 1309 [1/2] (12.3ns)   --->   "%tmp_1_11 = fmul float %conv_1_weights_0_loa_12, %conv_input_load_12" [conv/conv_1.cpp:26]   --->   Operation 1309 'fmul' 'tmp_1_11' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1310 [2/2] (22.5ns)   --->   "%w_sum_3_11 = fadd float %w_sum_1_12, %tmp_1_11" [conv/conv_1.cpp:26]   --->   Operation 1310 'fadd' 'w_sum_3_11' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 19> <Delay = 22.5>
ST_104 : Operation 1311 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1311 'specloopname' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1312 [1/2] (22.5ns)   --->   "%w_sum_3_11 = fadd float %w_sum_1_12, %tmp_1_11" [conv/conv_1.cpp:26]   --->   Operation 1312 'fadd' 'w_sum_3_11' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1313 [1/1] (0.00ns)   --->   "br label %52" [conv/conv_1.cpp:21]   --->   Operation 1313 'br' <Predicate = true> <Delay = 0.00>

State 105 <SV = 16> <Delay = 25.8>
ST_105 : Operation 1314 [1/2] (3.25ns)   --->   "%conv_1_bias_load_12 = load float* %conv_1_bias_addr_12, align 4" [conv/conv_1.cpp:31]   --->   Operation 1314 'load' 'conv_1_bias_load_12' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_105 : Operation 1315 [2/2] (22.5ns)   --->   "%w_sum_12 = fadd float %w_sum_0_12, %conv_1_bias_load_12" [conv/conv_1.cpp:31]   --->   Operation 1315 'fadd' 'w_sum_12' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 17> <Delay = 33.5>
ST_106 : Operation 1316 [1/2] (22.5ns)   --->   "%w_sum_12 = fadd float %w_sum_0_12, %conv_1_bias_load_12" [conv/conv_1.cpp:31]   --->   Operation 1316 'fadd' 'w_sum_12' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1317 [1/1] (0.00ns)   --->   "%bitcast_ln34_12 = bitcast float %w_sum_12 to i32" [conv/conv_1.cpp:34]   --->   Operation 1317 'bitcast' 'bitcast_ln34_12' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1318 [1/1] (0.00ns)   --->   "%tmp_102 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_12, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1318 'partselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1319 [1/1] (0.00ns)   --->   "%trunc_ln34_12 = trunc i32 %bitcast_ln34_12 to i23" [conv/conv_1.cpp:34]   --->   Operation 1319 'trunc' 'trunc_ln34_12' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1320 [1/1] (1.55ns)   --->   "%icmp_ln34_24 = icmp ne i8 %tmp_102, -1" [conv/conv_1.cpp:34]   --->   Operation 1320 'icmp' 'icmp_ln34_24' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1321 [1/1] (2.44ns)   --->   "%icmp_ln34_25 = icmp eq i23 %trunc_ln34_12, 0" [conv/conv_1.cpp:34]   --->   Operation 1321 'icmp' 'icmp_ln34_25' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1322 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_12)   --->   "%or_ln34_12 = or i1 %icmp_ln34_25, %icmp_ln34_24" [conv/conv_1.cpp:34]   --->   Operation 1322 'or' 'or_ln34_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1323 [1/1] (6.78ns)   --->   "%tmp_103 = fcmp ogt float %w_sum_12, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1323 'fcmp' 'tmp_103' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1324 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_12)   --->   "%and_ln34_12 = and i1 %or_ln34_12, %tmp_103" [conv/conv_1.cpp:34]   --->   Operation 1324 'and' 'and_ln34_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1325 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_12 = select i1 %and_ln34_12, float %w_sum_12, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1325 'select' 'select_ln34_12' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_106 : Operation 1326 [1/1] (3.25ns)   --->   "store float %select_ln34_12, float* %conv_out_addr_12, align 4" [conv/conv_1.cpp:35]   --->   Operation 1326 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_106 : Operation 1327 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_59) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1327 'specregionend' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1328 [1/1] (0.00ns)   --->   "br label %50" [conv/conv_1.cpp:14]   --->   Operation 1328 'br' <Predicate = true> <Delay = 0.00>

State 107 <SV = 15> <Delay = 1.94>
ST_107 : Operation 1329 [1/1] (0.00ns)   --->   "%f_0_13 = phi i6 [ 0, %Col_Loop12 ], [ %add_ln14_13, %Filter1_Loop_end13 ]" [conv/conv_1.cpp:14]   --->   Operation 1329 'phi' 'f_0_13' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1330 [1/1] (1.42ns)   --->   "%icmp_ln14_13 = icmp eq i6 %f_0_13, -32" [conv/conv_1.cpp:14]   --->   Operation 1330 'icmp' 'icmp_ln14_13' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1331 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 1331 'speclooptripcount' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1332 [1/1] (1.82ns)   --->   "%add_ln14_13 = add i6 %f_0_13, 1" [conv/conv_1.cpp:14]   --->   Operation 1332 'add' 'add_ln14_13' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1333 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_13, label %Col_Loop13, label %Filter1_Loop_begin13" [conv/conv_1.cpp:14]   --->   Operation 1333 'br' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1334 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1334 'specloopname' <Predicate = (!icmp_ln14_13)> <Delay = 0.00>
ST_107 : Operation 1335 [1/1] (0.00ns)   --->   "%tmp_64 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1335 'specregionbegin' 'tmp_64' <Predicate = (!icmp_ln14_13)> <Delay = 0.00>
ST_107 : Operation 1336 [1/1] (0.00ns)   --->   "%zext_ln26_58 = zext i6 %f_0_13 to i64" [conv/conv_1.cpp:26]   --->   Operation 1336 'zext' 'zext_ln26_58' <Predicate = (!icmp_ln14_13)> <Delay = 0.00>
ST_107 : Operation 1337 [1/1] (0.00ns)   --->   "%zext_ln35_33 = zext i6 %f_0_13 to i10" [conv/conv_1.cpp:35]   --->   Operation 1337 'zext' 'zext_ln35_33' <Predicate = (!icmp_ln14_13)> <Delay = 0.00>
ST_107 : Operation 1338 [1/1] (0.00ns)   --->   "%zext_ln35_34 = zext i6 %f_0_13 to i15" [conv/conv_1.cpp:35]   --->   Operation 1338 'zext' 'zext_ln35_34' <Predicate = (!icmp_ln14_13)> <Delay = 0.00>
ST_107 : Operation 1339 [1/1] (1.94ns)   --->   "%add_ln35_30 = add i15 %add_ln35_11, %zext_ln35_34" [conv/conv_1.cpp:35]   --->   Operation 1339 'add' 'add_ln35_30' <Predicate = (!icmp_ln14_13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1340 [1/1] (0.00ns)   --->   "%zext_ln35_35 = zext i15 %add_ln35_30 to i64" [conv/conv_1.cpp:35]   --->   Operation 1340 'zext' 'zext_ln35_35' <Predicate = (!icmp_ln14_13)> <Delay = 0.00>
ST_107 : Operation 1341 [1/1] (0.00ns)   --->   "%conv_out_addr_13 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_35" [conv/conv_1.cpp:35]   --->   Operation 1341 'getelementptr' 'conv_out_addr_13' <Predicate = (!icmp_ln14_13)> <Delay = 0.00>
ST_107 : Operation 1342 [1/1] (1.76ns)   --->   "br label %55" [conv/conv_1.cpp:18]   --->   Operation 1342 'br' <Predicate = (!icmp_ln14_13)> <Delay = 1.76>
ST_107 : Operation 1343 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_58) nounwind" [conv/conv_1.cpp:40]   --->   Operation 1343 'specregionend' 'empty_86' <Predicate = (icmp_ln14_13)> <Delay = 0.00>
ST_107 : Operation 1344 [1/1] (0.00ns)   --->   "%tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv_1.cpp:12]   --->   Operation 1344 'specregionbegin' 'tmp_63' <Predicate = (icmp_ln14_13)> <Delay = 0.00>
ST_107 : Operation 1345 [1/1] (1.76ns)   --->   "br label %58" [conv/conv_1.cpp:14]   --->   Operation 1345 'br' <Predicate = (icmp_ln14_13)> <Delay = 1.76>

State 108 <SV = 16> <Delay = 3.51>
ST_108 : Operation 1346 [1/1] (0.00ns)   --->   "%wr_0_13 = phi i2 [ 0, %Filter1_Loop_begin13 ], [ %add_ln18_13, %W_Row_Loop_end13 ]" [conv/conv_1.cpp:18]   --->   Operation 1346 'phi' 'wr_0_13' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1347 [1/1] (0.00ns)   --->   "%w_sum_0_13 = phi float [ 0.000000e+00, %Filter1_Loop_begin13 ], [ %w_sum_1_13, %W_Row_Loop_end13 ]" [conv/conv_1.cpp:26]   --->   Operation 1347 'phi' 'w_sum_0_13' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1348 [1/1] (0.00ns)   --->   "%zext_ln18_13 = zext i2 %wr_0_13 to i5" [conv/conv_1.cpp:18]   --->   Operation 1348 'zext' 'zext_ln18_13' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1349 [1/1] (0.95ns)   --->   "%icmp_ln18_13 = icmp eq i2 %wr_0_13, -1" [conv/conv_1.cpp:18]   --->   Operation 1349 'icmp' 'icmp_ln18_13' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1350 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1350 'speclooptripcount' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1351 [1/1] (1.56ns)   --->   "%add_ln18_13 = add i2 %wr_0_13, 1" [conv/conv_1.cpp:18]   --->   Operation 1351 'add' 'add_ln18_13' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1352 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_13, label %Filter1_Loop_end13, label %W_Row_Loop_begin13" [conv/conv_1.cpp:18]   --->   Operation 1352 'br' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1353 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1353 'specloopname' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_108 : Operation 1354 [1/1] (0.00ns)   --->   "%tmp_68 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1354 'specregionbegin' 'tmp_68' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_108 : Operation 1355 [1/1] (0.00ns)   --->   "%tmp_189 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_13, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1355 'bitconcatenate' 'tmp_189' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_108 : Operation 1356 [1/1] (0.00ns)   --->   "%zext_ln26_94 = zext i4 %tmp_189 to i5" [conv/conv_1.cpp:26]   --->   Operation 1356 'zext' 'zext_ln26_94' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_108 : Operation 1357 [1/1] (1.73ns)   --->   "%sub_ln26_26 = sub i5 %zext_ln26_94, %zext_ln18_13" [conv/conv_1.cpp:26]   --->   Operation 1357 'sub' 'sub_ln26_26' <Predicate = (!icmp_ln18_13)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1358 [1/1] (1.78ns)   --->   "%add_ln26_13 = add i5 %zext_ln18_13, %r_0" [conv/conv_1.cpp:26]   --->   Operation 1358 'add' 'add_ln26_13' <Predicate = (!icmp_ln18_13)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1359 [1/1] (0.00ns)   --->   "%tmp_190 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_13, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1359 'bitconcatenate' 'tmp_190' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_108 : Operation 1360 [1/1] (0.00ns)   --->   "%zext_ln26_95 = zext i10 %tmp_190 to i11" [conv/conv_1.cpp:26]   --->   Operation 1360 'zext' 'zext_ln26_95' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_108 : Operation 1361 [1/1] (0.00ns)   --->   "%tmp_191 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_13, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1361 'bitconcatenate' 'tmp_191' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_108 : Operation 1362 [1/1] (0.00ns)   --->   "%zext_ln26_96 = zext i7 %tmp_191 to i11" [conv/conv_1.cpp:26]   --->   Operation 1362 'zext' 'zext_ln26_96' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_108 : Operation 1363 [1/1] (1.73ns)   --->   "%sub_ln26_27 = sub i11 %zext_ln26_95, %zext_ln26_96" [conv/conv_1.cpp:26]   --->   Operation 1363 'sub' 'sub_ln26_27' <Predicate = (!icmp_ln18_13)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1364 [1/1] (1.76ns)   --->   "br label %56" [conv/conv_1.cpp:21]   --->   Operation 1364 'br' <Predicate = (!icmp_ln18_13)> <Delay = 1.76>
ST_108 : Operation 1365 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_13 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_58" [conv/conv_1.cpp:31]   --->   Operation 1365 'getelementptr' 'conv_1_bias_addr_13' <Predicate = (icmp_ln18_13)> <Delay = 0.00>
ST_108 : Operation 1366 [2/2] (3.25ns)   --->   "%conv_1_bias_load_13 = load float* %conv_1_bias_addr_13, align 4" [conv/conv_1.cpp:31]   --->   Operation 1366 'load' 'conv_1_bias_load_13' <Predicate = (icmp_ln18_13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 109 <SV = 17> <Delay = 6.76>
ST_109 : Operation 1367 [1/1] (0.00ns)   --->   "%w_sum_1_13 = phi float [ %w_sum_0_13, %W_Row_Loop_begin13 ], [ %w_sum_3_12, %57 ]" [conv/conv_1.cpp:26]   --->   Operation 1367 'phi' 'w_sum_1_13' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1368 [1/1] (0.00ns)   --->   "%wc_0_13 = phi i2 [ 0, %W_Row_Loop_begin13 ], [ %add_ln21_12, %57 ]" [conv/conv_1.cpp:21]   --->   Operation 1368 'phi' 'wc_0_13' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1369 [1/1] (0.00ns)   --->   "%zext_ln21_8 = zext i2 %wc_0_13 to i3" [conv/conv_1.cpp:21]   --->   Operation 1369 'zext' 'zext_ln21_8' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1370 [1/1] (0.95ns)   --->   "%icmp_ln21_13 = icmp eq i2 %wc_0_13, -1" [conv/conv_1.cpp:21]   --->   Operation 1370 'icmp' 'icmp_ln21_13' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1371 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1371 'speclooptripcount' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1372 [1/1] (1.56ns)   --->   "%add_ln21_12 = add i2 %wc_0_13, 1" [conv/conv_1.cpp:21]   --->   Operation 1372 'add' 'add_ln21_12' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1373 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_13, label %W_Row_Loop_end13, label %57" [conv/conv_1.cpp:21]   --->   Operation 1373 'br' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1374 [1/1] (0.00ns)   --->   "%zext_ln26_105 = zext i2 %wc_0_13 to i5" [conv/conv_1.cpp:26]   --->   Operation 1374 'zext' 'zext_ln26_105' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_109 : Operation 1375 [1/1] (1.78ns)   --->   "%add_ln26_82 = add i5 %zext_ln26_105, %sub_ln26_26" [conv/conv_1.cpp:26]   --->   Operation 1375 'add' 'add_ln26_82' <Predicate = (!icmp_ln21_13)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1376 [1/1] (0.00ns)   --->   "%tmp_232_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_82, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1376 'bitconcatenate' 'tmp_232_cast' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_109 : Operation 1377 [1/1] (1.73ns)   --->   "%add_ln26_83 = add i10 %zext_ln35_33, %tmp_232_cast" [conv/conv_1.cpp:26]   --->   Operation 1377 'add' 'add_ln26_83' <Predicate = (!icmp_ln21_13)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1378 [1/1] (0.00ns)   --->   "%zext_ln26_106 = zext i10 %add_ln26_83 to i64" [conv/conv_1.cpp:26]   --->   Operation 1378 'zext' 'zext_ln26_106' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_109 : Operation 1379 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_13 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_106" [conv/conv_1.cpp:26]   --->   Operation 1379 'getelementptr' 'conv_1_weights_0_add_13' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_109 : Operation 1380 [1/1] (1.65ns)   --->   "%add_ln26_35 = add i3 %zext_ln21_8, -3" [conv/conv_1.cpp:26]   --->   Operation 1380 'add' 'add_ln26_35' <Predicate = (!icmp_ln21_13)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1381 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i3 %add_ln26_35 to i4" [conv/conv_1.cpp:26]   --->   Operation 1381 'sext' 'sext_ln26_1' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_109 : Operation 1382 [1/1] (0.00ns)   --->   "%zext_ln26_107 = zext i4 %sext_ln26_1 to i11" [conv/conv_1.cpp:26]   --->   Operation 1382 'zext' 'zext_ln26_107' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_109 : Operation 1383 [1/1] (1.63ns)   --->   "%add_ln26_84 = add i11 %zext_ln26_107, %sub_ln26_27" [conv/conv_1.cpp:26]   --->   Operation 1383 'add' 'add_ln26_84' <Predicate = (!icmp_ln21_13)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1384 [1/1] (0.00ns)   --->   "%sext_ln26_17 = sext i11 %add_ln26_84 to i64" [conv/conv_1.cpp:26]   --->   Operation 1384 'sext' 'sext_ln26_17' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_109 : Operation 1385 [1/1] (0.00ns)   --->   "%conv_input_addr_13 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_17" [conv/conv_1.cpp:26]   --->   Operation 1385 'getelementptr' 'conv_input_addr_13' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_109 : Operation 1386 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_13 = load float* %conv_1_weights_0_add_13, align 4" [conv/conv_1.cpp:26]   --->   Operation 1386 'load' 'conv_1_weights_0_loa_13' <Predicate = (!icmp_ln21_13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_109 : Operation 1387 [2/2] (3.25ns)   --->   "%conv_input_load_13 = load float* %conv_input_addr_13, align 4" [conv/conv_1.cpp:26]   --->   Operation 1387 'load' 'conv_input_load_13' <Predicate = (!icmp_ln21_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_109 : Operation 1388 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_68) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1388 'specregionend' 'empty_90' <Predicate = (icmp_ln21_13)> <Delay = 0.00>
ST_109 : Operation 1389 [1/1] (0.00ns)   --->   "br label %55" [conv/conv_1.cpp:18]   --->   Operation 1389 'br' <Predicate = (icmp_ln21_13)> <Delay = 0.00>

State 110 <SV = 18> <Delay = 15.6>
ST_110 : Operation 1390 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_13 = load float* %conv_1_weights_0_add_13, align 4" [conv/conv_1.cpp:26]   --->   Operation 1390 'load' 'conv_1_weights_0_loa_13' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_110 : Operation 1391 [1/2] (3.25ns)   --->   "%conv_input_load_13 = load float* %conv_input_addr_13, align 4" [conv/conv_1.cpp:26]   --->   Operation 1391 'load' 'conv_input_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_110 : Operation 1392 [2/2] (12.3ns)   --->   "%tmp_1_12 = fmul float %conv_1_weights_0_loa_13, %conv_input_load_13" [conv/conv_1.cpp:26]   --->   Operation 1392 'fmul' 'tmp_1_12' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 19> <Delay = 34.9>
ST_111 : Operation 1393 [1/2] (12.3ns)   --->   "%tmp_1_12 = fmul float %conv_1_weights_0_loa_13, %conv_input_load_13" [conv/conv_1.cpp:26]   --->   Operation 1393 'fmul' 'tmp_1_12' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1394 [2/2] (22.5ns)   --->   "%w_sum_3_12 = fadd float %w_sum_1_13, %tmp_1_12" [conv/conv_1.cpp:26]   --->   Operation 1394 'fadd' 'w_sum_3_12' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 20> <Delay = 22.5>
ST_112 : Operation 1395 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1395 'specloopname' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1396 [1/2] (22.5ns)   --->   "%w_sum_3_12 = fadd float %w_sum_1_13, %tmp_1_12" [conv/conv_1.cpp:26]   --->   Operation 1396 'fadd' 'w_sum_3_12' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1397 [1/1] (0.00ns)   --->   "br label %56" [conv/conv_1.cpp:21]   --->   Operation 1397 'br' <Predicate = true> <Delay = 0.00>

State 113 <SV = 17> <Delay = 25.8>
ST_113 : Operation 1398 [1/2] (3.25ns)   --->   "%conv_1_bias_load_13 = load float* %conv_1_bias_addr_13, align 4" [conv/conv_1.cpp:31]   --->   Operation 1398 'load' 'conv_1_bias_load_13' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_113 : Operation 1399 [2/2] (22.5ns)   --->   "%w_sum_13 = fadd float %w_sum_0_13, %conv_1_bias_load_13" [conv/conv_1.cpp:31]   --->   Operation 1399 'fadd' 'w_sum_13' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 18> <Delay = 33.5>
ST_114 : Operation 1400 [1/2] (22.5ns)   --->   "%w_sum_13 = fadd float %w_sum_0_13, %conv_1_bias_load_13" [conv/conv_1.cpp:31]   --->   Operation 1400 'fadd' 'w_sum_13' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1401 [1/1] (0.00ns)   --->   "%bitcast_ln34_13 = bitcast float %w_sum_13 to i32" [conv/conv_1.cpp:34]   --->   Operation 1401 'bitcast' 'bitcast_ln34_13' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1402 [1/1] (0.00ns)   --->   "%tmp_104 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_13, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1402 'partselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1403 [1/1] (0.00ns)   --->   "%trunc_ln34_13 = trunc i32 %bitcast_ln34_13 to i23" [conv/conv_1.cpp:34]   --->   Operation 1403 'trunc' 'trunc_ln34_13' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1404 [1/1] (1.55ns)   --->   "%icmp_ln34_26 = icmp ne i8 %tmp_104, -1" [conv/conv_1.cpp:34]   --->   Operation 1404 'icmp' 'icmp_ln34_26' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1405 [1/1] (2.44ns)   --->   "%icmp_ln34_27 = icmp eq i23 %trunc_ln34_13, 0" [conv/conv_1.cpp:34]   --->   Operation 1405 'icmp' 'icmp_ln34_27' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1406 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_13)   --->   "%or_ln34_13 = or i1 %icmp_ln34_27, %icmp_ln34_26" [conv/conv_1.cpp:34]   --->   Operation 1406 'or' 'or_ln34_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1407 [1/1] (6.78ns)   --->   "%tmp_105 = fcmp ogt float %w_sum_13, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1407 'fcmp' 'tmp_105' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1408 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_13)   --->   "%and_ln34_13 = and i1 %or_ln34_13, %tmp_105" [conv/conv_1.cpp:34]   --->   Operation 1408 'and' 'and_ln34_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1409 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_13 = select i1 %and_ln34_13, float %w_sum_13, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1409 'select' 'select_ln34_13' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_114 : Operation 1410 [1/1] (3.25ns)   --->   "store float %select_ln34_13, float* %conv_out_addr_13, align 4" [conv/conv_1.cpp:35]   --->   Operation 1410 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_114 : Operation 1411 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_64) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1411 'specregionend' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1412 [1/1] (0.00ns)   --->   "br label %54" [conv/conv_1.cpp:14]   --->   Operation 1412 'br' <Predicate = true> <Delay = 0.00>

State 115 <SV = 16> <Delay = 1.82>
ST_115 : Operation 1413 [1/1] (0.00ns)   --->   "%f_0_14 = phi i6 [ 0, %Col_Loop13 ], [ %add_ln14_14, %Filter1_Loop_end14 ]" [conv/conv_1.cpp:14]   --->   Operation 1413 'phi' 'f_0_14' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1414 [1/1] (1.42ns)   --->   "%icmp_ln14_14 = icmp eq i6 %f_0_14, -32" [conv/conv_1.cpp:14]   --->   Operation 1414 'icmp' 'icmp_ln14_14' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1415 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 1415 'speclooptripcount' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1416 [1/1] (1.82ns)   --->   "%add_ln14_14 = add i6 %f_0_14, 1" [conv/conv_1.cpp:14]   --->   Operation 1416 'add' 'add_ln14_14' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1417 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_14, label %Col_Loop14, label %Filter1_Loop_begin14" [conv/conv_1.cpp:14]   --->   Operation 1417 'br' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1418 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1418 'specloopname' <Predicate = (!icmp_ln14_14)> <Delay = 0.00>
ST_115 : Operation 1419 [1/1] (0.00ns)   --->   "%tmp_67 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1419 'specregionbegin' 'tmp_67' <Predicate = (!icmp_ln14_14)> <Delay = 0.00>
ST_115 : Operation 1420 [1/1] (0.00ns)   --->   "%zext_ln26_63 = zext i6 %f_0_14 to i64" [conv/conv_1.cpp:26]   --->   Operation 1420 'zext' 'zext_ln26_63' <Predicate = (!icmp_ln14_14)> <Delay = 0.00>
ST_115 : Operation 1421 [1/1] (0.00ns)   --->   "%zext_ln35_36 = zext i6 %f_0_14 to i10" [conv/conv_1.cpp:35]   --->   Operation 1421 'zext' 'zext_ln35_36' <Predicate = (!icmp_ln14_14)> <Delay = 0.00>
ST_115 : Operation 1422 [1/1] (0.00ns)   --->   "%tmp_187 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln35_12, i32 6, i32 14)" [conv/conv_1.cpp:35]   --->   Operation 1422 'partselect' 'tmp_187' <Predicate = (!icmp_ln14_14)> <Delay = 0.00>
ST_115 : Operation 1423 [1/1] (0.00ns)   --->   "%tmp_188 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_187, i6 %f_0_14)" [conv/conv_1.cpp:35]   --->   Operation 1423 'bitconcatenate' 'tmp_188' <Predicate = (!icmp_ln14_14)> <Delay = 0.00>
ST_115 : Operation 1424 [1/1] (0.00ns)   --->   "%zext_ln35_37 = zext i15 %tmp_188 to i64" [conv/conv_1.cpp:35]   --->   Operation 1424 'zext' 'zext_ln35_37' <Predicate = (!icmp_ln14_14)> <Delay = 0.00>
ST_115 : Operation 1425 [1/1] (0.00ns)   --->   "%conv_out_addr_14 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_37" [conv/conv_1.cpp:35]   --->   Operation 1425 'getelementptr' 'conv_out_addr_14' <Predicate = (!icmp_ln14_14)> <Delay = 0.00>
ST_115 : Operation 1426 [1/1] (1.76ns)   --->   "br label %59" [conv/conv_1.cpp:18]   --->   Operation 1426 'br' <Predicate = (!icmp_ln14_14)> <Delay = 1.76>
ST_115 : Operation 1427 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_63) nounwind" [conv/conv_1.cpp:40]   --->   Operation 1427 'specregionend' 'empty_92' <Predicate = (icmp_ln14_14)> <Delay = 0.00>
ST_115 : Operation 1428 [1/1] (0.00ns)   --->   "%tmp_66 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv_1.cpp:12]   --->   Operation 1428 'specregionbegin' 'tmp_66' <Predicate = (icmp_ln14_14)> <Delay = 0.00>
ST_115 : Operation 1429 [1/1] (1.76ns)   --->   "br label %62" [conv/conv_1.cpp:14]   --->   Operation 1429 'br' <Predicate = (icmp_ln14_14)> <Delay = 1.76>

State 116 <SV = 17> <Delay = 3.51>
ST_116 : Operation 1430 [1/1] (0.00ns)   --->   "%wr_0_14 = phi i2 [ 0, %Filter1_Loop_begin14 ], [ %add_ln18_14, %W_Row_Loop_end14 ]" [conv/conv_1.cpp:18]   --->   Operation 1430 'phi' 'wr_0_14' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1431 [1/1] (0.00ns)   --->   "%w_sum_0_14 = phi float [ 0.000000e+00, %Filter1_Loop_begin14 ], [ %w_sum_1_14, %W_Row_Loop_end14 ]" [conv/conv_1.cpp:26]   --->   Operation 1431 'phi' 'w_sum_0_14' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1432 [1/1] (0.00ns)   --->   "%zext_ln18_14 = zext i2 %wr_0_14 to i5" [conv/conv_1.cpp:18]   --->   Operation 1432 'zext' 'zext_ln18_14' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1433 [1/1] (0.95ns)   --->   "%icmp_ln18_14 = icmp eq i2 %wr_0_14, -1" [conv/conv_1.cpp:18]   --->   Operation 1433 'icmp' 'icmp_ln18_14' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1434 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1434 'speclooptripcount' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1435 [1/1] (1.56ns)   --->   "%add_ln18_14 = add i2 %wr_0_14, 1" [conv/conv_1.cpp:18]   --->   Operation 1435 'add' 'add_ln18_14' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1436 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_14, label %Filter1_Loop_end14, label %W_Row_Loop_begin14" [conv/conv_1.cpp:18]   --->   Operation 1436 'br' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1437 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1437 'specloopname' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_116 : Operation 1438 [1/1] (0.00ns)   --->   "%tmp_71 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1438 'specregionbegin' 'tmp_71' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_116 : Operation 1439 [1/1] (0.00ns)   --->   "%tmp_192 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_14, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1439 'bitconcatenate' 'tmp_192' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_116 : Operation 1440 [1/1] (0.00ns)   --->   "%zext_ln26_101 = zext i4 %tmp_192 to i5" [conv/conv_1.cpp:26]   --->   Operation 1440 'zext' 'zext_ln26_101' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_116 : Operation 1441 [1/1] (1.73ns)   --->   "%sub_ln26_28 = sub i5 %zext_ln26_101, %zext_ln18_14" [conv/conv_1.cpp:26]   --->   Operation 1441 'sub' 'sub_ln26_28' <Predicate = (!icmp_ln18_14)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1442 [1/1] (1.78ns)   --->   "%add_ln26_14 = add i5 %zext_ln18_14, %r_0" [conv/conv_1.cpp:26]   --->   Operation 1442 'add' 'add_ln26_14' <Predicate = (!icmp_ln18_14)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1443 [1/1] (0.00ns)   --->   "%tmp_193 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_14, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1443 'bitconcatenate' 'tmp_193' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_116 : Operation 1444 [1/1] (0.00ns)   --->   "%zext_ln26_102 = zext i10 %tmp_193 to i11" [conv/conv_1.cpp:26]   --->   Operation 1444 'zext' 'zext_ln26_102' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_116 : Operation 1445 [1/1] (0.00ns)   --->   "%tmp_194 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_14, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1445 'bitconcatenate' 'tmp_194' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_116 : Operation 1446 [1/1] (0.00ns)   --->   "%zext_ln26_104 = zext i7 %tmp_194 to i11" [conv/conv_1.cpp:26]   --->   Operation 1446 'zext' 'zext_ln26_104' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_116 : Operation 1447 [1/1] (1.73ns)   --->   "%sub_ln26_29 = sub i11 %zext_ln26_102, %zext_ln26_104" [conv/conv_1.cpp:26]   --->   Operation 1447 'sub' 'sub_ln26_29' <Predicate = (!icmp_ln18_14)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1448 [1/1] (1.76ns)   --->   "br label %60" [conv/conv_1.cpp:21]   --->   Operation 1448 'br' <Predicate = (!icmp_ln18_14)> <Delay = 1.76>
ST_116 : Operation 1449 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_14 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_63" [conv/conv_1.cpp:31]   --->   Operation 1449 'getelementptr' 'conv_1_bias_addr_14' <Predicate = (icmp_ln18_14)> <Delay = 0.00>
ST_116 : Operation 1450 [2/2] (3.25ns)   --->   "%conv_1_bias_load_14 = load float* %conv_1_bias_addr_14, align 4" [conv/conv_1.cpp:31]   --->   Operation 1450 'load' 'conv_1_bias_load_14' <Predicate = (icmp_ln18_14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 117 <SV = 18> <Delay = 6.76>
ST_117 : Operation 1451 [1/1] (0.00ns)   --->   "%w_sum_1_14 = phi float [ %w_sum_0_14, %W_Row_Loop_begin14 ], [ %w_sum_3_13, %61 ]" [conv/conv_1.cpp:26]   --->   Operation 1451 'phi' 'w_sum_1_14' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1452 [1/1] (0.00ns)   --->   "%wc_0_14 = phi i2 [ 0, %W_Row_Loop_begin14 ], [ %add_ln21_13, %61 ]" [conv/conv_1.cpp:21]   --->   Operation 1452 'phi' 'wc_0_14' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1453 [1/1] (0.00ns)   --->   "%zext_ln21_9 = zext i2 %wc_0_14 to i5" [conv/conv_1.cpp:21]   --->   Operation 1453 'zext' 'zext_ln21_9' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1454 [1/1] (0.95ns)   --->   "%icmp_ln21_14 = icmp eq i2 %wc_0_14, -1" [conv/conv_1.cpp:21]   --->   Operation 1454 'icmp' 'icmp_ln21_14' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1455 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1455 'speclooptripcount' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1456 [1/1] (1.56ns)   --->   "%add_ln21_13 = add i2 %wc_0_14, 1" [conv/conv_1.cpp:21]   --->   Operation 1456 'add' 'add_ln21_13' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1457 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_14, label %W_Row_Loop_end14, label %61" [conv/conv_1.cpp:21]   --->   Operation 1457 'br' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1458 [1/1] (0.00ns)   --->   "%zext_ln26_112 = zext i2 %wc_0_14 to i5" [conv/conv_1.cpp:26]   --->   Operation 1458 'zext' 'zext_ln26_112' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_117 : Operation 1459 [1/1] (1.78ns)   --->   "%add_ln26_85 = add i5 %zext_ln26_112, %sub_ln26_28" [conv/conv_1.cpp:26]   --->   Operation 1459 'add' 'add_ln26_85' <Predicate = (!icmp_ln21_14)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1460 [1/1] (0.00ns)   --->   "%tmp_240_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_85, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1460 'bitconcatenate' 'tmp_240_cast' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_117 : Operation 1461 [1/1] (1.73ns)   --->   "%add_ln26_86 = add i10 %zext_ln35_36, %tmp_240_cast" [conv/conv_1.cpp:26]   --->   Operation 1461 'add' 'add_ln26_86' <Predicate = (!icmp_ln21_14)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1462 [1/1] (0.00ns)   --->   "%zext_ln26_114 = zext i10 %add_ln26_86 to i64" [conv/conv_1.cpp:26]   --->   Operation 1462 'zext' 'zext_ln26_114' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_117 : Operation 1463 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_14 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_114" [conv/conv_1.cpp:26]   --->   Operation 1463 'getelementptr' 'conv_1_weights_0_add_14' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_117 : Operation 1464 [1/1] (1.78ns)   --->   "%add_ln26_36 = add i5 %zext_ln21_9, 14" [conv/conv_1.cpp:26]   --->   Operation 1464 'add' 'add_ln26_36' <Predicate = (!icmp_ln21_14)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1465 [1/1] (0.00ns)   --->   "%zext_ln26_115 = zext i5 %add_ln26_36 to i11" [conv/conv_1.cpp:26]   --->   Operation 1465 'zext' 'zext_ln26_115' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_117 : Operation 1466 [1/1] (1.63ns)   --->   "%add_ln26_87 = add i11 %zext_ln26_115, %sub_ln26_29" [conv/conv_1.cpp:26]   --->   Operation 1466 'add' 'add_ln26_87' <Predicate = (!icmp_ln21_14)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1467 [1/1] (0.00ns)   --->   "%sext_ln26_18 = sext i11 %add_ln26_87 to i64" [conv/conv_1.cpp:26]   --->   Operation 1467 'sext' 'sext_ln26_18' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_117 : Operation 1468 [1/1] (0.00ns)   --->   "%conv_input_addr_14 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_18" [conv/conv_1.cpp:26]   --->   Operation 1468 'getelementptr' 'conv_input_addr_14' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_117 : Operation 1469 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_14 = load float* %conv_1_weights_0_add_14, align 4" [conv/conv_1.cpp:26]   --->   Operation 1469 'load' 'conv_1_weights_0_loa_14' <Predicate = (!icmp_ln21_14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_117 : Operation 1470 [2/2] (3.25ns)   --->   "%conv_input_load_14 = load float* %conv_input_addr_14, align 4" [conv/conv_1.cpp:26]   --->   Operation 1470 'load' 'conv_input_load_14' <Predicate = (!icmp_ln21_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_117 : Operation 1471 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_71) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1471 'specregionend' 'empty_96' <Predicate = (icmp_ln21_14)> <Delay = 0.00>
ST_117 : Operation 1472 [1/1] (0.00ns)   --->   "br label %59" [conv/conv_1.cpp:18]   --->   Operation 1472 'br' <Predicate = (icmp_ln21_14)> <Delay = 0.00>

State 118 <SV = 19> <Delay = 15.6>
ST_118 : Operation 1473 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_14 = load float* %conv_1_weights_0_add_14, align 4" [conv/conv_1.cpp:26]   --->   Operation 1473 'load' 'conv_1_weights_0_loa_14' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_118 : Operation 1474 [1/2] (3.25ns)   --->   "%conv_input_load_14 = load float* %conv_input_addr_14, align 4" [conv/conv_1.cpp:26]   --->   Operation 1474 'load' 'conv_input_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_118 : Operation 1475 [2/2] (12.3ns)   --->   "%tmp_1_13 = fmul float %conv_1_weights_0_loa_14, %conv_input_load_14" [conv/conv_1.cpp:26]   --->   Operation 1475 'fmul' 'tmp_1_13' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 20> <Delay = 34.9>
ST_119 : Operation 1476 [1/2] (12.3ns)   --->   "%tmp_1_13 = fmul float %conv_1_weights_0_loa_14, %conv_input_load_14" [conv/conv_1.cpp:26]   --->   Operation 1476 'fmul' 'tmp_1_13' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1477 [2/2] (22.5ns)   --->   "%w_sum_3_13 = fadd float %w_sum_1_14, %tmp_1_13" [conv/conv_1.cpp:26]   --->   Operation 1477 'fadd' 'w_sum_3_13' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 21> <Delay = 22.5>
ST_120 : Operation 1478 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1478 'specloopname' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1479 [1/2] (22.5ns)   --->   "%w_sum_3_13 = fadd float %w_sum_1_14, %tmp_1_13" [conv/conv_1.cpp:26]   --->   Operation 1479 'fadd' 'w_sum_3_13' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1480 [1/1] (0.00ns)   --->   "br label %60" [conv/conv_1.cpp:21]   --->   Operation 1480 'br' <Predicate = true> <Delay = 0.00>

State 121 <SV = 18> <Delay = 25.8>
ST_121 : Operation 1481 [1/2] (3.25ns)   --->   "%conv_1_bias_load_14 = load float* %conv_1_bias_addr_14, align 4" [conv/conv_1.cpp:31]   --->   Operation 1481 'load' 'conv_1_bias_load_14' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_121 : Operation 1482 [2/2] (22.5ns)   --->   "%w_sum_14 = fadd float %w_sum_0_14, %conv_1_bias_load_14" [conv/conv_1.cpp:31]   --->   Operation 1482 'fadd' 'w_sum_14' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 19> <Delay = 33.5>
ST_122 : Operation 1483 [1/2] (22.5ns)   --->   "%w_sum_14 = fadd float %w_sum_0_14, %conv_1_bias_load_14" [conv/conv_1.cpp:31]   --->   Operation 1483 'fadd' 'w_sum_14' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1484 [1/1] (0.00ns)   --->   "%bitcast_ln34_14 = bitcast float %w_sum_14 to i32" [conv/conv_1.cpp:34]   --->   Operation 1484 'bitcast' 'bitcast_ln34_14' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1485 [1/1] (0.00ns)   --->   "%tmp_106 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_14, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1485 'partselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1486 [1/1] (0.00ns)   --->   "%trunc_ln34_14 = trunc i32 %bitcast_ln34_14 to i23" [conv/conv_1.cpp:34]   --->   Operation 1486 'trunc' 'trunc_ln34_14' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1487 [1/1] (1.55ns)   --->   "%icmp_ln34_28 = icmp ne i8 %tmp_106, -1" [conv/conv_1.cpp:34]   --->   Operation 1487 'icmp' 'icmp_ln34_28' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1488 [1/1] (2.44ns)   --->   "%icmp_ln34_29 = icmp eq i23 %trunc_ln34_14, 0" [conv/conv_1.cpp:34]   --->   Operation 1488 'icmp' 'icmp_ln34_29' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1489 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_14)   --->   "%or_ln34_14 = or i1 %icmp_ln34_29, %icmp_ln34_28" [conv/conv_1.cpp:34]   --->   Operation 1489 'or' 'or_ln34_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1490 [1/1] (6.78ns)   --->   "%tmp_107 = fcmp ogt float %w_sum_14, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1490 'fcmp' 'tmp_107' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1491 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_14)   --->   "%and_ln34_14 = and i1 %or_ln34_14, %tmp_107" [conv/conv_1.cpp:34]   --->   Operation 1491 'and' 'and_ln34_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1492 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_14 = select i1 %and_ln34_14, float %w_sum_14, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1492 'select' 'select_ln34_14' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_122 : Operation 1493 [1/1] (3.25ns)   --->   "store float %select_ln34_14, float* %conv_out_addr_14, align 4" [conv/conv_1.cpp:35]   --->   Operation 1493 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_122 : Operation 1494 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_67) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1494 'specregionend' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1495 [1/1] (0.00ns)   --->   "br label %58" [conv/conv_1.cpp:14]   --->   Operation 1495 'br' <Predicate = true> <Delay = 0.00>

State 123 <SV = 17> <Delay = 1.94>
ST_123 : Operation 1496 [1/1] (0.00ns)   --->   "%f_0_15 = phi i6 [ 0, %Col_Loop14 ], [ %add_ln14_15, %Filter1_Loop_end15 ]" [conv/conv_1.cpp:14]   --->   Operation 1496 'phi' 'f_0_15' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1497 [1/1] (1.42ns)   --->   "%icmp_ln14_15 = icmp eq i6 %f_0_15, -32" [conv/conv_1.cpp:14]   --->   Operation 1497 'icmp' 'icmp_ln14_15' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1498 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 1498 'speclooptripcount' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1499 [1/1] (1.82ns)   --->   "%add_ln14_15 = add i6 %f_0_15, 1" [conv/conv_1.cpp:14]   --->   Operation 1499 'add' 'add_ln14_15' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1500 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_15, label %Col_Loop15, label %Filter1_Loop_begin15" [conv/conv_1.cpp:14]   --->   Operation 1500 'br' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1501 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1501 'specloopname' <Predicate = (!icmp_ln14_15)> <Delay = 0.00>
ST_123 : Operation 1502 [1/1] (0.00ns)   --->   "%tmp_70 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1502 'specregionbegin' 'tmp_70' <Predicate = (!icmp_ln14_15)> <Delay = 0.00>
ST_123 : Operation 1503 [1/1] (0.00ns)   --->   "%zext_ln26_68 = zext i6 %f_0_15 to i64" [conv/conv_1.cpp:26]   --->   Operation 1503 'zext' 'zext_ln26_68' <Predicate = (!icmp_ln14_15)> <Delay = 0.00>
ST_123 : Operation 1504 [1/1] (0.00ns)   --->   "%zext_ln35_38 = zext i6 %f_0_15 to i10" [conv/conv_1.cpp:35]   --->   Operation 1504 'zext' 'zext_ln35_38' <Predicate = (!icmp_ln14_15)> <Delay = 0.00>
ST_123 : Operation 1505 [1/1] (0.00ns)   --->   "%zext_ln35_39 = zext i6 %f_0_15 to i15" [conv/conv_1.cpp:35]   --->   Operation 1505 'zext' 'zext_ln35_39' <Predicate = (!icmp_ln14_15)> <Delay = 0.00>
ST_123 : Operation 1506 [1/1] (1.94ns)   --->   "%add_ln35_31 = add i15 %add_ln35_13, %zext_ln35_39" [conv/conv_1.cpp:35]   --->   Operation 1506 'add' 'add_ln35_31' <Predicate = (!icmp_ln14_15)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1507 [1/1] (0.00ns)   --->   "%zext_ln35_40 = zext i15 %add_ln35_31 to i64" [conv/conv_1.cpp:35]   --->   Operation 1507 'zext' 'zext_ln35_40' <Predicate = (!icmp_ln14_15)> <Delay = 0.00>
ST_123 : Operation 1508 [1/1] (0.00ns)   --->   "%conv_out_addr_15 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_40" [conv/conv_1.cpp:35]   --->   Operation 1508 'getelementptr' 'conv_out_addr_15' <Predicate = (!icmp_ln14_15)> <Delay = 0.00>
ST_123 : Operation 1509 [1/1] (1.76ns)   --->   "br label %63" [conv/conv_1.cpp:18]   --->   Operation 1509 'br' <Predicate = (!icmp_ln14_15)> <Delay = 1.76>
ST_123 : Operation 1510 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_66) nounwind" [conv/conv_1.cpp:40]   --->   Operation 1510 'specregionend' 'empty_98' <Predicate = (icmp_ln14_15)> <Delay = 0.00>
ST_123 : Operation 1511 [1/1] (0.00ns)   --->   "%tmp_69 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv_1.cpp:12]   --->   Operation 1511 'specregionbegin' 'tmp_69' <Predicate = (icmp_ln14_15)> <Delay = 0.00>
ST_123 : Operation 1512 [1/1] (1.76ns)   --->   "br label %66" [conv/conv_1.cpp:14]   --->   Operation 1512 'br' <Predicate = (icmp_ln14_15)> <Delay = 1.76>

State 124 <SV = 18> <Delay = 3.51>
ST_124 : Operation 1513 [1/1] (0.00ns)   --->   "%wr_0_15 = phi i2 [ 0, %Filter1_Loop_begin15 ], [ %add_ln18_15, %W_Row_Loop_end15 ]" [conv/conv_1.cpp:18]   --->   Operation 1513 'phi' 'wr_0_15' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1514 [1/1] (0.00ns)   --->   "%w_sum_0_15 = phi float [ 0.000000e+00, %Filter1_Loop_begin15 ], [ %w_sum_1_15, %W_Row_Loop_end15 ]" [conv/conv_1.cpp:26]   --->   Operation 1514 'phi' 'w_sum_0_15' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1515 [1/1] (0.00ns)   --->   "%zext_ln18_15 = zext i2 %wr_0_15 to i5" [conv/conv_1.cpp:18]   --->   Operation 1515 'zext' 'zext_ln18_15' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1516 [1/1] (0.95ns)   --->   "%icmp_ln18_15 = icmp eq i2 %wr_0_15, -1" [conv/conv_1.cpp:18]   --->   Operation 1516 'icmp' 'icmp_ln18_15' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1517 [1/1] (0.00ns)   --->   "%empty_101 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1517 'speclooptripcount' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1518 [1/1] (1.56ns)   --->   "%add_ln18_15 = add i2 %wr_0_15, 1" [conv/conv_1.cpp:18]   --->   Operation 1518 'add' 'add_ln18_15' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1519 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_15, label %Filter1_Loop_end15, label %W_Row_Loop_begin15" [conv/conv_1.cpp:18]   --->   Operation 1519 'br' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1520 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1520 'specloopname' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_124 : Operation 1521 [1/1] (0.00ns)   --->   "%tmp_74 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1521 'specregionbegin' 'tmp_74' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_124 : Operation 1522 [1/1] (0.00ns)   --->   "%tmp_197 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_15, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1522 'bitconcatenate' 'tmp_197' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_124 : Operation 1523 [1/1] (0.00ns)   --->   "%zext_ln26_109 = zext i4 %tmp_197 to i5" [conv/conv_1.cpp:26]   --->   Operation 1523 'zext' 'zext_ln26_109' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_124 : Operation 1524 [1/1] (1.73ns)   --->   "%sub_ln26_30 = sub i5 %zext_ln26_109, %zext_ln18_15" [conv/conv_1.cpp:26]   --->   Operation 1524 'sub' 'sub_ln26_30' <Predicate = (!icmp_ln18_15)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1525 [1/1] (1.78ns)   --->   "%add_ln26_15 = add i5 %zext_ln18_15, %r_0" [conv/conv_1.cpp:26]   --->   Operation 1525 'add' 'add_ln26_15' <Predicate = (!icmp_ln18_15)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1526 [1/1] (0.00ns)   --->   "%tmp_198 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_15, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1526 'bitconcatenate' 'tmp_198' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_124 : Operation 1527 [1/1] (0.00ns)   --->   "%zext_ln26_110 = zext i10 %tmp_198 to i11" [conv/conv_1.cpp:26]   --->   Operation 1527 'zext' 'zext_ln26_110' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_124 : Operation 1528 [1/1] (0.00ns)   --->   "%tmp_199 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_15, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1528 'bitconcatenate' 'tmp_199' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_124 : Operation 1529 [1/1] (0.00ns)   --->   "%zext_ln26_111 = zext i7 %tmp_199 to i11" [conv/conv_1.cpp:26]   --->   Operation 1529 'zext' 'zext_ln26_111' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_124 : Operation 1530 [1/1] (1.73ns)   --->   "%sub_ln26_31 = sub i11 %zext_ln26_110, %zext_ln26_111" [conv/conv_1.cpp:26]   --->   Operation 1530 'sub' 'sub_ln26_31' <Predicate = (!icmp_ln18_15)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1531 [1/1] (1.76ns)   --->   "br label %64" [conv/conv_1.cpp:21]   --->   Operation 1531 'br' <Predicate = (!icmp_ln18_15)> <Delay = 1.76>
ST_124 : Operation 1532 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_15 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_68" [conv/conv_1.cpp:31]   --->   Operation 1532 'getelementptr' 'conv_1_bias_addr_15' <Predicate = (icmp_ln18_15)> <Delay = 0.00>
ST_124 : Operation 1533 [2/2] (3.25ns)   --->   "%conv_1_bias_load_15 = load float* %conv_1_bias_addr_15, align 4" [conv/conv_1.cpp:31]   --->   Operation 1533 'load' 'conv_1_bias_load_15' <Predicate = (icmp_ln18_15)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 125 <SV = 19> <Delay = 6.76>
ST_125 : Operation 1534 [1/1] (0.00ns)   --->   "%w_sum_1_15 = phi float [ %w_sum_0_15, %W_Row_Loop_begin15 ], [ %w_sum_3_14, %65 ]" [conv/conv_1.cpp:26]   --->   Operation 1534 'phi' 'w_sum_1_15' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1535 [1/1] (0.00ns)   --->   "%wc_0_15 = phi i2 [ 0, %W_Row_Loop_begin15 ], [ %add_ln21_14, %65 ]" [conv/conv_1.cpp:21]   --->   Operation 1535 'phi' 'wc_0_15' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1536 [1/1] (0.00ns)   --->   "%zext_ln21_10 = zext i2 %wc_0_15 to i5" [conv/conv_1.cpp:21]   --->   Operation 1536 'zext' 'zext_ln21_10' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1537 [1/1] (0.95ns)   --->   "%icmp_ln21_15 = icmp eq i2 %wc_0_15, -1" [conv/conv_1.cpp:21]   --->   Operation 1537 'icmp' 'icmp_ln21_15' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1538 [1/1] (0.00ns)   --->   "%empty_103 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1538 'speclooptripcount' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1539 [1/1] (1.56ns)   --->   "%add_ln21_14 = add i2 %wc_0_15, 1" [conv/conv_1.cpp:21]   --->   Operation 1539 'add' 'add_ln21_14' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1540 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_15, label %W_Row_Loop_end15, label %65" [conv/conv_1.cpp:21]   --->   Operation 1540 'br' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1541 [1/1] (0.00ns)   --->   "%zext_ln26_120 = zext i2 %wc_0_15 to i5" [conv/conv_1.cpp:26]   --->   Operation 1541 'zext' 'zext_ln26_120' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_125 : Operation 1542 [1/1] (1.78ns)   --->   "%add_ln26_88 = add i5 %zext_ln26_120, %sub_ln26_30" [conv/conv_1.cpp:26]   --->   Operation 1542 'add' 'add_ln26_88' <Predicate = (!icmp_ln21_15)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1543 [1/1] (0.00ns)   --->   "%tmp_245_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_88, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1543 'bitconcatenate' 'tmp_245_cast' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_125 : Operation 1544 [1/1] (1.73ns)   --->   "%add_ln26_89 = add i10 %zext_ln35_38, %tmp_245_cast" [conv/conv_1.cpp:26]   --->   Operation 1544 'add' 'add_ln26_89' <Predicate = (!icmp_ln21_15)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1545 [1/1] (0.00ns)   --->   "%zext_ln26_121 = zext i10 %add_ln26_89 to i64" [conv/conv_1.cpp:26]   --->   Operation 1545 'zext' 'zext_ln26_121' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_125 : Operation 1546 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_15 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_121" [conv/conv_1.cpp:26]   --->   Operation 1546 'getelementptr' 'conv_1_weights_0_add_15' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_125 : Operation 1547 [1/1] (1.78ns)   --->   "%add_ln26_37 = add i5 %zext_ln21_10, 15" [conv/conv_1.cpp:26]   --->   Operation 1547 'add' 'add_ln26_37' <Predicate = (!icmp_ln21_15)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1548 [1/1] (0.00ns)   --->   "%zext_ln26_122 = zext i5 %add_ln26_37 to i11" [conv/conv_1.cpp:26]   --->   Operation 1548 'zext' 'zext_ln26_122' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_125 : Operation 1549 [1/1] (1.63ns)   --->   "%add_ln26_90 = add i11 %zext_ln26_122, %sub_ln26_31" [conv/conv_1.cpp:26]   --->   Operation 1549 'add' 'add_ln26_90' <Predicate = (!icmp_ln21_15)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1550 [1/1] (0.00ns)   --->   "%sext_ln26_19 = sext i11 %add_ln26_90 to i64" [conv/conv_1.cpp:26]   --->   Operation 1550 'sext' 'sext_ln26_19' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_125 : Operation 1551 [1/1] (0.00ns)   --->   "%conv_input_addr_15 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_19" [conv/conv_1.cpp:26]   --->   Operation 1551 'getelementptr' 'conv_input_addr_15' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_125 : Operation 1552 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_15 = load float* %conv_1_weights_0_add_15, align 4" [conv/conv_1.cpp:26]   --->   Operation 1552 'load' 'conv_1_weights_0_loa_15' <Predicate = (!icmp_ln21_15)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_125 : Operation 1553 [2/2] (3.25ns)   --->   "%conv_input_load_15 = load float* %conv_input_addr_15, align 4" [conv/conv_1.cpp:26]   --->   Operation 1553 'load' 'conv_input_load_15' <Predicate = (!icmp_ln21_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_125 : Operation 1554 [1/1] (0.00ns)   --->   "%empty_102 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_74) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1554 'specregionend' 'empty_102' <Predicate = (icmp_ln21_15)> <Delay = 0.00>
ST_125 : Operation 1555 [1/1] (0.00ns)   --->   "br label %63" [conv/conv_1.cpp:18]   --->   Operation 1555 'br' <Predicate = (icmp_ln21_15)> <Delay = 0.00>

State 126 <SV = 20> <Delay = 15.6>
ST_126 : Operation 1556 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_15 = load float* %conv_1_weights_0_add_15, align 4" [conv/conv_1.cpp:26]   --->   Operation 1556 'load' 'conv_1_weights_0_loa_15' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_126 : Operation 1557 [1/2] (3.25ns)   --->   "%conv_input_load_15 = load float* %conv_input_addr_15, align 4" [conv/conv_1.cpp:26]   --->   Operation 1557 'load' 'conv_input_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_126 : Operation 1558 [2/2] (12.3ns)   --->   "%tmp_1_14 = fmul float %conv_1_weights_0_loa_15, %conv_input_load_15" [conv/conv_1.cpp:26]   --->   Operation 1558 'fmul' 'tmp_1_14' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 21> <Delay = 34.9>
ST_127 : Operation 1559 [1/2] (12.3ns)   --->   "%tmp_1_14 = fmul float %conv_1_weights_0_loa_15, %conv_input_load_15" [conv/conv_1.cpp:26]   --->   Operation 1559 'fmul' 'tmp_1_14' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1560 [2/2] (22.5ns)   --->   "%w_sum_3_14 = fadd float %w_sum_1_15, %tmp_1_14" [conv/conv_1.cpp:26]   --->   Operation 1560 'fadd' 'w_sum_3_14' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 22> <Delay = 22.5>
ST_128 : Operation 1561 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1561 'specloopname' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1562 [1/2] (22.5ns)   --->   "%w_sum_3_14 = fadd float %w_sum_1_15, %tmp_1_14" [conv/conv_1.cpp:26]   --->   Operation 1562 'fadd' 'w_sum_3_14' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1563 [1/1] (0.00ns)   --->   "br label %64" [conv/conv_1.cpp:21]   --->   Operation 1563 'br' <Predicate = true> <Delay = 0.00>

State 129 <SV = 19> <Delay = 25.8>
ST_129 : Operation 1564 [1/2] (3.25ns)   --->   "%conv_1_bias_load_15 = load float* %conv_1_bias_addr_15, align 4" [conv/conv_1.cpp:31]   --->   Operation 1564 'load' 'conv_1_bias_load_15' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_129 : Operation 1565 [2/2] (22.5ns)   --->   "%w_sum_15 = fadd float %w_sum_0_15, %conv_1_bias_load_15" [conv/conv_1.cpp:31]   --->   Operation 1565 'fadd' 'w_sum_15' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 20> <Delay = 33.5>
ST_130 : Operation 1566 [1/2] (22.5ns)   --->   "%w_sum_15 = fadd float %w_sum_0_15, %conv_1_bias_load_15" [conv/conv_1.cpp:31]   --->   Operation 1566 'fadd' 'w_sum_15' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1567 [1/1] (0.00ns)   --->   "%bitcast_ln34_15 = bitcast float %w_sum_15 to i32" [conv/conv_1.cpp:34]   --->   Operation 1567 'bitcast' 'bitcast_ln34_15' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1568 [1/1] (0.00ns)   --->   "%tmp_108 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_15, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1568 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1569 [1/1] (0.00ns)   --->   "%trunc_ln34_15 = trunc i32 %bitcast_ln34_15 to i23" [conv/conv_1.cpp:34]   --->   Operation 1569 'trunc' 'trunc_ln34_15' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1570 [1/1] (1.55ns)   --->   "%icmp_ln34_30 = icmp ne i8 %tmp_108, -1" [conv/conv_1.cpp:34]   --->   Operation 1570 'icmp' 'icmp_ln34_30' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1571 [1/1] (2.44ns)   --->   "%icmp_ln34_31 = icmp eq i23 %trunc_ln34_15, 0" [conv/conv_1.cpp:34]   --->   Operation 1571 'icmp' 'icmp_ln34_31' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1572 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_15)   --->   "%or_ln34_15 = or i1 %icmp_ln34_31, %icmp_ln34_30" [conv/conv_1.cpp:34]   --->   Operation 1572 'or' 'or_ln34_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1573 [1/1] (6.78ns)   --->   "%tmp_109 = fcmp ogt float %w_sum_15, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1573 'fcmp' 'tmp_109' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1574 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_15)   --->   "%and_ln34_15 = and i1 %or_ln34_15, %tmp_109" [conv/conv_1.cpp:34]   --->   Operation 1574 'and' 'and_ln34_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1575 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_15 = select i1 %and_ln34_15, float %w_sum_15, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1575 'select' 'select_ln34_15' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_130 : Operation 1576 [1/1] (3.25ns)   --->   "store float %select_ln34_15, float* %conv_out_addr_15, align 4" [conv/conv_1.cpp:35]   --->   Operation 1576 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_130 : Operation 1577 [1/1] (0.00ns)   --->   "%empty_100 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_70) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1577 'specregionend' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1578 [1/1] (0.00ns)   --->   "br label %62" [conv/conv_1.cpp:14]   --->   Operation 1578 'br' <Predicate = true> <Delay = 0.00>

State 131 <SV = 18> <Delay = 1.82>
ST_131 : Operation 1579 [1/1] (0.00ns)   --->   "%f_0_16 = phi i6 [ 0, %Col_Loop15 ], [ %add_ln14_16, %Filter1_Loop_end16 ]" [conv/conv_1.cpp:14]   --->   Operation 1579 'phi' 'f_0_16' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1580 [1/1] (1.42ns)   --->   "%icmp_ln14_16 = icmp eq i6 %f_0_16, -32" [conv/conv_1.cpp:14]   --->   Operation 1580 'icmp' 'icmp_ln14_16' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1581 [1/1] (0.00ns)   --->   "%empty_105 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 1581 'speclooptripcount' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1582 [1/1] (1.82ns)   --->   "%add_ln14_16 = add i6 %f_0_16, 1" [conv/conv_1.cpp:14]   --->   Operation 1582 'add' 'add_ln14_16' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1583 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_16, label %Col_Loop16, label %Filter1_Loop_begin16" [conv/conv_1.cpp:14]   --->   Operation 1583 'br' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1584 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1584 'specloopname' <Predicate = (!icmp_ln14_16)> <Delay = 0.00>
ST_131 : Operation 1585 [1/1] (0.00ns)   --->   "%tmp_73 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1585 'specregionbegin' 'tmp_73' <Predicate = (!icmp_ln14_16)> <Delay = 0.00>
ST_131 : Operation 1586 [1/1] (0.00ns)   --->   "%zext_ln26_73 = zext i6 %f_0_16 to i64" [conv/conv_1.cpp:26]   --->   Operation 1586 'zext' 'zext_ln26_73' <Predicate = (!icmp_ln14_16)> <Delay = 0.00>
ST_131 : Operation 1587 [1/1] (0.00ns)   --->   "%zext_ln35_41 = zext i6 %f_0_16 to i10" [conv/conv_1.cpp:35]   --->   Operation 1587 'zext' 'zext_ln35_41' <Predicate = (!icmp_ln14_16)> <Delay = 0.00>
ST_131 : Operation 1588 [1/1] (0.00ns)   --->   "%tmp_195 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln35_14, i32 6, i32 14)" [conv/conv_1.cpp:35]   --->   Operation 1588 'partselect' 'tmp_195' <Predicate = (!icmp_ln14_16)> <Delay = 0.00>
ST_131 : Operation 1589 [1/1] (0.00ns)   --->   "%tmp_196 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_195, i6 %f_0_16)" [conv/conv_1.cpp:35]   --->   Operation 1589 'bitconcatenate' 'tmp_196' <Predicate = (!icmp_ln14_16)> <Delay = 0.00>
ST_131 : Operation 1590 [1/1] (0.00ns)   --->   "%zext_ln35_42 = zext i15 %tmp_196 to i64" [conv/conv_1.cpp:35]   --->   Operation 1590 'zext' 'zext_ln35_42' <Predicate = (!icmp_ln14_16)> <Delay = 0.00>
ST_131 : Operation 1591 [1/1] (0.00ns)   --->   "%conv_out_addr_16 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_42" [conv/conv_1.cpp:35]   --->   Operation 1591 'getelementptr' 'conv_out_addr_16' <Predicate = (!icmp_ln14_16)> <Delay = 0.00>
ST_131 : Operation 1592 [1/1] (1.76ns)   --->   "br label %67" [conv/conv_1.cpp:18]   --->   Operation 1592 'br' <Predicate = (!icmp_ln14_16)> <Delay = 1.76>
ST_131 : Operation 1593 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_69) nounwind" [conv/conv_1.cpp:40]   --->   Operation 1593 'specregionend' 'empty_104' <Predicate = (icmp_ln14_16)> <Delay = 0.00>
ST_131 : Operation 1594 [1/1] (0.00ns)   --->   "%tmp_72 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv_1.cpp:12]   --->   Operation 1594 'specregionbegin' 'tmp_72' <Predicate = (icmp_ln14_16)> <Delay = 0.00>
ST_131 : Operation 1595 [1/1] (1.76ns)   --->   "br label %70" [conv/conv_1.cpp:14]   --->   Operation 1595 'br' <Predicate = (icmp_ln14_16)> <Delay = 1.76>

State 132 <SV = 19> <Delay = 3.51>
ST_132 : Operation 1596 [1/1] (0.00ns)   --->   "%wr_0_16 = phi i2 [ 0, %Filter1_Loop_begin16 ], [ %add_ln18_16, %W_Row_Loop_end16 ]" [conv/conv_1.cpp:18]   --->   Operation 1596 'phi' 'wr_0_16' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1597 [1/1] (0.00ns)   --->   "%w_sum_0_16 = phi float [ 0.000000e+00, %Filter1_Loop_begin16 ], [ %w_sum_1_16, %W_Row_Loop_end16 ]" [conv/conv_1.cpp:26]   --->   Operation 1597 'phi' 'w_sum_0_16' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1598 [1/1] (0.00ns)   --->   "%zext_ln18_16 = zext i2 %wr_0_16 to i5" [conv/conv_1.cpp:18]   --->   Operation 1598 'zext' 'zext_ln18_16' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1599 [1/1] (0.95ns)   --->   "%icmp_ln18_16 = icmp eq i2 %wr_0_16, -1" [conv/conv_1.cpp:18]   --->   Operation 1599 'icmp' 'icmp_ln18_16' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1600 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1600 'speclooptripcount' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1601 [1/1] (1.56ns)   --->   "%add_ln18_16 = add i2 %wr_0_16, 1" [conv/conv_1.cpp:18]   --->   Operation 1601 'add' 'add_ln18_16' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1602 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_16, label %Filter1_Loop_end16, label %W_Row_Loop_begin16" [conv/conv_1.cpp:18]   --->   Operation 1602 'br' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1603 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1603 'specloopname' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_132 : Operation 1604 [1/1] (0.00ns)   --->   "%tmp_77 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1604 'specregionbegin' 'tmp_77' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_132 : Operation 1605 [1/1] (0.00ns)   --->   "%tmp_200 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_16, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1605 'bitconcatenate' 'tmp_200' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_132 : Operation 1606 [1/1] (0.00ns)   --->   "%zext_ln26_116 = zext i4 %tmp_200 to i5" [conv/conv_1.cpp:26]   --->   Operation 1606 'zext' 'zext_ln26_116' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_132 : Operation 1607 [1/1] (1.73ns)   --->   "%sub_ln26_32 = sub i5 %zext_ln26_116, %zext_ln18_16" [conv/conv_1.cpp:26]   --->   Operation 1607 'sub' 'sub_ln26_32' <Predicate = (!icmp_ln18_16)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1608 [1/1] (1.78ns)   --->   "%add_ln26_16 = add i5 %zext_ln18_16, %r_0" [conv/conv_1.cpp:26]   --->   Operation 1608 'add' 'add_ln26_16' <Predicate = (!icmp_ln18_16)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1609 [1/1] (0.00ns)   --->   "%tmp_201 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_16, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1609 'bitconcatenate' 'tmp_201' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_132 : Operation 1610 [1/1] (0.00ns)   --->   "%zext_ln26_117 = zext i10 %tmp_201 to i11" [conv/conv_1.cpp:26]   --->   Operation 1610 'zext' 'zext_ln26_117' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_132 : Operation 1611 [1/1] (0.00ns)   --->   "%tmp_202 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_16, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1611 'bitconcatenate' 'tmp_202' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_132 : Operation 1612 [1/1] (0.00ns)   --->   "%zext_ln26_119 = zext i7 %tmp_202 to i11" [conv/conv_1.cpp:26]   --->   Operation 1612 'zext' 'zext_ln26_119' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_132 : Operation 1613 [1/1] (1.73ns)   --->   "%sub_ln26_33 = sub i11 %zext_ln26_117, %zext_ln26_119" [conv/conv_1.cpp:26]   --->   Operation 1613 'sub' 'sub_ln26_33' <Predicate = (!icmp_ln18_16)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1614 [1/1] (1.76ns)   --->   "br label %68" [conv/conv_1.cpp:21]   --->   Operation 1614 'br' <Predicate = (!icmp_ln18_16)> <Delay = 1.76>
ST_132 : Operation 1615 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_16 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_73" [conv/conv_1.cpp:31]   --->   Operation 1615 'getelementptr' 'conv_1_bias_addr_16' <Predicate = (icmp_ln18_16)> <Delay = 0.00>
ST_132 : Operation 1616 [2/2] (3.25ns)   --->   "%conv_1_bias_load_16 = load float* %conv_1_bias_addr_16, align 4" [conv/conv_1.cpp:31]   --->   Operation 1616 'load' 'conv_1_bias_load_16' <Predicate = (icmp_ln18_16)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 133 <SV = 20> <Delay = 6.76>
ST_133 : Operation 1617 [1/1] (0.00ns)   --->   "%w_sum_1_16 = phi float [ %w_sum_0_16, %W_Row_Loop_begin16 ], [ %w_sum_3_15, %69 ]" [conv/conv_1.cpp:26]   --->   Operation 1617 'phi' 'w_sum_1_16' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1618 [1/1] (0.00ns)   --->   "%wc_0_16 = phi i2 [ 0, %W_Row_Loop_begin16 ], [ %add_ln21_15, %69 ]" [conv/conv_1.cpp:21]   --->   Operation 1618 'phi' 'wc_0_16' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1619 [1/1] (0.95ns)   --->   "%icmp_ln21_16 = icmp eq i2 %wc_0_16, -1" [conv/conv_1.cpp:21]   --->   Operation 1619 'icmp' 'icmp_ln21_16' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1620 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1620 'speclooptripcount' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1621 [1/1] (1.56ns)   --->   "%add_ln21_15 = add i2 %wc_0_16, 1" [conv/conv_1.cpp:21]   --->   Operation 1621 'add' 'add_ln21_15' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1622 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_16, label %W_Row_Loop_end16, label %69" [conv/conv_1.cpp:21]   --->   Operation 1622 'br' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1623 [1/1] (0.00ns)   --->   "%zext_ln26_126 = zext i2 %wc_0_16 to i5" [conv/conv_1.cpp:26]   --->   Operation 1623 'zext' 'zext_ln26_126' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_133 : Operation 1624 [1/1] (1.78ns)   --->   "%add_ln26_91 = add i5 %sub_ln26_32, %zext_ln26_126" [conv/conv_1.cpp:26]   --->   Operation 1624 'add' 'add_ln26_91' <Predicate = (!icmp_ln21_16)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1625 [1/1] (0.00ns)   --->   "%tmp_253_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_91, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1625 'bitconcatenate' 'tmp_253_cast' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_133 : Operation 1626 [1/1] (1.73ns)   --->   "%add_ln26_92 = add i10 %tmp_253_cast, %zext_ln35_41" [conv/conv_1.cpp:26]   --->   Operation 1626 'add' 'add_ln26_92' <Predicate = (!icmp_ln21_16)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1627 [1/1] (0.00ns)   --->   "%zext_ln26_127 = zext i10 %add_ln26_92 to i64" [conv/conv_1.cpp:26]   --->   Operation 1627 'zext' 'zext_ln26_127' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_133 : Operation 1628 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_16 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_127" [conv/conv_1.cpp:26]   --->   Operation 1628 'getelementptr' 'conv_1_weights_0_add_16' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_133 : Operation 1629 [1/1] (0.00ns)   --->   "%or_ln26_3 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 -4, i2 %wc_0_16)" [conv/conv_1.cpp:26]   --->   Operation 1629 'bitconcatenate' 'or_ln26_3' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_133 : Operation 1630 [1/1] (0.00ns)   --->   "%zext_ln26_128 = zext i5 %or_ln26_3 to i11" [conv/conv_1.cpp:26]   --->   Operation 1630 'zext' 'zext_ln26_128' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_133 : Operation 1631 [1/1] (1.63ns)   --->   "%add_ln26_93 = add i11 %sub_ln26_33, %zext_ln26_128" [conv/conv_1.cpp:26]   --->   Operation 1631 'add' 'add_ln26_93' <Predicate = (!icmp_ln21_16)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1632 [1/1] (0.00ns)   --->   "%sext_ln26_20 = sext i11 %add_ln26_93 to i64" [conv/conv_1.cpp:26]   --->   Operation 1632 'sext' 'sext_ln26_20' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_133 : Operation 1633 [1/1] (0.00ns)   --->   "%conv_input_addr_16 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_20" [conv/conv_1.cpp:26]   --->   Operation 1633 'getelementptr' 'conv_input_addr_16' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_133 : Operation 1634 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_16 = load float* %conv_1_weights_0_add_16, align 4" [conv/conv_1.cpp:26]   --->   Operation 1634 'load' 'conv_1_weights_0_loa_16' <Predicate = (!icmp_ln21_16)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_133 : Operation 1635 [2/2] (3.25ns)   --->   "%conv_input_load_16 = load float* %conv_input_addr_16, align 4" [conv/conv_1.cpp:26]   --->   Operation 1635 'load' 'conv_input_load_16' <Predicate = (!icmp_ln21_16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_133 : Operation 1636 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_77) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1636 'specregionend' 'empty_108' <Predicate = (icmp_ln21_16)> <Delay = 0.00>
ST_133 : Operation 1637 [1/1] (0.00ns)   --->   "br label %67" [conv/conv_1.cpp:18]   --->   Operation 1637 'br' <Predicate = (icmp_ln21_16)> <Delay = 0.00>

State 134 <SV = 21> <Delay = 15.6>
ST_134 : Operation 1638 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_16 = load float* %conv_1_weights_0_add_16, align 4" [conv/conv_1.cpp:26]   --->   Operation 1638 'load' 'conv_1_weights_0_loa_16' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_134 : Operation 1639 [1/2] (3.25ns)   --->   "%conv_input_load_16 = load float* %conv_input_addr_16, align 4" [conv/conv_1.cpp:26]   --->   Operation 1639 'load' 'conv_input_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_134 : Operation 1640 [2/2] (12.3ns)   --->   "%tmp_1_15 = fmul float %conv_1_weights_0_loa_16, %conv_input_load_16" [conv/conv_1.cpp:26]   --->   Operation 1640 'fmul' 'tmp_1_15' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 22> <Delay = 34.9>
ST_135 : Operation 1641 [1/2] (12.3ns)   --->   "%tmp_1_15 = fmul float %conv_1_weights_0_loa_16, %conv_input_load_16" [conv/conv_1.cpp:26]   --->   Operation 1641 'fmul' 'tmp_1_15' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1642 [2/2] (22.5ns)   --->   "%w_sum_3_15 = fadd float %w_sum_1_16, %tmp_1_15" [conv/conv_1.cpp:26]   --->   Operation 1642 'fadd' 'w_sum_3_15' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 23> <Delay = 22.5>
ST_136 : Operation 1643 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1643 'specloopname' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1644 [1/2] (22.5ns)   --->   "%w_sum_3_15 = fadd float %w_sum_1_16, %tmp_1_15" [conv/conv_1.cpp:26]   --->   Operation 1644 'fadd' 'w_sum_3_15' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1645 [1/1] (0.00ns)   --->   "br label %68" [conv/conv_1.cpp:21]   --->   Operation 1645 'br' <Predicate = true> <Delay = 0.00>

State 137 <SV = 20> <Delay = 25.8>
ST_137 : Operation 1646 [1/2] (3.25ns)   --->   "%conv_1_bias_load_16 = load float* %conv_1_bias_addr_16, align 4" [conv/conv_1.cpp:31]   --->   Operation 1646 'load' 'conv_1_bias_load_16' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_137 : Operation 1647 [2/2] (22.5ns)   --->   "%w_sum_16 = fadd float %w_sum_0_16, %conv_1_bias_load_16" [conv/conv_1.cpp:31]   --->   Operation 1647 'fadd' 'w_sum_16' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 21> <Delay = 33.5>
ST_138 : Operation 1648 [1/2] (22.5ns)   --->   "%w_sum_16 = fadd float %w_sum_0_16, %conv_1_bias_load_16" [conv/conv_1.cpp:31]   --->   Operation 1648 'fadd' 'w_sum_16' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1649 [1/1] (0.00ns)   --->   "%bitcast_ln34_16 = bitcast float %w_sum_16 to i32" [conv/conv_1.cpp:34]   --->   Operation 1649 'bitcast' 'bitcast_ln34_16' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1650 [1/1] (0.00ns)   --->   "%tmp_110 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_16, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1650 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1651 [1/1] (0.00ns)   --->   "%trunc_ln34_16 = trunc i32 %bitcast_ln34_16 to i23" [conv/conv_1.cpp:34]   --->   Operation 1651 'trunc' 'trunc_ln34_16' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1652 [1/1] (1.55ns)   --->   "%icmp_ln34_32 = icmp ne i8 %tmp_110, -1" [conv/conv_1.cpp:34]   --->   Operation 1652 'icmp' 'icmp_ln34_32' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1653 [1/1] (2.44ns)   --->   "%icmp_ln34_33 = icmp eq i23 %trunc_ln34_16, 0" [conv/conv_1.cpp:34]   --->   Operation 1653 'icmp' 'icmp_ln34_33' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1654 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_16)   --->   "%or_ln34_16 = or i1 %icmp_ln34_33, %icmp_ln34_32" [conv/conv_1.cpp:34]   --->   Operation 1654 'or' 'or_ln34_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1655 [1/1] (6.78ns)   --->   "%tmp_111 = fcmp ogt float %w_sum_16, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1655 'fcmp' 'tmp_111' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1656 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_16)   --->   "%and_ln34_16 = and i1 %or_ln34_16, %tmp_111" [conv/conv_1.cpp:34]   --->   Operation 1656 'and' 'and_ln34_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1657 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_16 = select i1 %and_ln34_16, float %w_sum_16, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1657 'select' 'select_ln34_16' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 1658 [1/1] (3.25ns)   --->   "store float %select_ln34_16, float* %conv_out_addr_16, align 4" [conv/conv_1.cpp:35]   --->   Operation 1658 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_138 : Operation 1659 [1/1] (0.00ns)   --->   "%empty_106 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_73) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1659 'specregionend' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1660 [1/1] (0.00ns)   --->   "br label %66" [conv/conv_1.cpp:14]   --->   Operation 1660 'br' <Predicate = true> <Delay = 0.00>

State 139 <SV = 19> <Delay = 1.94>
ST_139 : Operation 1661 [1/1] (0.00ns)   --->   "%f_0_17 = phi i6 [ 0, %Col_Loop16 ], [ %add_ln14_17, %Filter1_Loop_end17 ]" [conv/conv_1.cpp:14]   --->   Operation 1661 'phi' 'f_0_17' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1662 [1/1] (1.42ns)   --->   "%icmp_ln14_17 = icmp eq i6 %f_0_17, -32" [conv/conv_1.cpp:14]   --->   Operation 1662 'icmp' 'icmp_ln14_17' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1663 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 1663 'speclooptripcount' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1664 [1/1] (1.82ns)   --->   "%add_ln14_17 = add i6 %f_0_17, 1" [conv/conv_1.cpp:14]   --->   Operation 1664 'add' 'add_ln14_17' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1665 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_17, label %Col_Loop17, label %Filter1_Loop_begin17" [conv/conv_1.cpp:14]   --->   Operation 1665 'br' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1666 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1666 'specloopname' <Predicate = (!icmp_ln14_17)> <Delay = 0.00>
ST_139 : Operation 1667 [1/1] (0.00ns)   --->   "%tmp_76 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1667 'specregionbegin' 'tmp_76' <Predicate = (!icmp_ln14_17)> <Delay = 0.00>
ST_139 : Operation 1668 [1/1] (0.00ns)   --->   "%zext_ln26_78 = zext i6 %f_0_17 to i64" [conv/conv_1.cpp:26]   --->   Operation 1668 'zext' 'zext_ln26_78' <Predicate = (!icmp_ln14_17)> <Delay = 0.00>
ST_139 : Operation 1669 [1/1] (0.00ns)   --->   "%zext_ln35_43 = zext i6 %f_0_17 to i10" [conv/conv_1.cpp:35]   --->   Operation 1669 'zext' 'zext_ln35_43' <Predicate = (!icmp_ln14_17)> <Delay = 0.00>
ST_139 : Operation 1670 [1/1] (0.00ns)   --->   "%zext_ln35_44 = zext i6 %f_0_17 to i15" [conv/conv_1.cpp:35]   --->   Operation 1670 'zext' 'zext_ln35_44' <Predicate = (!icmp_ln14_17)> <Delay = 0.00>
ST_139 : Operation 1671 [1/1] (1.94ns)   --->   "%add_ln35_32 = add i15 %add_ln35_15, %zext_ln35_44" [conv/conv_1.cpp:35]   --->   Operation 1671 'add' 'add_ln35_32' <Predicate = (!icmp_ln14_17)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1672 [1/1] (0.00ns)   --->   "%zext_ln35_45 = zext i15 %add_ln35_32 to i64" [conv/conv_1.cpp:35]   --->   Operation 1672 'zext' 'zext_ln35_45' <Predicate = (!icmp_ln14_17)> <Delay = 0.00>
ST_139 : Operation 1673 [1/1] (0.00ns)   --->   "%conv_out_addr_17 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_45" [conv/conv_1.cpp:35]   --->   Operation 1673 'getelementptr' 'conv_out_addr_17' <Predicate = (!icmp_ln14_17)> <Delay = 0.00>
ST_139 : Operation 1674 [1/1] (1.76ns)   --->   "br label %71" [conv/conv_1.cpp:18]   --->   Operation 1674 'br' <Predicate = (!icmp_ln14_17)> <Delay = 1.76>
ST_139 : Operation 1675 [1/1] (0.00ns)   --->   "%empty_110 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_72) nounwind" [conv/conv_1.cpp:40]   --->   Operation 1675 'specregionend' 'empty_110' <Predicate = (icmp_ln14_17)> <Delay = 0.00>
ST_139 : Operation 1676 [1/1] (0.00ns)   --->   "%tmp_75 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv_1.cpp:12]   --->   Operation 1676 'specregionbegin' 'tmp_75' <Predicate = (icmp_ln14_17)> <Delay = 0.00>
ST_139 : Operation 1677 [1/1] (1.76ns)   --->   "br label %74" [conv/conv_1.cpp:14]   --->   Operation 1677 'br' <Predicate = (icmp_ln14_17)> <Delay = 1.76>

State 140 <SV = 20> <Delay = 3.51>
ST_140 : Operation 1678 [1/1] (0.00ns)   --->   "%wr_0_17 = phi i2 [ 0, %Filter1_Loop_begin17 ], [ %add_ln18_17, %W_Row_Loop_end17 ]" [conv/conv_1.cpp:18]   --->   Operation 1678 'phi' 'wr_0_17' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1679 [1/1] (0.00ns)   --->   "%w_sum_0_17 = phi float [ 0.000000e+00, %Filter1_Loop_begin17 ], [ %w_sum_1_17, %W_Row_Loop_end17 ]" [conv/conv_1.cpp:26]   --->   Operation 1679 'phi' 'w_sum_0_17' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1680 [1/1] (0.00ns)   --->   "%zext_ln18_17 = zext i2 %wr_0_17 to i5" [conv/conv_1.cpp:18]   --->   Operation 1680 'zext' 'zext_ln18_17' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1681 [1/1] (0.95ns)   --->   "%icmp_ln18_17 = icmp eq i2 %wr_0_17, -1" [conv/conv_1.cpp:18]   --->   Operation 1681 'icmp' 'icmp_ln18_17' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1682 [1/1] (0.00ns)   --->   "%empty_113 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1682 'speclooptripcount' 'empty_113' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1683 [1/1] (1.56ns)   --->   "%add_ln18_17 = add i2 %wr_0_17, 1" [conv/conv_1.cpp:18]   --->   Operation 1683 'add' 'add_ln18_17' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1684 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_17, label %Filter1_Loop_end17, label %W_Row_Loop_begin17" [conv/conv_1.cpp:18]   --->   Operation 1684 'br' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1685 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1685 'specloopname' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_140 : Operation 1686 [1/1] (0.00ns)   --->   "%tmp_80 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1686 'specregionbegin' 'tmp_80' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_140 : Operation 1687 [1/1] (0.00ns)   --->   "%tmp_205 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_17, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1687 'bitconcatenate' 'tmp_205' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_140 : Operation 1688 [1/1] (0.00ns)   --->   "%zext_ln26_123 = zext i4 %tmp_205 to i5" [conv/conv_1.cpp:26]   --->   Operation 1688 'zext' 'zext_ln26_123' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_140 : Operation 1689 [1/1] (1.73ns)   --->   "%sub_ln26_34 = sub i5 %zext_ln26_123, %zext_ln18_17" [conv/conv_1.cpp:26]   --->   Operation 1689 'sub' 'sub_ln26_34' <Predicate = (!icmp_ln18_17)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1690 [1/1] (1.78ns)   --->   "%add_ln26_17 = add i5 %zext_ln18_17, %r_0" [conv/conv_1.cpp:26]   --->   Operation 1690 'add' 'add_ln26_17' <Predicate = (!icmp_ln18_17)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1691 [1/1] (0.00ns)   --->   "%tmp_206 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_17, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1691 'bitconcatenate' 'tmp_206' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_140 : Operation 1692 [1/1] (0.00ns)   --->   "%zext_ln26_124 = zext i10 %tmp_206 to i11" [conv/conv_1.cpp:26]   --->   Operation 1692 'zext' 'zext_ln26_124' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_140 : Operation 1693 [1/1] (0.00ns)   --->   "%tmp_207 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_17, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1693 'bitconcatenate' 'tmp_207' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_140 : Operation 1694 [1/1] (0.00ns)   --->   "%zext_ln26_125 = zext i7 %tmp_207 to i11" [conv/conv_1.cpp:26]   --->   Operation 1694 'zext' 'zext_ln26_125' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_140 : Operation 1695 [1/1] (1.73ns)   --->   "%sub_ln26_35 = sub i11 %zext_ln26_124, %zext_ln26_125" [conv/conv_1.cpp:26]   --->   Operation 1695 'sub' 'sub_ln26_35' <Predicate = (!icmp_ln18_17)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1696 [1/1] (1.76ns)   --->   "br label %72" [conv/conv_1.cpp:21]   --->   Operation 1696 'br' <Predicate = (!icmp_ln18_17)> <Delay = 1.76>
ST_140 : Operation 1697 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_17 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_78" [conv/conv_1.cpp:31]   --->   Operation 1697 'getelementptr' 'conv_1_bias_addr_17' <Predicate = (icmp_ln18_17)> <Delay = 0.00>
ST_140 : Operation 1698 [2/2] (3.25ns)   --->   "%conv_1_bias_load_17 = load float* %conv_1_bias_addr_17, align 4" [conv/conv_1.cpp:31]   --->   Operation 1698 'load' 'conv_1_bias_load_17' <Predicate = (icmp_ln18_17)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 141 <SV = 21> <Delay = 6.76>
ST_141 : Operation 1699 [1/1] (0.00ns)   --->   "%w_sum_1_17 = phi float [ %w_sum_0_17, %W_Row_Loop_begin17 ], [ %w_sum_3_16, %73 ]" [conv/conv_1.cpp:26]   --->   Operation 1699 'phi' 'w_sum_1_17' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1700 [1/1] (0.00ns)   --->   "%wc_0_17 = phi i2 [ 0, %W_Row_Loop_begin17 ], [ %add_ln21_16, %73 ]" [conv/conv_1.cpp:21]   --->   Operation 1700 'phi' 'wc_0_17' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1701 [1/1] (0.00ns)   --->   "%zext_ln21_11 = zext i2 %wc_0_17 to i5" [conv/conv_1.cpp:21]   --->   Operation 1701 'zext' 'zext_ln21_11' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1702 [1/1] (0.95ns)   --->   "%icmp_ln21_17 = icmp eq i2 %wc_0_17, -1" [conv/conv_1.cpp:21]   --->   Operation 1702 'icmp' 'icmp_ln21_17' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1703 [1/1] (0.00ns)   --->   "%empty_115 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1703 'speclooptripcount' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1704 [1/1] (1.56ns)   --->   "%add_ln21_16 = add i2 %wc_0_17, 1" [conv/conv_1.cpp:21]   --->   Operation 1704 'add' 'add_ln21_16' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1705 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_17, label %W_Row_Loop_end17, label %73" [conv/conv_1.cpp:21]   --->   Operation 1705 'br' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1706 [1/1] (0.00ns)   --->   "%zext_ln26_132 = zext i2 %wc_0_17 to i5" [conv/conv_1.cpp:26]   --->   Operation 1706 'zext' 'zext_ln26_132' <Predicate = (!icmp_ln21_17)> <Delay = 0.00>
ST_141 : Operation 1707 [1/1] (1.78ns)   --->   "%add_ln26_94 = add i5 %zext_ln26_132, %sub_ln26_34" [conv/conv_1.cpp:26]   --->   Operation 1707 'add' 'add_ln26_94' <Predicate = (!icmp_ln21_17)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1708 [1/1] (0.00ns)   --->   "%tmp_258_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_94, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1708 'bitconcatenate' 'tmp_258_cast' <Predicate = (!icmp_ln21_17)> <Delay = 0.00>
ST_141 : Operation 1709 [1/1] (1.73ns)   --->   "%add_ln26_95 = add i10 %zext_ln35_43, %tmp_258_cast" [conv/conv_1.cpp:26]   --->   Operation 1709 'add' 'add_ln26_95' <Predicate = (!icmp_ln21_17)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1710 [1/1] (0.00ns)   --->   "%zext_ln26_133 = zext i10 %add_ln26_95 to i64" [conv/conv_1.cpp:26]   --->   Operation 1710 'zext' 'zext_ln26_133' <Predicate = (!icmp_ln21_17)> <Delay = 0.00>
ST_141 : Operation 1711 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_17 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_133" [conv/conv_1.cpp:26]   --->   Operation 1711 'getelementptr' 'conv_1_weights_0_add_17' <Predicate = (!icmp_ln21_17)> <Delay = 0.00>
ST_141 : Operation 1712 [1/1] (1.78ns)   --->   "%add_ln26_38 = add i5 %zext_ln21_11, -15" [conv/conv_1.cpp:26]   --->   Operation 1712 'add' 'add_ln26_38' <Predicate = (!icmp_ln21_17)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1713 [1/1] (0.00ns)   --->   "%zext_ln26_134 = zext i5 %add_ln26_38 to i11" [conv/conv_1.cpp:26]   --->   Operation 1713 'zext' 'zext_ln26_134' <Predicate = (!icmp_ln21_17)> <Delay = 0.00>
ST_141 : Operation 1714 [1/1] (1.63ns)   --->   "%add_ln26_96 = add i11 %zext_ln26_134, %sub_ln26_35" [conv/conv_1.cpp:26]   --->   Operation 1714 'add' 'add_ln26_96' <Predicate = (!icmp_ln21_17)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1715 [1/1] (0.00ns)   --->   "%sext_ln26_21 = sext i11 %add_ln26_96 to i64" [conv/conv_1.cpp:26]   --->   Operation 1715 'sext' 'sext_ln26_21' <Predicate = (!icmp_ln21_17)> <Delay = 0.00>
ST_141 : Operation 1716 [1/1] (0.00ns)   --->   "%conv_input_addr_17 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_21" [conv/conv_1.cpp:26]   --->   Operation 1716 'getelementptr' 'conv_input_addr_17' <Predicate = (!icmp_ln21_17)> <Delay = 0.00>
ST_141 : Operation 1717 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_17 = load float* %conv_1_weights_0_add_17, align 4" [conv/conv_1.cpp:26]   --->   Operation 1717 'load' 'conv_1_weights_0_loa_17' <Predicate = (!icmp_ln21_17)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_141 : Operation 1718 [2/2] (3.25ns)   --->   "%conv_input_load_17 = load float* %conv_input_addr_17, align 4" [conv/conv_1.cpp:26]   --->   Operation 1718 'load' 'conv_input_load_17' <Predicate = (!icmp_ln21_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_141 : Operation 1719 [1/1] (0.00ns)   --->   "%empty_114 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_80) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1719 'specregionend' 'empty_114' <Predicate = (icmp_ln21_17)> <Delay = 0.00>
ST_141 : Operation 1720 [1/1] (0.00ns)   --->   "br label %71" [conv/conv_1.cpp:18]   --->   Operation 1720 'br' <Predicate = (icmp_ln21_17)> <Delay = 0.00>

State 142 <SV = 22> <Delay = 15.6>
ST_142 : Operation 1721 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_17 = load float* %conv_1_weights_0_add_17, align 4" [conv/conv_1.cpp:26]   --->   Operation 1721 'load' 'conv_1_weights_0_loa_17' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_142 : Operation 1722 [1/2] (3.25ns)   --->   "%conv_input_load_17 = load float* %conv_input_addr_17, align 4" [conv/conv_1.cpp:26]   --->   Operation 1722 'load' 'conv_input_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_142 : Operation 1723 [2/2] (12.3ns)   --->   "%tmp_1_16 = fmul float %conv_1_weights_0_loa_17, %conv_input_load_17" [conv/conv_1.cpp:26]   --->   Operation 1723 'fmul' 'tmp_1_16' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 23> <Delay = 34.9>
ST_143 : Operation 1724 [1/2] (12.3ns)   --->   "%tmp_1_16 = fmul float %conv_1_weights_0_loa_17, %conv_input_load_17" [conv/conv_1.cpp:26]   --->   Operation 1724 'fmul' 'tmp_1_16' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1725 [2/2] (22.5ns)   --->   "%w_sum_3_16 = fadd float %w_sum_1_17, %tmp_1_16" [conv/conv_1.cpp:26]   --->   Operation 1725 'fadd' 'w_sum_3_16' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 24> <Delay = 22.5>
ST_144 : Operation 1726 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1726 'specloopname' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1727 [1/2] (22.5ns)   --->   "%w_sum_3_16 = fadd float %w_sum_1_17, %tmp_1_16" [conv/conv_1.cpp:26]   --->   Operation 1727 'fadd' 'w_sum_3_16' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1728 [1/1] (0.00ns)   --->   "br label %72" [conv/conv_1.cpp:21]   --->   Operation 1728 'br' <Predicate = true> <Delay = 0.00>

State 145 <SV = 21> <Delay = 25.8>
ST_145 : Operation 1729 [1/2] (3.25ns)   --->   "%conv_1_bias_load_17 = load float* %conv_1_bias_addr_17, align 4" [conv/conv_1.cpp:31]   --->   Operation 1729 'load' 'conv_1_bias_load_17' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_145 : Operation 1730 [2/2] (22.5ns)   --->   "%w_sum_17 = fadd float %w_sum_0_17, %conv_1_bias_load_17" [conv/conv_1.cpp:31]   --->   Operation 1730 'fadd' 'w_sum_17' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 22> <Delay = 33.5>
ST_146 : Operation 1731 [1/2] (22.5ns)   --->   "%w_sum_17 = fadd float %w_sum_0_17, %conv_1_bias_load_17" [conv/conv_1.cpp:31]   --->   Operation 1731 'fadd' 'w_sum_17' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1732 [1/1] (0.00ns)   --->   "%bitcast_ln34_17 = bitcast float %w_sum_17 to i32" [conv/conv_1.cpp:34]   --->   Operation 1732 'bitcast' 'bitcast_ln34_17' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1733 [1/1] (0.00ns)   --->   "%tmp_112 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_17, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1733 'partselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1734 [1/1] (0.00ns)   --->   "%trunc_ln34_17 = trunc i32 %bitcast_ln34_17 to i23" [conv/conv_1.cpp:34]   --->   Operation 1734 'trunc' 'trunc_ln34_17' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1735 [1/1] (1.55ns)   --->   "%icmp_ln34_34 = icmp ne i8 %tmp_112, -1" [conv/conv_1.cpp:34]   --->   Operation 1735 'icmp' 'icmp_ln34_34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1736 [1/1] (2.44ns)   --->   "%icmp_ln34_35 = icmp eq i23 %trunc_ln34_17, 0" [conv/conv_1.cpp:34]   --->   Operation 1736 'icmp' 'icmp_ln34_35' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1737 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_17)   --->   "%or_ln34_17 = or i1 %icmp_ln34_35, %icmp_ln34_34" [conv/conv_1.cpp:34]   --->   Operation 1737 'or' 'or_ln34_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1738 [1/1] (6.78ns)   --->   "%tmp_113 = fcmp ogt float %w_sum_17, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1738 'fcmp' 'tmp_113' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1739 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_17)   --->   "%and_ln34_17 = and i1 %or_ln34_17, %tmp_113" [conv/conv_1.cpp:34]   --->   Operation 1739 'and' 'and_ln34_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1740 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_17 = select i1 %and_ln34_17, float %w_sum_17, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1740 'select' 'select_ln34_17' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_146 : Operation 1741 [1/1] (3.25ns)   --->   "store float %select_ln34_17, float* %conv_out_addr_17, align 4" [conv/conv_1.cpp:35]   --->   Operation 1741 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_146 : Operation 1742 [1/1] (0.00ns)   --->   "%empty_112 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_76) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1742 'specregionend' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1743 [1/1] (0.00ns)   --->   "br label %70" [conv/conv_1.cpp:14]   --->   Operation 1743 'br' <Predicate = true> <Delay = 0.00>

State 147 <SV = 20> <Delay = 1.82>
ST_147 : Operation 1744 [1/1] (0.00ns)   --->   "%f_0_18 = phi i6 [ 0, %Col_Loop17 ], [ %add_ln14_18, %Filter1_Loop_end18 ]" [conv/conv_1.cpp:14]   --->   Operation 1744 'phi' 'f_0_18' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1745 [1/1] (1.42ns)   --->   "%icmp_ln14_18 = icmp eq i6 %f_0_18, -32" [conv/conv_1.cpp:14]   --->   Operation 1745 'icmp' 'icmp_ln14_18' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1746 [1/1] (0.00ns)   --->   "%empty_117 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 1746 'speclooptripcount' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1747 [1/1] (1.82ns)   --->   "%add_ln14_18 = add i6 %f_0_18, 1" [conv/conv_1.cpp:14]   --->   Operation 1747 'add' 'add_ln14_18' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1748 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_18, label %Col_Loop18, label %Filter1_Loop_begin18" [conv/conv_1.cpp:14]   --->   Operation 1748 'br' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1749 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1749 'specloopname' <Predicate = (!icmp_ln14_18)> <Delay = 0.00>
ST_147 : Operation 1750 [1/1] (0.00ns)   --->   "%tmp_79 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1750 'specregionbegin' 'tmp_79' <Predicate = (!icmp_ln14_18)> <Delay = 0.00>
ST_147 : Operation 1751 [1/1] (0.00ns)   --->   "%zext_ln26_83 = zext i6 %f_0_18 to i64" [conv/conv_1.cpp:26]   --->   Operation 1751 'zext' 'zext_ln26_83' <Predicate = (!icmp_ln14_18)> <Delay = 0.00>
ST_147 : Operation 1752 [1/1] (0.00ns)   --->   "%zext_ln35_46 = zext i6 %f_0_18 to i10" [conv/conv_1.cpp:35]   --->   Operation 1752 'zext' 'zext_ln35_46' <Predicate = (!icmp_ln14_18)> <Delay = 0.00>
ST_147 : Operation 1753 [1/1] (0.00ns)   --->   "%tmp_203 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln35_16, i32 6, i32 14)" [conv/conv_1.cpp:35]   --->   Operation 1753 'partselect' 'tmp_203' <Predicate = (!icmp_ln14_18)> <Delay = 0.00>
ST_147 : Operation 1754 [1/1] (0.00ns)   --->   "%tmp_204 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_203, i6 %f_0_18)" [conv/conv_1.cpp:35]   --->   Operation 1754 'bitconcatenate' 'tmp_204' <Predicate = (!icmp_ln14_18)> <Delay = 0.00>
ST_147 : Operation 1755 [1/1] (0.00ns)   --->   "%zext_ln35_47 = zext i15 %tmp_204 to i64" [conv/conv_1.cpp:35]   --->   Operation 1755 'zext' 'zext_ln35_47' <Predicate = (!icmp_ln14_18)> <Delay = 0.00>
ST_147 : Operation 1756 [1/1] (0.00ns)   --->   "%conv_out_addr_18 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_47" [conv/conv_1.cpp:35]   --->   Operation 1756 'getelementptr' 'conv_out_addr_18' <Predicate = (!icmp_ln14_18)> <Delay = 0.00>
ST_147 : Operation 1757 [1/1] (1.76ns)   --->   "br label %75" [conv/conv_1.cpp:18]   --->   Operation 1757 'br' <Predicate = (!icmp_ln14_18)> <Delay = 1.76>
ST_147 : Operation 1758 [1/1] (0.00ns)   --->   "%empty_116 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_75) nounwind" [conv/conv_1.cpp:40]   --->   Operation 1758 'specregionend' 'empty_116' <Predicate = (icmp_ln14_18)> <Delay = 0.00>
ST_147 : Operation 1759 [1/1] (0.00ns)   --->   "%tmp_78 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv_1.cpp:12]   --->   Operation 1759 'specregionbegin' 'tmp_78' <Predicate = (icmp_ln14_18)> <Delay = 0.00>
ST_147 : Operation 1760 [1/1] (1.76ns)   --->   "br label %78" [conv/conv_1.cpp:14]   --->   Operation 1760 'br' <Predicate = (icmp_ln14_18)> <Delay = 1.76>

State 148 <SV = 21> <Delay = 3.51>
ST_148 : Operation 1761 [1/1] (0.00ns)   --->   "%wr_0_18 = phi i2 [ 0, %Filter1_Loop_begin18 ], [ %add_ln18_18, %W_Row_Loop_end18 ]" [conv/conv_1.cpp:18]   --->   Operation 1761 'phi' 'wr_0_18' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1762 [1/1] (0.00ns)   --->   "%w_sum_0_18 = phi float [ 0.000000e+00, %Filter1_Loop_begin18 ], [ %w_sum_1_18, %W_Row_Loop_end18 ]" [conv/conv_1.cpp:26]   --->   Operation 1762 'phi' 'w_sum_0_18' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1763 [1/1] (0.00ns)   --->   "%zext_ln18_18 = zext i2 %wr_0_18 to i5" [conv/conv_1.cpp:18]   --->   Operation 1763 'zext' 'zext_ln18_18' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1764 [1/1] (0.95ns)   --->   "%icmp_ln18_18 = icmp eq i2 %wr_0_18, -1" [conv/conv_1.cpp:18]   --->   Operation 1764 'icmp' 'icmp_ln18_18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1765 [1/1] (0.00ns)   --->   "%empty_119 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1765 'speclooptripcount' 'empty_119' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1766 [1/1] (1.56ns)   --->   "%add_ln18_18 = add i2 %wr_0_18, 1" [conv/conv_1.cpp:18]   --->   Operation 1766 'add' 'add_ln18_18' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1767 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_18, label %Filter1_Loop_end18, label %W_Row_Loop_begin18" [conv/conv_1.cpp:18]   --->   Operation 1767 'br' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1768 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1768 'specloopname' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_148 : Operation 1769 [1/1] (0.00ns)   --->   "%tmp_83 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1769 'specregionbegin' 'tmp_83' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_148 : Operation 1770 [1/1] (0.00ns)   --->   "%tmp_208 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_18, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1770 'bitconcatenate' 'tmp_208' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_148 : Operation 1771 [1/1] (0.00ns)   --->   "%zext_ln26_129 = zext i4 %tmp_208 to i5" [conv/conv_1.cpp:26]   --->   Operation 1771 'zext' 'zext_ln26_129' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_148 : Operation 1772 [1/1] (1.73ns)   --->   "%sub_ln26_36 = sub i5 %zext_ln26_129, %zext_ln18_18" [conv/conv_1.cpp:26]   --->   Operation 1772 'sub' 'sub_ln26_36' <Predicate = (!icmp_ln18_18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1773 [1/1] (1.78ns)   --->   "%add_ln26_18 = add i5 %zext_ln18_18, %r_0" [conv/conv_1.cpp:26]   --->   Operation 1773 'add' 'add_ln26_18' <Predicate = (!icmp_ln18_18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1774 [1/1] (0.00ns)   --->   "%tmp_209 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_18, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1774 'bitconcatenate' 'tmp_209' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_148 : Operation 1775 [1/1] (0.00ns)   --->   "%zext_ln26_130 = zext i10 %tmp_209 to i11" [conv/conv_1.cpp:26]   --->   Operation 1775 'zext' 'zext_ln26_130' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_148 : Operation 1776 [1/1] (0.00ns)   --->   "%tmp_210 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_18, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1776 'bitconcatenate' 'tmp_210' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_148 : Operation 1777 [1/1] (0.00ns)   --->   "%zext_ln26_131 = zext i7 %tmp_210 to i11" [conv/conv_1.cpp:26]   --->   Operation 1777 'zext' 'zext_ln26_131' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_148 : Operation 1778 [1/1] (1.73ns)   --->   "%sub_ln26_37 = sub i11 %zext_ln26_130, %zext_ln26_131" [conv/conv_1.cpp:26]   --->   Operation 1778 'sub' 'sub_ln26_37' <Predicate = (!icmp_ln18_18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1779 [1/1] (1.76ns)   --->   "br label %76" [conv/conv_1.cpp:21]   --->   Operation 1779 'br' <Predicate = (!icmp_ln18_18)> <Delay = 1.76>
ST_148 : Operation 1780 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_18 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_83" [conv/conv_1.cpp:31]   --->   Operation 1780 'getelementptr' 'conv_1_bias_addr_18' <Predicate = (icmp_ln18_18)> <Delay = 0.00>
ST_148 : Operation 1781 [2/2] (3.25ns)   --->   "%conv_1_bias_load_18 = load float* %conv_1_bias_addr_18, align 4" [conv/conv_1.cpp:31]   --->   Operation 1781 'load' 'conv_1_bias_load_18' <Predicate = (icmp_ln18_18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 149 <SV = 22> <Delay = 6.76>
ST_149 : Operation 1782 [1/1] (0.00ns)   --->   "%w_sum_1_18 = phi float [ %w_sum_0_18, %W_Row_Loop_begin18 ], [ %w_sum_3_17, %77 ]" [conv/conv_1.cpp:26]   --->   Operation 1782 'phi' 'w_sum_1_18' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1783 [1/1] (0.00ns)   --->   "%wc_0_18 = phi i2 [ 0, %W_Row_Loop_begin18 ], [ %add_ln21_17, %77 ]" [conv/conv_1.cpp:21]   --->   Operation 1783 'phi' 'wc_0_18' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1784 [1/1] (0.00ns)   --->   "%zext_ln21_12 = zext i2 %wc_0_18 to i5" [conv/conv_1.cpp:21]   --->   Operation 1784 'zext' 'zext_ln21_12' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1785 [1/1] (0.95ns)   --->   "%icmp_ln21_18 = icmp eq i2 %wc_0_18, -1" [conv/conv_1.cpp:21]   --->   Operation 1785 'icmp' 'icmp_ln21_18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1786 [1/1] (0.00ns)   --->   "%empty_121 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1786 'speclooptripcount' 'empty_121' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1787 [1/1] (1.56ns)   --->   "%add_ln21_17 = add i2 %wc_0_18, 1" [conv/conv_1.cpp:21]   --->   Operation 1787 'add' 'add_ln21_17' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1788 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_18, label %W_Row_Loop_end18, label %77" [conv/conv_1.cpp:21]   --->   Operation 1788 'br' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1789 [1/1] (0.00ns)   --->   "%zext_ln26_138 = zext i2 %wc_0_18 to i5" [conv/conv_1.cpp:26]   --->   Operation 1789 'zext' 'zext_ln26_138' <Predicate = (!icmp_ln21_18)> <Delay = 0.00>
ST_149 : Operation 1790 [1/1] (1.78ns)   --->   "%add_ln26_97 = add i5 %zext_ln26_138, %sub_ln26_36" [conv/conv_1.cpp:26]   --->   Operation 1790 'add' 'add_ln26_97' <Predicate = (!icmp_ln21_18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1791 [1/1] (0.00ns)   --->   "%tmp_266_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_97, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1791 'bitconcatenate' 'tmp_266_cast' <Predicate = (!icmp_ln21_18)> <Delay = 0.00>
ST_149 : Operation 1792 [1/1] (1.73ns)   --->   "%add_ln26_98 = add i10 %zext_ln35_46, %tmp_266_cast" [conv/conv_1.cpp:26]   --->   Operation 1792 'add' 'add_ln26_98' <Predicate = (!icmp_ln21_18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1793 [1/1] (0.00ns)   --->   "%zext_ln26_139 = zext i10 %add_ln26_98 to i64" [conv/conv_1.cpp:26]   --->   Operation 1793 'zext' 'zext_ln26_139' <Predicate = (!icmp_ln21_18)> <Delay = 0.00>
ST_149 : Operation 1794 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_18 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_139" [conv/conv_1.cpp:26]   --->   Operation 1794 'getelementptr' 'conv_1_weights_0_add_18' <Predicate = (!icmp_ln21_18)> <Delay = 0.00>
ST_149 : Operation 1795 [1/1] (1.78ns)   --->   "%add_ln26_39 = add i5 %zext_ln21_12, -14" [conv/conv_1.cpp:26]   --->   Operation 1795 'add' 'add_ln26_39' <Predicate = (!icmp_ln21_18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1796 [1/1] (0.00ns)   --->   "%zext_ln26_140 = zext i5 %add_ln26_39 to i11" [conv/conv_1.cpp:26]   --->   Operation 1796 'zext' 'zext_ln26_140' <Predicate = (!icmp_ln21_18)> <Delay = 0.00>
ST_149 : Operation 1797 [1/1] (1.63ns)   --->   "%add_ln26_99 = add i11 %zext_ln26_140, %sub_ln26_37" [conv/conv_1.cpp:26]   --->   Operation 1797 'add' 'add_ln26_99' <Predicate = (!icmp_ln21_18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1798 [1/1] (0.00ns)   --->   "%sext_ln26_22 = sext i11 %add_ln26_99 to i64" [conv/conv_1.cpp:26]   --->   Operation 1798 'sext' 'sext_ln26_22' <Predicate = (!icmp_ln21_18)> <Delay = 0.00>
ST_149 : Operation 1799 [1/1] (0.00ns)   --->   "%conv_input_addr_18 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_22" [conv/conv_1.cpp:26]   --->   Operation 1799 'getelementptr' 'conv_input_addr_18' <Predicate = (!icmp_ln21_18)> <Delay = 0.00>
ST_149 : Operation 1800 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_18 = load float* %conv_1_weights_0_add_18, align 4" [conv/conv_1.cpp:26]   --->   Operation 1800 'load' 'conv_1_weights_0_loa_18' <Predicate = (!icmp_ln21_18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_149 : Operation 1801 [2/2] (3.25ns)   --->   "%conv_input_load_18 = load float* %conv_input_addr_18, align 4" [conv/conv_1.cpp:26]   --->   Operation 1801 'load' 'conv_input_load_18' <Predicate = (!icmp_ln21_18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_149 : Operation 1802 [1/1] (0.00ns)   --->   "%empty_120 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_83) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1802 'specregionend' 'empty_120' <Predicate = (icmp_ln21_18)> <Delay = 0.00>
ST_149 : Operation 1803 [1/1] (0.00ns)   --->   "br label %75" [conv/conv_1.cpp:18]   --->   Operation 1803 'br' <Predicate = (icmp_ln21_18)> <Delay = 0.00>

State 150 <SV = 23> <Delay = 15.6>
ST_150 : Operation 1804 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_18 = load float* %conv_1_weights_0_add_18, align 4" [conv/conv_1.cpp:26]   --->   Operation 1804 'load' 'conv_1_weights_0_loa_18' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_150 : Operation 1805 [1/2] (3.25ns)   --->   "%conv_input_load_18 = load float* %conv_input_addr_18, align 4" [conv/conv_1.cpp:26]   --->   Operation 1805 'load' 'conv_input_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_150 : Operation 1806 [2/2] (12.3ns)   --->   "%tmp_1_17 = fmul float %conv_1_weights_0_loa_18, %conv_input_load_18" [conv/conv_1.cpp:26]   --->   Operation 1806 'fmul' 'tmp_1_17' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 24> <Delay = 34.9>
ST_151 : Operation 1807 [1/2] (12.3ns)   --->   "%tmp_1_17 = fmul float %conv_1_weights_0_loa_18, %conv_input_load_18" [conv/conv_1.cpp:26]   --->   Operation 1807 'fmul' 'tmp_1_17' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1808 [2/2] (22.5ns)   --->   "%w_sum_3_17 = fadd float %w_sum_1_18, %tmp_1_17" [conv/conv_1.cpp:26]   --->   Operation 1808 'fadd' 'w_sum_3_17' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 25> <Delay = 22.5>
ST_152 : Operation 1809 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1809 'specloopname' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1810 [1/2] (22.5ns)   --->   "%w_sum_3_17 = fadd float %w_sum_1_18, %tmp_1_17" [conv/conv_1.cpp:26]   --->   Operation 1810 'fadd' 'w_sum_3_17' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1811 [1/1] (0.00ns)   --->   "br label %76" [conv/conv_1.cpp:21]   --->   Operation 1811 'br' <Predicate = true> <Delay = 0.00>

State 153 <SV = 22> <Delay = 25.8>
ST_153 : Operation 1812 [1/2] (3.25ns)   --->   "%conv_1_bias_load_18 = load float* %conv_1_bias_addr_18, align 4" [conv/conv_1.cpp:31]   --->   Operation 1812 'load' 'conv_1_bias_load_18' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_153 : Operation 1813 [2/2] (22.5ns)   --->   "%w_sum_18 = fadd float %w_sum_0_18, %conv_1_bias_load_18" [conv/conv_1.cpp:31]   --->   Operation 1813 'fadd' 'w_sum_18' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 23> <Delay = 33.5>
ST_154 : Operation 1814 [1/2] (22.5ns)   --->   "%w_sum_18 = fadd float %w_sum_0_18, %conv_1_bias_load_18" [conv/conv_1.cpp:31]   --->   Operation 1814 'fadd' 'w_sum_18' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1815 [1/1] (0.00ns)   --->   "%bitcast_ln34_18 = bitcast float %w_sum_18 to i32" [conv/conv_1.cpp:34]   --->   Operation 1815 'bitcast' 'bitcast_ln34_18' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1816 [1/1] (0.00ns)   --->   "%tmp_114 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_18, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1816 'partselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1817 [1/1] (0.00ns)   --->   "%trunc_ln34_18 = trunc i32 %bitcast_ln34_18 to i23" [conv/conv_1.cpp:34]   --->   Operation 1817 'trunc' 'trunc_ln34_18' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1818 [1/1] (1.55ns)   --->   "%icmp_ln34_36 = icmp ne i8 %tmp_114, -1" [conv/conv_1.cpp:34]   --->   Operation 1818 'icmp' 'icmp_ln34_36' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1819 [1/1] (2.44ns)   --->   "%icmp_ln34_37 = icmp eq i23 %trunc_ln34_18, 0" [conv/conv_1.cpp:34]   --->   Operation 1819 'icmp' 'icmp_ln34_37' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1820 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_18)   --->   "%or_ln34_18 = or i1 %icmp_ln34_37, %icmp_ln34_36" [conv/conv_1.cpp:34]   --->   Operation 1820 'or' 'or_ln34_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1821 [1/1] (6.78ns)   --->   "%tmp_115 = fcmp ogt float %w_sum_18, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1821 'fcmp' 'tmp_115' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1822 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_18)   --->   "%and_ln34_18 = and i1 %or_ln34_18, %tmp_115" [conv/conv_1.cpp:34]   --->   Operation 1822 'and' 'and_ln34_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1823 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_18 = select i1 %and_ln34_18, float %w_sum_18, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1823 'select' 'select_ln34_18' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_154 : Operation 1824 [1/1] (3.25ns)   --->   "store float %select_ln34_18, float* %conv_out_addr_18, align 4" [conv/conv_1.cpp:35]   --->   Operation 1824 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_154 : Operation 1825 [1/1] (0.00ns)   --->   "%empty_118 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_79) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1825 'specregionend' 'empty_118' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1826 [1/1] (0.00ns)   --->   "br label %74" [conv/conv_1.cpp:14]   --->   Operation 1826 'br' <Predicate = true> <Delay = 0.00>

State 155 <SV = 21> <Delay = 1.94>
ST_155 : Operation 1827 [1/1] (0.00ns)   --->   "%f_0_19 = phi i6 [ 0, %Col_Loop18 ], [ %add_ln14_19, %Filter1_Loop_end19 ]" [conv/conv_1.cpp:14]   --->   Operation 1827 'phi' 'f_0_19' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1828 [1/1] (1.42ns)   --->   "%icmp_ln14_19 = icmp eq i6 %f_0_19, -32" [conv/conv_1.cpp:14]   --->   Operation 1828 'icmp' 'icmp_ln14_19' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1829 [1/1] (0.00ns)   --->   "%empty_123 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 1829 'speclooptripcount' 'empty_123' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1830 [1/1] (1.82ns)   --->   "%add_ln14_19 = add i6 %f_0_19, 1" [conv/conv_1.cpp:14]   --->   Operation 1830 'add' 'add_ln14_19' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1831 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_19, label %Col_Loop19, label %Filter1_Loop_begin19" [conv/conv_1.cpp:14]   --->   Operation 1831 'br' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1832 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1832 'specloopname' <Predicate = (!icmp_ln14_19)> <Delay = 0.00>
ST_155 : Operation 1833 [1/1] (0.00ns)   --->   "%tmp_82 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1833 'specregionbegin' 'tmp_82' <Predicate = (!icmp_ln14_19)> <Delay = 0.00>
ST_155 : Operation 1834 [1/1] (0.00ns)   --->   "%zext_ln26_88 = zext i6 %f_0_19 to i64" [conv/conv_1.cpp:26]   --->   Operation 1834 'zext' 'zext_ln26_88' <Predicate = (!icmp_ln14_19)> <Delay = 0.00>
ST_155 : Operation 1835 [1/1] (0.00ns)   --->   "%zext_ln35_48 = zext i6 %f_0_19 to i10" [conv/conv_1.cpp:35]   --->   Operation 1835 'zext' 'zext_ln35_48' <Predicate = (!icmp_ln14_19)> <Delay = 0.00>
ST_155 : Operation 1836 [1/1] (0.00ns)   --->   "%zext_ln35_49 = zext i6 %f_0_19 to i15" [conv/conv_1.cpp:35]   --->   Operation 1836 'zext' 'zext_ln35_49' <Predicate = (!icmp_ln14_19)> <Delay = 0.00>
ST_155 : Operation 1837 [1/1] (1.94ns)   --->   "%add_ln35_33 = add i15 %add_ln35_17, %zext_ln35_49" [conv/conv_1.cpp:35]   --->   Operation 1837 'add' 'add_ln35_33' <Predicate = (!icmp_ln14_19)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1838 [1/1] (0.00ns)   --->   "%zext_ln35_50 = zext i15 %add_ln35_33 to i64" [conv/conv_1.cpp:35]   --->   Operation 1838 'zext' 'zext_ln35_50' <Predicate = (!icmp_ln14_19)> <Delay = 0.00>
ST_155 : Operation 1839 [1/1] (0.00ns)   --->   "%conv_out_addr_19 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_50" [conv/conv_1.cpp:35]   --->   Operation 1839 'getelementptr' 'conv_out_addr_19' <Predicate = (!icmp_ln14_19)> <Delay = 0.00>
ST_155 : Operation 1840 [1/1] (1.76ns)   --->   "br label %79" [conv/conv_1.cpp:18]   --->   Operation 1840 'br' <Predicate = (!icmp_ln14_19)> <Delay = 1.76>
ST_155 : Operation 1841 [1/1] (0.00ns)   --->   "%empty_122 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_78) nounwind" [conv/conv_1.cpp:40]   --->   Operation 1841 'specregionend' 'empty_122' <Predicate = (icmp_ln14_19)> <Delay = 0.00>
ST_155 : Operation 1842 [1/1] (0.00ns)   --->   "%tmp_81 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv_1.cpp:12]   --->   Operation 1842 'specregionbegin' 'tmp_81' <Predicate = (icmp_ln14_19)> <Delay = 0.00>
ST_155 : Operation 1843 [1/1] (1.76ns)   --->   "br label %82" [conv/conv_1.cpp:14]   --->   Operation 1843 'br' <Predicate = (icmp_ln14_19)> <Delay = 1.76>

State 156 <SV = 22> <Delay = 3.51>
ST_156 : Operation 1844 [1/1] (0.00ns)   --->   "%wr_0_19 = phi i2 [ 0, %Filter1_Loop_begin19 ], [ %add_ln18_19, %W_Row_Loop_end19 ]" [conv/conv_1.cpp:18]   --->   Operation 1844 'phi' 'wr_0_19' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1845 [1/1] (0.00ns)   --->   "%w_sum_0_19 = phi float [ 0.000000e+00, %Filter1_Loop_begin19 ], [ %w_sum_1_19, %W_Row_Loop_end19 ]" [conv/conv_1.cpp:26]   --->   Operation 1845 'phi' 'w_sum_0_19' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1846 [1/1] (0.00ns)   --->   "%zext_ln18_19 = zext i2 %wr_0_19 to i5" [conv/conv_1.cpp:18]   --->   Operation 1846 'zext' 'zext_ln18_19' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1847 [1/1] (0.95ns)   --->   "%icmp_ln18_19 = icmp eq i2 %wr_0_19, -1" [conv/conv_1.cpp:18]   --->   Operation 1847 'icmp' 'icmp_ln18_19' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1848 [1/1] (0.00ns)   --->   "%empty_125 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1848 'speclooptripcount' 'empty_125' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1849 [1/1] (1.56ns)   --->   "%add_ln18_19 = add i2 %wr_0_19, 1" [conv/conv_1.cpp:18]   --->   Operation 1849 'add' 'add_ln18_19' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1850 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_19, label %Filter1_Loop_end19, label %W_Row_Loop_begin19" [conv/conv_1.cpp:18]   --->   Operation 1850 'br' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1851 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1851 'specloopname' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_156 : Operation 1852 [1/1] (0.00ns)   --->   "%tmp_86 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1852 'specregionbegin' 'tmp_86' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_156 : Operation 1853 [1/1] (0.00ns)   --->   "%tmp_213 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_19, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1853 'bitconcatenate' 'tmp_213' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_156 : Operation 1854 [1/1] (0.00ns)   --->   "%zext_ln26_135 = zext i4 %tmp_213 to i5" [conv/conv_1.cpp:26]   --->   Operation 1854 'zext' 'zext_ln26_135' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_156 : Operation 1855 [1/1] (1.73ns)   --->   "%sub_ln26_38 = sub i5 %zext_ln26_135, %zext_ln18_19" [conv/conv_1.cpp:26]   --->   Operation 1855 'sub' 'sub_ln26_38' <Predicate = (!icmp_ln18_19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1856 [1/1] (1.78ns)   --->   "%add_ln26_19 = add i5 %zext_ln18_19, %r_0" [conv/conv_1.cpp:26]   --->   Operation 1856 'add' 'add_ln26_19' <Predicate = (!icmp_ln18_19)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1857 [1/1] (0.00ns)   --->   "%tmp_214 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_19, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1857 'bitconcatenate' 'tmp_214' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_156 : Operation 1858 [1/1] (0.00ns)   --->   "%zext_ln26_136 = zext i10 %tmp_214 to i11" [conv/conv_1.cpp:26]   --->   Operation 1858 'zext' 'zext_ln26_136' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_156 : Operation 1859 [1/1] (0.00ns)   --->   "%tmp_215 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_19, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1859 'bitconcatenate' 'tmp_215' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_156 : Operation 1860 [1/1] (0.00ns)   --->   "%zext_ln26_137 = zext i7 %tmp_215 to i11" [conv/conv_1.cpp:26]   --->   Operation 1860 'zext' 'zext_ln26_137' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_156 : Operation 1861 [1/1] (1.73ns)   --->   "%sub_ln26_39 = sub i11 %zext_ln26_136, %zext_ln26_137" [conv/conv_1.cpp:26]   --->   Operation 1861 'sub' 'sub_ln26_39' <Predicate = (!icmp_ln18_19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1862 [1/1] (1.76ns)   --->   "br label %80" [conv/conv_1.cpp:21]   --->   Operation 1862 'br' <Predicate = (!icmp_ln18_19)> <Delay = 1.76>
ST_156 : Operation 1863 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_19 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_88" [conv/conv_1.cpp:31]   --->   Operation 1863 'getelementptr' 'conv_1_bias_addr_19' <Predicate = (icmp_ln18_19)> <Delay = 0.00>
ST_156 : Operation 1864 [2/2] (3.25ns)   --->   "%conv_1_bias_load_19 = load float* %conv_1_bias_addr_19, align 4" [conv/conv_1.cpp:31]   --->   Operation 1864 'load' 'conv_1_bias_load_19' <Predicate = (icmp_ln18_19)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 157 <SV = 23> <Delay = 6.76>
ST_157 : Operation 1865 [1/1] (0.00ns)   --->   "%w_sum_1_19 = phi float [ %w_sum_0_19, %W_Row_Loop_begin19 ], [ %w_sum_3_18, %81 ]" [conv/conv_1.cpp:26]   --->   Operation 1865 'phi' 'w_sum_1_19' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1866 [1/1] (0.00ns)   --->   "%wc_0_19 = phi i2 [ 0, %W_Row_Loop_begin19 ], [ %add_ln21_18, %81 ]" [conv/conv_1.cpp:21]   --->   Operation 1866 'phi' 'wc_0_19' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1867 [1/1] (0.00ns)   --->   "%zext_ln21_13 = zext i2 %wc_0_19 to i5" [conv/conv_1.cpp:21]   --->   Operation 1867 'zext' 'zext_ln21_13' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1868 [1/1] (0.95ns)   --->   "%icmp_ln21_19 = icmp eq i2 %wc_0_19, -1" [conv/conv_1.cpp:21]   --->   Operation 1868 'icmp' 'icmp_ln21_19' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1869 [1/1] (0.00ns)   --->   "%empty_127 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1869 'speclooptripcount' 'empty_127' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1870 [1/1] (1.56ns)   --->   "%add_ln21_18 = add i2 %wc_0_19, 1" [conv/conv_1.cpp:21]   --->   Operation 1870 'add' 'add_ln21_18' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1871 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_19, label %W_Row_Loop_end19, label %81" [conv/conv_1.cpp:21]   --->   Operation 1871 'br' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1872 [1/1] (0.00ns)   --->   "%zext_ln26_144 = zext i2 %wc_0_19 to i5" [conv/conv_1.cpp:26]   --->   Operation 1872 'zext' 'zext_ln26_144' <Predicate = (!icmp_ln21_19)> <Delay = 0.00>
ST_157 : Operation 1873 [1/1] (1.78ns)   --->   "%add_ln26_100 = add i5 %zext_ln26_144, %sub_ln26_38" [conv/conv_1.cpp:26]   --->   Operation 1873 'add' 'add_ln26_100' <Predicate = (!icmp_ln21_19)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1874 [1/1] (0.00ns)   --->   "%tmp_271_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_100, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1874 'bitconcatenate' 'tmp_271_cast' <Predicate = (!icmp_ln21_19)> <Delay = 0.00>
ST_157 : Operation 1875 [1/1] (1.73ns)   --->   "%add_ln26_101 = add i10 %zext_ln35_48, %tmp_271_cast" [conv/conv_1.cpp:26]   --->   Operation 1875 'add' 'add_ln26_101' <Predicate = (!icmp_ln21_19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1876 [1/1] (0.00ns)   --->   "%zext_ln26_145 = zext i10 %add_ln26_101 to i64" [conv/conv_1.cpp:26]   --->   Operation 1876 'zext' 'zext_ln26_145' <Predicate = (!icmp_ln21_19)> <Delay = 0.00>
ST_157 : Operation 1877 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_19 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_145" [conv/conv_1.cpp:26]   --->   Operation 1877 'getelementptr' 'conv_1_weights_0_add_19' <Predicate = (!icmp_ln21_19)> <Delay = 0.00>
ST_157 : Operation 1878 [1/1] (1.78ns)   --->   "%add_ln26_40 = add i5 %zext_ln21_13, -13" [conv/conv_1.cpp:26]   --->   Operation 1878 'add' 'add_ln26_40' <Predicate = (!icmp_ln21_19)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1879 [1/1] (0.00ns)   --->   "%zext_ln26_146 = zext i5 %add_ln26_40 to i11" [conv/conv_1.cpp:26]   --->   Operation 1879 'zext' 'zext_ln26_146' <Predicate = (!icmp_ln21_19)> <Delay = 0.00>
ST_157 : Operation 1880 [1/1] (1.63ns)   --->   "%add_ln26_102 = add i11 %zext_ln26_146, %sub_ln26_39" [conv/conv_1.cpp:26]   --->   Operation 1880 'add' 'add_ln26_102' <Predicate = (!icmp_ln21_19)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1881 [1/1] (0.00ns)   --->   "%sext_ln26_23 = sext i11 %add_ln26_102 to i64" [conv/conv_1.cpp:26]   --->   Operation 1881 'sext' 'sext_ln26_23' <Predicate = (!icmp_ln21_19)> <Delay = 0.00>
ST_157 : Operation 1882 [1/1] (0.00ns)   --->   "%conv_input_addr_19 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_23" [conv/conv_1.cpp:26]   --->   Operation 1882 'getelementptr' 'conv_input_addr_19' <Predicate = (!icmp_ln21_19)> <Delay = 0.00>
ST_157 : Operation 1883 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_19 = load float* %conv_1_weights_0_add_19, align 4" [conv/conv_1.cpp:26]   --->   Operation 1883 'load' 'conv_1_weights_0_loa_19' <Predicate = (!icmp_ln21_19)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_157 : Operation 1884 [2/2] (3.25ns)   --->   "%conv_input_load_19 = load float* %conv_input_addr_19, align 4" [conv/conv_1.cpp:26]   --->   Operation 1884 'load' 'conv_input_load_19' <Predicate = (!icmp_ln21_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_157 : Operation 1885 [1/1] (0.00ns)   --->   "%empty_126 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_86) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1885 'specregionend' 'empty_126' <Predicate = (icmp_ln21_19)> <Delay = 0.00>
ST_157 : Operation 1886 [1/1] (0.00ns)   --->   "br label %79" [conv/conv_1.cpp:18]   --->   Operation 1886 'br' <Predicate = (icmp_ln21_19)> <Delay = 0.00>

State 158 <SV = 24> <Delay = 15.6>
ST_158 : Operation 1887 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_19 = load float* %conv_1_weights_0_add_19, align 4" [conv/conv_1.cpp:26]   --->   Operation 1887 'load' 'conv_1_weights_0_loa_19' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_158 : Operation 1888 [1/2] (3.25ns)   --->   "%conv_input_load_19 = load float* %conv_input_addr_19, align 4" [conv/conv_1.cpp:26]   --->   Operation 1888 'load' 'conv_input_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_158 : Operation 1889 [2/2] (12.3ns)   --->   "%tmp_1_18 = fmul float %conv_1_weights_0_loa_19, %conv_input_load_19" [conv/conv_1.cpp:26]   --->   Operation 1889 'fmul' 'tmp_1_18' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 25> <Delay = 34.9>
ST_159 : Operation 1890 [1/2] (12.3ns)   --->   "%tmp_1_18 = fmul float %conv_1_weights_0_loa_19, %conv_input_load_19" [conv/conv_1.cpp:26]   --->   Operation 1890 'fmul' 'tmp_1_18' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1891 [2/2] (22.5ns)   --->   "%w_sum_3_18 = fadd float %w_sum_1_19, %tmp_1_18" [conv/conv_1.cpp:26]   --->   Operation 1891 'fadd' 'w_sum_3_18' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 26> <Delay = 22.5>
ST_160 : Operation 1892 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1892 'specloopname' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1893 [1/2] (22.5ns)   --->   "%w_sum_3_18 = fadd float %w_sum_1_19, %tmp_1_18" [conv/conv_1.cpp:26]   --->   Operation 1893 'fadd' 'w_sum_3_18' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1894 [1/1] (0.00ns)   --->   "br label %80" [conv/conv_1.cpp:21]   --->   Operation 1894 'br' <Predicate = true> <Delay = 0.00>

State 161 <SV = 23> <Delay = 25.8>
ST_161 : Operation 1895 [1/2] (3.25ns)   --->   "%conv_1_bias_load_19 = load float* %conv_1_bias_addr_19, align 4" [conv/conv_1.cpp:31]   --->   Operation 1895 'load' 'conv_1_bias_load_19' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_161 : Operation 1896 [2/2] (22.5ns)   --->   "%w_sum_19 = fadd float %w_sum_0_19, %conv_1_bias_load_19" [conv/conv_1.cpp:31]   --->   Operation 1896 'fadd' 'w_sum_19' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 24> <Delay = 33.5>
ST_162 : Operation 1897 [1/2] (22.5ns)   --->   "%w_sum_19 = fadd float %w_sum_0_19, %conv_1_bias_load_19" [conv/conv_1.cpp:31]   --->   Operation 1897 'fadd' 'w_sum_19' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1898 [1/1] (0.00ns)   --->   "%bitcast_ln34_19 = bitcast float %w_sum_19 to i32" [conv/conv_1.cpp:34]   --->   Operation 1898 'bitcast' 'bitcast_ln34_19' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1899 [1/1] (0.00ns)   --->   "%tmp_116 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_19, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1899 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1900 [1/1] (0.00ns)   --->   "%trunc_ln34_19 = trunc i32 %bitcast_ln34_19 to i23" [conv/conv_1.cpp:34]   --->   Operation 1900 'trunc' 'trunc_ln34_19' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1901 [1/1] (1.55ns)   --->   "%icmp_ln34_38 = icmp ne i8 %tmp_116, -1" [conv/conv_1.cpp:34]   --->   Operation 1901 'icmp' 'icmp_ln34_38' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1902 [1/1] (2.44ns)   --->   "%icmp_ln34_39 = icmp eq i23 %trunc_ln34_19, 0" [conv/conv_1.cpp:34]   --->   Operation 1902 'icmp' 'icmp_ln34_39' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1903 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_19)   --->   "%or_ln34_19 = or i1 %icmp_ln34_39, %icmp_ln34_38" [conv/conv_1.cpp:34]   --->   Operation 1903 'or' 'or_ln34_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1904 [1/1] (6.78ns)   --->   "%tmp_117 = fcmp ogt float %w_sum_19, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1904 'fcmp' 'tmp_117' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1905 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_19)   --->   "%and_ln34_19 = and i1 %or_ln34_19, %tmp_117" [conv/conv_1.cpp:34]   --->   Operation 1905 'and' 'and_ln34_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1906 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_19 = select i1 %and_ln34_19, float %w_sum_19, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1906 'select' 'select_ln34_19' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_162 : Operation 1907 [1/1] (3.25ns)   --->   "store float %select_ln34_19, float* %conv_out_addr_19, align 4" [conv/conv_1.cpp:35]   --->   Operation 1907 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_162 : Operation 1908 [1/1] (0.00ns)   --->   "%empty_124 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_82) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1908 'specregionend' 'empty_124' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1909 [1/1] (0.00ns)   --->   "br label %78" [conv/conv_1.cpp:14]   --->   Operation 1909 'br' <Predicate = true> <Delay = 0.00>

State 163 <SV = 22> <Delay = 1.82>
ST_163 : Operation 1910 [1/1] (0.00ns)   --->   "%f_0_20 = phi i6 [ 0, %Col_Loop19 ], [ %add_ln14_20, %Filter1_Loop_end20 ]" [conv/conv_1.cpp:14]   --->   Operation 1910 'phi' 'f_0_20' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1911 [1/1] (1.42ns)   --->   "%icmp_ln14_20 = icmp eq i6 %f_0_20, -32" [conv/conv_1.cpp:14]   --->   Operation 1911 'icmp' 'icmp_ln14_20' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1912 [1/1] (0.00ns)   --->   "%empty_129 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 1912 'speclooptripcount' 'empty_129' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1913 [1/1] (1.82ns)   --->   "%add_ln14_20 = add i6 %f_0_20, 1" [conv/conv_1.cpp:14]   --->   Operation 1913 'add' 'add_ln14_20' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1914 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_20, label %Col_Loop20, label %Filter1_Loop_begin20" [conv/conv_1.cpp:14]   --->   Operation 1914 'br' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1915 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1915 'specloopname' <Predicate = (!icmp_ln14_20)> <Delay = 0.00>
ST_163 : Operation 1916 [1/1] (0.00ns)   --->   "%tmp_85 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1916 'specregionbegin' 'tmp_85' <Predicate = (!icmp_ln14_20)> <Delay = 0.00>
ST_163 : Operation 1917 [1/1] (0.00ns)   --->   "%zext_ln26_93 = zext i6 %f_0_20 to i64" [conv/conv_1.cpp:26]   --->   Operation 1917 'zext' 'zext_ln26_93' <Predicate = (!icmp_ln14_20)> <Delay = 0.00>
ST_163 : Operation 1918 [1/1] (0.00ns)   --->   "%zext_ln35_51 = zext i6 %f_0_20 to i10" [conv/conv_1.cpp:35]   --->   Operation 1918 'zext' 'zext_ln35_51' <Predicate = (!icmp_ln14_20)> <Delay = 0.00>
ST_163 : Operation 1919 [1/1] (0.00ns)   --->   "%tmp_211 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln35_18, i32 6, i32 14)" [conv/conv_1.cpp:35]   --->   Operation 1919 'partselect' 'tmp_211' <Predicate = (!icmp_ln14_20)> <Delay = 0.00>
ST_163 : Operation 1920 [1/1] (0.00ns)   --->   "%tmp_212 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_211, i6 %f_0_20)" [conv/conv_1.cpp:35]   --->   Operation 1920 'bitconcatenate' 'tmp_212' <Predicate = (!icmp_ln14_20)> <Delay = 0.00>
ST_163 : Operation 1921 [1/1] (0.00ns)   --->   "%zext_ln35_52 = zext i15 %tmp_212 to i64" [conv/conv_1.cpp:35]   --->   Operation 1921 'zext' 'zext_ln35_52' <Predicate = (!icmp_ln14_20)> <Delay = 0.00>
ST_163 : Operation 1922 [1/1] (0.00ns)   --->   "%conv_out_addr_20 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_52" [conv/conv_1.cpp:35]   --->   Operation 1922 'getelementptr' 'conv_out_addr_20' <Predicate = (!icmp_ln14_20)> <Delay = 0.00>
ST_163 : Operation 1923 [1/1] (1.76ns)   --->   "br label %83" [conv/conv_1.cpp:18]   --->   Operation 1923 'br' <Predicate = (!icmp_ln14_20)> <Delay = 1.76>
ST_163 : Operation 1924 [1/1] (0.00ns)   --->   "%empty_128 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_81) nounwind" [conv/conv_1.cpp:40]   --->   Operation 1924 'specregionend' 'empty_128' <Predicate = (icmp_ln14_20)> <Delay = 0.00>
ST_163 : Operation 1925 [1/1] (0.00ns)   --->   "%tmp_84 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv_1.cpp:12]   --->   Operation 1925 'specregionbegin' 'tmp_84' <Predicate = (icmp_ln14_20)> <Delay = 0.00>
ST_163 : Operation 1926 [1/1] (1.76ns)   --->   "br label %86" [conv/conv_1.cpp:14]   --->   Operation 1926 'br' <Predicate = (icmp_ln14_20)> <Delay = 1.76>

State 164 <SV = 23> <Delay = 3.51>
ST_164 : Operation 1927 [1/1] (0.00ns)   --->   "%wr_0_20 = phi i2 [ 0, %Filter1_Loop_begin20 ], [ %add_ln18_20, %W_Row_Loop_end20 ]" [conv/conv_1.cpp:18]   --->   Operation 1927 'phi' 'wr_0_20' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1928 [1/1] (0.00ns)   --->   "%w_sum_0_20 = phi float [ 0.000000e+00, %Filter1_Loop_begin20 ], [ %w_sum_1_20, %W_Row_Loop_end20 ]" [conv/conv_1.cpp:26]   --->   Operation 1928 'phi' 'w_sum_0_20' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1929 [1/1] (0.00ns)   --->   "%zext_ln18_20 = zext i2 %wr_0_20 to i5" [conv/conv_1.cpp:18]   --->   Operation 1929 'zext' 'zext_ln18_20' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1930 [1/1] (0.95ns)   --->   "%icmp_ln18_20 = icmp eq i2 %wr_0_20, -1" [conv/conv_1.cpp:18]   --->   Operation 1930 'icmp' 'icmp_ln18_20' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1931 [1/1] (0.00ns)   --->   "%empty_131 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1931 'speclooptripcount' 'empty_131' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1932 [1/1] (1.56ns)   --->   "%add_ln18_20 = add i2 %wr_0_20, 1" [conv/conv_1.cpp:18]   --->   Operation 1932 'add' 'add_ln18_20' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1933 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_20, label %Filter1_Loop_end20, label %W_Row_Loop_begin20" [conv/conv_1.cpp:18]   --->   Operation 1933 'br' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1934 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1934 'specloopname' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_164 : Operation 1935 [1/1] (0.00ns)   --->   "%tmp_89 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1935 'specregionbegin' 'tmp_89' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_164 : Operation 1936 [1/1] (0.00ns)   --->   "%tmp_216 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_20, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1936 'bitconcatenate' 'tmp_216' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_164 : Operation 1937 [1/1] (0.00ns)   --->   "%zext_ln26_141 = zext i4 %tmp_216 to i5" [conv/conv_1.cpp:26]   --->   Operation 1937 'zext' 'zext_ln26_141' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_164 : Operation 1938 [1/1] (1.73ns)   --->   "%sub_ln26_40 = sub i5 %zext_ln26_141, %zext_ln18_20" [conv/conv_1.cpp:26]   --->   Operation 1938 'sub' 'sub_ln26_40' <Predicate = (!icmp_ln18_20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1939 [1/1] (1.78ns)   --->   "%add_ln26_20 = add i5 %zext_ln18_20, %r_0" [conv/conv_1.cpp:26]   --->   Operation 1939 'add' 'add_ln26_20' <Predicate = (!icmp_ln18_20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1940 [1/1] (0.00ns)   --->   "%tmp_217 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_20, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1940 'bitconcatenate' 'tmp_217' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_164 : Operation 1941 [1/1] (0.00ns)   --->   "%zext_ln26_142 = zext i10 %tmp_217 to i11" [conv/conv_1.cpp:26]   --->   Operation 1941 'zext' 'zext_ln26_142' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_164 : Operation 1942 [1/1] (0.00ns)   --->   "%tmp_218 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_20, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1942 'bitconcatenate' 'tmp_218' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_164 : Operation 1943 [1/1] (0.00ns)   --->   "%zext_ln26_143 = zext i7 %tmp_218 to i11" [conv/conv_1.cpp:26]   --->   Operation 1943 'zext' 'zext_ln26_143' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_164 : Operation 1944 [1/1] (1.73ns)   --->   "%sub_ln26_41 = sub i11 %zext_ln26_142, %zext_ln26_143" [conv/conv_1.cpp:26]   --->   Operation 1944 'sub' 'sub_ln26_41' <Predicate = (!icmp_ln18_20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1945 [1/1] (1.76ns)   --->   "br label %84" [conv/conv_1.cpp:21]   --->   Operation 1945 'br' <Predicate = (!icmp_ln18_20)> <Delay = 1.76>
ST_164 : Operation 1946 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_20 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_93" [conv/conv_1.cpp:31]   --->   Operation 1946 'getelementptr' 'conv_1_bias_addr_20' <Predicate = (icmp_ln18_20)> <Delay = 0.00>
ST_164 : Operation 1947 [2/2] (3.25ns)   --->   "%conv_1_bias_load_20 = load float* %conv_1_bias_addr_20, align 4" [conv/conv_1.cpp:31]   --->   Operation 1947 'load' 'conv_1_bias_load_20' <Predicate = (icmp_ln18_20)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 165 <SV = 24> <Delay = 6.76>
ST_165 : Operation 1948 [1/1] (0.00ns)   --->   "%w_sum_1_20 = phi float [ %w_sum_0_20, %W_Row_Loop_begin20 ], [ %w_sum_3_19, %85 ]" [conv/conv_1.cpp:26]   --->   Operation 1948 'phi' 'w_sum_1_20' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1949 [1/1] (0.00ns)   --->   "%wc_0_20 = phi i2 [ 0, %W_Row_Loop_begin20 ], [ %add_ln21_19, %85 ]" [conv/conv_1.cpp:21]   --->   Operation 1949 'phi' 'wc_0_20' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1950 [1/1] (0.95ns)   --->   "%icmp_ln21_20 = icmp eq i2 %wc_0_20, -1" [conv/conv_1.cpp:21]   --->   Operation 1950 'icmp' 'icmp_ln21_20' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1951 [1/1] (0.00ns)   --->   "%empty_133 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1951 'speclooptripcount' 'empty_133' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1952 [1/1] (1.56ns)   --->   "%add_ln21_19 = add i2 %wc_0_20, 1" [conv/conv_1.cpp:21]   --->   Operation 1952 'add' 'add_ln21_19' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1953 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_20, label %W_Row_Loop_end20, label %85" [conv/conv_1.cpp:21]   --->   Operation 1953 'br' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1954 [1/1] (0.00ns)   --->   "%zext_ln26_150 = zext i2 %wc_0_20 to i5" [conv/conv_1.cpp:26]   --->   Operation 1954 'zext' 'zext_ln26_150' <Predicate = (!icmp_ln21_20)> <Delay = 0.00>
ST_165 : Operation 1955 [1/1] (1.78ns)   --->   "%add_ln26_103 = add i5 %sub_ln26_40, %zext_ln26_150" [conv/conv_1.cpp:26]   --->   Operation 1955 'add' 'add_ln26_103' <Predicate = (!icmp_ln21_20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1956 [1/1] (0.00ns)   --->   "%tmp_279_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_103, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1956 'bitconcatenate' 'tmp_279_cast' <Predicate = (!icmp_ln21_20)> <Delay = 0.00>
ST_165 : Operation 1957 [1/1] (1.73ns)   --->   "%add_ln26_104 = add i10 %tmp_279_cast, %zext_ln35_51" [conv/conv_1.cpp:26]   --->   Operation 1957 'add' 'add_ln26_104' <Predicate = (!icmp_ln21_20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1958 [1/1] (0.00ns)   --->   "%zext_ln26_151 = zext i10 %add_ln26_104 to i64" [conv/conv_1.cpp:26]   --->   Operation 1958 'zext' 'zext_ln26_151' <Predicate = (!icmp_ln21_20)> <Delay = 0.00>
ST_165 : Operation 1959 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_20 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_151" [conv/conv_1.cpp:26]   --->   Operation 1959 'getelementptr' 'conv_1_weights_0_add_20' <Predicate = (!icmp_ln21_20)> <Delay = 0.00>
ST_165 : Operation 1960 [1/1] (0.00ns)   --->   "%or_ln26_4 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 -3, i2 %wc_0_20)" [conv/conv_1.cpp:26]   --->   Operation 1960 'bitconcatenate' 'or_ln26_4' <Predicate = (!icmp_ln21_20)> <Delay = 0.00>
ST_165 : Operation 1961 [1/1] (0.00ns)   --->   "%zext_ln26_152 = zext i5 %or_ln26_4 to i11" [conv/conv_1.cpp:26]   --->   Operation 1961 'zext' 'zext_ln26_152' <Predicate = (!icmp_ln21_20)> <Delay = 0.00>
ST_165 : Operation 1962 [1/1] (1.63ns)   --->   "%add_ln26_105 = add i11 %sub_ln26_41, %zext_ln26_152" [conv/conv_1.cpp:26]   --->   Operation 1962 'add' 'add_ln26_105' <Predicate = (!icmp_ln21_20)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1963 [1/1] (0.00ns)   --->   "%sext_ln26_24 = sext i11 %add_ln26_105 to i64" [conv/conv_1.cpp:26]   --->   Operation 1963 'sext' 'sext_ln26_24' <Predicate = (!icmp_ln21_20)> <Delay = 0.00>
ST_165 : Operation 1964 [1/1] (0.00ns)   --->   "%conv_input_addr_20 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_24" [conv/conv_1.cpp:26]   --->   Operation 1964 'getelementptr' 'conv_input_addr_20' <Predicate = (!icmp_ln21_20)> <Delay = 0.00>
ST_165 : Operation 1965 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_20 = load float* %conv_1_weights_0_add_20, align 4" [conv/conv_1.cpp:26]   --->   Operation 1965 'load' 'conv_1_weights_0_loa_20' <Predicate = (!icmp_ln21_20)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_165 : Operation 1966 [2/2] (3.25ns)   --->   "%conv_input_load_20 = load float* %conv_input_addr_20, align 4" [conv/conv_1.cpp:26]   --->   Operation 1966 'load' 'conv_input_load_20' <Predicate = (!icmp_ln21_20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_165 : Operation 1967 [1/1] (0.00ns)   --->   "%empty_132 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_89) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1967 'specregionend' 'empty_132' <Predicate = (icmp_ln21_20)> <Delay = 0.00>
ST_165 : Operation 1968 [1/1] (0.00ns)   --->   "br label %83" [conv/conv_1.cpp:18]   --->   Operation 1968 'br' <Predicate = (icmp_ln21_20)> <Delay = 0.00>

State 166 <SV = 25> <Delay = 15.6>
ST_166 : Operation 1969 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_20 = load float* %conv_1_weights_0_add_20, align 4" [conv/conv_1.cpp:26]   --->   Operation 1969 'load' 'conv_1_weights_0_loa_20' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_166 : Operation 1970 [1/2] (3.25ns)   --->   "%conv_input_load_20 = load float* %conv_input_addr_20, align 4" [conv/conv_1.cpp:26]   --->   Operation 1970 'load' 'conv_input_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_166 : Operation 1971 [2/2] (12.3ns)   --->   "%tmp_1_19 = fmul float %conv_1_weights_0_loa_20, %conv_input_load_20" [conv/conv_1.cpp:26]   --->   Operation 1971 'fmul' 'tmp_1_19' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 26> <Delay = 34.9>
ST_167 : Operation 1972 [1/2] (12.3ns)   --->   "%tmp_1_19 = fmul float %conv_1_weights_0_loa_20, %conv_input_load_20" [conv/conv_1.cpp:26]   --->   Operation 1972 'fmul' 'tmp_1_19' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1973 [2/2] (22.5ns)   --->   "%w_sum_3_19 = fadd float %w_sum_1_20, %tmp_1_19" [conv/conv_1.cpp:26]   --->   Operation 1973 'fadd' 'w_sum_3_19' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 27> <Delay = 22.5>
ST_168 : Operation 1974 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1974 'specloopname' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1975 [1/2] (22.5ns)   --->   "%w_sum_3_19 = fadd float %w_sum_1_20, %tmp_1_19" [conv/conv_1.cpp:26]   --->   Operation 1975 'fadd' 'w_sum_3_19' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1976 [1/1] (0.00ns)   --->   "br label %84" [conv/conv_1.cpp:21]   --->   Operation 1976 'br' <Predicate = true> <Delay = 0.00>

State 169 <SV = 24> <Delay = 25.8>
ST_169 : Operation 1977 [1/2] (3.25ns)   --->   "%conv_1_bias_load_20 = load float* %conv_1_bias_addr_20, align 4" [conv/conv_1.cpp:31]   --->   Operation 1977 'load' 'conv_1_bias_load_20' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_169 : Operation 1978 [2/2] (22.5ns)   --->   "%w_sum_20 = fadd float %w_sum_0_20, %conv_1_bias_load_20" [conv/conv_1.cpp:31]   --->   Operation 1978 'fadd' 'w_sum_20' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 25> <Delay = 33.5>
ST_170 : Operation 1979 [1/2] (22.5ns)   --->   "%w_sum_20 = fadd float %w_sum_0_20, %conv_1_bias_load_20" [conv/conv_1.cpp:31]   --->   Operation 1979 'fadd' 'w_sum_20' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1980 [1/1] (0.00ns)   --->   "%bitcast_ln34_20 = bitcast float %w_sum_20 to i32" [conv/conv_1.cpp:34]   --->   Operation 1980 'bitcast' 'bitcast_ln34_20' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1981 [1/1] (0.00ns)   --->   "%tmp_118 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_20, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1981 'partselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1982 [1/1] (0.00ns)   --->   "%trunc_ln34_20 = trunc i32 %bitcast_ln34_20 to i23" [conv/conv_1.cpp:34]   --->   Operation 1982 'trunc' 'trunc_ln34_20' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1983 [1/1] (1.55ns)   --->   "%icmp_ln34_40 = icmp ne i8 %tmp_118, -1" [conv/conv_1.cpp:34]   --->   Operation 1983 'icmp' 'icmp_ln34_40' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1984 [1/1] (2.44ns)   --->   "%icmp_ln34_41 = icmp eq i23 %trunc_ln34_20, 0" [conv/conv_1.cpp:34]   --->   Operation 1984 'icmp' 'icmp_ln34_41' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1985 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_20)   --->   "%or_ln34_20 = or i1 %icmp_ln34_41, %icmp_ln34_40" [conv/conv_1.cpp:34]   --->   Operation 1985 'or' 'or_ln34_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1986 [1/1] (6.78ns)   --->   "%tmp_119 = fcmp ogt float %w_sum_20, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1986 'fcmp' 'tmp_119' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1987 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_20)   --->   "%and_ln34_20 = and i1 %or_ln34_20, %tmp_119" [conv/conv_1.cpp:34]   --->   Operation 1987 'and' 'and_ln34_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1988 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_20 = select i1 %and_ln34_20, float %w_sum_20, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1988 'select' 'select_ln34_20' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_170 : Operation 1989 [1/1] (3.25ns)   --->   "store float %select_ln34_20, float* %conv_out_addr_20, align 4" [conv/conv_1.cpp:35]   --->   Operation 1989 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_170 : Operation 1990 [1/1] (0.00ns)   --->   "%empty_130 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_85) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1990 'specregionend' 'empty_130' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1991 [1/1] (0.00ns)   --->   "br label %82" [conv/conv_1.cpp:14]   --->   Operation 1991 'br' <Predicate = true> <Delay = 0.00>

State 171 <SV = 23> <Delay = 1.94>
ST_171 : Operation 1992 [1/1] (0.00ns)   --->   "%f_0_21 = phi i6 [ 0, %Col_Loop20 ], [ %add_ln14_21, %Filter1_Loop_end21 ]" [conv/conv_1.cpp:14]   --->   Operation 1992 'phi' 'f_0_21' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1993 [1/1] (1.42ns)   --->   "%icmp_ln14_21 = icmp eq i6 %f_0_21, -32" [conv/conv_1.cpp:14]   --->   Operation 1993 'icmp' 'icmp_ln14_21' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1994 [1/1] (0.00ns)   --->   "%empty_135 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 1994 'speclooptripcount' 'empty_135' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1995 [1/1] (1.82ns)   --->   "%add_ln14_21 = add i6 %f_0_21, 1" [conv/conv_1.cpp:14]   --->   Operation 1995 'add' 'add_ln14_21' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1996 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_21, label %Col_Loop21, label %Filter1_Loop_begin21" [conv/conv_1.cpp:14]   --->   Operation 1996 'br' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1997 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1997 'specloopname' <Predicate = (!icmp_ln14_21)> <Delay = 0.00>
ST_171 : Operation 1998 [1/1] (0.00ns)   --->   "%tmp_88 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1998 'specregionbegin' 'tmp_88' <Predicate = (!icmp_ln14_21)> <Delay = 0.00>
ST_171 : Operation 1999 [1/1] (0.00ns)   --->   "%zext_ln26_98 = zext i6 %f_0_21 to i64" [conv/conv_1.cpp:26]   --->   Operation 1999 'zext' 'zext_ln26_98' <Predicate = (!icmp_ln14_21)> <Delay = 0.00>
ST_171 : Operation 2000 [1/1] (0.00ns)   --->   "%zext_ln35_53 = zext i6 %f_0_21 to i10" [conv/conv_1.cpp:35]   --->   Operation 2000 'zext' 'zext_ln35_53' <Predicate = (!icmp_ln14_21)> <Delay = 0.00>
ST_171 : Operation 2001 [1/1] (0.00ns)   --->   "%zext_ln35_54 = zext i6 %f_0_21 to i15" [conv/conv_1.cpp:35]   --->   Operation 2001 'zext' 'zext_ln35_54' <Predicate = (!icmp_ln14_21)> <Delay = 0.00>
ST_171 : Operation 2002 [1/1] (1.94ns)   --->   "%add_ln35_34 = add i15 %add_ln35_19, %zext_ln35_54" [conv/conv_1.cpp:35]   --->   Operation 2002 'add' 'add_ln35_34' <Predicate = (!icmp_ln14_21)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 2003 [1/1] (0.00ns)   --->   "%zext_ln35_55 = zext i15 %add_ln35_34 to i64" [conv/conv_1.cpp:35]   --->   Operation 2003 'zext' 'zext_ln35_55' <Predicate = (!icmp_ln14_21)> <Delay = 0.00>
ST_171 : Operation 2004 [1/1] (0.00ns)   --->   "%conv_out_addr_21 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_55" [conv/conv_1.cpp:35]   --->   Operation 2004 'getelementptr' 'conv_out_addr_21' <Predicate = (!icmp_ln14_21)> <Delay = 0.00>
ST_171 : Operation 2005 [1/1] (1.76ns)   --->   "br label %87" [conv/conv_1.cpp:18]   --->   Operation 2005 'br' <Predicate = (!icmp_ln14_21)> <Delay = 1.76>
ST_171 : Operation 2006 [1/1] (0.00ns)   --->   "%empty_134 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_84) nounwind" [conv/conv_1.cpp:40]   --->   Operation 2006 'specregionend' 'empty_134' <Predicate = (icmp_ln14_21)> <Delay = 0.00>
ST_171 : Operation 2007 [1/1] (0.00ns)   --->   "%tmp_87 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv_1.cpp:12]   --->   Operation 2007 'specregionbegin' 'tmp_87' <Predicate = (icmp_ln14_21)> <Delay = 0.00>
ST_171 : Operation 2008 [1/1] (1.76ns)   --->   "br label %90" [conv/conv_1.cpp:14]   --->   Operation 2008 'br' <Predicate = (icmp_ln14_21)> <Delay = 1.76>

State 172 <SV = 24> <Delay = 3.51>
ST_172 : Operation 2009 [1/1] (0.00ns)   --->   "%wr_0_21 = phi i2 [ 0, %Filter1_Loop_begin21 ], [ %add_ln18_21, %W_Row_Loop_end21 ]" [conv/conv_1.cpp:18]   --->   Operation 2009 'phi' 'wr_0_21' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2010 [1/1] (0.00ns)   --->   "%w_sum_0_21 = phi float [ 0.000000e+00, %Filter1_Loop_begin21 ], [ %w_sum_1_21, %W_Row_Loop_end21 ]" [conv/conv_1.cpp:26]   --->   Operation 2010 'phi' 'w_sum_0_21' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2011 [1/1] (0.00ns)   --->   "%zext_ln18_21 = zext i2 %wr_0_21 to i5" [conv/conv_1.cpp:18]   --->   Operation 2011 'zext' 'zext_ln18_21' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2012 [1/1] (0.95ns)   --->   "%icmp_ln18_21 = icmp eq i2 %wr_0_21, -1" [conv/conv_1.cpp:18]   --->   Operation 2012 'icmp' 'icmp_ln18_21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 2013 [1/1] (0.00ns)   --->   "%empty_137 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2013 'speclooptripcount' 'empty_137' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2014 [1/1] (1.56ns)   --->   "%add_ln18_21 = add i2 %wr_0_21, 1" [conv/conv_1.cpp:18]   --->   Operation 2014 'add' 'add_ln18_21' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 2015 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_21, label %Filter1_Loop_end21, label %W_Row_Loop_begin21" [conv/conv_1.cpp:18]   --->   Operation 2015 'br' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2016 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2016 'specloopname' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_172 : Operation 2017 [1/1] (0.00ns)   --->   "%tmp_92 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2017 'specregionbegin' 'tmp_92' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_172 : Operation 2018 [1/1] (0.00ns)   --->   "%tmp_221 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_21, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2018 'bitconcatenate' 'tmp_221' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_172 : Operation 2019 [1/1] (0.00ns)   --->   "%zext_ln26_147 = zext i4 %tmp_221 to i5" [conv/conv_1.cpp:26]   --->   Operation 2019 'zext' 'zext_ln26_147' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_172 : Operation 2020 [1/1] (1.73ns)   --->   "%sub_ln26_42 = sub i5 %zext_ln26_147, %zext_ln18_21" [conv/conv_1.cpp:26]   --->   Operation 2020 'sub' 'sub_ln26_42' <Predicate = (!icmp_ln18_21)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 2021 [1/1] (1.78ns)   --->   "%add_ln26_21 = add i5 %zext_ln18_21, %r_0" [conv/conv_1.cpp:26]   --->   Operation 2021 'add' 'add_ln26_21' <Predicate = (!icmp_ln18_21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 2022 [1/1] (0.00ns)   --->   "%tmp_222 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_21, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 2022 'bitconcatenate' 'tmp_222' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_172 : Operation 2023 [1/1] (0.00ns)   --->   "%zext_ln26_148 = zext i10 %tmp_222 to i11" [conv/conv_1.cpp:26]   --->   Operation 2023 'zext' 'zext_ln26_148' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_172 : Operation 2024 [1/1] (0.00ns)   --->   "%tmp_223 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_21, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2024 'bitconcatenate' 'tmp_223' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_172 : Operation 2025 [1/1] (0.00ns)   --->   "%zext_ln26_149 = zext i7 %tmp_223 to i11" [conv/conv_1.cpp:26]   --->   Operation 2025 'zext' 'zext_ln26_149' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_172 : Operation 2026 [1/1] (1.73ns)   --->   "%sub_ln26_43 = sub i11 %zext_ln26_148, %zext_ln26_149" [conv/conv_1.cpp:26]   --->   Operation 2026 'sub' 'sub_ln26_43' <Predicate = (!icmp_ln18_21)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 2027 [1/1] (1.76ns)   --->   "br label %88" [conv/conv_1.cpp:21]   --->   Operation 2027 'br' <Predicate = (!icmp_ln18_21)> <Delay = 1.76>
ST_172 : Operation 2028 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_21 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_98" [conv/conv_1.cpp:31]   --->   Operation 2028 'getelementptr' 'conv_1_bias_addr_21' <Predicate = (icmp_ln18_21)> <Delay = 0.00>
ST_172 : Operation 2029 [2/2] (3.25ns)   --->   "%conv_1_bias_load_21 = load float* %conv_1_bias_addr_21, align 4" [conv/conv_1.cpp:31]   --->   Operation 2029 'load' 'conv_1_bias_load_21' <Predicate = (icmp_ln18_21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 173 <SV = 25> <Delay = 6.76>
ST_173 : Operation 2030 [1/1] (0.00ns)   --->   "%w_sum_1_21 = phi float [ %w_sum_0_21, %W_Row_Loop_begin21 ], [ %w_sum_3_20, %89 ]" [conv/conv_1.cpp:26]   --->   Operation 2030 'phi' 'w_sum_1_21' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 2031 [1/1] (0.00ns)   --->   "%wc_0_21 = phi i2 [ 0, %W_Row_Loop_begin21 ], [ %add_ln21_20, %89 ]" [conv/conv_1.cpp:21]   --->   Operation 2031 'phi' 'wc_0_21' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 2032 [1/1] (0.00ns)   --->   "%zext_ln21_14 = zext i2 %wc_0_21 to i5" [conv/conv_1.cpp:21]   --->   Operation 2032 'zext' 'zext_ln21_14' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 2033 [1/1] (0.95ns)   --->   "%icmp_ln21_21 = icmp eq i2 %wc_0_21, -1" [conv/conv_1.cpp:21]   --->   Operation 2033 'icmp' 'icmp_ln21_21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 2034 [1/1] (0.00ns)   --->   "%empty_139 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2034 'speclooptripcount' 'empty_139' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 2035 [1/1] (1.56ns)   --->   "%add_ln21_20 = add i2 %wc_0_21, 1" [conv/conv_1.cpp:21]   --->   Operation 2035 'add' 'add_ln21_20' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 2036 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_21, label %W_Row_Loop_end21, label %89" [conv/conv_1.cpp:21]   --->   Operation 2036 'br' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 2037 [1/1] (0.00ns)   --->   "%zext_ln26_156 = zext i2 %wc_0_21 to i5" [conv/conv_1.cpp:26]   --->   Operation 2037 'zext' 'zext_ln26_156' <Predicate = (!icmp_ln21_21)> <Delay = 0.00>
ST_173 : Operation 2038 [1/1] (1.78ns)   --->   "%add_ln26_106 = add i5 %zext_ln26_156, %sub_ln26_42" [conv/conv_1.cpp:26]   --->   Operation 2038 'add' 'add_ln26_106' <Predicate = (!icmp_ln21_21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 2039 [1/1] (0.00ns)   --->   "%tmp_284_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_106, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 2039 'bitconcatenate' 'tmp_284_cast' <Predicate = (!icmp_ln21_21)> <Delay = 0.00>
ST_173 : Operation 2040 [1/1] (1.73ns)   --->   "%add_ln26_107 = add i10 %zext_ln35_53, %tmp_284_cast" [conv/conv_1.cpp:26]   --->   Operation 2040 'add' 'add_ln26_107' <Predicate = (!icmp_ln21_21)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 2041 [1/1] (0.00ns)   --->   "%zext_ln26_157 = zext i10 %add_ln26_107 to i64" [conv/conv_1.cpp:26]   --->   Operation 2041 'zext' 'zext_ln26_157' <Predicate = (!icmp_ln21_21)> <Delay = 0.00>
ST_173 : Operation 2042 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_21 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_157" [conv/conv_1.cpp:26]   --->   Operation 2042 'getelementptr' 'conv_1_weights_0_add_21' <Predicate = (!icmp_ln21_21)> <Delay = 0.00>
ST_173 : Operation 2043 [1/1] (1.78ns)   --->   "%add_ln26_41 = add i5 %zext_ln21_14, -11" [conv/conv_1.cpp:26]   --->   Operation 2043 'add' 'add_ln26_41' <Predicate = (!icmp_ln21_21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 2044 [1/1] (0.00ns)   --->   "%zext_ln26_158 = zext i5 %add_ln26_41 to i11" [conv/conv_1.cpp:26]   --->   Operation 2044 'zext' 'zext_ln26_158' <Predicate = (!icmp_ln21_21)> <Delay = 0.00>
ST_173 : Operation 2045 [1/1] (1.63ns)   --->   "%add_ln26_108 = add i11 %zext_ln26_158, %sub_ln26_43" [conv/conv_1.cpp:26]   --->   Operation 2045 'add' 'add_ln26_108' <Predicate = (!icmp_ln21_21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 2046 [1/1] (0.00ns)   --->   "%sext_ln26_25 = sext i11 %add_ln26_108 to i64" [conv/conv_1.cpp:26]   --->   Operation 2046 'sext' 'sext_ln26_25' <Predicate = (!icmp_ln21_21)> <Delay = 0.00>
ST_173 : Operation 2047 [1/1] (0.00ns)   --->   "%conv_input_addr_21 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_25" [conv/conv_1.cpp:26]   --->   Operation 2047 'getelementptr' 'conv_input_addr_21' <Predicate = (!icmp_ln21_21)> <Delay = 0.00>
ST_173 : Operation 2048 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_21 = load float* %conv_1_weights_0_add_21, align 4" [conv/conv_1.cpp:26]   --->   Operation 2048 'load' 'conv_1_weights_0_loa_21' <Predicate = (!icmp_ln21_21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_173 : Operation 2049 [2/2] (3.25ns)   --->   "%conv_input_load_21 = load float* %conv_input_addr_21, align 4" [conv/conv_1.cpp:26]   --->   Operation 2049 'load' 'conv_input_load_21' <Predicate = (!icmp_ln21_21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_173 : Operation 2050 [1/1] (0.00ns)   --->   "%empty_138 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_92) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2050 'specregionend' 'empty_138' <Predicate = (icmp_ln21_21)> <Delay = 0.00>
ST_173 : Operation 2051 [1/1] (0.00ns)   --->   "br label %87" [conv/conv_1.cpp:18]   --->   Operation 2051 'br' <Predicate = (icmp_ln21_21)> <Delay = 0.00>

State 174 <SV = 26> <Delay = 15.6>
ST_174 : Operation 2052 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_21 = load float* %conv_1_weights_0_add_21, align 4" [conv/conv_1.cpp:26]   --->   Operation 2052 'load' 'conv_1_weights_0_loa_21' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_174 : Operation 2053 [1/2] (3.25ns)   --->   "%conv_input_load_21 = load float* %conv_input_addr_21, align 4" [conv/conv_1.cpp:26]   --->   Operation 2053 'load' 'conv_input_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_174 : Operation 2054 [2/2] (12.3ns)   --->   "%tmp_1_20 = fmul float %conv_1_weights_0_loa_21, %conv_input_load_21" [conv/conv_1.cpp:26]   --->   Operation 2054 'fmul' 'tmp_1_20' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 27> <Delay = 34.9>
ST_175 : Operation 2055 [1/2] (12.3ns)   --->   "%tmp_1_20 = fmul float %conv_1_weights_0_loa_21, %conv_input_load_21" [conv/conv_1.cpp:26]   --->   Operation 2055 'fmul' 'tmp_1_20' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 2056 [2/2] (22.5ns)   --->   "%w_sum_3_20 = fadd float %w_sum_1_21, %tmp_1_20" [conv/conv_1.cpp:26]   --->   Operation 2056 'fadd' 'w_sum_3_20' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 28> <Delay = 22.5>
ST_176 : Operation 2057 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2057 'specloopname' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 2058 [1/2] (22.5ns)   --->   "%w_sum_3_20 = fadd float %w_sum_1_21, %tmp_1_20" [conv/conv_1.cpp:26]   --->   Operation 2058 'fadd' 'w_sum_3_20' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 2059 [1/1] (0.00ns)   --->   "br label %88" [conv/conv_1.cpp:21]   --->   Operation 2059 'br' <Predicate = true> <Delay = 0.00>

State 177 <SV = 25> <Delay = 25.8>
ST_177 : Operation 2060 [1/2] (3.25ns)   --->   "%conv_1_bias_load_21 = load float* %conv_1_bias_addr_21, align 4" [conv/conv_1.cpp:31]   --->   Operation 2060 'load' 'conv_1_bias_load_21' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_177 : Operation 2061 [2/2] (22.5ns)   --->   "%w_sum_21 = fadd float %w_sum_0_21, %conv_1_bias_load_21" [conv/conv_1.cpp:31]   --->   Operation 2061 'fadd' 'w_sum_21' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 26> <Delay = 33.5>
ST_178 : Operation 2062 [1/2] (22.5ns)   --->   "%w_sum_21 = fadd float %w_sum_0_21, %conv_1_bias_load_21" [conv/conv_1.cpp:31]   --->   Operation 2062 'fadd' 'w_sum_21' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 2063 [1/1] (0.00ns)   --->   "%bitcast_ln34_21 = bitcast float %w_sum_21 to i32" [conv/conv_1.cpp:34]   --->   Operation 2063 'bitcast' 'bitcast_ln34_21' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 2064 [1/1] (0.00ns)   --->   "%tmp_120 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_21, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 2064 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 2065 [1/1] (0.00ns)   --->   "%trunc_ln34_21 = trunc i32 %bitcast_ln34_21 to i23" [conv/conv_1.cpp:34]   --->   Operation 2065 'trunc' 'trunc_ln34_21' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 2066 [1/1] (1.55ns)   --->   "%icmp_ln34_42 = icmp ne i8 %tmp_120, -1" [conv/conv_1.cpp:34]   --->   Operation 2066 'icmp' 'icmp_ln34_42' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 2067 [1/1] (2.44ns)   --->   "%icmp_ln34_43 = icmp eq i23 %trunc_ln34_21, 0" [conv/conv_1.cpp:34]   --->   Operation 2067 'icmp' 'icmp_ln34_43' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 2068 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_21)   --->   "%or_ln34_21 = or i1 %icmp_ln34_43, %icmp_ln34_42" [conv/conv_1.cpp:34]   --->   Operation 2068 'or' 'or_ln34_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 2069 [1/1] (6.78ns)   --->   "%tmp_121 = fcmp ogt float %w_sum_21, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2069 'fcmp' 'tmp_121' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 2070 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_21)   --->   "%and_ln34_21 = and i1 %or_ln34_21, %tmp_121" [conv/conv_1.cpp:34]   --->   Operation 2070 'and' 'and_ln34_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 2071 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_21 = select i1 %and_ln34_21, float %w_sum_21, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2071 'select' 'select_ln34_21' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_178 : Operation 2072 [1/1] (3.25ns)   --->   "store float %select_ln34_21, float* %conv_out_addr_21, align 4" [conv/conv_1.cpp:35]   --->   Operation 2072 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_178 : Operation 2073 [1/1] (0.00ns)   --->   "%empty_136 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_88) nounwind" [conv/conv_1.cpp:39]   --->   Operation 2073 'specregionend' 'empty_136' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 2074 [1/1] (0.00ns)   --->   "br label %86" [conv/conv_1.cpp:14]   --->   Operation 2074 'br' <Predicate = true> <Delay = 0.00>

State 179 <SV = 24> <Delay = 1.82>
ST_179 : Operation 2075 [1/1] (0.00ns)   --->   "%f_0_22 = phi i6 [ 0, %Col_Loop21 ], [ %add_ln14_22, %Filter1_Loop_end22 ]" [conv/conv_1.cpp:14]   --->   Operation 2075 'phi' 'f_0_22' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 2076 [1/1] (1.42ns)   --->   "%icmp_ln14_22 = icmp eq i6 %f_0_22, -32" [conv/conv_1.cpp:14]   --->   Operation 2076 'icmp' 'icmp_ln14_22' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 2077 [1/1] (0.00ns)   --->   "%empty_141 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 2077 'speclooptripcount' 'empty_141' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 2078 [1/1] (1.82ns)   --->   "%add_ln14_22 = add i6 %f_0_22, 1" [conv/conv_1.cpp:14]   --->   Operation 2078 'add' 'add_ln14_22' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 2079 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_22, label %Col_Loop22, label %Filter1_Loop_begin22" [conv/conv_1.cpp:14]   --->   Operation 2079 'br' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 2080 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 2080 'specloopname' <Predicate = (!icmp_ln14_22)> <Delay = 0.00>
ST_179 : Operation 2081 [1/1] (0.00ns)   --->   "%tmp_91 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 2081 'specregionbegin' 'tmp_91' <Predicate = (!icmp_ln14_22)> <Delay = 0.00>
ST_179 : Operation 2082 [1/1] (0.00ns)   --->   "%zext_ln26_103 = zext i6 %f_0_22 to i64" [conv/conv_1.cpp:26]   --->   Operation 2082 'zext' 'zext_ln26_103' <Predicate = (!icmp_ln14_22)> <Delay = 0.00>
ST_179 : Operation 2083 [1/1] (0.00ns)   --->   "%zext_ln35_56 = zext i6 %f_0_22 to i10" [conv/conv_1.cpp:35]   --->   Operation 2083 'zext' 'zext_ln35_56' <Predicate = (!icmp_ln14_22)> <Delay = 0.00>
ST_179 : Operation 2084 [1/1] (0.00ns)   --->   "%tmp_219 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln35_20, i32 6, i32 14)" [conv/conv_1.cpp:35]   --->   Operation 2084 'partselect' 'tmp_219' <Predicate = (!icmp_ln14_22)> <Delay = 0.00>
ST_179 : Operation 2085 [1/1] (0.00ns)   --->   "%tmp_220 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_219, i6 %f_0_22)" [conv/conv_1.cpp:35]   --->   Operation 2085 'bitconcatenate' 'tmp_220' <Predicate = (!icmp_ln14_22)> <Delay = 0.00>
ST_179 : Operation 2086 [1/1] (0.00ns)   --->   "%zext_ln35_57 = zext i15 %tmp_220 to i64" [conv/conv_1.cpp:35]   --->   Operation 2086 'zext' 'zext_ln35_57' <Predicate = (!icmp_ln14_22)> <Delay = 0.00>
ST_179 : Operation 2087 [1/1] (0.00ns)   --->   "%conv_out_addr_22 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_57" [conv/conv_1.cpp:35]   --->   Operation 2087 'getelementptr' 'conv_out_addr_22' <Predicate = (!icmp_ln14_22)> <Delay = 0.00>
ST_179 : Operation 2088 [1/1] (1.76ns)   --->   "br label %91" [conv/conv_1.cpp:18]   --->   Operation 2088 'br' <Predicate = (!icmp_ln14_22)> <Delay = 1.76>
ST_179 : Operation 2089 [1/1] (0.00ns)   --->   "%empty_140 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_87) nounwind" [conv/conv_1.cpp:40]   --->   Operation 2089 'specregionend' 'empty_140' <Predicate = (icmp_ln14_22)> <Delay = 0.00>
ST_179 : Operation 2090 [1/1] (0.00ns)   --->   "%tmp_90 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv_1.cpp:12]   --->   Operation 2090 'specregionbegin' 'tmp_90' <Predicate = (icmp_ln14_22)> <Delay = 0.00>
ST_179 : Operation 2091 [1/1] (1.76ns)   --->   "br label %94" [conv/conv_1.cpp:14]   --->   Operation 2091 'br' <Predicate = (icmp_ln14_22)> <Delay = 1.76>

State 180 <SV = 25> <Delay = 3.51>
ST_180 : Operation 2092 [1/1] (0.00ns)   --->   "%wr_0_22 = phi i2 [ 0, %Filter1_Loop_begin22 ], [ %add_ln18_22, %W_Row_Loop_end22 ]" [conv/conv_1.cpp:18]   --->   Operation 2092 'phi' 'wr_0_22' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 2093 [1/1] (0.00ns)   --->   "%w_sum_0_22 = phi float [ 0.000000e+00, %Filter1_Loop_begin22 ], [ %w_sum_1_22, %W_Row_Loop_end22 ]" [conv/conv_1.cpp:26]   --->   Operation 2093 'phi' 'w_sum_0_22' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 2094 [1/1] (0.00ns)   --->   "%zext_ln18_22 = zext i2 %wr_0_22 to i5" [conv/conv_1.cpp:18]   --->   Operation 2094 'zext' 'zext_ln18_22' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 2095 [1/1] (0.95ns)   --->   "%icmp_ln18_22 = icmp eq i2 %wr_0_22, -1" [conv/conv_1.cpp:18]   --->   Operation 2095 'icmp' 'icmp_ln18_22' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 2096 [1/1] (0.00ns)   --->   "%empty_143 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2096 'speclooptripcount' 'empty_143' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 2097 [1/1] (1.56ns)   --->   "%add_ln18_22 = add i2 %wr_0_22, 1" [conv/conv_1.cpp:18]   --->   Operation 2097 'add' 'add_ln18_22' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 2098 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_22, label %Filter1_Loop_end22, label %W_Row_Loop_begin22" [conv/conv_1.cpp:18]   --->   Operation 2098 'br' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 2099 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2099 'specloopname' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_180 : Operation 2100 [1/1] (0.00ns)   --->   "%tmp_95 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2100 'specregionbegin' 'tmp_95' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_180 : Operation 2101 [1/1] (0.00ns)   --->   "%tmp_224 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_22, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2101 'bitconcatenate' 'tmp_224' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_180 : Operation 2102 [1/1] (0.00ns)   --->   "%zext_ln26_153 = zext i4 %tmp_224 to i5" [conv/conv_1.cpp:26]   --->   Operation 2102 'zext' 'zext_ln26_153' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_180 : Operation 2103 [1/1] (1.73ns)   --->   "%sub_ln26_44 = sub i5 %zext_ln26_153, %zext_ln18_22" [conv/conv_1.cpp:26]   --->   Operation 2103 'sub' 'sub_ln26_44' <Predicate = (!icmp_ln18_22)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 2104 [1/1] (1.78ns)   --->   "%add_ln26_22 = add i5 %zext_ln18_22, %r_0" [conv/conv_1.cpp:26]   --->   Operation 2104 'add' 'add_ln26_22' <Predicate = (!icmp_ln18_22)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 2105 [1/1] (0.00ns)   --->   "%tmp_225 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_22, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 2105 'bitconcatenate' 'tmp_225' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_180 : Operation 2106 [1/1] (0.00ns)   --->   "%zext_ln26_154 = zext i10 %tmp_225 to i11" [conv/conv_1.cpp:26]   --->   Operation 2106 'zext' 'zext_ln26_154' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_180 : Operation 2107 [1/1] (0.00ns)   --->   "%tmp_226 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_22, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2107 'bitconcatenate' 'tmp_226' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_180 : Operation 2108 [1/1] (0.00ns)   --->   "%zext_ln26_155 = zext i7 %tmp_226 to i11" [conv/conv_1.cpp:26]   --->   Operation 2108 'zext' 'zext_ln26_155' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_180 : Operation 2109 [1/1] (1.73ns)   --->   "%sub_ln26_45 = sub i11 %zext_ln26_154, %zext_ln26_155" [conv/conv_1.cpp:26]   --->   Operation 2109 'sub' 'sub_ln26_45' <Predicate = (!icmp_ln18_22)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 2110 [1/1] (1.76ns)   --->   "br label %92" [conv/conv_1.cpp:21]   --->   Operation 2110 'br' <Predicate = (!icmp_ln18_22)> <Delay = 1.76>
ST_180 : Operation 2111 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_22 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_103" [conv/conv_1.cpp:31]   --->   Operation 2111 'getelementptr' 'conv_1_bias_addr_22' <Predicate = (icmp_ln18_22)> <Delay = 0.00>
ST_180 : Operation 2112 [2/2] (3.25ns)   --->   "%conv_1_bias_load_22 = load float* %conv_1_bias_addr_22, align 4" [conv/conv_1.cpp:31]   --->   Operation 2112 'load' 'conv_1_bias_load_22' <Predicate = (icmp_ln18_22)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 181 <SV = 26> <Delay = 6.76>
ST_181 : Operation 2113 [1/1] (0.00ns)   --->   "%w_sum_1_22 = phi float [ %w_sum_0_22, %W_Row_Loop_begin22 ], [ %w_sum_3_21, %93 ]" [conv/conv_1.cpp:26]   --->   Operation 2113 'phi' 'w_sum_1_22' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 2114 [1/1] (0.00ns)   --->   "%wc_0_22 = phi i2 [ 0, %W_Row_Loop_begin22 ], [ %add_ln21_21, %93 ]" [conv/conv_1.cpp:21]   --->   Operation 2114 'phi' 'wc_0_22' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 2115 [1/1] (0.00ns)   --->   "%zext_ln21_15 = zext i2 %wc_0_22 to i5" [conv/conv_1.cpp:21]   --->   Operation 2115 'zext' 'zext_ln21_15' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 2116 [1/1] (0.95ns)   --->   "%icmp_ln21_22 = icmp eq i2 %wc_0_22, -1" [conv/conv_1.cpp:21]   --->   Operation 2116 'icmp' 'icmp_ln21_22' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 2117 [1/1] (0.00ns)   --->   "%empty_145 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2117 'speclooptripcount' 'empty_145' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 2118 [1/1] (1.56ns)   --->   "%add_ln21_21 = add i2 %wc_0_22, 1" [conv/conv_1.cpp:21]   --->   Operation 2118 'add' 'add_ln21_21' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 2119 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_22, label %W_Row_Loop_end22, label %93" [conv/conv_1.cpp:21]   --->   Operation 2119 'br' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 2120 [1/1] (0.00ns)   --->   "%zext_ln26_162 = zext i2 %wc_0_22 to i5" [conv/conv_1.cpp:26]   --->   Operation 2120 'zext' 'zext_ln26_162' <Predicate = (!icmp_ln21_22)> <Delay = 0.00>
ST_181 : Operation 2121 [1/1] (1.78ns)   --->   "%add_ln26_109 = add i5 %zext_ln26_162, %sub_ln26_44" [conv/conv_1.cpp:26]   --->   Operation 2121 'add' 'add_ln26_109' <Predicate = (!icmp_ln21_22)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 2122 [1/1] (0.00ns)   --->   "%tmp_292_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_109, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 2122 'bitconcatenate' 'tmp_292_cast' <Predicate = (!icmp_ln21_22)> <Delay = 0.00>
ST_181 : Operation 2123 [1/1] (1.73ns)   --->   "%add_ln26_110 = add i10 %zext_ln35_56, %tmp_292_cast" [conv/conv_1.cpp:26]   --->   Operation 2123 'add' 'add_ln26_110' <Predicate = (!icmp_ln21_22)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 2124 [1/1] (0.00ns)   --->   "%zext_ln26_163 = zext i10 %add_ln26_110 to i64" [conv/conv_1.cpp:26]   --->   Operation 2124 'zext' 'zext_ln26_163' <Predicate = (!icmp_ln21_22)> <Delay = 0.00>
ST_181 : Operation 2125 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_22 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_163" [conv/conv_1.cpp:26]   --->   Operation 2125 'getelementptr' 'conv_1_weights_0_add_22' <Predicate = (!icmp_ln21_22)> <Delay = 0.00>
ST_181 : Operation 2126 [1/1] (1.78ns)   --->   "%add_ln26_42 = add i5 %zext_ln21_15, -10" [conv/conv_1.cpp:26]   --->   Operation 2126 'add' 'add_ln26_42' <Predicate = (!icmp_ln21_22)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 2127 [1/1] (0.00ns)   --->   "%zext_ln26_164 = zext i5 %add_ln26_42 to i11" [conv/conv_1.cpp:26]   --->   Operation 2127 'zext' 'zext_ln26_164' <Predicate = (!icmp_ln21_22)> <Delay = 0.00>
ST_181 : Operation 2128 [1/1] (1.63ns)   --->   "%add_ln26_111 = add i11 %zext_ln26_164, %sub_ln26_45" [conv/conv_1.cpp:26]   --->   Operation 2128 'add' 'add_ln26_111' <Predicate = (!icmp_ln21_22)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 2129 [1/1] (0.00ns)   --->   "%sext_ln26_26 = sext i11 %add_ln26_111 to i64" [conv/conv_1.cpp:26]   --->   Operation 2129 'sext' 'sext_ln26_26' <Predicate = (!icmp_ln21_22)> <Delay = 0.00>
ST_181 : Operation 2130 [1/1] (0.00ns)   --->   "%conv_input_addr_22 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_26" [conv/conv_1.cpp:26]   --->   Operation 2130 'getelementptr' 'conv_input_addr_22' <Predicate = (!icmp_ln21_22)> <Delay = 0.00>
ST_181 : Operation 2131 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_22 = load float* %conv_1_weights_0_add_22, align 4" [conv/conv_1.cpp:26]   --->   Operation 2131 'load' 'conv_1_weights_0_loa_22' <Predicate = (!icmp_ln21_22)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_181 : Operation 2132 [2/2] (3.25ns)   --->   "%conv_input_load_22 = load float* %conv_input_addr_22, align 4" [conv/conv_1.cpp:26]   --->   Operation 2132 'load' 'conv_input_load_22' <Predicate = (!icmp_ln21_22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_181 : Operation 2133 [1/1] (0.00ns)   --->   "%empty_144 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_95) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2133 'specregionend' 'empty_144' <Predicate = (icmp_ln21_22)> <Delay = 0.00>
ST_181 : Operation 2134 [1/1] (0.00ns)   --->   "br label %91" [conv/conv_1.cpp:18]   --->   Operation 2134 'br' <Predicate = (icmp_ln21_22)> <Delay = 0.00>

State 182 <SV = 27> <Delay = 15.6>
ST_182 : Operation 2135 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_22 = load float* %conv_1_weights_0_add_22, align 4" [conv/conv_1.cpp:26]   --->   Operation 2135 'load' 'conv_1_weights_0_loa_22' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_182 : Operation 2136 [1/2] (3.25ns)   --->   "%conv_input_load_22 = load float* %conv_input_addr_22, align 4" [conv/conv_1.cpp:26]   --->   Operation 2136 'load' 'conv_input_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_182 : Operation 2137 [2/2] (12.3ns)   --->   "%tmp_1_21 = fmul float %conv_1_weights_0_loa_22, %conv_input_load_22" [conv/conv_1.cpp:26]   --->   Operation 2137 'fmul' 'tmp_1_21' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 28> <Delay = 34.9>
ST_183 : Operation 2138 [1/2] (12.3ns)   --->   "%tmp_1_21 = fmul float %conv_1_weights_0_loa_22, %conv_input_load_22" [conv/conv_1.cpp:26]   --->   Operation 2138 'fmul' 'tmp_1_21' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 2139 [2/2] (22.5ns)   --->   "%w_sum_3_21 = fadd float %w_sum_1_22, %tmp_1_21" [conv/conv_1.cpp:26]   --->   Operation 2139 'fadd' 'w_sum_3_21' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 29> <Delay = 22.5>
ST_184 : Operation 2140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2140 'specloopname' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 2141 [1/2] (22.5ns)   --->   "%w_sum_3_21 = fadd float %w_sum_1_22, %tmp_1_21" [conv/conv_1.cpp:26]   --->   Operation 2141 'fadd' 'w_sum_3_21' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 2142 [1/1] (0.00ns)   --->   "br label %92" [conv/conv_1.cpp:21]   --->   Operation 2142 'br' <Predicate = true> <Delay = 0.00>

State 185 <SV = 26> <Delay = 25.8>
ST_185 : Operation 2143 [1/2] (3.25ns)   --->   "%conv_1_bias_load_22 = load float* %conv_1_bias_addr_22, align 4" [conv/conv_1.cpp:31]   --->   Operation 2143 'load' 'conv_1_bias_load_22' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_185 : Operation 2144 [2/2] (22.5ns)   --->   "%w_sum_22 = fadd float %w_sum_0_22, %conv_1_bias_load_22" [conv/conv_1.cpp:31]   --->   Operation 2144 'fadd' 'w_sum_22' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 27> <Delay = 33.5>
ST_186 : Operation 2145 [1/2] (22.5ns)   --->   "%w_sum_22 = fadd float %w_sum_0_22, %conv_1_bias_load_22" [conv/conv_1.cpp:31]   --->   Operation 2145 'fadd' 'w_sum_22' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 2146 [1/1] (0.00ns)   --->   "%bitcast_ln34_22 = bitcast float %w_sum_22 to i32" [conv/conv_1.cpp:34]   --->   Operation 2146 'bitcast' 'bitcast_ln34_22' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 2147 [1/1] (0.00ns)   --->   "%tmp_122 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_22, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 2147 'partselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 2148 [1/1] (0.00ns)   --->   "%trunc_ln34_22 = trunc i32 %bitcast_ln34_22 to i23" [conv/conv_1.cpp:34]   --->   Operation 2148 'trunc' 'trunc_ln34_22' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 2149 [1/1] (1.55ns)   --->   "%icmp_ln34_44 = icmp ne i8 %tmp_122, -1" [conv/conv_1.cpp:34]   --->   Operation 2149 'icmp' 'icmp_ln34_44' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 2150 [1/1] (2.44ns)   --->   "%icmp_ln34_45 = icmp eq i23 %trunc_ln34_22, 0" [conv/conv_1.cpp:34]   --->   Operation 2150 'icmp' 'icmp_ln34_45' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 2151 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_22)   --->   "%or_ln34_22 = or i1 %icmp_ln34_45, %icmp_ln34_44" [conv/conv_1.cpp:34]   --->   Operation 2151 'or' 'or_ln34_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 2152 [1/1] (6.78ns)   --->   "%tmp_123 = fcmp ogt float %w_sum_22, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2152 'fcmp' 'tmp_123' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 2153 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_22)   --->   "%and_ln34_22 = and i1 %or_ln34_22, %tmp_123" [conv/conv_1.cpp:34]   --->   Operation 2153 'and' 'and_ln34_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 2154 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_22 = select i1 %and_ln34_22, float %w_sum_22, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2154 'select' 'select_ln34_22' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_186 : Operation 2155 [1/1] (3.25ns)   --->   "store float %select_ln34_22, float* %conv_out_addr_22, align 4" [conv/conv_1.cpp:35]   --->   Operation 2155 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_186 : Operation 2156 [1/1] (0.00ns)   --->   "%empty_142 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_91) nounwind" [conv/conv_1.cpp:39]   --->   Operation 2156 'specregionend' 'empty_142' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 2157 [1/1] (0.00ns)   --->   "br label %90" [conv/conv_1.cpp:14]   --->   Operation 2157 'br' <Predicate = true> <Delay = 0.00>

State 187 <SV = 25> <Delay = 1.94>
ST_187 : Operation 2158 [1/1] (0.00ns)   --->   "%f_0_23 = phi i6 [ 0, %Col_Loop22 ], [ %add_ln14_23, %Filter1_Loop_end23 ]" [conv/conv_1.cpp:14]   --->   Operation 2158 'phi' 'f_0_23' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 2159 [1/1] (1.42ns)   --->   "%icmp_ln14_23 = icmp eq i6 %f_0_23, -32" [conv/conv_1.cpp:14]   --->   Operation 2159 'icmp' 'icmp_ln14_23' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 2160 [1/1] (0.00ns)   --->   "%empty_147 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 2160 'speclooptripcount' 'empty_147' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 2161 [1/1] (1.82ns)   --->   "%add_ln14_23 = add i6 %f_0_23, 1" [conv/conv_1.cpp:14]   --->   Operation 2161 'add' 'add_ln14_23' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 2162 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_23, label %Col_Loop23, label %Filter1_Loop_begin23" [conv/conv_1.cpp:14]   --->   Operation 2162 'br' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 2163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 2163 'specloopname' <Predicate = (!icmp_ln14_23)> <Delay = 0.00>
ST_187 : Operation 2164 [1/1] (0.00ns)   --->   "%tmp_94 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 2164 'specregionbegin' 'tmp_94' <Predicate = (!icmp_ln14_23)> <Delay = 0.00>
ST_187 : Operation 2165 [1/1] (0.00ns)   --->   "%zext_ln26_108 = zext i6 %f_0_23 to i64" [conv/conv_1.cpp:26]   --->   Operation 2165 'zext' 'zext_ln26_108' <Predicate = (!icmp_ln14_23)> <Delay = 0.00>
ST_187 : Operation 2166 [1/1] (0.00ns)   --->   "%zext_ln35_58 = zext i6 %f_0_23 to i10" [conv/conv_1.cpp:35]   --->   Operation 2166 'zext' 'zext_ln35_58' <Predicate = (!icmp_ln14_23)> <Delay = 0.00>
ST_187 : Operation 2167 [1/1] (0.00ns)   --->   "%zext_ln35_59 = zext i6 %f_0_23 to i15" [conv/conv_1.cpp:35]   --->   Operation 2167 'zext' 'zext_ln35_59' <Predicate = (!icmp_ln14_23)> <Delay = 0.00>
ST_187 : Operation 2168 [1/1] (1.94ns)   --->   "%add_ln35_35 = add i15 %add_ln35_21, %zext_ln35_59" [conv/conv_1.cpp:35]   --->   Operation 2168 'add' 'add_ln35_35' <Predicate = (!icmp_ln14_23)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 2169 [1/1] (0.00ns)   --->   "%zext_ln35_60 = zext i15 %add_ln35_35 to i64" [conv/conv_1.cpp:35]   --->   Operation 2169 'zext' 'zext_ln35_60' <Predicate = (!icmp_ln14_23)> <Delay = 0.00>
ST_187 : Operation 2170 [1/1] (0.00ns)   --->   "%conv_out_addr_23 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_60" [conv/conv_1.cpp:35]   --->   Operation 2170 'getelementptr' 'conv_out_addr_23' <Predicate = (!icmp_ln14_23)> <Delay = 0.00>
ST_187 : Operation 2171 [1/1] (1.76ns)   --->   "br label %95" [conv/conv_1.cpp:18]   --->   Operation 2171 'br' <Predicate = (!icmp_ln14_23)> <Delay = 1.76>
ST_187 : Operation 2172 [1/1] (0.00ns)   --->   "%empty_146 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_90) nounwind" [conv/conv_1.cpp:40]   --->   Operation 2172 'specregionend' 'empty_146' <Predicate = (icmp_ln14_23)> <Delay = 0.00>
ST_187 : Operation 2173 [1/1] (0.00ns)   --->   "%tmp_93 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv_1.cpp:12]   --->   Operation 2173 'specregionbegin' 'tmp_93' <Predicate = (icmp_ln14_23)> <Delay = 0.00>
ST_187 : Operation 2174 [1/1] (1.76ns)   --->   "br label %98" [conv/conv_1.cpp:14]   --->   Operation 2174 'br' <Predicate = (icmp_ln14_23)> <Delay = 1.76>

State 188 <SV = 26> <Delay = 3.51>
ST_188 : Operation 2175 [1/1] (0.00ns)   --->   "%wr_0_23 = phi i2 [ 0, %Filter1_Loop_begin23 ], [ %add_ln18_23, %W_Row_Loop_end23 ]" [conv/conv_1.cpp:18]   --->   Operation 2175 'phi' 'wr_0_23' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 2176 [1/1] (0.00ns)   --->   "%w_sum_0_23 = phi float [ 0.000000e+00, %Filter1_Loop_begin23 ], [ %w_sum_1_23, %W_Row_Loop_end23 ]" [conv/conv_1.cpp:26]   --->   Operation 2176 'phi' 'w_sum_0_23' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 2177 [1/1] (0.00ns)   --->   "%zext_ln18_23 = zext i2 %wr_0_23 to i5" [conv/conv_1.cpp:18]   --->   Operation 2177 'zext' 'zext_ln18_23' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 2178 [1/1] (0.95ns)   --->   "%icmp_ln18_23 = icmp eq i2 %wr_0_23, -1" [conv/conv_1.cpp:18]   --->   Operation 2178 'icmp' 'icmp_ln18_23' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 2179 [1/1] (0.00ns)   --->   "%empty_149 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2179 'speclooptripcount' 'empty_149' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 2180 [1/1] (1.56ns)   --->   "%add_ln18_23 = add i2 %wr_0_23, 1" [conv/conv_1.cpp:18]   --->   Operation 2180 'add' 'add_ln18_23' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 2181 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_23, label %Filter1_Loop_end23, label %W_Row_Loop_begin23" [conv/conv_1.cpp:18]   --->   Operation 2181 'br' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 2182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2182 'specloopname' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_188 : Operation 2183 [1/1] (0.00ns)   --->   "%tmp_98 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2183 'specregionbegin' 'tmp_98' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_188 : Operation 2184 [1/1] (0.00ns)   --->   "%tmp_229 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_23, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2184 'bitconcatenate' 'tmp_229' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_188 : Operation 2185 [1/1] (0.00ns)   --->   "%zext_ln26_159 = zext i4 %tmp_229 to i5" [conv/conv_1.cpp:26]   --->   Operation 2185 'zext' 'zext_ln26_159' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_188 : Operation 2186 [1/1] (1.73ns)   --->   "%sub_ln26_46 = sub i5 %zext_ln26_159, %zext_ln18_23" [conv/conv_1.cpp:26]   --->   Operation 2186 'sub' 'sub_ln26_46' <Predicate = (!icmp_ln18_23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 2187 [1/1] (1.78ns)   --->   "%add_ln26_23 = add i5 %zext_ln18_23, %r_0" [conv/conv_1.cpp:26]   --->   Operation 2187 'add' 'add_ln26_23' <Predicate = (!icmp_ln18_23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 2188 [1/1] (0.00ns)   --->   "%tmp_230 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_23, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 2188 'bitconcatenate' 'tmp_230' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_188 : Operation 2189 [1/1] (0.00ns)   --->   "%zext_ln26_160 = zext i10 %tmp_230 to i11" [conv/conv_1.cpp:26]   --->   Operation 2189 'zext' 'zext_ln26_160' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_188 : Operation 2190 [1/1] (0.00ns)   --->   "%tmp_231 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_23, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2190 'bitconcatenate' 'tmp_231' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_188 : Operation 2191 [1/1] (0.00ns)   --->   "%zext_ln26_161 = zext i7 %tmp_231 to i11" [conv/conv_1.cpp:26]   --->   Operation 2191 'zext' 'zext_ln26_161' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_188 : Operation 2192 [1/1] (1.73ns)   --->   "%sub_ln26_47 = sub i11 %zext_ln26_160, %zext_ln26_161" [conv/conv_1.cpp:26]   --->   Operation 2192 'sub' 'sub_ln26_47' <Predicate = (!icmp_ln18_23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 2193 [1/1] (1.76ns)   --->   "br label %96" [conv/conv_1.cpp:21]   --->   Operation 2193 'br' <Predicate = (!icmp_ln18_23)> <Delay = 1.76>
ST_188 : Operation 2194 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_23 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_108" [conv/conv_1.cpp:31]   --->   Operation 2194 'getelementptr' 'conv_1_bias_addr_23' <Predicate = (icmp_ln18_23)> <Delay = 0.00>
ST_188 : Operation 2195 [2/2] (3.25ns)   --->   "%conv_1_bias_load_23 = load float* %conv_1_bias_addr_23, align 4" [conv/conv_1.cpp:31]   --->   Operation 2195 'load' 'conv_1_bias_load_23' <Predicate = (icmp_ln18_23)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 189 <SV = 27> <Delay = 6.76>
ST_189 : Operation 2196 [1/1] (0.00ns)   --->   "%w_sum_1_23 = phi float [ %w_sum_0_23, %W_Row_Loop_begin23 ], [ %w_sum_3_22, %97 ]" [conv/conv_1.cpp:26]   --->   Operation 2196 'phi' 'w_sum_1_23' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 2197 [1/1] (0.00ns)   --->   "%wc_0_23 = phi i2 [ 0, %W_Row_Loop_begin23 ], [ %add_ln21_22, %97 ]" [conv/conv_1.cpp:21]   --->   Operation 2197 'phi' 'wc_0_23' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 2198 [1/1] (0.00ns)   --->   "%zext_ln21_16 = zext i2 %wc_0_23 to i5" [conv/conv_1.cpp:21]   --->   Operation 2198 'zext' 'zext_ln21_16' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 2199 [1/1] (0.95ns)   --->   "%icmp_ln21_23 = icmp eq i2 %wc_0_23, -1" [conv/conv_1.cpp:21]   --->   Operation 2199 'icmp' 'icmp_ln21_23' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 2200 [1/1] (0.00ns)   --->   "%empty_151 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2200 'speclooptripcount' 'empty_151' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 2201 [1/1] (1.56ns)   --->   "%add_ln21_22 = add i2 %wc_0_23, 1" [conv/conv_1.cpp:21]   --->   Operation 2201 'add' 'add_ln21_22' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 2202 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_23, label %W_Row_Loop_end23, label %97" [conv/conv_1.cpp:21]   --->   Operation 2202 'br' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 2203 [1/1] (0.00ns)   --->   "%zext_ln26_168 = zext i2 %wc_0_23 to i5" [conv/conv_1.cpp:26]   --->   Operation 2203 'zext' 'zext_ln26_168' <Predicate = (!icmp_ln21_23)> <Delay = 0.00>
ST_189 : Operation 2204 [1/1] (1.78ns)   --->   "%add_ln26_112 = add i5 %zext_ln26_168, %sub_ln26_46" [conv/conv_1.cpp:26]   --->   Operation 2204 'add' 'add_ln26_112' <Predicate = (!icmp_ln21_23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 2205 [1/1] (0.00ns)   --->   "%tmp_297_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_112, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 2205 'bitconcatenate' 'tmp_297_cast' <Predicate = (!icmp_ln21_23)> <Delay = 0.00>
ST_189 : Operation 2206 [1/1] (1.73ns)   --->   "%add_ln26_113 = add i10 %zext_ln35_58, %tmp_297_cast" [conv/conv_1.cpp:26]   --->   Operation 2206 'add' 'add_ln26_113' <Predicate = (!icmp_ln21_23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 2207 [1/1] (0.00ns)   --->   "%zext_ln26_169 = zext i10 %add_ln26_113 to i64" [conv/conv_1.cpp:26]   --->   Operation 2207 'zext' 'zext_ln26_169' <Predicate = (!icmp_ln21_23)> <Delay = 0.00>
ST_189 : Operation 2208 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_23 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_169" [conv/conv_1.cpp:26]   --->   Operation 2208 'getelementptr' 'conv_1_weights_0_add_23' <Predicate = (!icmp_ln21_23)> <Delay = 0.00>
ST_189 : Operation 2209 [1/1] (1.78ns)   --->   "%add_ln26_43 = add i5 %zext_ln21_16, -9" [conv/conv_1.cpp:26]   --->   Operation 2209 'add' 'add_ln26_43' <Predicate = (!icmp_ln21_23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 2210 [1/1] (0.00ns)   --->   "%zext_ln26_170 = zext i5 %add_ln26_43 to i11" [conv/conv_1.cpp:26]   --->   Operation 2210 'zext' 'zext_ln26_170' <Predicate = (!icmp_ln21_23)> <Delay = 0.00>
ST_189 : Operation 2211 [1/1] (1.63ns)   --->   "%add_ln26_114 = add i11 %zext_ln26_170, %sub_ln26_47" [conv/conv_1.cpp:26]   --->   Operation 2211 'add' 'add_ln26_114' <Predicate = (!icmp_ln21_23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 2212 [1/1] (0.00ns)   --->   "%sext_ln26_27 = sext i11 %add_ln26_114 to i64" [conv/conv_1.cpp:26]   --->   Operation 2212 'sext' 'sext_ln26_27' <Predicate = (!icmp_ln21_23)> <Delay = 0.00>
ST_189 : Operation 2213 [1/1] (0.00ns)   --->   "%conv_input_addr_23 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_27" [conv/conv_1.cpp:26]   --->   Operation 2213 'getelementptr' 'conv_input_addr_23' <Predicate = (!icmp_ln21_23)> <Delay = 0.00>
ST_189 : Operation 2214 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_23 = load float* %conv_1_weights_0_add_23, align 4" [conv/conv_1.cpp:26]   --->   Operation 2214 'load' 'conv_1_weights_0_loa_23' <Predicate = (!icmp_ln21_23)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_189 : Operation 2215 [2/2] (3.25ns)   --->   "%conv_input_load_23 = load float* %conv_input_addr_23, align 4" [conv/conv_1.cpp:26]   --->   Operation 2215 'load' 'conv_input_load_23' <Predicate = (!icmp_ln21_23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_189 : Operation 2216 [1/1] (0.00ns)   --->   "%empty_150 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_98) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2216 'specregionend' 'empty_150' <Predicate = (icmp_ln21_23)> <Delay = 0.00>
ST_189 : Operation 2217 [1/1] (0.00ns)   --->   "br label %95" [conv/conv_1.cpp:18]   --->   Operation 2217 'br' <Predicate = (icmp_ln21_23)> <Delay = 0.00>

State 190 <SV = 28> <Delay = 15.6>
ST_190 : Operation 2218 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_23 = load float* %conv_1_weights_0_add_23, align 4" [conv/conv_1.cpp:26]   --->   Operation 2218 'load' 'conv_1_weights_0_loa_23' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_190 : Operation 2219 [1/2] (3.25ns)   --->   "%conv_input_load_23 = load float* %conv_input_addr_23, align 4" [conv/conv_1.cpp:26]   --->   Operation 2219 'load' 'conv_input_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_190 : Operation 2220 [2/2] (12.3ns)   --->   "%tmp_1_22 = fmul float %conv_1_weights_0_loa_23, %conv_input_load_23" [conv/conv_1.cpp:26]   --->   Operation 2220 'fmul' 'tmp_1_22' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 29> <Delay = 34.9>
ST_191 : Operation 2221 [1/2] (12.3ns)   --->   "%tmp_1_22 = fmul float %conv_1_weights_0_loa_23, %conv_input_load_23" [conv/conv_1.cpp:26]   --->   Operation 2221 'fmul' 'tmp_1_22' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 2222 [2/2] (22.5ns)   --->   "%w_sum_3_22 = fadd float %w_sum_1_23, %tmp_1_22" [conv/conv_1.cpp:26]   --->   Operation 2222 'fadd' 'w_sum_3_22' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 30> <Delay = 22.5>
ST_192 : Operation 2223 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2223 'specloopname' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 2224 [1/2] (22.5ns)   --->   "%w_sum_3_22 = fadd float %w_sum_1_23, %tmp_1_22" [conv/conv_1.cpp:26]   --->   Operation 2224 'fadd' 'w_sum_3_22' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 2225 [1/1] (0.00ns)   --->   "br label %96" [conv/conv_1.cpp:21]   --->   Operation 2225 'br' <Predicate = true> <Delay = 0.00>

State 193 <SV = 27> <Delay = 25.8>
ST_193 : Operation 2226 [1/2] (3.25ns)   --->   "%conv_1_bias_load_23 = load float* %conv_1_bias_addr_23, align 4" [conv/conv_1.cpp:31]   --->   Operation 2226 'load' 'conv_1_bias_load_23' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_193 : Operation 2227 [2/2] (22.5ns)   --->   "%w_sum_23 = fadd float %w_sum_0_23, %conv_1_bias_load_23" [conv/conv_1.cpp:31]   --->   Operation 2227 'fadd' 'w_sum_23' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 28> <Delay = 33.5>
ST_194 : Operation 2228 [1/2] (22.5ns)   --->   "%w_sum_23 = fadd float %w_sum_0_23, %conv_1_bias_load_23" [conv/conv_1.cpp:31]   --->   Operation 2228 'fadd' 'w_sum_23' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2229 [1/1] (0.00ns)   --->   "%bitcast_ln34_23 = bitcast float %w_sum_23 to i32" [conv/conv_1.cpp:34]   --->   Operation 2229 'bitcast' 'bitcast_ln34_23' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2230 [1/1] (0.00ns)   --->   "%tmp_124 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_23, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 2230 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2231 [1/1] (0.00ns)   --->   "%trunc_ln34_23 = trunc i32 %bitcast_ln34_23 to i23" [conv/conv_1.cpp:34]   --->   Operation 2231 'trunc' 'trunc_ln34_23' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2232 [1/1] (1.55ns)   --->   "%icmp_ln34_46 = icmp ne i8 %tmp_124, -1" [conv/conv_1.cpp:34]   --->   Operation 2232 'icmp' 'icmp_ln34_46' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2233 [1/1] (2.44ns)   --->   "%icmp_ln34_47 = icmp eq i23 %trunc_ln34_23, 0" [conv/conv_1.cpp:34]   --->   Operation 2233 'icmp' 'icmp_ln34_47' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2234 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_23)   --->   "%or_ln34_23 = or i1 %icmp_ln34_47, %icmp_ln34_46" [conv/conv_1.cpp:34]   --->   Operation 2234 'or' 'or_ln34_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2235 [1/1] (6.78ns)   --->   "%tmp_125 = fcmp ogt float %w_sum_23, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2235 'fcmp' 'tmp_125' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2236 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_23)   --->   "%and_ln34_23 = and i1 %or_ln34_23, %tmp_125" [conv/conv_1.cpp:34]   --->   Operation 2236 'and' 'and_ln34_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2237 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_23 = select i1 %and_ln34_23, float %w_sum_23, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2237 'select' 'select_ln34_23' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_194 : Operation 2238 [1/1] (3.25ns)   --->   "store float %select_ln34_23, float* %conv_out_addr_23, align 4" [conv/conv_1.cpp:35]   --->   Operation 2238 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_194 : Operation 2239 [1/1] (0.00ns)   --->   "%empty_148 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_94) nounwind" [conv/conv_1.cpp:39]   --->   Operation 2239 'specregionend' 'empty_148' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2240 [1/1] (0.00ns)   --->   "br label %94" [conv/conv_1.cpp:14]   --->   Operation 2240 'br' <Predicate = true> <Delay = 0.00>

State 195 <SV = 26> <Delay = 1.82>
ST_195 : Operation 2241 [1/1] (0.00ns)   --->   "%f_0_24 = phi i6 [ 0, %Col_Loop23 ], [ %add_ln14_24, %Filter1_Loop_end24 ]" [conv/conv_1.cpp:14]   --->   Operation 2241 'phi' 'f_0_24' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 2242 [1/1] (1.42ns)   --->   "%icmp_ln14_24 = icmp eq i6 %f_0_24, -32" [conv/conv_1.cpp:14]   --->   Operation 2242 'icmp' 'icmp_ln14_24' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 2243 [1/1] (0.00ns)   --->   "%empty_153 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 2243 'speclooptripcount' 'empty_153' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 2244 [1/1] (1.82ns)   --->   "%add_ln14_24 = add i6 %f_0_24, 1" [conv/conv_1.cpp:14]   --->   Operation 2244 'add' 'add_ln14_24' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 2245 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_24, label %Col_Loop24, label %Filter1_Loop_begin24" [conv/conv_1.cpp:14]   --->   Operation 2245 'br' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 2246 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 2246 'specloopname' <Predicate = (!icmp_ln14_24)> <Delay = 0.00>
ST_195 : Operation 2247 [1/1] (0.00ns)   --->   "%tmp_97 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 2247 'specregionbegin' 'tmp_97' <Predicate = (!icmp_ln14_24)> <Delay = 0.00>
ST_195 : Operation 2248 [1/1] (0.00ns)   --->   "%zext_ln26_113 = zext i6 %f_0_24 to i64" [conv/conv_1.cpp:26]   --->   Operation 2248 'zext' 'zext_ln26_113' <Predicate = (!icmp_ln14_24)> <Delay = 0.00>
ST_195 : Operation 2249 [1/1] (0.00ns)   --->   "%zext_ln35_61 = zext i6 %f_0_24 to i10" [conv/conv_1.cpp:35]   --->   Operation 2249 'zext' 'zext_ln35_61' <Predicate = (!icmp_ln14_24)> <Delay = 0.00>
ST_195 : Operation 2250 [1/1] (0.00ns)   --->   "%tmp_227 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln35_22, i32 6, i32 14)" [conv/conv_1.cpp:35]   --->   Operation 2250 'partselect' 'tmp_227' <Predicate = (!icmp_ln14_24)> <Delay = 0.00>
ST_195 : Operation 2251 [1/1] (0.00ns)   --->   "%tmp_228 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_227, i6 %f_0_24)" [conv/conv_1.cpp:35]   --->   Operation 2251 'bitconcatenate' 'tmp_228' <Predicate = (!icmp_ln14_24)> <Delay = 0.00>
ST_195 : Operation 2252 [1/1] (0.00ns)   --->   "%zext_ln35_62 = zext i15 %tmp_228 to i64" [conv/conv_1.cpp:35]   --->   Operation 2252 'zext' 'zext_ln35_62' <Predicate = (!icmp_ln14_24)> <Delay = 0.00>
ST_195 : Operation 2253 [1/1] (0.00ns)   --->   "%conv_out_addr_24 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_62" [conv/conv_1.cpp:35]   --->   Operation 2253 'getelementptr' 'conv_out_addr_24' <Predicate = (!icmp_ln14_24)> <Delay = 0.00>
ST_195 : Operation 2254 [1/1] (1.76ns)   --->   "br label %99" [conv/conv_1.cpp:18]   --->   Operation 2254 'br' <Predicate = (!icmp_ln14_24)> <Delay = 1.76>
ST_195 : Operation 2255 [1/1] (0.00ns)   --->   "%empty_152 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_93) nounwind" [conv/conv_1.cpp:40]   --->   Operation 2255 'specregionend' 'empty_152' <Predicate = (icmp_ln14_24)> <Delay = 0.00>
ST_195 : Operation 2256 [1/1] (0.00ns)   --->   "%tmp_96 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv_1.cpp:12]   --->   Operation 2256 'specregionbegin' 'tmp_96' <Predicate = (icmp_ln14_24)> <Delay = 0.00>
ST_195 : Operation 2257 [1/1] (1.76ns)   --->   "br label %102" [conv/conv_1.cpp:14]   --->   Operation 2257 'br' <Predicate = (icmp_ln14_24)> <Delay = 1.76>

State 196 <SV = 27> <Delay = 3.51>
ST_196 : Operation 2258 [1/1] (0.00ns)   --->   "%wr_0_24 = phi i2 [ 0, %Filter1_Loop_begin24 ], [ %add_ln18_24, %W_Row_Loop_end24 ]" [conv/conv_1.cpp:18]   --->   Operation 2258 'phi' 'wr_0_24' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2259 [1/1] (0.00ns)   --->   "%w_sum_0_24 = phi float [ 0.000000e+00, %Filter1_Loop_begin24 ], [ %w_sum_1_24, %W_Row_Loop_end24 ]" [conv/conv_1.cpp:26]   --->   Operation 2259 'phi' 'w_sum_0_24' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2260 [1/1] (0.00ns)   --->   "%zext_ln18_24 = zext i2 %wr_0_24 to i5" [conv/conv_1.cpp:18]   --->   Operation 2260 'zext' 'zext_ln18_24' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2261 [1/1] (0.95ns)   --->   "%icmp_ln18_24 = icmp eq i2 %wr_0_24, -1" [conv/conv_1.cpp:18]   --->   Operation 2261 'icmp' 'icmp_ln18_24' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 2262 [1/1] (0.00ns)   --->   "%empty_155 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2262 'speclooptripcount' 'empty_155' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2263 [1/1] (1.56ns)   --->   "%add_ln18_24 = add i2 %wr_0_24, 1" [conv/conv_1.cpp:18]   --->   Operation 2263 'add' 'add_ln18_24' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 2264 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_24, label %Filter1_Loop_end24, label %W_Row_Loop_begin24" [conv/conv_1.cpp:18]   --->   Operation 2264 'br' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2265 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2265 'specloopname' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_196 : Operation 2266 [1/1] (0.00ns)   --->   "%tmp_100 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2266 'specregionbegin' 'tmp_100' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_196 : Operation 2267 [1/1] (0.00ns)   --->   "%tmp_232 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_24, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2267 'bitconcatenate' 'tmp_232' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_196 : Operation 2268 [1/1] (0.00ns)   --->   "%zext_ln26_165 = zext i4 %tmp_232 to i5" [conv/conv_1.cpp:26]   --->   Operation 2268 'zext' 'zext_ln26_165' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_196 : Operation 2269 [1/1] (1.73ns)   --->   "%sub_ln26_48 = sub i5 %zext_ln26_165, %zext_ln18_24" [conv/conv_1.cpp:26]   --->   Operation 2269 'sub' 'sub_ln26_48' <Predicate = (!icmp_ln18_24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 2270 [1/1] (1.78ns)   --->   "%add_ln26_24 = add i5 %zext_ln18_24, %r_0" [conv/conv_1.cpp:26]   --->   Operation 2270 'add' 'add_ln26_24' <Predicate = (!icmp_ln18_24)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 2271 [1/1] (0.00ns)   --->   "%tmp_233 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_24, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 2271 'bitconcatenate' 'tmp_233' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_196 : Operation 2272 [1/1] (0.00ns)   --->   "%zext_ln26_166 = zext i10 %tmp_233 to i11" [conv/conv_1.cpp:26]   --->   Operation 2272 'zext' 'zext_ln26_166' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_196 : Operation 2273 [1/1] (0.00ns)   --->   "%tmp_234 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_24, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2273 'bitconcatenate' 'tmp_234' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_196 : Operation 2274 [1/1] (0.00ns)   --->   "%zext_ln26_167 = zext i7 %tmp_234 to i11" [conv/conv_1.cpp:26]   --->   Operation 2274 'zext' 'zext_ln26_167' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_196 : Operation 2275 [1/1] (1.73ns)   --->   "%sub_ln26_49 = sub i11 %zext_ln26_166, %zext_ln26_167" [conv/conv_1.cpp:26]   --->   Operation 2275 'sub' 'sub_ln26_49' <Predicate = (!icmp_ln18_24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 2276 [1/1] (1.76ns)   --->   "br label %100" [conv/conv_1.cpp:21]   --->   Operation 2276 'br' <Predicate = (!icmp_ln18_24)> <Delay = 1.76>
ST_196 : Operation 2277 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_24 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_113" [conv/conv_1.cpp:31]   --->   Operation 2277 'getelementptr' 'conv_1_bias_addr_24' <Predicate = (icmp_ln18_24)> <Delay = 0.00>
ST_196 : Operation 2278 [2/2] (3.25ns)   --->   "%conv_1_bias_load_24 = load float* %conv_1_bias_addr_24, align 4" [conv/conv_1.cpp:31]   --->   Operation 2278 'load' 'conv_1_bias_load_24' <Predicate = (icmp_ln18_24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 197 <SV = 28> <Delay = 6.76>
ST_197 : Operation 2279 [1/1] (0.00ns)   --->   "%w_sum_1_24 = phi float [ %w_sum_0_24, %W_Row_Loop_begin24 ], [ %w_sum_3_23, %101 ]" [conv/conv_1.cpp:26]   --->   Operation 2279 'phi' 'w_sum_1_24' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2280 [1/1] (0.00ns)   --->   "%wc_0_24 = phi i2 [ 0, %W_Row_Loop_begin24 ], [ %add_ln21_23, %101 ]" [conv/conv_1.cpp:21]   --->   Operation 2280 'phi' 'wc_0_24' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2281 [1/1] (0.95ns)   --->   "%icmp_ln21_24 = icmp eq i2 %wc_0_24, -1" [conv/conv_1.cpp:21]   --->   Operation 2281 'icmp' 'icmp_ln21_24' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 2282 [1/1] (0.00ns)   --->   "%empty_157 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2282 'speclooptripcount' 'empty_157' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2283 [1/1] (1.56ns)   --->   "%add_ln21_23 = add i2 %wc_0_24, 1" [conv/conv_1.cpp:21]   --->   Operation 2283 'add' 'add_ln21_23' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 2284 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_24, label %W_Row_Loop_end24, label %101" [conv/conv_1.cpp:21]   --->   Operation 2284 'br' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2285 [1/1] (0.00ns)   --->   "%zext_ln26_174 = zext i2 %wc_0_24 to i5" [conv/conv_1.cpp:26]   --->   Operation 2285 'zext' 'zext_ln26_174' <Predicate = (!icmp_ln21_24)> <Delay = 0.00>
ST_197 : Operation 2286 [1/1] (1.78ns)   --->   "%add_ln26_115 = add i5 %sub_ln26_48, %zext_ln26_174" [conv/conv_1.cpp:26]   --->   Operation 2286 'add' 'add_ln26_115' <Predicate = (!icmp_ln21_24)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 2287 [1/1] (0.00ns)   --->   "%tmp_302_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_115, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 2287 'bitconcatenate' 'tmp_302_cast' <Predicate = (!icmp_ln21_24)> <Delay = 0.00>
ST_197 : Operation 2288 [1/1] (1.73ns)   --->   "%add_ln26_116 = add i10 %tmp_302_cast, %zext_ln35_61" [conv/conv_1.cpp:26]   --->   Operation 2288 'add' 'add_ln26_116' <Predicate = (!icmp_ln21_24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 2289 [1/1] (0.00ns)   --->   "%zext_ln26_175 = zext i10 %add_ln26_116 to i64" [conv/conv_1.cpp:26]   --->   Operation 2289 'zext' 'zext_ln26_175' <Predicate = (!icmp_ln21_24)> <Delay = 0.00>
ST_197 : Operation 2290 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_24 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_175" [conv/conv_1.cpp:26]   --->   Operation 2290 'getelementptr' 'conv_1_weights_0_add_24' <Predicate = (!icmp_ln21_24)> <Delay = 0.00>
ST_197 : Operation 2291 [1/1] (0.00ns)   --->   "%or_ln26_5 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 -2, i2 %wc_0_24)" [conv/conv_1.cpp:26]   --->   Operation 2291 'bitconcatenate' 'or_ln26_5' <Predicate = (!icmp_ln21_24)> <Delay = 0.00>
ST_197 : Operation 2292 [1/1] (0.00ns)   --->   "%sext_ln26_2 = sext i4 %or_ln26_5 to i5" [conv/conv_1.cpp:26]   --->   Operation 2292 'sext' 'sext_ln26_2' <Predicate = (!icmp_ln21_24)> <Delay = 0.00>
ST_197 : Operation 2293 [1/1] (0.00ns)   --->   "%zext_ln26_176 = zext i5 %sext_ln26_2 to i11" [conv/conv_1.cpp:26]   --->   Operation 2293 'zext' 'zext_ln26_176' <Predicate = (!icmp_ln21_24)> <Delay = 0.00>
ST_197 : Operation 2294 [1/1] (1.63ns)   --->   "%add_ln26_117 = add i11 %sub_ln26_49, %zext_ln26_176" [conv/conv_1.cpp:26]   --->   Operation 2294 'add' 'add_ln26_117' <Predicate = (!icmp_ln21_24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 2295 [1/1] (0.00ns)   --->   "%sext_ln26_28 = sext i11 %add_ln26_117 to i64" [conv/conv_1.cpp:26]   --->   Operation 2295 'sext' 'sext_ln26_28' <Predicate = (!icmp_ln21_24)> <Delay = 0.00>
ST_197 : Operation 2296 [1/1] (0.00ns)   --->   "%conv_input_addr_24 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_28" [conv/conv_1.cpp:26]   --->   Operation 2296 'getelementptr' 'conv_input_addr_24' <Predicate = (!icmp_ln21_24)> <Delay = 0.00>
ST_197 : Operation 2297 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_24 = load float* %conv_1_weights_0_add_24, align 4" [conv/conv_1.cpp:26]   --->   Operation 2297 'load' 'conv_1_weights_0_loa_24' <Predicate = (!icmp_ln21_24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_197 : Operation 2298 [2/2] (3.25ns)   --->   "%conv_input_load_24 = load float* %conv_input_addr_24, align 4" [conv/conv_1.cpp:26]   --->   Operation 2298 'load' 'conv_input_load_24' <Predicate = (!icmp_ln21_24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_197 : Operation 2299 [1/1] (0.00ns)   --->   "%empty_156 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_100) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2299 'specregionend' 'empty_156' <Predicate = (icmp_ln21_24)> <Delay = 0.00>
ST_197 : Operation 2300 [1/1] (0.00ns)   --->   "br label %99" [conv/conv_1.cpp:18]   --->   Operation 2300 'br' <Predicate = (icmp_ln21_24)> <Delay = 0.00>

State 198 <SV = 29> <Delay = 15.6>
ST_198 : Operation 2301 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_24 = load float* %conv_1_weights_0_add_24, align 4" [conv/conv_1.cpp:26]   --->   Operation 2301 'load' 'conv_1_weights_0_loa_24' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_198 : Operation 2302 [1/2] (3.25ns)   --->   "%conv_input_load_24 = load float* %conv_input_addr_24, align 4" [conv/conv_1.cpp:26]   --->   Operation 2302 'load' 'conv_input_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_198 : Operation 2303 [2/2] (12.3ns)   --->   "%tmp_1_23 = fmul float %conv_1_weights_0_loa_24, %conv_input_load_24" [conv/conv_1.cpp:26]   --->   Operation 2303 'fmul' 'tmp_1_23' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 30> <Delay = 34.9>
ST_199 : Operation 2304 [1/2] (12.3ns)   --->   "%tmp_1_23 = fmul float %conv_1_weights_0_loa_24, %conv_input_load_24" [conv/conv_1.cpp:26]   --->   Operation 2304 'fmul' 'tmp_1_23' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 2305 [2/2] (22.5ns)   --->   "%w_sum_3_23 = fadd float %w_sum_1_24, %tmp_1_23" [conv/conv_1.cpp:26]   --->   Operation 2305 'fadd' 'w_sum_3_23' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 31> <Delay = 22.5>
ST_200 : Operation 2306 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2306 'specloopname' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 2307 [1/2] (22.5ns)   --->   "%w_sum_3_23 = fadd float %w_sum_1_24, %tmp_1_23" [conv/conv_1.cpp:26]   --->   Operation 2307 'fadd' 'w_sum_3_23' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 2308 [1/1] (0.00ns)   --->   "br label %100" [conv/conv_1.cpp:21]   --->   Operation 2308 'br' <Predicate = true> <Delay = 0.00>

State 201 <SV = 28> <Delay = 25.8>
ST_201 : Operation 2309 [1/2] (3.25ns)   --->   "%conv_1_bias_load_24 = load float* %conv_1_bias_addr_24, align 4" [conv/conv_1.cpp:31]   --->   Operation 2309 'load' 'conv_1_bias_load_24' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_201 : Operation 2310 [2/2] (22.5ns)   --->   "%w_sum_24 = fadd float %w_sum_0_24, %conv_1_bias_load_24" [conv/conv_1.cpp:31]   --->   Operation 2310 'fadd' 'w_sum_24' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 29> <Delay = 33.5>
ST_202 : Operation 2311 [1/2] (22.5ns)   --->   "%w_sum_24 = fadd float %w_sum_0_24, %conv_1_bias_load_24" [conv/conv_1.cpp:31]   --->   Operation 2311 'fadd' 'w_sum_24' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2312 [1/1] (0.00ns)   --->   "%bitcast_ln34_24 = bitcast float %w_sum_24 to i32" [conv/conv_1.cpp:34]   --->   Operation 2312 'bitcast' 'bitcast_ln34_24' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2313 [1/1] (0.00ns)   --->   "%tmp_126 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_24, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 2313 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2314 [1/1] (0.00ns)   --->   "%trunc_ln34_24 = trunc i32 %bitcast_ln34_24 to i23" [conv/conv_1.cpp:34]   --->   Operation 2314 'trunc' 'trunc_ln34_24' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2315 [1/1] (1.55ns)   --->   "%icmp_ln34_48 = icmp ne i8 %tmp_126, -1" [conv/conv_1.cpp:34]   --->   Operation 2315 'icmp' 'icmp_ln34_48' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2316 [1/1] (2.44ns)   --->   "%icmp_ln34_49 = icmp eq i23 %trunc_ln34_24, 0" [conv/conv_1.cpp:34]   --->   Operation 2316 'icmp' 'icmp_ln34_49' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2317 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_24)   --->   "%or_ln34_24 = or i1 %icmp_ln34_49, %icmp_ln34_48" [conv/conv_1.cpp:34]   --->   Operation 2317 'or' 'or_ln34_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2318 [1/1] (6.78ns)   --->   "%tmp_127 = fcmp ogt float %w_sum_24, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2318 'fcmp' 'tmp_127' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2319 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_24)   --->   "%and_ln34_24 = and i1 %or_ln34_24, %tmp_127" [conv/conv_1.cpp:34]   --->   Operation 2319 'and' 'and_ln34_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2320 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_24 = select i1 %and_ln34_24, float %w_sum_24, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2320 'select' 'select_ln34_24' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_202 : Operation 2321 [1/1] (3.25ns)   --->   "store float %select_ln34_24, float* %conv_out_addr_24, align 4" [conv/conv_1.cpp:35]   --->   Operation 2321 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_202 : Operation 2322 [1/1] (0.00ns)   --->   "%empty_154 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_97) nounwind" [conv/conv_1.cpp:39]   --->   Operation 2322 'specregionend' 'empty_154' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2323 [1/1] (0.00ns)   --->   "br label %98" [conv/conv_1.cpp:14]   --->   Operation 2323 'br' <Predicate = true> <Delay = 0.00>

State 203 <SV = 27> <Delay = 1.94>
ST_203 : Operation 2324 [1/1] (0.00ns)   --->   "%f_0_25 = phi i6 [ 0, %Col_Loop24 ], [ %add_ln14_25, %Filter1_Loop_end25 ]" [conv/conv_1.cpp:14]   --->   Operation 2324 'phi' 'f_0_25' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 2325 [1/1] (1.42ns)   --->   "%icmp_ln14_25 = icmp eq i6 %f_0_25, -32" [conv/conv_1.cpp:14]   --->   Operation 2325 'icmp' 'icmp_ln14_25' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2326 [1/1] (0.00ns)   --->   "%empty_159 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 2326 'speclooptripcount' 'empty_159' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 2327 [1/1] (1.82ns)   --->   "%add_ln14_25 = add i6 %f_0_25, 1" [conv/conv_1.cpp:14]   --->   Operation 2327 'add' 'add_ln14_25' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2328 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_25, label %Col_Loop_end, label %Filter1_Loop_begin25" [conv/conv_1.cpp:14]   --->   Operation 2328 'br' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 2329 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 2329 'specloopname' <Predicate = (!icmp_ln14_25)> <Delay = 0.00>
ST_203 : Operation 2330 [1/1] (0.00ns)   --->   "%tmp_99 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 2330 'specregionbegin' 'tmp_99' <Predicate = (!icmp_ln14_25)> <Delay = 0.00>
ST_203 : Operation 2331 [1/1] (0.00ns)   --->   "%zext_ln26_118 = zext i6 %f_0_25 to i64" [conv/conv_1.cpp:26]   --->   Operation 2331 'zext' 'zext_ln26_118' <Predicate = (!icmp_ln14_25)> <Delay = 0.00>
ST_203 : Operation 2332 [1/1] (0.00ns)   --->   "%zext_ln35_63 = zext i6 %f_0_25 to i10" [conv/conv_1.cpp:35]   --->   Operation 2332 'zext' 'zext_ln35_63' <Predicate = (!icmp_ln14_25)> <Delay = 0.00>
ST_203 : Operation 2333 [1/1] (0.00ns)   --->   "%zext_ln35_64 = zext i6 %f_0_25 to i15" [conv/conv_1.cpp:35]   --->   Operation 2333 'zext' 'zext_ln35_64' <Predicate = (!icmp_ln14_25)> <Delay = 0.00>
ST_203 : Operation 2334 [1/1] (1.94ns)   --->   "%add_ln35_36 = add i15 %add_ln35_23, %zext_ln35_64" [conv/conv_1.cpp:35]   --->   Operation 2334 'add' 'add_ln35_36' <Predicate = (!icmp_ln14_25)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2335 [1/1] (0.00ns)   --->   "%zext_ln35_65 = zext i15 %add_ln35_36 to i64" [conv/conv_1.cpp:35]   --->   Operation 2335 'zext' 'zext_ln35_65' <Predicate = (!icmp_ln14_25)> <Delay = 0.00>
ST_203 : Operation 2336 [1/1] (0.00ns)   --->   "%conv_out_addr_25 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_65" [conv/conv_1.cpp:35]   --->   Operation 2336 'getelementptr' 'conv_out_addr_25' <Predicate = (!icmp_ln14_25)> <Delay = 0.00>
ST_203 : Operation 2337 [1/1] (1.76ns)   --->   "br label %103" [conv/conv_1.cpp:18]   --->   Operation 2337 'br' <Predicate = (!icmp_ln14_25)> <Delay = 1.76>
ST_203 : Operation 2338 [1/1] (0.00ns)   --->   "%empty_158 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_96) nounwind" [conv/conv_1.cpp:40]   --->   Operation 2338 'specregionend' 'empty_158' <Predicate = (icmp_ln14_25)> <Delay = 0.00>
ST_203 : Operation 2339 [1/1] (0.00ns)   --->   "br label %1" [conv/conv_1.cpp:8]   --->   Operation 2339 'br' <Predicate = (icmp_ln14_25)> <Delay = 0.00>

State 204 <SV = 28> <Delay = 3.51>
ST_204 : Operation 2340 [1/1] (0.00ns)   --->   "%wr_0_25 = phi i2 [ 0, %Filter1_Loop_begin25 ], [ %add_ln18_25, %W_Row_Loop_end25 ]" [conv/conv_1.cpp:18]   --->   Operation 2340 'phi' 'wr_0_25' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2341 [1/1] (0.00ns)   --->   "%w_sum_0_25 = phi float [ 0.000000e+00, %Filter1_Loop_begin25 ], [ %w_sum_1_25, %W_Row_Loop_end25 ]" [conv/conv_1.cpp:26]   --->   Operation 2341 'phi' 'w_sum_0_25' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2342 [1/1] (0.00ns)   --->   "%zext_ln18_25 = zext i2 %wr_0_25 to i5" [conv/conv_1.cpp:18]   --->   Operation 2342 'zext' 'zext_ln18_25' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2343 [1/1] (0.95ns)   --->   "%icmp_ln18_25 = icmp eq i2 %wr_0_25, -1" [conv/conv_1.cpp:18]   --->   Operation 2343 'icmp' 'icmp_ln18_25' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2344 [1/1] (0.00ns)   --->   "%empty_161 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2344 'speclooptripcount' 'empty_161' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2345 [1/1] (1.56ns)   --->   "%add_ln18_25 = add i2 %wr_0_25, 1" [conv/conv_1.cpp:18]   --->   Operation 2345 'add' 'add_ln18_25' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2346 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_25, label %Filter1_Loop_end25, label %W_Row_Loop_begin25" [conv/conv_1.cpp:18]   --->   Operation 2346 'br' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2347 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2347 'specloopname' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_204 : Operation 2348 [1/1] (0.00ns)   --->   "%tmp_101 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2348 'specregionbegin' 'tmp_101' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_204 : Operation 2349 [1/1] (0.00ns)   --->   "%tmp_235 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_25, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2349 'bitconcatenate' 'tmp_235' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_204 : Operation 2350 [1/1] (0.00ns)   --->   "%zext_ln26_171 = zext i4 %tmp_235 to i5" [conv/conv_1.cpp:26]   --->   Operation 2350 'zext' 'zext_ln26_171' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_204 : Operation 2351 [1/1] (1.73ns)   --->   "%sub_ln26_50 = sub i5 %zext_ln26_171, %zext_ln18_25" [conv/conv_1.cpp:26]   --->   Operation 2351 'sub' 'sub_ln26_50' <Predicate = (!icmp_ln18_25)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2352 [1/1] (1.78ns)   --->   "%add_ln26_25 = add i5 %zext_ln18_25, %r_0" [conv/conv_1.cpp:26]   --->   Operation 2352 'add' 'add_ln26_25' <Predicate = (!icmp_ln18_25)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2353 [1/1] (0.00ns)   --->   "%tmp_236 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_25, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 2353 'bitconcatenate' 'tmp_236' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_204 : Operation 2354 [1/1] (0.00ns)   --->   "%zext_ln26_172 = zext i10 %tmp_236 to i11" [conv/conv_1.cpp:26]   --->   Operation 2354 'zext' 'zext_ln26_172' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_204 : Operation 2355 [1/1] (0.00ns)   --->   "%tmp_237 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_25, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2355 'bitconcatenate' 'tmp_237' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_204 : Operation 2356 [1/1] (0.00ns)   --->   "%zext_ln26_173 = zext i7 %tmp_237 to i11" [conv/conv_1.cpp:26]   --->   Operation 2356 'zext' 'zext_ln26_173' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_204 : Operation 2357 [1/1] (1.73ns)   --->   "%sub_ln26_51 = sub i11 %zext_ln26_172, %zext_ln26_173" [conv/conv_1.cpp:26]   --->   Operation 2357 'sub' 'sub_ln26_51' <Predicate = (!icmp_ln18_25)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2358 [1/1] (1.76ns)   --->   "br label %104" [conv/conv_1.cpp:21]   --->   Operation 2358 'br' <Predicate = (!icmp_ln18_25)> <Delay = 1.76>
ST_204 : Operation 2359 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_25 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_118" [conv/conv_1.cpp:31]   --->   Operation 2359 'getelementptr' 'conv_1_bias_addr_25' <Predicate = (icmp_ln18_25)> <Delay = 0.00>
ST_204 : Operation 2360 [2/2] (3.25ns)   --->   "%conv_1_bias_load_25 = load float* %conv_1_bias_addr_25, align 4" [conv/conv_1.cpp:31]   --->   Operation 2360 'load' 'conv_1_bias_load_25' <Predicate = (icmp_ln18_25)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 205 <SV = 29> <Delay = 6.76>
ST_205 : Operation 2361 [1/1] (0.00ns)   --->   "%w_sum_1_25 = phi float [ %w_sum_0_25, %W_Row_Loop_begin25 ], [ %w_sum_3_24, %105 ]" [conv/conv_1.cpp:26]   --->   Operation 2361 'phi' 'w_sum_1_25' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 2362 [1/1] (0.00ns)   --->   "%wc_0_25 = phi i2 [ 0, %W_Row_Loop_begin25 ], [ %add_ln21_24, %105 ]" [conv/conv_1.cpp:21]   --->   Operation 2362 'phi' 'wc_0_25' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 2363 [1/1] (0.00ns)   --->   "%zext_ln21_17 = zext i2 %wc_0_25 to i4" [conv/conv_1.cpp:21]   --->   Operation 2363 'zext' 'zext_ln21_17' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 2364 [1/1] (0.95ns)   --->   "%icmp_ln21_25 = icmp eq i2 %wc_0_25, -1" [conv/conv_1.cpp:21]   --->   Operation 2364 'icmp' 'icmp_ln21_25' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2365 [1/1] (0.00ns)   --->   "%empty_163 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2365 'speclooptripcount' 'empty_163' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 2366 [1/1] (1.56ns)   --->   "%add_ln21_24 = add i2 %wc_0_25, 1" [conv/conv_1.cpp:21]   --->   Operation 2366 'add' 'add_ln21_24' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2367 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_25, label %W_Row_Loop_end25, label %105" [conv/conv_1.cpp:21]   --->   Operation 2367 'br' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 2368 [1/1] (0.00ns)   --->   "%zext_ln26_177 = zext i2 %wc_0_25 to i5" [conv/conv_1.cpp:26]   --->   Operation 2368 'zext' 'zext_ln26_177' <Predicate = (!icmp_ln21_25)> <Delay = 0.00>
ST_205 : Operation 2369 [1/1] (1.78ns)   --->   "%add_ln26_118 = add i5 %zext_ln26_177, %sub_ln26_50" [conv/conv_1.cpp:26]   --->   Operation 2369 'add' 'add_ln26_118' <Predicate = (!icmp_ln21_25)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2370 [1/1] (0.00ns)   --->   "%tmp_304_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_118, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 2370 'bitconcatenate' 'tmp_304_cast' <Predicate = (!icmp_ln21_25)> <Delay = 0.00>
ST_205 : Operation 2371 [1/1] (1.73ns)   --->   "%add_ln26_119 = add i10 %zext_ln35_63, %tmp_304_cast" [conv/conv_1.cpp:26]   --->   Operation 2371 'add' 'add_ln26_119' <Predicate = (!icmp_ln21_25)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2372 [1/1] (0.00ns)   --->   "%zext_ln26_178 = zext i10 %add_ln26_119 to i64" [conv/conv_1.cpp:26]   --->   Operation 2372 'zext' 'zext_ln26_178' <Predicate = (!icmp_ln21_25)> <Delay = 0.00>
ST_205 : Operation 2373 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add_25 = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_178" [conv/conv_1.cpp:26]   --->   Operation 2373 'getelementptr' 'conv_1_weights_0_add_25' <Predicate = (!icmp_ln21_25)> <Delay = 0.00>
ST_205 : Operation 2374 [1/1] (1.73ns)   --->   "%add_ln26_44 = add i4 %zext_ln21_17, -7" [conv/conv_1.cpp:26]   --->   Operation 2374 'add' 'add_ln26_44' <Predicate = (!icmp_ln21_25)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2375 [1/1] (0.00ns)   --->   "%sext_ln26_3 = sext i4 %add_ln26_44 to i5" [conv/conv_1.cpp:26]   --->   Operation 2375 'sext' 'sext_ln26_3' <Predicate = (!icmp_ln21_25)> <Delay = 0.00>
ST_205 : Operation 2376 [1/1] (0.00ns)   --->   "%zext_ln26_179 = zext i5 %sext_ln26_3 to i11" [conv/conv_1.cpp:26]   --->   Operation 2376 'zext' 'zext_ln26_179' <Predicate = (!icmp_ln21_25)> <Delay = 0.00>
ST_205 : Operation 2377 [1/1] (1.63ns)   --->   "%add_ln26_120 = add i11 %zext_ln26_179, %sub_ln26_51" [conv/conv_1.cpp:26]   --->   Operation 2377 'add' 'add_ln26_120' <Predicate = (!icmp_ln21_25)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2378 [1/1] (0.00ns)   --->   "%sext_ln26_29 = sext i11 %add_ln26_120 to i64" [conv/conv_1.cpp:26]   --->   Operation 2378 'sext' 'sext_ln26_29' <Predicate = (!icmp_ln21_25)> <Delay = 0.00>
ST_205 : Operation 2379 [1/1] (0.00ns)   --->   "%conv_input_addr_25 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_29" [conv/conv_1.cpp:26]   --->   Operation 2379 'getelementptr' 'conv_input_addr_25' <Predicate = (!icmp_ln21_25)> <Delay = 0.00>
ST_205 : Operation 2380 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa_25 = load float* %conv_1_weights_0_add_25, align 4" [conv/conv_1.cpp:26]   --->   Operation 2380 'load' 'conv_1_weights_0_loa_25' <Predicate = (!icmp_ln21_25)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_205 : Operation 2381 [2/2] (3.25ns)   --->   "%conv_input_load_25 = load float* %conv_input_addr_25, align 4" [conv/conv_1.cpp:26]   --->   Operation 2381 'load' 'conv_input_load_25' <Predicate = (!icmp_ln21_25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_205 : Operation 2382 [1/1] (0.00ns)   --->   "%empty_162 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_101) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2382 'specregionend' 'empty_162' <Predicate = (icmp_ln21_25)> <Delay = 0.00>
ST_205 : Operation 2383 [1/1] (0.00ns)   --->   "br label %103" [conv/conv_1.cpp:18]   --->   Operation 2383 'br' <Predicate = (icmp_ln21_25)> <Delay = 0.00>

State 206 <SV = 30> <Delay = 15.6>
ST_206 : Operation 2384 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa_25 = load float* %conv_1_weights_0_add_25, align 4" [conv/conv_1.cpp:26]   --->   Operation 2384 'load' 'conv_1_weights_0_loa_25' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_206 : Operation 2385 [1/2] (3.25ns)   --->   "%conv_input_load_25 = load float* %conv_input_addr_25, align 4" [conv/conv_1.cpp:26]   --->   Operation 2385 'load' 'conv_input_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_206 : Operation 2386 [2/2] (12.3ns)   --->   "%tmp_1_24 = fmul float %conv_1_weights_0_loa_25, %conv_input_load_25" [conv/conv_1.cpp:26]   --->   Operation 2386 'fmul' 'tmp_1_24' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 31> <Delay = 34.9>
ST_207 : Operation 2387 [1/2] (12.3ns)   --->   "%tmp_1_24 = fmul float %conv_1_weights_0_loa_25, %conv_input_load_25" [conv/conv_1.cpp:26]   --->   Operation 2387 'fmul' 'tmp_1_24' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2388 [2/2] (22.5ns)   --->   "%w_sum_3_24 = fadd float %w_sum_1_25, %tmp_1_24" [conv/conv_1.cpp:26]   --->   Operation 2388 'fadd' 'w_sum_3_24' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 32> <Delay = 22.5>
ST_208 : Operation 2389 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2389 'specloopname' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 2390 [1/2] (22.5ns)   --->   "%w_sum_3_24 = fadd float %w_sum_1_25, %tmp_1_24" [conv/conv_1.cpp:26]   --->   Operation 2390 'fadd' 'w_sum_3_24' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2391 [1/1] (0.00ns)   --->   "br label %104" [conv/conv_1.cpp:21]   --->   Operation 2391 'br' <Predicate = true> <Delay = 0.00>

State 209 <SV = 29> <Delay = 25.8>
ST_209 : Operation 2392 [1/2] (3.25ns)   --->   "%conv_1_bias_load_25 = load float* %conv_1_bias_addr_25, align 4" [conv/conv_1.cpp:31]   --->   Operation 2392 'load' 'conv_1_bias_load_25' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_209 : Operation 2393 [2/2] (22.5ns)   --->   "%w_sum_25 = fadd float %w_sum_0_25, %conv_1_bias_load_25" [conv/conv_1.cpp:31]   --->   Operation 2393 'fadd' 'w_sum_25' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 30> <Delay = 33.5>
ST_210 : Operation 2394 [1/2] (22.5ns)   --->   "%w_sum_25 = fadd float %w_sum_0_25, %conv_1_bias_load_25" [conv/conv_1.cpp:31]   --->   Operation 2394 'fadd' 'w_sum_25' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 2395 [1/1] (0.00ns)   --->   "%bitcast_ln34_25 = bitcast float %w_sum_25 to i32" [conv/conv_1.cpp:34]   --->   Operation 2395 'bitcast' 'bitcast_ln34_25' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 2396 [1/1] (0.00ns)   --->   "%tmp_128 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_25, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 2396 'partselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 2397 [1/1] (0.00ns)   --->   "%trunc_ln34_25 = trunc i32 %bitcast_ln34_25 to i23" [conv/conv_1.cpp:34]   --->   Operation 2397 'trunc' 'trunc_ln34_25' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 2398 [1/1] (1.55ns)   --->   "%icmp_ln34_50 = icmp ne i8 %tmp_128, -1" [conv/conv_1.cpp:34]   --->   Operation 2398 'icmp' 'icmp_ln34_50' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 2399 [1/1] (2.44ns)   --->   "%icmp_ln34_51 = icmp eq i23 %trunc_ln34_25, 0" [conv/conv_1.cpp:34]   --->   Operation 2399 'icmp' 'icmp_ln34_51' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 2400 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_25)   --->   "%or_ln34_25 = or i1 %icmp_ln34_51, %icmp_ln34_50" [conv/conv_1.cpp:34]   --->   Operation 2400 'or' 'or_ln34_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 2401 [1/1] (6.78ns)   --->   "%tmp_129 = fcmp ogt float %w_sum_25, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2401 'fcmp' 'tmp_129' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 2402 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_25)   --->   "%and_ln34_25 = and i1 %or_ln34_25, %tmp_129" [conv/conv_1.cpp:34]   --->   Operation 2402 'and' 'and_ln34_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 2403 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_25 = select i1 %and_ln34_25, float %w_sum_25, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2403 'select' 'select_ln34_25' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_210 : Operation 2404 [1/1] (3.25ns)   --->   "store float %select_ln34_25, float* %conv_out_addr_25, align 4" [conv/conv_1.cpp:35]   --->   Operation 2404 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_210 : Operation 2405 [1/1] (0.00ns)   --->   "%empty_160 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_99) nounwind" [conv/conv_1.cpp:39]   --->   Operation 2405 'specregionend' 'empty_160' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 2406 [1/1] (0.00ns)   --->   "br label %102" [conv/conv_1.cpp:14]   --->   Operation 2406 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') with incoming values : ('r', conv/conv_1.cpp:8) [10]  (1.77 ns)

 <State 2>: 1.94ns
The critical path consists of the following:
	'phi' operation ('phi_mul', conv/conv_1.cpp:8) with incoming values : ('add_ln8', conv/conv_1.cpp:8) [11]  (0 ns)
	'add' operation ('add_ln8', conv/conv_1.cpp:8) [12]  (1.94 ns)

 <State 3>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_0', conv/conv_1.cpp:14) with incoming values : ('add_ln14', conv/conv_1.cpp:14) [48]  (0 ns)
	'add' operation ('add_ln14', conv/conv_1.cpp:14) [51]  (1.83 ns)

 <State 4>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_0', conv/conv_1.cpp:18) with incoming values : ('add_ln18', conv/conv_1.cpp:18) [64]  (0 ns)
	'add' operation ('add_ln26', conv/conv_1.cpp:26) [77]  (1.78 ns)
	'sub' operation ('sub_ln26_1', conv/conv_1.cpp:26) [82]  (1.73 ns)

 <State 5>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_0', conv/conv_1.cpp:21) with incoming values : ('add_ln21', conv/conv_1.cpp:21) [86]  (0 ns)
	'add' operation ('add_ln26_45', conv/conv_1.cpp:26) [94]  (1.78 ns)
	'add' operation ('add_ln26_46', conv/conv_1.cpp:26) [96]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add', conv/conv_1.cpp:26) [98]  (0 ns)
	'load' operation ('conv_1_weights_0_loa', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [105]  (3.25 ns)

 <State 6>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [105]  (3.25 ns)
	'fmul' operation ('tmp_12', conv/conv_1.cpp:26) [107]  (12.4 ns)

 <State 7>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_12', conv/conv_1.cpp:26) [107]  (12.4 ns)
	'fadd' operation ('w_sum_26', conv/conv_1.cpp:26) [108]  (22.6 ns)

 <State 8>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_26', conv/conv_1.cpp:26) [108]  (22.6 ns)

 <State 9>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load', conv/conv_1.cpp:31) on array 'conv_1_bias' [115]  (3.25 ns)
	'fadd' operation ('w_sum_s', conv/conv_1.cpp:31) [116]  (22.6 ns)

 <State 10>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_s', conv/conv_1.cpp:31) [116]  (22.6 ns)
	'fcmp' operation ('tmp_5', conv/conv_1.cpp:34) [123]  (6.79 ns)
	'and' operation ('and_ln34', conv/conv_1.cpp:34) [124]  (0 ns)
	'select' operation ('select_ln34', conv/conv_1.cpp:34) [125]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34', conv/conv_1.cpp:34 on array 'conv_out' [126]  (3.25 ns)

 <State 11>: 1.94ns
The critical path consists of the following:
	'phi' operation ('f_0_1', conv/conv_1.cpp:14) with incoming values : ('add_ln14_1', conv/conv_1.cpp:14) [134]  (0 ns)
	'add' operation ('add_ln35_24', conv/conv_1.cpp:35) [145]  (1.94 ns)

 <State 12>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_1', conv/conv_1.cpp:18) with incoming values : ('add_ln18_1', conv/conv_1.cpp:18) [150]  (0 ns)
	'add' operation ('add_ln26_1', conv/conv_1.cpp:26) [163]  (1.78 ns)
	'sub' operation ('sub_ln26_3', conv/conv_1.cpp:26) [168]  (1.73 ns)

 <State 13>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_1', conv/conv_1.cpp:26) with incoming values : ('add_ln26_26', conv/conv_1.cpp:26) [172]  (0 ns)
	'add' operation ('add_ln26_47', conv/conv_1.cpp:26) [180]  (1.78 ns)
	'add' operation ('add_ln26_48', conv/conv_1.cpp:26) [182]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_1', conv/conv_1.cpp:26) [184]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_1', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [191]  (3.25 ns)

 <State 14>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_1', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [191]  (3.25 ns)
	'fmul' operation ('tmp_1_1', conv/conv_1.cpp:26) [193]  (12.4 ns)

 <State 15>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_1', conv/conv_1.cpp:26) [193]  (12.4 ns)
	'fadd' operation ('w_sum_3_1', conv/conv_1.cpp:26) [194]  (22.6 ns)

 <State 16>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv/conv_1.cpp:26) [194]  (22.6 ns)

 <State 17>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_1', conv/conv_1.cpp:31) on array 'conv_1_bias' [201]  (3.25 ns)
	'fadd' operation ('w_sum_1', conv/conv_1.cpp:31) [202]  (22.6 ns)

 <State 18>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1', conv/conv_1.cpp:31) [202]  (22.6 ns)
	'fcmp' operation ('tmp_10', conv/conv_1.cpp:34) [209]  (6.79 ns)
	'and' operation ('and_ln34_1', conv/conv_1.cpp:34) [210]  (0 ns)
	'select' operation ('select_ln34_1', conv/conv_1.cpp:34) [211]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_1', conv/conv_1.cpp:34 on array 'conv_out' [212]  (3.25 ns)

 <State 19>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_2', conv/conv_1.cpp:14) with incoming values : ('add_ln14_2', conv/conv_1.cpp:14) [220]  (0 ns)
	'add' operation ('add_ln14_2', conv/conv_1.cpp:14) [223]  (1.83 ns)

 <State 20>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_2', conv/conv_1.cpp:18) with incoming values : ('add_ln18_2', conv/conv_1.cpp:18) [236]  (0 ns)
	'add' operation ('add_ln26_2', conv/conv_1.cpp:26) [249]  (1.78 ns)
	'sub' operation ('sub_ln26_5', conv/conv_1.cpp:26) [254]  (1.73 ns)

 <State 21>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_2', conv/conv_1.cpp:21) with incoming values : ('add_ln21_1', conv/conv_1.cpp:21) [258]  (0 ns)
	'add' operation ('add_ln26_49', conv/conv_1.cpp:26) [267]  (1.78 ns)
	'add' operation ('add_ln26_50', conv/conv_1.cpp:26) [269]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_2', conv/conv_1.cpp:26) [271]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_2', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [277]  (3.25 ns)

 <State 22>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_2', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [277]  (3.25 ns)
	'fmul' operation ('tmp_1_2', conv/conv_1.cpp:26) [279]  (12.4 ns)

 <State 23>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_2', conv/conv_1.cpp:26) [279]  (12.4 ns)
	'fadd' operation ('w_sum_3_2', conv/conv_1.cpp:26) [280]  (22.6 ns)

 <State 24>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv/conv_1.cpp:26) [280]  (22.6 ns)

 <State 25>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_2', conv/conv_1.cpp:31) on array 'conv_1_bias' [287]  (3.25 ns)
	'fadd' operation ('w_sum_2', conv/conv_1.cpp:31) [288]  (22.6 ns)

 <State 26>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_2', conv/conv_1.cpp:31) [288]  (22.6 ns)
	'fcmp' operation ('tmp_16', conv/conv_1.cpp:34) [295]  (6.79 ns)
	'and' operation ('and_ln34_2', conv/conv_1.cpp:34) [296]  (0 ns)
	'select' operation ('select_ln34_2', conv/conv_1.cpp:34) [297]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_2', conv/conv_1.cpp:34 on array 'conv_out' [298]  (3.25 ns)

 <State 27>: 1.94ns
The critical path consists of the following:
	'phi' operation ('f_0_3', conv/conv_1.cpp:14) with incoming values : ('add_ln14_3', conv/conv_1.cpp:14) [306]  (0 ns)
	'add' operation ('add_ln35_25', conv/conv_1.cpp:35) [317]  (1.94 ns)

 <State 28>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_3', conv/conv_1.cpp:18) with incoming values : ('add_ln18_3', conv/conv_1.cpp:18) [322]  (0 ns)
	'add' operation ('add_ln26_3', conv/conv_1.cpp:26) [335]  (1.78 ns)
	'sub' operation ('sub_ln26_7', conv/conv_1.cpp:26) [340]  (1.73 ns)

 <State 29>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_3', conv/conv_1.cpp:21) with incoming values : ('add_ln21_2', conv/conv_1.cpp:21) [344]  (0 ns)
	'add' operation ('add_ln26_52', conv/conv_1.cpp:26) [353]  (1.78 ns)
	'add' operation ('add_ln26_53', conv/conv_1.cpp:26) [355]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_3', conv/conv_1.cpp:26) [357]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_3', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [363]  (3.25 ns)

 <State 30>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_3', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [363]  (3.25 ns)
	'fmul' operation ('tmp_1_3', conv/conv_1.cpp:26) [365]  (12.4 ns)

 <State 31>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_3', conv/conv_1.cpp:26) [365]  (12.4 ns)
	'fadd' operation ('w_sum_3_3', conv/conv_1.cpp:26) [366]  (22.6 ns)

 <State 32>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_3', conv/conv_1.cpp:26) [366]  (22.6 ns)

 <State 33>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_3', conv/conv_1.cpp:31) on array 'conv_1_bias' [373]  (3.25 ns)
	'fadd' operation ('w_sum_3', conv/conv_1.cpp:31) [374]  (22.6 ns)

 <State 34>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3', conv/conv_1.cpp:31) [374]  (22.6 ns)
	'fcmp' operation ('tmp_21', conv/conv_1.cpp:34) [381]  (6.79 ns)
	'and' operation ('and_ln34_3', conv/conv_1.cpp:34) [382]  (0 ns)
	'select' operation ('select_ln34_3', conv/conv_1.cpp:34) [383]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_3', conv/conv_1.cpp:34 on array 'conv_out' [384]  (3.25 ns)

 <State 35>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_4', conv/conv_1.cpp:14) with incoming values : ('add_ln14_4', conv/conv_1.cpp:14) [392]  (0 ns)
	'add' operation ('add_ln14_4', conv/conv_1.cpp:14) [395]  (1.83 ns)

 <State 36>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_4', conv/conv_1.cpp:18) with incoming values : ('add_ln18_4', conv/conv_1.cpp:18) [408]  (0 ns)
	'add' operation ('add_ln26_4', conv/conv_1.cpp:26) [421]  (1.78 ns)
	'sub' operation ('sub_ln26_9', conv/conv_1.cpp:26) [426]  (1.73 ns)

 <State 37>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_4', conv/conv_1.cpp:21) with incoming values : ('add_ln21_3', conv/conv_1.cpp:21) [430]  (0 ns)
	'add' operation ('add_ln26_55', conv/conv_1.cpp:26) [438]  (1.78 ns)
	'add' operation ('add_ln26_56', conv/conv_1.cpp:26) [440]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_4', conv/conv_1.cpp:26) [442]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_4', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [448]  (3.25 ns)

 <State 38>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_4', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [448]  (3.25 ns)
	'fmul' operation ('tmp_1_4', conv/conv_1.cpp:26) [450]  (12.4 ns)

 <State 39>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_4', conv/conv_1.cpp:26) [450]  (12.4 ns)
	'fadd' operation ('w_sum_3_4', conv/conv_1.cpp:26) [451]  (22.6 ns)

 <State 40>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_4', conv/conv_1.cpp:26) [451]  (22.6 ns)

 <State 41>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_4', conv/conv_1.cpp:31) on array 'conv_1_bias' [458]  (3.25 ns)
	'fadd' operation ('w_sum_4', conv/conv_1.cpp:31) [459]  (22.6 ns)

 <State 42>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4', conv/conv_1.cpp:31) [459]  (22.6 ns)
	'fcmp' operation ('tmp_26', conv/conv_1.cpp:34) [466]  (6.79 ns)
	'and' operation ('and_ln34_4', conv/conv_1.cpp:34) [467]  (0 ns)
	'select' operation ('select_ln34_4', conv/conv_1.cpp:34) [468]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_4', conv/conv_1.cpp:34 on array 'conv_out' [469]  (3.25 ns)

 <State 43>: 1.94ns
The critical path consists of the following:
	'phi' operation ('f_0_5', conv/conv_1.cpp:14) with incoming values : ('add_ln14_5', conv/conv_1.cpp:14) [477]  (0 ns)
	'add' operation ('add_ln35_26', conv/conv_1.cpp:35) [488]  (1.94 ns)

 <State 44>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_5', conv/conv_1.cpp:18) with incoming values : ('add_ln18_5', conv/conv_1.cpp:18) [493]  (0 ns)
	'add' operation ('add_ln26_5', conv/conv_1.cpp:26) [506]  (1.78 ns)
	'sub' operation ('sub_ln26_11', conv/conv_1.cpp:26) [511]  (1.73 ns)

 <State 45>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_5', conv/conv_1.cpp:21) with incoming values : ('add_ln21_4', conv/conv_1.cpp:21) [515]  (0 ns)
	'add' operation ('add_ln26_58', conv/conv_1.cpp:26) [524]  (1.78 ns)
	'add' operation ('add_ln26_59', conv/conv_1.cpp:26) [526]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_5', conv/conv_1.cpp:26) [528]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_5', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [534]  (3.25 ns)

 <State 46>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_5', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [534]  (3.25 ns)
	'fmul' operation ('tmp_1_5', conv/conv_1.cpp:26) [536]  (12.4 ns)

 <State 47>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_5', conv/conv_1.cpp:26) [536]  (12.4 ns)
	'fadd' operation ('w_sum_3_5', conv/conv_1.cpp:26) [537]  (22.6 ns)

 <State 48>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_5', conv/conv_1.cpp:26) [537]  (22.6 ns)

 <State 49>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_5', conv/conv_1.cpp:31) on array 'conv_1_bias' [544]  (3.25 ns)
	'fadd' operation ('w_sum_5', conv/conv_1.cpp:31) [545]  (22.6 ns)

 <State 50>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_5', conv/conv_1.cpp:31) [545]  (22.6 ns)
	'fcmp' operation ('tmp_31', conv/conv_1.cpp:34) [552]  (6.79 ns)
	'and' operation ('and_ln34_5', conv/conv_1.cpp:34) [553]  (0 ns)
	'select' operation ('select_ln34_5', conv/conv_1.cpp:34) [554]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_5', conv/conv_1.cpp:34 on array 'conv_out' [555]  (3.25 ns)

 <State 51>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_6', conv/conv_1.cpp:14) with incoming values : ('add_ln14_6', conv/conv_1.cpp:14) [563]  (0 ns)
	'add' operation ('add_ln14_6', conv/conv_1.cpp:14) [566]  (1.83 ns)

 <State 52>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_6', conv/conv_1.cpp:18) with incoming values : ('add_ln18_6', conv/conv_1.cpp:18) [579]  (0 ns)
	'add' operation ('add_ln26_6', conv/conv_1.cpp:26) [592]  (1.78 ns)
	'sub' operation ('sub_ln26_13', conv/conv_1.cpp:26) [597]  (1.73 ns)

 <State 53>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_6', conv/conv_1.cpp:21) with incoming values : ('add_ln21_5', conv/conv_1.cpp:21) [601]  (0 ns)
	'add' operation ('add_ln26_61', conv/conv_1.cpp:26) [610]  (1.78 ns)
	'add' operation ('add_ln26_62', conv/conv_1.cpp:26) [612]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_6', conv/conv_1.cpp:26) [614]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_6', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [620]  (3.25 ns)

 <State 54>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_6', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [620]  (3.25 ns)
	'fmul' operation ('tmp_1_6', conv/conv_1.cpp:26) [622]  (12.4 ns)

 <State 55>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_6', conv/conv_1.cpp:26) [622]  (12.4 ns)
	'fadd' operation ('w_sum_3_6', conv/conv_1.cpp:26) [623]  (22.6 ns)

 <State 56>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_6', conv/conv_1.cpp:26) [623]  (22.6 ns)

 <State 57>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_6', conv/conv_1.cpp:31) on array 'conv_1_bias' [630]  (3.25 ns)
	'fadd' operation ('w_sum_6', conv/conv_1.cpp:31) [631]  (22.6 ns)

 <State 58>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_6', conv/conv_1.cpp:31) [631]  (22.6 ns)
	'fcmp' operation ('tmp_36', conv/conv_1.cpp:34) [638]  (6.79 ns)
	'and' operation ('and_ln34_6', conv/conv_1.cpp:34) [639]  (0 ns)
	'select' operation ('select_ln34_6', conv/conv_1.cpp:34) [640]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_6', conv/conv_1.cpp:34 on array 'conv_out' [641]  (3.25 ns)

 <State 59>: 1.94ns
The critical path consists of the following:
	'phi' operation ('f_0_7', conv/conv_1.cpp:14) with incoming values : ('add_ln14_7', conv/conv_1.cpp:14) [649]  (0 ns)
	'add' operation ('add_ln35_27', conv/conv_1.cpp:35) [660]  (1.94 ns)

 <State 60>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_7', conv/conv_1.cpp:18) with incoming values : ('add_ln18_7', conv/conv_1.cpp:18) [665]  (0 ns)
	'add' operation ('add_ln26_7', conv/conv_1.cpp:26) [678]  (1.78 ns)
	'sub' operation ('sub_ln26_15', conv/conv_1.cpp:26) [683]  (1.73 ns)

 <State 61>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_7', conv/conv_1.cpp:21) with incoming values : ('add_ln21_6', conv/conv_1.cpp:21) [687]  (0 ns)
	'add' operation ('add_ln26_64', conv/conv_1.cpp:26) [696]  (1.78 ns)
	'add' operation ('add_ln26_65', conv/conv_1.cpp:26) [698]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_7', conv/conv_1.cpp:26) [700]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_7', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [706]  (3.25 ns)

 <State 62>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_7', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [706]  (3.25 ns)
	'fmul' operation ('tmp_1_7', conv/conv_1.cpp:26) [708]  (12.4 ns)

 <State 63>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_7', conv/conv_1.cpp:26) [708]  (12.4 ns)
	'fadd' operation ('w_sum_3_7', conv/conv_1.cpp:26) [709]  (22.6 ns)

 <State 64>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_7', conv/conv_1.cpp:26) [709]  (22.6 ns)

 <State 65>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_7', conv/conv_1.cpp:31) on array 'conv_1_bias' [716]  (3.25 ns)
	'fadd' operation ('w_sum_7', conv/conv_1.cpp:31) [717]  (22.6 ns)

 <State 66>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_7', conv/conv_1.cpp:31) [717]  (22.6 ns)
	'fcmp' operation ('tmp_41', conv/conv_1.cpp:34) [724]  (6.79 ns)
	'and' operation ('and_ln34_7', conv/conv_1.cpp:34) [725]  (0 ns)
	'select' operation ('select_ln34_7', conv/conv_1.cpp:34) [726]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_7', conv/conv_1.cpp:34 on array 'conv_out' [727]  (3.25 ns)

 <State 67>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_8', conv/conv_1.cpp:14) with incoming values : ('add_ln14_8', conv/conv_1.cpp:14) [735]  (0 ns)
	'add' operation ('add_ln14_8', conv/conv_1.cpp:14) [738]  (1.83 ns)

 <State 68>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_8', conv/conv_1.cpp:18) with incoming values : ('add_ln18_8', conv/conv_1.cpp:18) [751]  (0 ns)
	'add' operation ('add_ln26_8', conv/conv_1.cpp:26) [764]  (1.78 ns)
	'sub' operation ('sub_ln26_17', conv/conv_1.cpp:26) [769]  (1.73 ns)

 <State 69>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_8', conv/conv_1.cpp:21) with incoming values : ('add_ln21_7', conv/conv_1.cpp:21) [773]  (0 ns)
	'add' operation ('add_ln26_67', conv/conv_1.cpp:26) [781]  (1.78 ns)
	'add' operation ('add_ln26_68', conv/conv_1.cpp:26) [783]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_8', conv/conv_1.cpp:26) [785]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_8', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [791]  (3.25 ns)

 <State 70>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_8', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [791]  (3.25 ns)
	'fmul' operation ('tmp_1_8', conv/conv_1.cpp:26) [793]  (12.4 ns)

 <State 71>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_8', conv/conv_1.cpp:26) [793]  (12.4 ns)
	'fadd' operation ('w_sum_3_8', conv/conv_1.cpp:26) [794]  (22.6 ns)

 <State 72>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_8', conv/conv_1.cpp:26) [794]  (22.6 ns)

 <State 73>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_8', conv/conv_1.cpp:31) on array 'conv_1_bias' [801]  (3.25 ns)
	'fadd' operation ('w_sum_8', conv/conv_1.cpp:31) [802]  (22.6 ns)

 <State 74>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_8', conv/conv_1.cpp:31) [802]  (22.6 ns)
	'fcmp' operation ('tmp_46', conv/conv_1.cpp:34) [809]  (6.79 ns)
	'and' operation ('and_ln34_8', conv/conv_1.cpp:34) [810]  (0 ns)
	'select' operation ('select_ln34_8', conv/conv_1.cpp:34) [811]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_8', conv/conv_1.cpp:34 on array 'conv_out' [812]  (3.25 ns)

 <State 75>: 1.94ns
The critical path consists of the following:
	'phi' operation ('f_0_9', conv/conv_1.cpp:14) with incoming values : ('add_ln14_9', conv/conv_1.cpp:14) [820]  (0 ns)
	'add' operation ('add_ln35_28', conv/conv_1.cpp:35) [831]  (1.94 ns)

 <State 76>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_9', conv/conv_1.cpp:18) with incoming values : ('add_ln18_9', conv/conv_1.cpp:18) [836]  (0 ns)
	'add' operation ('add_ln26_9', conv/conv_1.cpp:26) [849]  (1.78 ns)
	'sub' operation ('sub_ln26_19', conv/conv_1.cpp:26) [854]  (1.73 ns)

 <State 77>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_9', conv/conv_1.cpp:21) with incoming values : ('add_ln21_8', conv/conv_1.cpp:21) [858]  (0 ns)
	'add' operation ('add_ln26_70', conv/conv_1.cpp:26) [867]  (1.78 ns)
	'add' operation ('add_ln26_71', conv/conv_1.cpp:26) [869]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_9', conv/conv_1.cpp:26) [871]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_9', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [877]  (3.25 ns)

 <State 78>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_9', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [877]  (3.25 ns)
	'fmul' operation ('tmp_1_9', conv/conv_1.cpp:26) [879]  (12.4 ns)

 <State 79>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_9', conv/conv_1.cpp:26) [879]  (12.4 ns)
	'fadd' operation ('w_sum_3_9', conv/conv_1.cpp:26) [880]  (22.6 ns)

 <State 80>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_9', conv/conv_1.cpp:26) [880]  (22.6 ns)

 <State 81>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_9', conv/conv_1.cpp:31) on array 'conv_1_bias' [887]  (3.25 ns)
	'fadd' operation ('w_sum_9', conv/conv_1.cpp:31) [888]  (22.6 ns)

 <State 82>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_9', conv/conv_1.cpp:31) [888]  (22.6 ns)
	'fcmp' operation ('tmp_51', conv/conv_1.cpp:34) [895]  (6.79 ns)
	'and' operation ('and_ln34_9', conv/conv_1.cpp:34) [896]  (0 ns)
	'select' operation ('select_ln34_9', conv/conv_1.cpp:34) [897]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_9', conv/conv_1.cpp:34 on array 'conv_out' [898]  (3.25 ns)

 <State 83>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_10', conv/conv_1.cpp:14) with incoming values : ('add_ln14_10', conv/conv_1.cpp:14) [906]  (0 ns)
	'add' operation ('add_ln14_10', conv/conv_1.cpp:14) [909]  (1.83 ns)

 <State 84>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_10', conv/conv_1.cpp:18) with incoming values : ('add_ln18_10', conv/conv_1.cpp:18) [922]  (0 ns)
	'add' operation ('add_ln26_10', conv/conv_1.cpp:26) [935]  (1.78 ns)
	'sub' operation ('sub_ln26_21', conv/conv_1.cpp:26) [940]  (1.73 ns)

 <State 85>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_10', conv/conv_1.cpp:21) with incoming values : ('add_ln21_9', conv/conv_1.cpp:21) [944]  (0 ns)
	'add' operation ('add_ln26_73', conv/conv_1.cpp:26) [953]  (1.78 ns)
	'add' operation ('add_ln26_74', conv/conv_1.cpp:26) [955]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_10', conv/conv_1.cpp:26) [957]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_10', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [963]  (3.25 ns)

 <State 86>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_10', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [963]  (3.25 ns)
	'fmul' operation ('tmp_1_s', conv/conv_1.cpp:26) [965]  (12.4 ns)

 <State 87>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_s', conv/conv_1.cpp:26) [965]  (12.4 ns)
	'fadd' operation ('w_sum_3_s', conv/conv_1.cpp:26) [966]  (22.6 ns)

 <State 88>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_s', conv/conv_1.cpp:26) [966]  (22.6 ns)

 <State 89>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_10', conv/conv_1.cpp:31) on array 'conv_1_bias' [973]  (3.25 ns)
	'fadd' operation ('w_sum_10', conv/conv_1.cpp:31) [974]  (22.6 ns)

 <State 90>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_10', conv/conv_1.cpp:31) [974]  (22.6 ns)
	'fcmp' operation ('tmp_56', conv/conv_1.cpp:34) [981]  (6.79 ns)
	'and' operation ('and_ln34_10', conv/conv_1.cpp:34) [982]  (0 ns)
	'select' operation ('select_ln34_10', conv/conv_1.cpp:34) [983]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_10', conv/conv_1.cpp:34 on array 'conv_out' [984]  (3.25 ns)

 <State 91>: 1.94ns
The critical path consists of the following:
	'phi' operation ('f_0_11', conv/conv_1.cpp:14) with incoming values : ('add_ln14_11', conv/conv_1.cpp:14) [992]  (0 ns)
	'add' operation ('add_ln35_29', conv/conv_1.cpp:35) [1003]  (1.94 ns)

 <State 92>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_11', conv/conv_1.cpp:18) with incoming values : ('add_ln18_11', conv/conv_1.cpp:18) [1008]  (0 ns)
	'add' operation ('add_ln26_11', conv/conv_1.cpp:26) [1021]  (1.78 ns)
	'sub' operation ('sub_ln26_23', conv/conv_1.cpp:26) [1026]  (1.73 ns)

 <State 93>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_11', conv/conv_1.cpp:21) with incoming values : ('add_ln21_10', conv/conv_1.cpp:21) [1030]  (0 ns)
	'add' operation ('add_ln26_76', conv/conv_1.cpp:26) [1039]  (1.78 ns)
	'add' operation ('add_ln26_77', conv/conv_1.cpp:26) [1041]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_11', conv/conv_1.cpp:26) [1043]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_11', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1049]  (3.25 ns)

 <State 94>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_11', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1049]  (3.25 ns)
	'fmul' operation ('tmp_1_10', conv/conv_1.cpp:26) [1051]  (12.4 ns)

 <State 95>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_10', conv/conv_1.cpp:26) [1051]  (12.4 ns)
	'fadd' operation ('w_sum_3_10', conv/conv_1.cpp:26) [1052]  (22.6 ns)

 <State 96>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_10', conv/conv_1.cpp:26) [1052]  (22.6 ns)

 <State 97>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_11', conv/conv_1.cpp:31) on array 'conv_1_bias' [1059]  (3.25 ns)
	'fadd' operation ('w_sum_11', conv/conv_1.cpp:31) [1060]  (22.6 ns)

 <State 98>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_11', conv/conv_1.cpp:31) [1060]  (22.6 ns)
	'fcmp' operation ('tmp_61', conv/conv_1.cpp:34) [1067]  (6.79 ns)
	'and' operation ('and_ln34_11', conv/conv_1.cpp:34) [1068]  (0 ns)
	'select' operation ('select_ln34_11', conv/conv_1.cpp:34) [1069]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_11', conv/conv_1.cpp:34 on array 'conv_out' [1070]  (3.25 ns)

 <State 99>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_12', conv/conv_1.cpp:14) with incoming values : ('add_ln14_12', conv/conv_1.cpp:14) [1078]  (0 ns)
	'add' operation ('add_ln14_12', conv/conv_1.cpp:14) [1081]  (1.83 ns)

 <State 100>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_12', conv/conv_1.cpp:18) with incoming values : ('add_ln18_12', conv/conv_1.cpp:18) [1094]  (0 ns)
	'add' operation ('add_ln26_12', conv/conv_1.cpp:26) [1107]  (1.78 ns)
	'sub' operation ('sub_ln26_25', conv/conv_1.cpp:26) [1112]  (1.73 ns)

 <State 101>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_12', conv/conv_1.cpp:21) with incoming values : ('add_ln21_11', conv/conv_1.cpp:21) [1116]  (0 ns)
	'add' operation ('add_ln26_79', conv/conv_1.cpp:26) [1124]  (1.78 ns)
	'add' operation ('add_ln26_80', conv/conv_1.cpp:26) [1126]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_12', conv/conv_1.cpp:26) [1128]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_12', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1135]  (3.25 ns)

 <State 102>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_12', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1135]  (3.25 ns)
	'fmul' operation ('tmp_1_11', conv/conv_1.cpp:26) [1137]  (12.4 ns)

 <State 103>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_11', conv/conv_1.cpp:26) [1137]  (12.4 ns)
	'fadd' operation ('w_sum_3_11', conv/conv_1.cpp:26) [1138]  (22.6 ns)

 <State 104>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_11', conv/conv_1.cpp:26) [1138]  (22.6 ns)

 <State 105>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_12', conv/conv_1.cpp:31) on array 'conv_1_bias' [1145]  (3.25 ns)
	'fadd' operation ('w_sum_12', conv/conv_1.cpp:31) [1146]  (22.6 ns)

 <State 106>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_12', conv/conv_1.cpp:31) [1146]  (22.6 ns)
	'fcmp' operation ('tmp_103', conv/conv_1.cpp:34) [1153]  (6.79 ns)
	'and' operation ('and_ln34_12', conv/conv_1.cpp:34) [1154]  (0 ns)
	'select' operation ('select_ln34_12', conv/conv_1.cpp:34) [1155]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_12', conv/conv_1.cpp:34 on array 'conv_out' [1156]  (3.25 ns)

 <State 107>: 1.94ns
The critical path consists of the following:
	'phi' operation ('f_0_13', conv/conv_1.cpp:14) with incoming values : ('add_ln14_13', conv/conv_1.cpp:14) [1164]  (0 ns)
	'add' operation ('add_ln35_30', conv/conv_1.cpp:35) [1175]  (1.94 ns)

 <State 108>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_13', conv/conv_1.cpp:18) with incoming values : ('add_ln18_13', conv/conv_1.cpp:18) [1180]  (0 ns)
	'add' operation ('add_ln26_13', conv/conv_1.cpp:26) [1193]  (1.78 ns)
	'sub' operation ('sub_ln26_27', conv/conv_1.cpp:26) [1198]  (1.73 ns)

 <State 109>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_13', conv/conv_1.cpp:21) with incoming values : ('add_ln21_12', conv/conv_1.cpp:21) [1202]  (0 ns)
	'add' operation ('add_ln26_82', conv/conv_1.cpp:26) [1211]  (1.78 ns)
	'add' operation ('add_ln26_83', conv/conv_1.cpp:26) [1213]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_13', conv/conv_1.cpp:26) [1215]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_13', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1222]  (3.25 ns)

 <State 110>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_13', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1222]  (3.25 ns)
	'fmul' operation ('tmp_1_12', conv/conv_1.cpp:26) [1224]  (12.4 ns)

 <State 111>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_12', conv/conv_1.cpp:26) [1224]  (12.4 ns)
	'fadd' operation ('w_sum_3_12', conv/conv_1.cpp:26) [1225]  (22.6 ns)

 <State 112>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_12', conv/conv_1.cpp:26) [1225]  (22.6 ns)

 <State 113>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_13', conv/conv_1.cpp:31) on array 'conv_1_bias' [1232]  (3.25 ns)
	'fadd' operation ('w_sum_13', conv/conv_1.cpp:31) [1233]  (22.6 ns)

 <State 114>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_13', conv/conv_1.cpp:31) [1233]  (22.6 ns)
	'fcmp' operation ('tmp_105', conv/conv_1.cpp:34) [1240]  (6.79 ns)
	'and' operation ('and_ln34_13', conv/conv_1.cpp:34) [1241]  (0 ns)
	'select' operation ('select_ln34_13', conv/conv_1.cpp:34) [1242]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_13', conv/conv_1.cpp:34 on array 'conv_out' [1243]  (3.25 ns)

 <State 115>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_14', conv/conv_1.cpp:14) with incoming values : ('add_ln14_14', conv/conv_1.cpp:14) [1251]  (0 ns)
	'add' operation ('add_ln14_14', conv/conv_1.cpp:14) [1254]  (1.83 ns)

 <State 116>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_14', conv/conv_1.cpp:18) with incoming values : ('add_ln18_14', conv/conv_1.cpp:18) [1267]  (0 ns)
	'add' operation ('add_ln26_14', conv/conv_1.cpp:26) [1280]  (1.78 ns)
	'sub' operation ('sub_ln26_29', conv/conv_1.cpp:26) [1285]  (1.73 ns)

 <State 117>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_14', conv/conv_1.cpp:21) with incoming values : ('add_ln21_13', conv/conv_1.cpp:21) [1289]  (0 ns)
	'add' operation ('add_ln26_85', conv/conv_1.cpp:26) [1298]  (1.78 ns)
	'add' operation ('add_ln26_86', conv/conv_1.cpp:26) [1300]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_14', conv/conv_1.cpp:26) [1302]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_14', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1308]  (3.25 ns)

 <State 118>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_14', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1308]  (3.25 ns)
	'fmul' operation ('tmp_1_13', conv/conv_1.cpp:26) [1310]  (12.4 ns)

 <State 119>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_13', conv/conv_1.cpp:26) [1310]  (12.4 ns)
	'fadd' operation ('w_sum_3_13', conv/conv_1.cpp:26) [1311]  (22.6 ns)

 <State 120>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_13', conv/conv_1.cpp:26) [1311]  (22.6 ns)

 <State 121>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_14', conv/conv_1.cpp:31) on array 'conv_1_bias' [1318]  (3.25 ns)
	'fadd' operation ('w_sum_14', conv/conv_1.cpp:31) [1319]  (22.6 ns)

 <State 122>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_14', conv/conv_1.cpp:31) [1319]  (22.6 ns)
	'fcmp' operation ('tmp_107', conv/conv_1.cpp:34) [1326]  (6.79 ns)
	'and' operation ('and_ln34_14', conv/conv_1.cpp:34) [1327]  (0 ns)
	'select' operation ('select_ln34_14', conv/conv_1.cpp:34) [1328]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_14', conv/conv_1.cpp:34 on array 'conv_out' [1329]  (3.25 ns)

 <State 123>: 1.94ns
The critical path consists of the following:
	'phi' operation ('f_0_15', conv/conv_1.cpp:14) with incoming values : ('add_ln14_15', conv/conv_1.cpp:14) [1337]  (0 ns)
	'add' operation ('add_ln35_31', conv/conv_1.cpp:35) [1348]  (1.94 ns)

 <State 124>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_15', conv/conv_1.cpp:18) with incoming values : ('add_ln18_15', conv/conv_1.cpp:18) [1353]  (0 ns)
	'add' operation ('add_ln26_15', conv/conv_1.cpp:26) [1366]  (1.78 ns)
	'sub' operation ('sub_ln26_31', conv/conv_1.cpp:26) [1371]  (1.73 ns)

 <State 125>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_15', conv/conv_1.cpp:21) with incoming values : ('add_ln21_14', conv/conv_1.cpp:21) [1375]  (0 ns)
	'add' operation ('add_ln26_88', conv/conv_1.cpp:26) [1384]  (1.78 ns)
	'add' operation ('add_ln26_89', conv/conv_1.cpp:26) [1386]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_15', conv/conv_1.cpp:26) [1388]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_15', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1394]  (3.25 ns)

 <State 126>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_15', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1394]  (3.25 ns)
	'fmul' operation ('tmp_1_14', conv/conv_1.cpp:26) [1396]  (12.4 ns)

 <State 127>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_14', conv/conv_1.cpp:26) [1396]  (12.4 ns)
	'fadd' operation ('w_sum_3_14', conv/conv_1.cpp:26) [1397]  (22.6 ns)

 <State 128>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_14', conv/conv_1.cpp:26) [1397]  (22.6 ns)

 <State 129>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_15', conv/conv_1.cpp:31) on array 'conv_1_bias' [1404]  (3.25 ns)
	'fadd' operation ('w_sum_15', conv/conv_1.cpp:31) [1405]  (22.6 ns)

 <State 130>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_15', conv/conv_1.cpp:31) [1405]  (22.6 ns)
	'fcmp' operation ('tmp_109', conv/conv_1.cpp:34) [1412]  (6.79 ns)
	'and' operation ('and_ln34_15', conv/conv_1.cpp:34) [1413]  (0 ns)
	'select' operation ('select_ln34_15', conv/conv_1.cpp:34) [1414]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_15', conv/conv_1.cpp:34 on array 'conv_out' [1415]  (3.25 ns)

 <State 131>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_16', conv/conv_1.cpp:14) with incoming values : ('add_ln14_16', conv/conv_1.cpp:14) [1423]  (0 ns)
	'add' operation ('add_ln14_16', conv/conv_1.cpp:14) [1426]  (1.83 ns)

 <State 132>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_16', conv/conv_1.cpp:18) with incoming values : ('add_ln18_16', conv/conv_1.cpp:18) [1439]  (0 ns)
	'add' operation ('add_ln26_16', conv/conv_1.cpp:26) [1452]  (1.78 ns)
	'sub' operation ('sub_ln26_33', conv/conv_1.cpp:26) [1457]  (1.73 ns)

 <State 133>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_16', conv/conv_1.cpp:21) with incoming values : ('add_ln21_15', conv/conv_1.cpp:21) [1461]  (0 ns)
	'add' operation ('add_ln26_91', conv/conv_1.cpp:26) [1469]  (1.78 ns)
	'add' operation ('add_ln26_92', conv/conv_1.cpp:26) [1471]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_16', conv/conv_1.cpp:26) [1473]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_16', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1479]  (3.25 ns)

 <State 134>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_16', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1479]  (3.25 ns)
	'fmul' operation ('tmp_1_15', conv/conv_1.cpp:26) [1481]  (12.4 ns)

 <State 135>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_15', conv/conv_1.cpp:26) [1481]  (12.4 ns)
	'fadd' operation ('w_sum_3_15', conv/conv_1.cpp:26) [1482]  (22.6 ns)

 <State 136>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_15', conv/conv_1.cpp:26) [1482]  (22.6 ns)

 <State 137>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_16', conv/conv_1.cpp:31) on array 'conv_1_bias' [1489]  (3.25 ns)
	'fadd' operation ('w_sum_16', conv/conv_1.cpp:31) [1490]  (22.6 ns)

 <State 138>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_16', conv/conv_1.cpp:31) [1490]  (22.6 ns)
	'fcmp' operation ('tmp_111', conv/conv_1.cpp:34) [1497]  (6.79 ns)
	'and' operation ('and_ln34_16', conv/conv_1.cpp:34) [1498]  (0 ns)
	'select' operation ('select_ln34_16', conv/conv_1.cpp:34) [1499]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_16', conv/conv_1.cpp:34 on array 'conv_out' [1500]  (3.25 ns)

 <State 139>: 1.94ns
The critical path consists of the following:
	'phi' operation ('f_0_17', conv/conv_1.cpp:14) with incoming values : ('add_ln14_17', conv/conv_1.cpp:14) [1508]  (0 ns)
	'add' operation ('add_ln35_32', conv/conv_1.cpp:35) [1519]  (1.94 ns)

 <State 140>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_17', conv/conv_1.cpp:18) with incoming values : ('add_ln18_17', conv/conv_1.cpp:18) [1524]  (0 ns)
	'add' operation ('add_ln26_17', conv/conv_1.cpp:26) [1537]  (1.78 ns)
	'sub' operation ('sub_ln26_35', conv/conv_1.cpp:26) [1542]  (1.73 ns)

 <State 141>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_17', conv/conv_1.cpp:21) with incoming values : ('add_ln21_16', conv/conv_1.cpp:21) [1546]  (0 ns)
	'add' operation ('add_ln26_94', conv/conv_1.cpp:26) [1555]  (1.78 ns)
	'add' operation ('add_ln26_95', conv/conv_1.cpp:26) [1557]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_17', conv/conv_1.cpp:26) [1559]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_17', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1565]  (3.25 ns)

 <State 142>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_17', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1565]  (3.25 ns)
	'fmul' operation ('tmp_1_16', conv/conv_1.cpp:26) [1567]  (12.4 ns)

 <State 143>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_16', conv/conv_1.cpp:26) [1567]  (12.4 ns)
	'fadd' operation ('w_sum_3_16', conv/conv_1.cpp:26) [1568]  (22.6 ns)

 <State 144>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_16', conv/conv_1.cpp:26) [1568]  (22.6 ns)

 <State 145>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_17', conv/conv_1.cpp:31) on array 'conv_1_bias' [1575]  (3.25 ns)
	'fadd' operation ('w_sum_17', conv/conv_1.cpp:31) [1576]  (22.6 ns)

 <State 146>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_17', conv/conv_1.cpp:31) [1576]  (22.6 ns)
	'fcmp' operation ('tmp_113', conv/conv_1.cpp:34) [1583]  (6.79 ns)
	'and' operation ('and_ln34_17', conv/conv_1.cpp:34) [1584]  (0 ns)
	'select' operation ('select_ln34_17', conv/conv_1.cpp:34) [1585]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_17', conv/conv_1.cpp:34 on array 'conv_out' [1586]  (3.25 ns)

 <State 147>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_18', conv/conv_1.cpp:14) with incoming values : ('add_ln14_18', conv/conv_1.cpp:14) [1594]  (0 ns)
	'add' operation ('add_ln14_18', conv/conv_1.cpp:14) [1597]  (1.83 ns)

 <State 148>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_18', conv/conv_1.cpp:18) with incoming values : ('add_ln18_18', conv/conv_1.cpp:18) [1610]  (0 ns)
	'add' operation ('add_ln26_18', conv/conv_1.cpp:26) [1623]  (1.78 ns)
	'sub' operation ('sub_ln26_37', conv/conv_1.cpp:26) [1628]  (1.73 ns)

 <State 149>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_18', conv/conv_1.cpp:21) with incoming values : ('add_ln21_17', conv/conv_1.cpp:21) [1632]  (0 ns)
	'add' operation ('add_ln26_97', conv/conv_1.cpp:26) [1641]  (1.78 ns)
	'add' operation ('add_ln26_98', conv/conv_1.cpp:26) [1643]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_18', conv/conv_1.cpp:26) [1645]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_18', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1651]  (3.25 ns)

 <State 150>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_18', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1651]  (3.25 ns)
	'fmul' operation ('tmp_1_17', conv/conv_1.cpp:26) [1653]  (12.4 ns)

 <State 151>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_17', conv/conv_1.cpp:26) [1653]  (12.4 ns)
	'fadd' operation ('w_sum_3_17', conv/conv_1.cpp:26) [1654]  (22.6 ns)

 <State 152>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_17', conv/conv_1.cpp:26) [1654]  (22.6 ns)

 <State 153>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_18', conv/conv_1.cpp:31) on array 'conv_1_bias' [1661]  (3.25 ns)
	'fadd' operation ('w_sum_18', conv/conv_1.cpp:31) [1662]  (22.6 ns)

 <State 154>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_18', conv/conv_1.cpp:31) [1662]  (22.6 ns)
	'fcmp' operation ('tmp_115', conv/conv_1.cpp:34) [1669]  (6.79 ns)
	'and' operation ('and_ln34_18', conv/conv_1.cpp:34) [1670]  (0 ns)
	'select' operation ('select_ln34_18', conv/conv_1.cpp:34) [1671]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_18', conv/conv_1.cpp:34 on array 'conv_out' [1672]  (3.25 ns)

 <State 155>: 1.94ns
The critical path consists of the following:
	'phi' operation ('f_0_19', conv/conv_1.cpp:14) with incoming values : ('add_ln14_19', conv/conv_1.cpp:14) [1680]  (0 ns)
	'add' operation ('add_ln35_33', conv/conv_1.cpp:35) [1691]  (1.94 ns)

 <State 156>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_19', conv/conv_1.cpp:18) with incoming values : ('add_ln18_19', conv/conv_1.cpp:18) [1696]  (0 ns)
	'add' operation ('add_ln26_19', conv/conv_1.cpp:26) [1709]  (1.78 ns)
	'sub' operation ('sub_ln26_39', conv/conv_1.cpp:26) [1714]  (1.73 ns)

 <State 157>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_19', conv/conv_1.cpp:21) with incoming values : ('add_ln21_18', conv/conv_1.cpp:21) [1718]  (0 ns)
	'add' operation ('add_ln26_100', conv/conv_1.cpp:26) [1727]  (1.78 ns)
	'add' operation ('add_ln26_101', conv/conv_1.cpp:26) [1729]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_19', conv/conv_1.cpp:26) [1731]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_19', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1737]  (3.25 ns)

 <State 158>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_19', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1737]  (3.25 ns)
	'fmul' operation ('tmp_1_18', conv/conv_1.cpp:26) [1739]  (12.4 ns)

 <State 159>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_18', conv/conv_1.cpp:26) [1739]  (12.4 ns)
	'fadd' operation ('w_sum_3_18', conv/conv_1.cpp:26) [1740]  (22.6 ns)

 <State 160>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_18', conv/conv_1.cpp:26) [1740]  (22.6 ns)

 <State 161>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_19', conv/conv_1.cpp:31) on array 'conv_1_bias' [1747]  (3.25 ns)
	'fadd' operation ('w_sum_19', conv/conv_1.cpp:31) [1748]  (22.6 ns)

 <State 162>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_19', conv/conv_1.cpp:31) [1748]  (22.6 ns)
	'fcmp' operation ('tmp_117', conv/conv_1.cpp:34) [1755]  (6.79 ns)
	'and' operation ('and_ln34_19', conv/conv_1.cpp:34) [1756]  (0 ns)
	'select' operation ('select_ln34_19', conv/conv_1.cpp:34) [1757]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_19', conv/conv_1.cpp:34 on array 'conv_out' [1758]  (3.25 ns)

 <State 163>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_20', conv/conv_1.cpp:14) with incoming values : ('add_ln14_20', conv/conv_1.cpp:14) [1766]  (0 ns)
	'add' operation ('add_ln14_20', conv/conv_1.cpp:14) [1769]  (1.83 ns)

 <State 164>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_20', conv/conv_1.cpp:18) with incoming values : ('add_ln18_20', conv/conv_1.cpp:18) [1782]  (0 ns)
	'add' operation ('add_ln26_20', conv/conv_1.cpp:26) [1795]  (1.78 ns)
	'sub' operation ('sub_ln26_41', conv/conv_1.cpp:26) [1800]  (1.73 ns)

 <State 165>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_20', conv/conv_1.cpp:21) with incoming values : ('add_ln21_19', conv/conv_1.cpp:21) [1804]  (0 ns)
	'add' operation ('add_ln26_103', conv/conv_1.cpp:26) [1812]  (1.78 ns)
	'add' operation ('add_ln26_104', conv/conv_1.cpp:26) [1814]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_20', conv/conv_1.cpp:26) [1816]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_20', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1822]  (3.25 ns)

 <State 166>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_20', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1822]  (3.25 ns)
	'fmul' operation ('tmp_1_19', conv/conv_1.cpp:26) [1824]  (12.4 ns)

 <State 167>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_19', conv/conv_1.cpp:26) [1824]  (12.4 ns)
	'fadd' operation ('w_sum_3_19', conv/conv_1.cpp:26) [1825]  (22.6 ns)

 <State 168>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_19', conv/conv_1.cpp:26) [1825]  (22.6 ns)

 <State 169>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_20', conv/conv_1.cpp:31) on array 'conv_1_bias' [1832]  (3.25 ns)
	'fadd' operation ('w_sum_20', conv/conv_1.cpp:31) [1833]  (22.6 ns)

 <State 170>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_20', conv/conv_1.cpp:31) [1833]  (22.6 ns)
	'fcmp' operation ('tmp_119', conv/conv_1.cpp:34) [1840]  (6.79 ns)
	'and' operation ('and_ln34_20', conv/conv_1.cpp:34) [1841]  (0 ns)
	'select' operation ('select_ln34_20', conv/conv_1.cpp:34) [1842]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_20', conv/conv_1.cpp:34 on array 'conv_out' [1843]  (3.25 ns)

 <State 171>: 1.94ns
The critical path consists of the following:
	'phi' operation ('f_0_21', conv/conv_1.cpp:14) with incoming values : ('add_ln14_21', conv/conv_1.cpp:14) [1851]  (0 ns)
	'add' operation ('add_ln35_34', conv/conv_1.cpp:35) [1862]  (1.94 ns)

 <State 172>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_21', conv/conv_1.cpp:18) with incoming values : ('add_ln18_21', conv/conv_1.cpp:18) [1867]  (0 ns)
	'add' operation ('add_ln26_21', conv/conv_1.cpp:26) [1880]  (1.78 ns)
	'sub' operation ('sub_ln26_43', conv/conv_1.cpp:26) [1885]  (1.73 ns)

 <State 173>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_21', conv/conv_1.cpp:21) with incoming values : ('add_ln21_20', conv/conv_1.cpp:21) [1889]  (0 ns)
	'add' operation ('add_ln26_106', conv/conv_1.cpp:26) [1898]  (1.78 ns)
	'add' operation ('add_ln26_107', conv/conv_1.cpp:26) [1900]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_21', conv/conv_1.cpp:26) [1902]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_21', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1908]  (3.25 ns)

 <State 174>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_21', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1908]  (3.25 ns)
	'fmul' operation ('tmp_1_20', conv/conv_1.cpp:26) [1910]  (12.4 ns)

 <State 175>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_20', conv/conv_1.cpp:26) [1910]  (12.4 ns)
	'fadd' operation ('w_sum_3_20', conv/conv_1.cpp:26) [1911]  (22.6 ns)

 <State 176>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_20', conv/conv_1.cpp:26) [1911]  (22.6 ns)

 <State 177>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_21', conv/conv_1.cpp:31) on array 'conv_1_bias' [1918]  (3.25 ns)
	'fadd' operation ('w_sum_21', conv/conv_1.cpp:31) [1919]  (22.6 ns)

 <State 178>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_21', conv/conv_1.cpp:31) [1919]  (22.6 ns)
	'fcmp' operation ('tmp_121', conv/conv_1.cpp:34) [1926]  (6.79 ns)
	'and' operation ('and_ln34_21', conv/conv_1.cpp:34) [1927]  (0 ns)
	'select' operation ('select_ln34_21', conv/conv_1.cpp:34) [1928]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_21', conv/conv_1.cpp:34 on array 'conv_out' [1929]  (3.25 ns)

 <State 179>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_22', conv/conv_1.cpp:14) with incoming values : ('add_ln14_22', conv/conv_1.cpp:14) [1937]  (0 ns)
	'add' operation ('add_ln14_22', conv/conv_1.cpp:14) [1940]  (1.83 ns)

 <State 180>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_22', conv/conv_1.cpp:18) with incoming values : ('add_ln18_22', conv/conv_1.cpp:18) [1953]  (0 ns)
	'add' operation ('add_ln26_22', conv/conv_1.cpp:26) [1966]  (1.78 ns)
	'sub' operation ('sub_ln26_45', conv/conv_1.cpp:26) [1971]  (1.73 ns)

 <State 181>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_22', conv/conv_1.cpp:21) with incoming values : ('add_ln21_21', conv/conv_1.cpp:21) [1975]  (0 ns)
	'add' operation ('add_ln26_109', conv/conv_1.cpp:26) [1984]  (1.78 ns)
	'add' operation ('add_ln26_110', conv/conv_1.cpp:26) [1986]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_22', conv/conv_1.cpp:26) [1988]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_22', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1994]  (3.25 ns)

 <State 182>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_22', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [1994]  (3.25 ns)
	'fmul' operation ('tmp_1_21', conv/conv_1.cpp:26) [1996]  (12.4 ns)

 <State 183>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_21', conv/conv_1.cpp:26) [1996]  (12.4 ns)
	'fadd' operation ('w_sum_3_21', conv/conv_1.cpp:26) [1997]  (22.6 ns)

 <State 184>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_21', conv/conv_1.cpp:26) [1997]  (22.6 ns)

 <State 185>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_22', conv/conv_1.cpp:31) on array 'conv_1_bias' [2004]  (3.25 ns)
	'fadd' operation ('w_sum_22', conv/conv_1.cpp:31) [2005]  (22.6 ns)

 <State 186>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_22', conv/conv_1.cpp:31) [2005]  (22.6 ns)
	'fcmp' operation ('tmp_123', conv/conv_1.cpp:34) [2012]  (6.79 ns)
	'and' operation ('and_ln34_22', conv/conv_1.cpp:34) [2013]  (0 ns)
	'select' operation ('select_ln34_22', conv/conv_1.cpp:34) [2014]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_22', conv/conv_1.cpp:34 on array 'conv_out' [2015]  (3.25 ns)

 <State 187>: 1.94ns
The critical path consists of the following:
	'phi' operation ('f_0_23', conv/conv_1.cpp:14) with incoming values : ('add_ln14_23', conv/conv_1.cpp:14) [2023]  (0 ns)
	'add' operation ('add_ln35_35', conv/conv_1.cpp:35) [2034]  (1.94 ns)

 <State 188>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_23', conv/conv_1.cpp:18) with incoming values : ('add_ln18_23', conv/conv_1.cpp:18) [2039]  (0 ns)
	'add' operation ('add_ln26_23', conv/conv_1.cpp:26) [2052]  (1.78 ns)
	'sub' operation ('sub_ln26_47', conv/conv_1.cpp:26) [2057]  (1.73 ns)

 <State 189>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_23', conv/conv_1.cpp:21) with incoming values : ('add_ln21_22', conv/conv_1.cpp:21) [2061]  (0 ns)
	'add' operation ('add_ln26_112', conv/conv_1.cpp:26) [2070]  (1.78 ns)
	'add' operation ('add_ln26_113', conv/conv_1.cpp:26) [2072]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_23', conv/conv_1.cpp:26) [2074]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_23', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [2080]  (3.25 ns)

 <State 190>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_23', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [2080]  (3.25 ns)
	'fmul' operation ('tmp_1_22', conv/conv_1.cpp:26) [2082]  (12.4 ns)

 <State 191>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_22', conv/conv_1.cpp:26) [2082]  (12.4 ns)
	'fadd' operation ('w_sum_3_22', conv/conv_1.cpp:26) [2083]  (22.6 ns)

 <State 192>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_22', conv/conv_1.cpp:26) [2083]  (22.6 ns)

 <State 193>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_23', conv/conv_1.cpp:31) on array 'conv_1_bias' [2090]  (3.25 ns)
	'fadd' operation ('w_sum_23', conv/conv_1.cpp:31) [2091]  (22.6 ns)

 <State 194>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_23', conv/conv_1.cpp:31) [2091]  (22.6 ns)
	'fcmp' operation ('tmp_125', conv/conv_1.cpp:34) [2098]  (6.79 ns)
	'and' operation ('and_ln34_23', conv/conv_1.cpp:34) [2099]  (0 ns)
	'select' operation ('select_ln34_23', conv/conv_1.cpp:34) [2100]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_23', conv/conv_1.cpp:34 on array 'conv_out' [2101]  (3.25 ns)

 <State 195>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_24', conv/conv_1.cpp:14) with incoming values : ('add_ln14_24', conv/conv_1.cpp:14) [2109]  (0 ns)
	'add' operation ('add_ln14_24', conv/conv_1.cpp:14) [2112]  (1.83 ns)

 <State 196>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_24', conv/conv_1.cpp:18) with incoming values : ('add_ln18_24', conv/conv_1.cpp:18) [2125]  (0 ns)
	'add' operation ('add_ln26_24', conv/conv_1.cpp:26) [2138]  (1.78 ns)
	'sub' operation ('sub_ln26_49', conv/conv_1.cpp:26) [2143]  (1.73 ns)

 <State 197>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_24', conv/conv_1.cpp:21) with incoming values : ('add_ln21_23', conv/conv_1.cpp:21) [2147]  (0 ns)
	'add' operation ('add_ln26_115', conv/conv_1.cpp:26) [2155]  (1.78 ns)
	'add' operation ('add_ln26_116', conv/conv_1.cpp:26) [2157]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_24', conv/conv_1.cpp:26) [2159]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_24', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [2166]  (3.25 ns)

 <State 198>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_24', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [2166]  (3.25 ns)
	'fmul' operation ('tmp_1_23', conv/conv_1.cpp:26) [2168]  (12.4 ns)

 <State 199>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_23', conv/conv_1.cpp:26) [2168]  (12.4 ns)
	'fadd' operation ('w_sum_3_23', conv/conv_1.cpp:26) [2169]  (22.6 ns)

 <State 200>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_23', conv/conv_1.cpp:26) [2169]  (22.6 ns)

 <State 201>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_24', conv/conv_1.cpp:31) on array 'conv_1_bias' [2176]  (3.25 ns)
	'fadd' operation ('w_sum_24', conv/conv_1.cpp:31) [2177]  (22.6 ns)

 <State 202>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_24', conv/conv_1.cpp:31) [2177]  (22.6 ns)
	'fcmp' operation ('tmp_127', conv/conv_1.cpp:34) [2184]  (6.79 ns)
	'and' operation ('and_ln34_24', conv/conv_1.cpp:34) [2185]  (0 ns)
	'select' operation ('select_ln34_24', conv/conv_1.cpp:34) [2186]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_24', conv/conv_1.cpp:34 on array 'conv_out' [2187]  (3.25 ns)

 <State 203>: 1.94ns
The critical path consists of the following:
	'phi' operation ('f_0_25', conv/conv_1.cpp:14) with incoming values : ('add_ln14_25', conv/conv_1.cpp:14) [2195]  (0 ns)
	'add' operation ('add_ln35_36', conv/conv_1.cpp:35) [2206]  (1.94 ns)

 <State 204>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_25', conv/conv_1.cpp:18) with incoming values : ('add_ln18_25', conv/conv_1.cpp:18) [2211]  (0 ns)
	'add' operation ('add_ln26_25', conv/conv_1.cpp:26) [2224]  (1.78 ns)
	'sub' operation ('sub_ln26_51', conv/conv_1.cpp:26) [2229]  (1.73 ns)

 <State 205>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc_0_25', conv/conv_1.cpp:21) with incoming values : ('add_ln21_24', conv/conv_1.cpp:21) [2233]  (0 ns)
	'add' operation ('add_ln26_118', conv/conv_1.cpp:26) [2242]  (1.78 ns)
	'add' operation ('add_ln26_119', conv/conv_1.cpp:26) [2244]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add_25', conv/conv_1.cpp:26) [2246]  (0 ns)
	'load' operation ('conv_1_weights_0_loa_25', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [2253]  (3.25 ns)

 <State 206>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa_25', conv/conv_1.cpp:26) on array 'conv_1_weights_0' [2253]  (3.25 ns)
	'fmul' operation ('tmp_1_24', conv/conv_1.cpp:26) [2255]  (12.4 ns)

 <State 207>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_24', conv/conv_1.cpp:26) [2255]  (12.4 ns)
	'fadd' operation ('w_sum_3_24', conv/conv_1.cpp:26) [2256]  (22.6 ns)

 <State 208>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_24', conv/conv_1.cpp:26) [2256]  (22.6 ns)

 <State 209>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_25', conv/conv_1.cpp:31) on array 'conv_1_bias' [2263]  (3.25 ns)
	'fadd' operation ('w_sum_25', conv/conv_1.cpp:31) [2264]  (22.6 ns)

 <State 210>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_25', conv/conv_1.cpp:31) [2264]  (22.6 ns)
	'fcmp' operation ('tmp_129', conv/conv_1.cpp:34) [2271]  (6.79 ns)
	'and' operation ('and_ln34_25', conv/conv_1.cpp:34) [2272]  (0 ns)
	'select' operation ('select_ln34_25', conv/conv_1.cpp:34) [2273]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_25', conv/conv_1.cpp:34 on array 'conv_out' [2274]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
