[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/OneNetInterf/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
AST_DEBUG_BEGIN
Count: 167
LIB: work
FILE f<11>:${SURELOG_DIR}/tests/OneNetInterf/dut.v
n<> u<166> t<Top_level_rule> c<1> l<2:1> el<17:1>
  n<> u<1> t<Null_rule> p<166> s<165> l<2:1> el<1:39>
  n<> u<165> t<Source_text> p<166> c<60> l<2:1> el<16:10>
    n<> u<60> t<Description> p<165> c<59> s<83> l<2:1> el<5:10>
      n<> u<59> t<Module_declaration> p<60> c<20> l<2:1> el<5:10>
        n<> u<20> t<Module_ansi_header> p<59> c<2> s<44> l<2:1> el<2:41>
          n<module> u<2> t<Module_keyword> p<20> s<3> l<2:1> el<2:7>
          n<dut> u<3> t<StringConst> p<20> s<19> l<2:8> el<2:11>
          n<> u<19> t<List_of_port_declarations> p<20> c<10> l<2:12> el<2:40>
            n<> u<10> t<Ansi_port_declaration> p<19> c<8> s<18> l<2:13> el<2:25>
              n<> u<8> t<Net_port_header> p<10> c<4> s<9> l<2:13> el<2:23>
                n<> u<4> t<PortDir_Inp> p<8> s<7> l<2:13> el<2:18>
                n<> u<7> t<Net_port_type> p<8> c<5> l<2:19> el<2:23>
                  n<> u<5> t<NetType_Wire> p<7> s<6> l<2:19> el<2:23>
                  n<> u<6> t<Data_type_or_implicit> p<7> l<2:24> el<2:24>
              n<i> u<9> t<StringConst> p<10> l<2:24> el<2:25>
            n<> u<18> t<Ansi_port_declaration> p<19> c<16> l<2:27> el<2:39>
              n<> u<16> t<Net_port_header> p<18> c<11> s<17> l<2:27> el<2:37>
                n<> u<11> t<PortDir_Out> p<16> s<15> l<2:27> el<2:33>
                n<> u<15> t<Net_port_type> p<16> c<14> l<2:34> el<2:37>
                  n<> u<14> t<Data_type_or_implicit> p<15> c<13> l<2:34> el<2:37>
                    n<> u<13> t<Data_type> p<14> c<12> l<2:34> el<2:37>
                      n<> u<12> t<IntVec_TypeReg> p<13> l<2:34> el<2:37>
              n<o> u<17> t<StringConst> p<18> l<2:38> el<2:39>
        n<> u<44> t<Non_port_module_item> p<59> c<43> s<57> l<3:3> el<3:41>
          n<> u<43> t<Module_or_generate_item> p<44> c<42> l<3:3> el<3:41>
            n<> u<42> t<Module_instantiation> p<43> c<21> l<3:3> el<3:41>
              n<ConnectTB> u<21> t<StringConst> p<42> s<41> l<3:3> el<3:12>
              n<> u<41> t<Hierarchical_instance> p<42> c<23> l<3:13> el<3:40>
                n<> u<23> t<Name_of_instance> p<41> c<22> s<40> l<3:13> el<3:19>
                  n<conntb> u<22> t<StringConst> p<23> l<3:13> el<3:19>
                n<> u<40> t<List_of_port_connections> p<41> c<31> l<3:20> el<3:39>
                  n<> u<31> t<Named_port_connection> p<40> c<24> s<39> l<3:20> el<3:29>
                    n<con_i> u<24> t<StringConst> p<31> s<29> l<3:21> el<3:26>
                    n<> u<29> t<OPEN_PARENS> p<31> s<28> l<3:26> el<3:27>
                    n<> u<28> t<Expression> p<31> c<27> s<30> l<3:27> el<3:28>
                      n<> u<27> t<Primary> p<28> c<26> l<3:27> el<3:28>
                        n<> u<26> t<Primary_literal> p<27> c<25> l<3:27> el<3:28>
                          n<i> u<25> t<StringConst> p<26> l<3:27> el<3:28>
                    n<> u<30> t<CLOSE_PARENS> p<31> l<3:28> el<3:29>
                  n<> u<39> t<Named_port_connection> p<40> c<32> l<3:30> el<3:39>
                    n<con_o> u<32> t<StringConst> p<39> s<37> l<3:31> el<3:36>
                    n<> u<37> t<OPEN_PARENS> p<39> s<36> l<3:36> el<3:37>
                    n<> u<36> t<Expression> p<39> c<35> s<38> l<3:37> el<3:38>
                      n<> u<35> t<Primary> p<36> c<34> l<3:37> el<3:38>
                        n<> u<34> t<Primary_literal> p<35> c<33> l<3:37> el<3:38>
                          n<o> u<33> t<StringConst> p<34> l<3:37> el<3:38>
                    n<> u<38> t<CLOSE_PARENS> p<39> l<3:38> el<3:39>
        n<> u<57> t<Non_port_module_item> p<59> c<56> s<58> l<4:3> el<4:26>
          n<> u<56> t<Module_or_generate_item> p<57> c<55> l<4:3> el<4:26>
            n<> u<55> t<Module_instantiation> p<56> c<45> l<4:3> el<4:26>
              n<middle> u<45> t<StringConst> p<55> s<54> l<4:3> el<4:9>
              n<> u<54> t<Hierarchical_instance> p<55> c<47> l<4:10> el<4:25>
                n<> u<47> t<Name_of_instance> p<54> c<46> s<53> l<4:10> el<4:17>
                  n<middle1> u<46> t<StringConst> p<47> l<4:10> el<4:17>
                n<> u<53> t<List_of_port_connections> p<54> c<52> l<4:18> el<4:24>
                  n<> u<52> t<Ordered_port_connection> p<53> c<51> l<4:18> el<4:24>
                    n<> u<51> t<Expression> p<52> c<50> l<4:18> el<4:24>
                      n<> u<50> t<Primary> p<51> c<49> l<4:18> el<4:24>
                        n<> u<49> t<Primary_literal> p<50> c<48> l<4:18> el<4:24>
                          n<conntb> u<48> t<StringConst> p<49> l<4:18> el<4:24>
        n<> u<58> t<ENDMODULE> p<59> l<5:1> el<5:10>
    n<> u<83> t<Description> p<165> c<82> s<127> l<7:1> el<8:13>
      n<> u<82> t<Interface_declaration> p<83> c<80> l<7:1> el<8:13>
        n<> u<80> t<Interface_ansi_header> p<82> c<61> s<81> l<7:1> el<7:59>
          n<> u<61> t<INTERFACE> p<80> s<63> l<7:1> el<7:10>
          n<> u<63> t<Interface_identifier> p<80> c<62> s<79> l<7:11> el<7:20>
            n<ConnectTB> u<62> t<StringConst> p<63> l<7:11> el<7:20>
          n<> u<79> t<List_of_port_declarations> p<80> c<70> l<7:21> el<7:57>
            n<> u<70> t<Ansi_port_declaration> p<79> c<68> s<78> l<7:22> el<7:38>
              n<> u<68> t<Net_port_header> p<70> c<64> s<69> l<7:22> el<7:32>
                n<> u<64> t<PortDir_Inp> p<68> s<67> l<7:22> el<7:27>
                n<> u<67> t<Net_port_type> p<68> c<65> l<7:28> el<7:32>
                  n<> u<65> t<NetType_Wire> p<67> s<66> l<7:28> el<7:32>
                  n<> u<66> t<Data_type_or_implicit> p<67> l<7:33> el<7:33>
              n<con_i> u<69> t<StringConst> p<70> l<7:33> el<7:38>
            n<> u<78> t<Ansi_port_declaration> p<79> c<76> l<7:40> el<7:56>
              n<> u<76> t<Net_port_header> p<78> c<71> s<77> l<7:40> el<7:50>
                n<> u<71> t<PortDir_Out> p<76> s<75> l<7:40> el<7:46>
                n<> u<75> t<Net_port_type> p<76> c<74> l<7:47> el<7:50>
                  n<> u<74> t<Data_type_or_implicit> p<75> c<73> l<7:47> el<7:50>
                    n<> u<73> t<Data_type> p<74> c<72> l<7:47> el<7:50>
                      n<> u<72> t<IntVec_TypeReg> p<73> l<7:47> el<7:50>
              n<con_o> u<77> t<StringConst> p<78> l<7:51> el<7:56>
        n<> u<81> t<ENDINTERFACE> p<82> l<8:1> el<8:13>
    n<> u<127> t<Description> p<165> c<126> s<164> l<10:1> el<12:10>
      n<> u<126> t<Module_declaration> p<127> c<94> l<10:1> el<12:10>
        n<> u<94> t<Module_ansi_header> p<126> c<84> s<124> l<10:1> el<10:32>
          n<module> u<84> t<Module_keyword> p<94> s<85> l<10:1> el<10:7>
          n<middle> u<85> t<StringConst> p<94> s<93> l<10:8> el<10:14>
          n<> u<93> t<List_of_port_declarations> p<94> c<92> l<10:15> el<10:31>
            n<> u<92> t<Ansi_port_declaration> p<93> c<90> l<10:16> el<10:30>
              n<> u<90> t<Net_port_header> p<92> c<89> s<91> l<10:16> el<10:25>
                n<> u<89> t<Net_port_type> p<90> c<88> l<10:16> el<10:25>
                  n<> u<88> t<Data_type_or_implicit> p<89> c<87> l<10:16> el<10:25>
                    n<> u<87> t<Data_type> p<88> c<86> l<10:16> el<10:25>
                      n<ConnectTB> u<86> t<StringConst> p<87> l<10:16> el<10:25>
              n<conn> u<91> t<StringConst> p<92> l<10:26> el<10:30>
        n<> u<124> t<Non_port_module_item> p<126> c<123> s<125> l<11:3> el<11:47>
          n<> u<123> t<Module_or_generate_item> p<124> c<122> l<11:3> el<11:47>
            n<> u<122> t<Module_instantiation> p<123> c<95> l<11:3> el<11:47>
              n<SUB> u<95> t<StringConst> p<122> s<121> l<11:3> el<11:6>
              n<> u<121> t<Hierarchical_instance> p<122> c<97> l<11:7> el<11:46>
                n<> u<97> t<Name_of_instance> p<121> c<96> s<120> l<11:7> el<11:11>
                  n<sub1> u<96> t<StringConst> p<97> l<11:7> el<11:11>
                n<> u<120> t<List_of_port_connections> p<121> c<108> l<11:12> el<11:45>
                  n<> u<108> t<Named_port_connection> p<120> c<98> s<119> l<11:12> el<11:28>
                    n<inp> u<98> t<StringConst> p<108> s<106> l<11:13> el<11:16>
                    n<> u<106> t<OPEN_PARENS> p<108> s<105> l<11:16> el<11:17>
                    n<> u<105> t<Expression> p<108> c<104> s<107> l<11:17> el<11:27>
                      n<> u<104> t<Primary> p<105> c<103> l<11:17> el<11:27>
                        n<> u<103> t<Complex_func_call> p<104> c<99> l<11:17> el<11:27>
                          n<conn> u<99> t<StringConst> p<103> s<100> l<11:17> el<11:21>
                          n<con_i> u<100> t<StringConst> p<103> s<102> l<11:22> el<11:27>
                          n<> u<102> t<Select> p<103> c<101> l<11:27> el<11:27>
                            n<> u<101> t<Bit_select> p<102> l<11:27> el<11:27>
                    n<> u<107> t<CLOSE_PARENS> p<108> l<11:27> el<11:28>
                  n<> u<119> t<Named_port_connection> p<120> c<109> l<11:29> el<11:45>
                    n<out> u<109> t<StringConst> p<119> s<117> l<11:30> el<11:33>
                    n<> u<117> t<OPEN_PARENS> p<119> s<116> l<11:33> el<11:34>
                    n<> u<116> t<Expression> p<119> c<115> s<118> l<11:34> el<11:44>
                      n<> u<115> t<Primary> p<116> c<114> l<11:34> el<11:44>
                        n<> u<114> t<Complex_func_call> p<115> c<110> l<11:34> el<11:44>
                          n<conn> u<110> t<StringConst> p<114> s<111> l<11:34> el<11:38>
                          n<con_o> u<111> t<StringConst> p<114> s<113> l<11:39> el<11:44>
                          n<> u<113> t<Select> p<114> c<112> l<11:44> el<11:44>
                            n<> u<112> t<Bit_select> p<113> l<11:44> el<11:44>
                    n<> u<118> t<CLOSE_PARENS> p<119> l<11:44> el<11:45>
        n<> u<125> t<ENDMODULE> p<126> l<12:1> el<12:10>
    n<> u<164> t<Description> p<165> c<163> l<14:1> el<16:10>
      n<> u<163> t<Module_declaration> p<164> c<146> l<14:1> el<16:10>
        n<> u<146> t<Module_ansi_header> p<163> c<128> s<161> l<14:1> el<14:45>
          n<module> u<128> t<Module_keyword> p<146> s<129> l<14:1> el<14:7>
          n<SUB> u<129> t<StringConst> p<146> s<145> l<14:8> el<14:11>
          n<> u<145> t<List_of_port_declarations> p<146> c<136> l<14:12> el<14:44>
            n<> u<136> t<Ansi_port_declaration> p<145> c<134> s<144> l<14:13> el<14:27>
              n<> u<134> t<Net_port_header> p<136> c<130> s<135> l<14:13> el<14:23>
                n<> u<130> t<PortDir_Inp> p<134> s<133> l<14:13> el<14:18>
                n<> u<133> t<Net_port_type> p<134> c<131> l<14:19> el<14:23>
                  n<> u<131> t<NetType_Wire> p<133> s<132> l<14:19> el<14:23>
                  n<> u<132> t<Data_type_or_implicit> p<133> l<14:24> el<14:24>
              n<inp> u<135> t<StringConst> p<136> l<14:24> el<14:27>
            n<> u<144> t<Ansi_port_declaration> p<145> c<142> l<14:29> el<14:43>
              n<> u<142> t<Net_port_header> p<144> c<137> s<143> l<14:29> el<14:39>
                n<> u<137> t<PortDir_Out> p<142> s<141> l<14:29> el<14:35>
                n<> u<141> t<Net_port_type> p<142> c<140> l<14:36> el<14:39>
                  n<> u<140> t<Data_type_or_implicit> p<141> c<139> l<14:36> el<14:39>
                    n<> u<139> t<Data_type> p<140> c<138> l<14:36> el<14:39>
                      n<> u<138> t<IntVec_TypeReg> p<139> l<14:36> el<14:39>
              n<out> u<143> t<StringConst> p<144> l<14:40> el<14:43>
        n<> u<161> t<Non_port_module_item> p<163> c<160> s<162> l<15:3> el<15:20>
          n<> u<160> t<Module_or_generate_item> p<161> c<159> l<15:3> el<15:20>
            n<> u<159> t<Module_common_item> p<160> c<158> l<15:3> el<15:20>
              n<> u<158> t<Continuous_assign> p<159> c<157> l<15:3> el<15:20>
                n<> u<157> t<List_of_net_assignments> p<158> c<156> l<15:10> el<15:19>
                  n<> u<156> t<Net_assignment> p<157> c<151> l<15:10> el<15:19>
                    n<> u<151> t<Net_lvalue> p<156> c<148> s<155> l<15:10> el<15:13>
                      n<> u<148> t<Ps_or_hierarchical_identifier> p<151> c<147> s<150> l<15:10> el<15:13>
                        n<out> u<147> t<StringConst> p<148> l<15:10> el<15:13>
                      n<> u<150> t<Constant_select> p<151> c<149> l<15:14> el<15:14>
                        n<> u<149> t<Constant_bit_select> p<150> l<15:14> el<15:14>
                    n<> u<155> t<Expression> p<156> c<154> l<15:16> el<15:19>
                      n<> u<154> t<Primary> p<155> c<153> l<15:16> el<15:19>
                        n<> u<153> t<Primary_literal> p<154> c<152> l<15:16> el<15:19>
                          n<inp> u<152> t<StringConst> p<153> l<15:16> el<15:19>
        n<> u<162> t<ENDMODULE> p<163> l<16:1> el<16:10>
AST_DEBUG_END
AST_DEBUG_BEGIN
Count: 334
LIB: work
FILE f<12>:${SURELOG_DIR}/tests/OneNetInterf/tb.v
n<> u<333> t<Top_level_rule> c<1> l<1:1> el<20:1>
  n<> u<1> t<Null_rule> p<333> s<332> l<1:1> el<1:0>
  n<> u<332> t<Source_text> p<333> c<239> l<1:1> el<19:10>
    n<> u<239> t<Description> p<332> c<238> s<331> l<1:1> el<12:11>
      n<> u<238> t<Program_declaration> p<239> c<20> l<1:1> el<12:11>
        n<> u<20> t<Program_ansi_header> p<238> c<2> s<236> l<1:1> el<1:57>
          n<> u<2> t<PROGRAM> p<20> s<3> l<1:1> el<1:8>
          n<TESTBENCH> u<3> t<StringConst> p<20> s<19> l<1:9> el<1:18>
          n<> u<19> t<List_of_port_declarations> p<20> c<10> l<1:18> el<1:56>
            n<> u<10> t<Ansi_port_declaration> p<19> c<8> s<18> l<1:19> el<1:37>
              n<> u<8> t<Net_port_header> p<10> c<4> s<9> l<1:19> el<1:29>
                n<> u<4> t<PortDir_Inp> p<8> s<7> l<1:19> el<1:24>
                n<> u<7> t<Net_port_type> p<8> c<5> l<1:25> el<1:29>
                  n<> u<5> t<NetType_Wire> p<7> s<6> l<1:25> el<1:29>
                  n<> u<6> t<Data_type_or_implicit> p<7> l<1:30> el<1:30>
              n<observe> u<9> t<StringConst> p<10> l<1:30> el<1:37>
            n<> u<18> t<Ansi_port_declaration> p<19> c<16> l<1:39> el<1:55>
              n<> u<16> t<Net_port_header> p<18> c<11> s<17> l<1:39> el<1:49>
                n<> u<11> t<PortDir_Out> p<16> s<15> l<1:39> el<1:45>
                n<> u<15> t<Net_port_type> p<16> c<14> l<1:46> el<1:49>
                  n<> u<14> t<Data_type_or_implicit> p<15> c<13> l<1:46> el<1:49>
                    n<> u<13> t<Data_type> p<14> c<12> l<1:46> el<1:49>
                      n<> u<12> t<IntVec_TypeReg> p<13> l<1:46> el<1:49>
              n<drive> u<17> t<StringConst> p<18> l<1:50> el<1:55>
        n<> u<236> t<Non_port_program_item> p<238> c<235> s<237> l<2:3> el<11:6>
          n<> u<235> t<Initial_construct> p<236> c<234> l<2:3> el<11:6>
            n<> u<234> t<Statement_or_null> p<235> c<233> l<2:11> el<11:6>
              n<> u<233> t<Statement> p<234> c<232> l<2:11> el<11:6>
                n<> u<232> t<Statement_item> p<233> c<231> l<2:11> el<11:6>
                  n<> u<231> t<Seq_block> p<232> c<32> l<2:11> el<11:6>
                    n<> u<32> t<Statement_or_null> p<231> c<31> s<41> l<3:5> el<3:27>
                      n<> u<31> t<Statement> p<32> c<30> l<3:5> el<3:27>
                        n<> u<30> t<Statement_item> p<31> c<29> l<3:5> el<3:27>
                          n<> u<29> t<Subroutine_call_statement> p<30> c<28> l<3:5> el<3:27>
                            n<> u<28> t<Subroutine_call> p<29> c<21> l<3:5> el<3:26>
                              n<> u<21> t<Dollar_keyword> p<28> s<22> l<3:5> el<3:6>
                              n<dumpfile> u<22> t<StringConst> p<28> s<27> l<3:6> el<3:14>
                              n<> u<27> t<List_of_arguments> p<28> c<26> l<3:15> el<3:25>
                                n<> u<26> t<Expression> p<27> c<25> l<3:15> el<3:25>
                                  n<> u<25> t<Primary> p<26> c<24> l<3:15> el<3:25>
                                    n<> u<24> t<Primary_literal> p<25> c<23> l<3:15> el<3:25>
                                      n<"test.vcd"> u<23> t<StringLiteral> p<24> l<3:15> el<3:25>
                    n<> u<41> t<Statement_or_null> p<231> c<40> s<69> l<4:5> el<4:15>
                      n<> u<40> t<Statement> p<41> c<39> l<4:5> el<4:15>
                        n<> u<39> t<Statement_item> p<40> c<38> l<4:5> el<4:15>
                          n<> u<38> t<Subroutine_call_statement> p<39> c<37> l<4:5> el<4:15>
                            n<> u<37> t<Subroutine_call> p<38> c<33> l<4:5> el<4:14>
                              n<> u<33> t<Dollar_keyword> p<37> s<34> l<4:5> el<4:6>
                              n<dumpvars> u<34> t<StringConst> p<37> s<36> l<4:6> el<4:14>
                              n<> u<36> t<Select> p<37> c<35> l<4:14> el<4:14>
                                n<> u<35> t<Bit_select> p<36> l<4:14> el<4:14>
                    n<> u<69> t<Statement_or_null> p<231> c<68> s<84> l<5:5> el<5:62>
                      n<> u<68> t<Statement> p<69> c<67> l<5:5> el<5:62>
                        n<> u<67> t<Statement_item> p<68> c<66> l<5:5> el<5:62>
                          n<> u<66> t<Subroutine_call_statement> p<67> c<65> l<5:5> el<5:62>
                            n<> u<65> t<Subroutine_call> p<66> c<42> l<5:5> el<5:61>
                              n<> u<42> t<Dollar_keyword> p<65> s<43> l<5:5> el<5:6>
                              n<monitor> u<43> t<StringConst> p<65> s<64> l<5:6> el<5:13>
                              n<> u<64> t<List_of_arguments> p<65> c<47> l<5:14> el<5:60>
                                n<> u<47> t<Expression> p<64> c<46> s<53> l<5:14> el<5:39>
                                  n<> u<46> t<Primary> p<47> c<45> l<5:14> el<5:39>
                                    n<> u<45> t<Primary_literal> p<46> c<44> l<5:14> el<5:39>
                                      n<"@%0dns i = %0d, o = %0d"> u<44> t<StringLiteral> p<45> l<5:14> el<5:39>
                                n<> u<53> t<Argument> p<64> c<52> s<58> l<5:40> el<5:45>
                                  n<> u<52> t<Expression> p<53> c<51> l<5:40> el<5:45>
                                    n<> u<51> t<Primary> p<52> c<50> l<5:40> el<5:45>
                                      n<> u<50> t<System_task> p<51> c<49> l<5:40> el<5:45>
                                        n<> u<49> t<System_task_names> p<50> c<48> l<5:40> el<5:45>
                                          n<$time> u<48> t<StringConst> p<49> l<5:41> el<5:45>
                                n<> u<58> t<Argument> p<64> c<57> s<63> l<5:46> el<5:51>
                                  n<> u<57> t<Expression> p<58> c<56> l<5:46> el<5:51>
                                    n<> u<56> t<Primary> p<57> c<55> l<5:46> el<5:51>
                                      n<> u<55> t<Primary_literal> p<56> c<54> l<5:46> el<5:51>
                                        n<drive> u<54> t<StringConst> p<55> l<5:46> el<5:51>
                                n<> u<63> t<Argument> p<64> c<62> l<5:53> el<5:60>
                                  n<> u<62> t<Expression> p<63> c<61> l<5:53> el<5:60>
                                    n<> u<61> t<Primary> p<62> c<60> l<5:53> el<5:60>
                                      n<> u<60> t<Primary_literal> p<61> c<59> l<5:53> el<5:60>
                                        n<observe> u<59> t<StringConst> p<60> l<5:53> el<5:60>
                    n<> u<84> t<Statement_or_null> p<231> c<83> s<138> l<6:5> el<6:15>
                      n<> u<83> t<Statement> p<84> c<82> l<6:5> el<6:15>
                        n<> u<82> t<Statement_item> p<83> c<81> l<6:5> el<6:15>
                          n<> u<81> t<Blocking_assignment> p<82> c<80> l<6:5> el<6:14>
                            n<> u<80> t<Operator_assignment> p<81> c<74> l<6:5> el<6:14>
                              n<> u<74> t<Variable_lvalue> p<80> c<71> s<75> l<6:5> el<6:10>
                                n<> u<71> t<Ps_or_hierarchical_identifier> p<74> c<70> s<73> l<6:5> el<6:10>
                                  n<drive> u<70> t<StringConst> p<71> l<6:5> el<6:10>
                                n<> u<73> t<Select> p<74> c<72> l<6:11> el<6:11>
                                  n<> u<72> t<Bit_select> p<73> l<6:11> el<6:11>
                              n<> u<75> t<AssignOp_Assign> p<80> s<79> l<6:11> el<6:12>
                              n<> u<79> t<Expression> p<80> c<78> l<6:13> el<6:14>
                                n<> u<78> t<Primary> p<79> c<77> l<6:13> el<6:14>
                                  n<> u<77> t<Primary_literal> p<78> c<76> l<6:13> el<6:14>
                                    n<0> u<76> t<IntConst> p<77> l<6:13> el<6:14>
                    n<> u<138> t<Statement_or_null> p<231> c<137> s<160> l<7:5> el<7:86>
                      n<> u<137> t<Statement> p<138> c<136> l<7:5> el<7:86>
                        n<> u<136> t<Statement_item> p<137> c<135> l<7:5> el<7:86>
                          n<> u<135> t<Procedural_timing_control_statement> p<136> c<87> l<7:5> el<7:86>
                            n<> u<87> t<Procedural_timing_control> p<135> c<86> s<134> l<7:5> el<7:7>
                              n<> u<86> t<Delay_control> p<87> c<85> l<7:5> el<7:7>
                                n<#1> u<85> t<IntConst> p<86> l<7:5> el<7:7>
                            n<> u<134> t<Statement_or_null> p<135> c<133> l<7:8> el<7:86>
                              n<> u<133> t<Statement> p<134> c<132> l<7:8> el<7:86>
                                n<> u<132> t<Statement_item> p<133> c<131> l<7:8> el<7:86>
                                  n<> u<131> t<Procedural_assertion_statement> p<132> c<130> l<7:8> el<7:86>
                                    n<> u<130> t<Immediate_assertion_statement> p<131> c<129> l<7:8> el<7:86>
                                      n<> u<129> t<Simple_immediate_assertion_statement> p<130> c<128> l<7:8> el<7:86>
                                        n<> u<128> t<Simple_immediate_assert_statement> p<129> c<97> l<7:8> el<7:86>
                                          n<> u<97> t<Expression> p<128> c<91> s<127> l<7:15> el<7:31>
                                            n<> u<91> t<Expression> p<97> c<90> s<96> l<7:15> el<7:20>
                                              n<> u<90> t<Primary> p<91> c<89> l<7:15> el<7:20>
                                                n<> u<89> t<Primary_literal> p<90> c<88> l<7:15> el<7:20>
                                                  n<drive> u<88> t<StringConst> p<89> l<7:15> el<7:20>
                                            n<> u<96> t<BinOp_Equiv> p<97> s<95> l<7:21> el<7:23>
                                            n<> u<95> t<Expression> p<97> c<94> l<7:24> el<7:31>
                                              n<> u<94> t<Primary> p<95> c<93> l<7:24> el<7:31>
                                                n<> u<93> t<Primary_literal> p<94> c<92> l<7:24> el<7:31>
                                                  n<observe> u<92> t<StringConst> p<93> l<7:24> el<7:31>
                                          n<> u<127> t<Action_block> p<128> c<108> l<7:33> el<7:86>
                                            n<> u<108> t<Statement> p<127> c<107> s<126> l<7:33> el<7:49>
                                              n<> u<107> t<Statement_item> p<108> c<106> l<7:33> el<7:49>
                                                n<> u<106> t<Subroutine_call_statement> p<107> c<105> l<7:33> el<7:49>
                                                  n<> u<105> t<Subroutine_call> p<106> c<98> l<7:33> el<7:48>
                                                    n<> u<98> t<Dollar_keyword> p<105> s<99> l<7:33> el<7:34>
                                                    n<display> u<99> t<StringConst> p<105> s<104> l<7:34> el<7:41>
                                                    n<> u<104> t<List_of_arguments> p<105> c<103> l<7:42> el<7:47>
                                                      n<> u<103> t<Expression> p<104> c<102> l<7:42> el<7:47>
                                                        n<> u<102> t<Primary> p<103> c<101> l<7:42> el<7:47>
                                                          n<> u<101> t<Primary_literal> p<102> c<100> l<7:42> el<7:47>
                                                            n<"OK!"> u<100> t<StringLiteral> p<101> l<7:42> el<7:47>
                                            n<> u<126> t<ELSE> p<127> s<125> l<7:50> el<7:54>
                                            n<> u<125> t<Statement_or_null> p<127> c<124> l<7:55> el<7:86>
                                              n<> u<124> t<Statement> p<125> c<123> l<7:55> el<7:86>
                                                n<> u<123> t<Statement_item> p<124> c<122> l<7:55> el<7:86>
                                                  n<> u<122> t<Subroutine_call_statement> p<123> c<121> l<7:55> el<7:86>
                                                    n<> u<121> t<Subroutine_call> p<122> c<109> l<7:55> el<7:85>
                                                      n<> u<109> t<Dollar_keyword> p<121> s<110> l<7:55> el<7:56>
                                                      n<fatal> u<110> t<StringConst> p<121> s<120> l<7:56> el<7:61>
                                                      n<> u<120> t<List_of_arguments> p<121> c<114> l<7:62> el<7:84>
                                                        n<> u<114> t<Expression> p<120> c<113> s<119> l<7:62> el<7:63>
                                                          n<> u<113> t<Primary> p<114> c<112> l<7:62> el<7:63>
                                                            n<> u<112> t<Primary_literal> p<113> c<111> l<7:62> el<7:63>
                                                              n<1> u<111> t<IntConst> p<112> l<7:62> el<7:63>
                                                        n<> u<119> t<Argument> p<120> c<118> l<7:65> el<7:84>
                                                          n<> u<118> t<Expression> p<119> c<117> l<7:65> el<7:84>
                                                            n<> u<117> t<Primary> p<118> c<116> l<7:65> el<7:84>
                                                              n<> u<116> t<Primary_literal> p<117> c<115> l<7:65> el<7:84>
                                                                n<"drive != observe!"> u<115> t<StringLiteral> p<116> l<7:65> el<7:84>
                    n<> u<160> t<Statement_or_null> p<231> c<159> s<214> l<8:5> el<8:18>
                      n<> u<159> t<Statement> p<160> c<158> l<8:5> el<8:18>
                        n<> u<158> t<Statement_item> p<159> c<157> l<8:5> el<8:18>
                          n<> u<157> t<Procedural_timing_control_statement> p<158> c<141> l<8:5> el<8:18>
                            n<> u<141> t<Procedural_timing_control> p<157> c<140> s<156> l<8:5> el<8:7>
                              n<> u<140> t<Delay_control> p<141> c<139> l<8:5> el<8:7>
                                n<#5> u<139> t<IntConst> p<140> l<8:5> el<8:7>
                            n<> u<156> t<Statement_or_null> p<157> c<155> l<8:8> el<8:18>
                              n<> u<155> t<Statement> p<156> c<154> l<8:8> el<8:18>
                                n<> u<154> t<Statement_item> p<155> c<153> l<8:8> el<8:18>
                                  n<> u<153> t<Blocking_assignment> p<154> c<152> l<8:8> el<8:17>
                                    n<> u<152> t<Operator_assignment> p<153> c<146> l<8:8> el<8:17>
                                      n<> u<146> t<Variable_lvalue> p<152> c<143> s<147> l<8:8> el<8:13>
                                        n<> u<143> t<Ps_or_hierarchical_identifier> p<146> c<142> s<145> l<8:8> el<8:13>
                                          n<drive> u<142> t<StringConst> p<143> l<8:8> el<8:13>
                                        n<> u<145> t<Select> p<146> c<144> l<8:14> el<8:14>
                                          n<> u<144> t<Bit_select> p<145> l<8:14> el<8:14>
                                      n<> u<147> t<AssignOp_Assign> p<152> s<151> l<8:14> el<8:15>
                                      n<> u<151> t<Expression> p<152> c<150> l<8:16> el<8:17>
                                        n<> u<150> t<Primary> p<151> c<149> l<8:16> el<8:17>
                                          n<> u<149> t<Primary_literal> p<150> c<148> l<8:16> el<8:17>
                                            n<1> u<148> t<IntConst> p<149> l<8:16> el<8:17>
                    n<> u<214> t<Statement_or_null> p<231> c<213> s<229> l<9:5> el<9:86>
                      n<> u<213> t<Statement> p<214> c<212> l<9:5> el<9:86>
                        n<> u<212> t<Statement_item> p<213> c<211> l<9:5> el<9:86>
                          n<> u<211> t<Procedural_timing_control_statement> p<212> c<163> l<9:5> el<9:86>
                            n<> u<163> t<Procedural_timing_control> p<211> c<162> s<210> l<9:5> el<9:7>
                              n<> u<162> t<Delay_control> p<163> c<161> l<9:5> el<9:7>
                                n<#1> u<161> t<IntConst> p<162> l<9:5> el<9:7>
                            n<> u<210> t<Statement_or_null> p<211> c<209> l<9:8> el<9:86>
                              n<> u<209> t<Statement> p<210> c<208> l<9:8> el<9:86>
                                n<> u<208> t<Statement_item> p<209> c<207> l<9:8> el<9:86>
                                  n<> u<207> t<Procedural_assertion_statement> p<208> c<206> l<9:8> el<9:86>
                                    n<> u<206> t<Immediate_assertion_statement> p<207> c<205> l<9:8> el<9:86>
                                      n<> u<205> t<Simple_immediate_assertion_statement> p<206> c<204> l<9:8> el<9:86>
                                        n<> u<204> t<Simple_immediate_assert_statement> p<205> c<173> l<9:8> el<9:86>
                                          n<> u<173> t<Expression> p<204> c<167> s<203> l<9:15> el<9:31>
                                            n<> u<167> t<Expression> p<173> c<166> s<172> l<9:15> el<9:20>
                                              n<> u<166> t<Primary> p<167> c<165> l<9:15> el<9:20>
                                                n<> u<165> t<Primary_literal> p<166> c<164> l<9:15> el<9:20>
                                                  n<drive> u<164> t<StringConst> p<165> l<9:15> el<9:20>
                                            n<> u<172> t<BinOp_Equiv> p<173> s<171> l<9:21> el<9:23>
                                            n<> u<171> t<Expression> p<173> c<170> l<9:24> el<9:31>
                                              n<> u<170> t<Primary> p<171> c<169> l<9:24> el<9:31>
                                                n<> u<169> t<Primary_literal> p<170> c<168> l<9:24> el<9:31>
                                                  n<observe> u<168> t<StringConst> p<169> l<9:24> el<9:31>
                                          n<> u<203> t<Action_block> p<204> c<184> l<9:33> el<9:86>
                                            n<> u<184> t<Statement> p<203> c<183> s<202> l<9:33> el<9:49>
                                              n<> u<183> t<Statement_item> p<184> c<182> l<9:33> el<9:49>
                                                n<> u<182> t<Subroutine_call_statement> p<183> c<181> l<9:33> el<9:49>
                                                  n<> u<181> t<Subroutine_call> p<182> c<174> l<9:33> el<9:48>
                                                    n<> u<174> t<Dollar_keyword> p<181> s<175> l<9:33> el<9:34>
                                                    n<display> u<175> t<StringConst> p<181> s<180> l<9:34> el<9:41>
                                                    n<> u<180> t<List_of_arguments> p<181> c<179> l<9:42> el<9:47>
                                                      n<> u<179> t<Expression> p<180> c<178> l<9:42> el<9:47>
                                                        n<> u<178> t<Primary> p<179> c<177> l<9:42> el<9:47>
                                                          n<> u<177> t<Primary_literal> p<178> c<176> l<9:42> el<9:47>
                                                            n<"OK!"> u<176> t<StringLiteral> p<177> l<9:42> el<9:47>
                                            n<> u<202> t<ELSE> p<203> s<201> l<9:50> el<9:54>
                                            n<> u<201> t<Statement_or_null> p<203> c<200> l<9:55> el<9:86>
                                              n<> u<200> t<Statement> p<201> c<199> l<9:55> el<9:86>
                                                n<> u<199> t<Statement_item> p<200> c<198> l<9:55> el<9:86>
                                                  n<> u<198> t<Subroutine_call_statement> p<199> c<197> l<9:55> el<9:86>
                                                    n<> u<197> t<Subroutine_call> p<198> c<185> l<9:55> el<9:85>
                                                      n<> u<185> t<Dollar_keyword> p<197> s<186> l<9:55> el<9:56>
                                                      n<fatal> u<186> t<StringConst> p<197> s<196> l<9:56> el<9:61>
                                                      n<> u<196> t<List_of_arguments> p<197> c<190> l<9:62> el<9:84>
                                                        n<> u<190> t<Expression> p<196> c<189> s<195> l<9:62> el<9:63>
                                                          n<> u<189> t<Primary> p<190> c<188> l<9:62> el<9:63>
                                                            n<> u<188> t<Primary_literal> p<189> c<187> l<9:62> el<9:63>
                                                              n<1> u<187> t<IntConst> p<188> l<9:62> el<9:63>
                                                        n<> u<195> t<Argument> p<196> c<194> l<9:65> el<9:84>
                                                          n<> u<194> t<Expression> p<195> c<193> l<9:65> el<9:84>
                                                            n<> u<193> t<Primary> p<194> c<192> l<9:65> el<9:84>
                                                              n<> u<192> t<Primary_literal> p<193> c<191> l<9:65> el<9:84>
                                                                n<"drive != observe!"> u<191> t<StringLiteral> p<192> l<9:65> el<9:84>
                    n<> u<229> t<Statement_or_null> p<231> c<228> s<230> l<10:5> el<10:20>
                      n<> u<228> t<Statement> p<229> c<227> l<10:5> el<10:20>
                        n<> u<227> t<Statement_item> p<228> c<226> l<10:5> el<10:20>
                          n<> u<226> t<Procedural_timing_control_statement> p<227> c<217> l<10:5> el<10:20>
                            n<> u<217> t<Procedural_timing_control> p<226> c<216> s<225> l<10:5> el<10:9>
                              n<> u<216> t<Delay_control> p<217> c<215> l<10:5> el<10:9>
                                n<#100> u<215> t<IntConst> p<216> l<10:5> el<10:9>
                            n<> u<225> t<Statement_or_null> p<226> c<224> l<10:10> el<10:20>
                              n<> u<224> t<Statement> p<225> c<223> l<10:10> el<10:20>
                                n<> u<223> t<Statement_item> p<224> c<222> l<10:10> el<10:20>
                                  n<> u<222> t<Subroutine_call_statement> p<223> c<221> l<10:10> el<10:20>
                                    n<> u<221> t<Subroutine_call> p<222> c<218> l<10:10> el<10:19>
                                      n<> u<218> t<Dollar_keyword> p<221> s<219> l<10:10> el<10:11>
                                      n<finish> u<219> t<StringConst> p<221> s<220> l<10:11> el<10:17>
                                      n<> u<220> t<List_of_arguments> p<221> l<10:18> el<10:18>
                    n<> u<230> t<END> p<231> l<11:3> el<11:6>
        n<> u<237> t<ENDPROGRAM> p<238> l<12:1> el<12:11>
    n<> u<331> t<Description> p<332> c<330> l<14:1> el<19:10>
      n<> u<330> t<Module_declaration> p<331> c<244> l<14:1> el<19:10>
        n<> u<244> t<Module_nonansi_header> p<330> c<240> s<258> l<14:1> el<14:13>
          n<module> u<240> t<Module_keyword> p<244> s<241> l<14:1> el<14:7>
          n<tb> u<241> t<StringConst> p<244> s<243> l<14:8> el<14:10>
          n<> u<243> t<List_of_ports> p<244> c<242> l<14:10> el<14:12>
            n<> u<242> t<Port> p<243> l<14:11> el<14:11>
        n<> u<258> t<Module_item> p<330> c<257> s<283> l<15:3> el<15:12>
          n<> u<257> t<Non_port_module_item> p<258> c<256> l<15:3> el<15:12>
            n<> u<256> t<Module_or_generate_item> p<257> c<255> l<15:3> el<15:12>
              n<> u<255> t<Module_common_item> p<256> c<254> l<15:3> el<15:12>
                n<> u<254> t<Module_or_generate_item_declaration> p<255> c<253> l<15:3> el<15:12>
                  n<> u<253> t<Package_or_generate_item_declaration> p<254> c<252> l<15:3> el<15:12>
                    n<> u<252> t<Net_declaration> p<253> c<245> l<15:3> el<15:12>
                      n<> u<245> t<NetType_Wire> p<252> s<246> l<15:3> el<15:7>
                      n<> u<246> t<Data_type_or_implicit> p<252> s<251> l<15:8> el<15:8>
                      n<> u<251> t<List_of_net_decl_assignments> p<252> c<248> l<15:8> el<15:11>
                        n<> u<248> t<Net_decl_assignment> p<251> c<247> s<250> l<15:8> el<15:9>
                          n<i> u<247> t<StringConst> p<248> l<15:8> el<15:9>
                        n<> u<250> t<Net_decl_assignment> p<251> c<249> l<15:10> el<15:11>
                          n<o> u<249> t<StringConst> p<250> l<15:10> el<15:11>
        n<> u<283> t<Module_item> p<330> c<282> s<297> l<16:3> el<16:41>
          n<> u<282> t<Non_port_module_item> p<283> c<281> l<16:3> el<16:41>
            n<> u<281> t<Module_or_generate_item> p<282> c<280> l<16:3> el<16:41>
              n<> u<280> t<Module_instantiation> p<281> c<259> l<16:3> el<16:41>
                n<ConnectTB> u<259> t<StringConst> p<280> s<279> l<16:3> el<16:12>
                n<> u<279> t<Hierarchical_instance> p<280> c<261> l<16:13> el<16:40>
                  n<> u<261> t<Name_of_instance> p<279> c<260> s<278> l<16:13> el<16:19>
                    n<conntb> u<260> t<StringConst> p<261> l<16:13> el<16:19>
                  n<> u<278> t<List_of_port_connections> p<279> c<269> l<16:20> el<16:39>
                    n<> u<269> t<Named_port_connection> p<278> c<262> s<277> l<16:20> el<16:29>
                      n<con_i> u<262> t<StringConst> p<269> s<267> l<16:21> el<16:26>
                      n<> u<267> t<OPEN_PARENS> p<269> s<266> l<16:26> el<16:27>
                      n<> u<266> t<Expression> p<269> c<265> s<268> l<16:27> el<16:28>
                        n<> u<265> t<Primary> p<266> c<264> l<16:27> el<16:28>
                          n<> u<264> t<Primary_literal> p<265> c<263> l<16:27> el<16:28>
                            n<i> u<263> t<StringConst> p<264> l<16:27> el<16:28>
                      n<> u<268> t<CLOSE_PARENS> p<269> l<16:28> el<16:29>
                    n<> u<277> t<Named_port_connection> p<278> c<270> l<16:30> el<16:39>
                      n<con_o> u<270> t<StringConst> p<277> s<275> l<16:31> el<16:36>
                      n<> u<275> t<OPEN_PARENS> p<277> s<274> l<16:36> el<16:37>
                      n<> u<274> t<Expression> p<277> c<273> s<276> l<16:37> el<16:38>
                        n<> u<273> t<Primary> p<274> c<272> l<16:37> el<16:38>
                          n<> u<272> t<Primary_literal> p<273> c<271> l<16:37> el<16:38>
                            n<o> u<271> t<StringConst> p<272> l<16:37> el<16:38>
                      n<> u<276> t<CLOSE_PARENS> p<277> l<16:38> el<16:39>
        n<> u<297> t<Module_item> p<330> c<296> s<328> l<17:3> el<17:23>
          n<> u<296> t<Non_port_module_item> p<297> c<295> l<17:3> el<17:23>
            n<> u<295> t<Module_or_generate_item> p<296> c<294> l<17:3> el<17:23>
              n<> u<294> t<Module_instantiation> p<295> c<284> l<17:3> el<17:23>
                n<middle> u<284> t<StringConst> p<294> s<293> l<17:3> el<17:9>
                n<> u<293> t<Hierarchical_instance> p<294> c<286> l<17:10> el<17:22>
                  n<> u<286> t<Name_of_instance> p<293> c<285> s<292> l<17:10> el<17:14>
                    n<dut1> u<285> t<StringConst> p<286> l<17:10> el<17:14>
                  n<> u<292> t<List_of_port_connections> p<293> c<291> l<17:15> el<17:21>
                    n<> u<291> t<Ordered_port_connection> p<292> c<290> l<17:15> el<17:21>
                      n<> u<290> t<Expression> p<291> c<289> l<17:15> el<17:21>
                        n<> u<289> t<Primary> p<290> c<288> l<17:15> el<17:21>
                          n<> u<288> t<Primary_literal> p<289> c<287> l<17:15> el<17:21>
                            n<conntb> u<287> t<StringConst> p<288> l<17:15> el<17:21>
        n<> u<328> t<Module_item> p<330> c<327> s<329> l<18:3> el<18:61>
          n<> u<327> t<Non_port_module_item> p<328> c<326> l<18:3> el<18:61>
            n<> u<326> t<Module_or_generate_item> p<327> c<325> l<18:3> el<18:61>
              n<> u<325> t<Module_instantiation> p<326> c<298> l<18:3> el<18:61>
                n<TESTBENCH> u<298> t<StringConst> p<325> s<324> l<18:3> el<18:12>
                n<> u<324> t<Hierarchical_instance> p<325> c<300> l<18:13> el<18:60>
                  n<> u<300> t<Name_of_instance> p<324> c<299> s<323> l<18:13> el<18:15>
                    n<tb> u<299> t<StringConst> p<300> l<18:13> el<18:15>
                  n<> u<323> t<List_of_port_connections> p<324> c<311> l<18:16> el<18:59>
                    n<> u<311> t<Named_port_connection> p<323> c<301> s<322> l<18:16> el<18:38>
                      n<observe> u<301> t<StringConst> p<311> s<309> l<18:17> el<18:24>
                      n<> u<309> t<OPEN_PARENS> p<311> s<308> l<18:24> el<18:25>
                      n<> u<308> t<Expression> p<311> c<307> s<310> l<18:25> el<18:37>
                        n<> u<307> t<Primary> p<308> c<306> l<18:25> el<18:37>
                          n<> u<306> t<Complex_func_call> p<307> c<302> l<18:25> el<18:37>
                            n<conntb> u<302> t<StringConst> p<306> s<303> l<18:25> el<18:31>
                            n<con_o> u<303> t<StringConst> p<306> s<305> l<18:32> el<18:37>
                            n<> u<305> t<Select> p<306> c<304> l<18:37> el<18:37>
                              n<> u<304> t<Bit_select> p<305> l<18:37> el<18:37>
                      n<> u<310> t<CLOSE_PARENS> p<311> l<18:37> el<18:38>
                    n<> u<322> t<Named_port_connection> p<323> c<312> l<18:39> el<18:59>
                      n<drive> u<312> t<StringConst> p<322> s<320> l<18:40> el<18:45>
                      n<> u<320> t<OPEN_PARENS> p<322> s<319> l<18:45> el<18:46>
                      n<> u<319> t<Expression> p<322> c<318> s<321> l<18:46> el<18:58>
                        n<> u<318> t<Primary> p<319> c<317> l<18:46> el<18:58>
                          n<> u<317> t<Complex_func_call> p<318> c<313> l<18:46> el<18:58>
                            n<conntb> u<313> t<StringConst> p<317> s<314> l<18:46> el<18:52>
                            n<con_i> u<314> t<StringConst> p<317> s<316> l<18:53> el<18:58>
                            n<> u<316> t<Select> p<317> c<315> l<18:58> el<18:58>
                              n<> u<315> t<Bit_select> p<316> l<18:58> el<18:58>
                      n<> u<321> t<CLOSE_PARENS> p<322> l<18:58> el<18:59>
        n<> u<329> t<ENDMODULE> p<330> l<19:1> el<19:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetInterf/dut.v:2:1: No timescale set for "dut".
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetInterf/dut.v:7:1: No timescale set for "ConnectTB".
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetInterf/dut.v:10:1: No timescale set for "middle".
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetInterf/dut.v:14:1: No timescale set for "SUB".
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetInterf/tb.v:1:1: No timescale set for "TESTBENCH".
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetInterf/tb.v:14:1: No timescale set for "tb".
[INF:CP0300] Compilation...
[INF:CP0304] ${SURELOG_DIR}/tests/OneNetInterf/dut.v:7:1: Compile interface "work@ConnectTB".
[INF:CP0303] ${SURELOG_DIR}/tests/OneNetInterf/dut.v:14:1: Compile module "work@SUB".
[INF:CP0303] ${SURELOG_DIR}/tests/OneNetInterf/dut.v:2:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/OneNetInterf/dut.v:10:1: Compile module "work@middle".
[INF:CP0303] ${SURELOG_DIR}/tests/OneNetInterf/tb.v:14:1: Compile module "work@tb".
[INF:CP0306] ${SURELOG_DIR}/tests/OneNetInterf/tb.v:1:1: Compile program "work@TESTBENCH".
[WRN:CP0314] ${SURELOG_DIR}/tests/OneNetInterf/tb.v:1:1: Using programs is discouraged "work@TESTBENCH", programs are obsoleted by UVM.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             2
Begin                                                  1
Constant                                              10
ContAssign                                             1
DelayControl                                           4
Design                                                 1
HierPath                                               4
ImmediateAssert                                        2
Initial                                                1
Interface                                              1
InterfaceTypespec                                      1
LogicNet                                              13
LogicTypespec                                          6
Module                                                 4
Operation                                              2
Port                                                  19
Program                                                1
RefModule                                              6
RefObj                                                33
RefTypespec                                            7
SysFuncCall                                            9
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/OneNetInterf/slpp_unit/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/OneNetInterf/slpp_unit/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/OneNetInterf/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|uhdmallInterfaces:
\_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:7:1, endln:8:13
  |vpiParent:
  \_Design: (unnamed)
  |vpiFullName:work@ConnectTB
  |vpiDefName:work@ConnectTB
  |vpiNet:
  \_LogicNet: (work@ConnectTB.con_i), line:7:33, endln:7:38
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:7:1, endln:8:13
    |vpiName:con_i
    |vpiFullName:work@ConnectTB.con_i
    |vpiNetType:1
  |vpiNet:
  \_LogicNet: (work@ConnectTB.con_o), line:7:51, endln:7:56
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:7:1, endln:8:13
    |vpiName:con_o
    |vpiFullName:work@ConnectTB.con_o
    |vpiNetType:48
  |vpiPort:
  \_Port: (con_i), line:7:33, endln:7:38
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:7:1, endln:8:13
    |vpiName:con_i
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@ConnectTB.con_i.con_i), line:7:33, endln:7:38
      |vpiParent:
      \_Port: (con_i), line:7:33, endln:7:38
      |vpiName:con_i
      |vpiFullName:work@ConnectTB.con_i.con_i
      |vpiActual:
      \_LogicNet: (work@ConnectTB.con_i), line:7:33, endln:7:38
  |vpiPort:
  \_Port: (con_o), line:7:51, endln:7:56
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:7:1, endln:8:13
    |vpiName:con_o
    |vpiDirection:2
    |vpiLowConn:
    \_RefObj: (work@ConnectTB.con_o.con_o), line:7:51, endln:7:56
      |vpiParent:
      \_Port: (con_o), line:7:51, endln:7:56
      |vpiName:con_o
      |vpiFullName:work@ConnectTB.con_o.con_o
      |vpiActual:
      \_LogicNet: (work@ConnectTB.con_o), line:7:51, endln:7:56
|uhdmallPrograms:
\_Program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:1:1, endln:12:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiFullName:work@TESTBENCH
  |vpiDefName:work@TESTBENCH
  |vpiNet:
  \_LogicNet: (work@TESTBENCH.observe), line:1:30, endln:1:37
    |vpiParent:
    \_Program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:1:1, endln:12:11
    |vpiName:observe
    |vpiFullName:work@TESTBENCH.observe
    |vpiNetType:1
  |vpiNet:
  \_LogicNet: (work@TESTBENCH.drive), line:1:50, endln:1:55
    |vpiParent:
    \_Program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:1:1, endln:12:11
    |vpiName:drive
    |vpiFullName:work@TESTBENCH.drive
    |vpiNetType:48
  |vpiProcess:
  \_Initial: , line:2:3, endln:11:6
    |vpiParent:
    \_Program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:1:1, endln:12:11
    |vpiStmt:
    \_Begin: (work@TESTBENCH), line:2:11, endln:11:6
      |vpiParent:
      \_Initial: , line:2:3, endln:11:6
      |vpiFullName:work@TESTBENCH
      |vpiStmt:
      \_SysFuncCall: ($dumpfile), line:3:5, endln:3:26
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:11:6
        |vpiArgument:
        \_Constant: , line:3:15, endln:3:25
          |vpiParent:
          \_SysFuncCall: ($dumpfile), line:3:5, endln:3:26
          |vpiDecompile:"test.vcd"
          |vpiSize:64
          |STRING:test.vcd
          |vpiConstType:6
        |vpiName:$dumpfile
      |vpiStmt:
      \_SysFuncCall: ($dumpvars), line:4:5, endln:4:14
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:11:6
        |vpiName:$dumpvars
      |vpiStmt:
      \_SysFuncCall: ($monitor), line:5:5, endln:5:61
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:11:6
        |vpiArgument:
        \_Constant: , line:5:14, endln:5:39
          |vpiParent:
          \_SysFuncCall: ($monitor), line:5:5, endln:5:61
          |vpiDecompile:"@%0dns i = %0d, o = %0d"
          |vpiSize:184
          |STRING:@%0dns i = %0d, o = %0d
          |vpiConstType:6
        |vpiArgument:
        \_SysFuncCall: ($time), line:5:40, endln:5:45
          |vpiParent:
          \_SysFuncCall: ($monitor), line:5:5, endln:5:61
          |vpiName:$time
        |vpiArgument:
        \_RefObj: (work@TESTBENCH.drive), line:5:46, endln:5:51
          |vpiParent:
          \_SysFuncCall: ($monitor), line:5:5, endln:5:61
          |vpiName:drive
          |vpiFullName:work@TESTBENCH.drive
        |vpiArgument:
        \_RefObj: (work@TESTBENCH.observe), line:5:53, endln:5:60
          |vpiParent:
          \_SysFuncCall: ($monitor), line:5:5, endln:5:61
          |vpiName:observe
          |vpiFullName:work@TESTBENCH.observe
        |vpiName:$monitor
      |vpiStmt:
      \_Assignment: , line:6:5, endln:6:14
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:11:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:6:13, endln:6:14
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_RefObj: (work@TESTBENCH.drive), line:6:5, endln:6:10
          |vpiParent:
          \_Assignment: , line:6:5, endln:6:14
          |vpiName:drive
          |vpiFullName:work@TESTBENCH.drive
      |vpiStmt:
      \_DelayControl: , line:7:5, endln:7:7
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:11:6
        |#1
        |vpiStmt:
        \_ImmediateAssert: , line:7:8, endln:7:86
          |vpiParent:
          \_DelayControl: , line:7:5, endln:7:7
          |vpiExpr:
          \_Operation: , line:7:15, endln:7:31
            |vpiParent:
            \_ImmediateAssert: , line:7:8, endln:7:86
            |vpiOpType:14
            |vpiOperand:
            \_RefObj: (work@TESTBENCH.drive), line:7:15, endln:7:20
              |vpiParent:
              \_Operation: , line:7:15, endln:7:31
              |vpiName:drive
              |vpiFullName:work@TESTBENCH.drive
            |vpiOperand:
            \_RefObj: (work@TESTBENCH.observe), line:7:24, endln:7:31
              |vpiParent:
              \_Operation: , line:7:15, endln:7:31
              |vpiName:observe
              |vpiFullName:work@TESTBENCH.observe
          |vpiStmt:
          \_SysFuncCall: ($display), line:7:33, endln:7:48
            |vpiParent:
            \_ImmediateAssert: , line:7:8, endln:7:86
            |vpiArgument:
            \_Constant: , line:7:42, endln:7:47
              |vpiParent:
              \_SysFuncCall: ($display), line:7:33, endln:7:48
              |vpiDecompile:"OK!"
              |vpiSize:24
              |STRING:OK!
              |vpiConstType:6
            |vpiName:$display
          |vpiElseStmt:
          \_SysFuncCall: ($fatal), line:7:55, endln:7:85
            |vpiParent:
            \_ImmediateAssert: , line:7:8, endln:7:86
            |vpiArgument:
            \_Constant: , line:7:62, endln:7:63
              |vpiParent:
              \_SysFuncCall: ($fatal), line:7:55, endln:7:85
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiArgument:
            \_Constant: , line:7:65, endln:7:84
              |vpiParent:
              \_SysFuncCall: ($fatal), line:7:55, endln:7:85
              |vpiDecompile:"drive != observe!"
              |vpiSize:136
              |STRING:drive != observe!
              |vpiConstType:6
            |vpiName:$fatal
      |vpiStmt:
      \_DelayControl: , line:8:5, endln:8:7
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:11:6
        |#5
        |vpiStmt:
        \_Assignment: , line:8:8, endln:8:17
          |vpiParent:
          \_DelayControl: , line:8:5, endln:8:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:8:16, endln:8:17
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiLhs:
          \_RefObj: (work@TESTBENCH.drive), line:8:8, endln:8:13
            |vpiParent:
            \_Assignment: , line:8:8, endln:8:17
            |vpiName:drive
            |vpiFullName:work@TESTBENCH.drive
      |vpiStmt:
      \_DelayControl: , line:9:5, endln:9:7
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:11:6
        |#1
        |vpiStmt:
        \_ImmediateAssert: , line:9:8, endln:9:86
          |vpiParent:
          \_DelayControl: , line:9:5, endln:9:7
          |vpiExpr:
          \_Operation: , line:9:15, endln:9:31
            |vpiParent:
            \_ImmediateAssert: , line:9:8, endln:9:86
            |vpiOpType:14
            |vpiOperand:
            \_RefObj: (work@TESTBENCH.drive), line:9:15, endln:9:20
              |vpiParent:
              \_Operation: , line:9:15, endln:9:31
              |vpiName:drive
              |vpiFullName:work@TESTBENCH.drive
            |vpiOperand:
            \_RefObj: (work@TESTBENCH.observe), line:9:24, endln:9:31
              |vpiParent:
              \_Operation: , line:9:15, endln:9:31
              |vpiName:observe
              |vpiFullName:work@TESTBENCH.observe
          |vpiStmt:
          \_SysFuncCall: ($display), line:9:33, endln:9:48
            |vpiParent:
            \_ImmediateAssert: , line:9:8, endln:9:86
            |vpiArgument:
            \_Constant: , line:9:42, endln:9:47
              |vpiParent:
              \_SysFuncCall: ($display), line:9:33, endln:9:48
              |vpiDecompile:"OK!"
              |vpiSize:24
              |STRING:OK!
              |vpiConstType:6
            |vpiName:$display
          |vpiElseStmt:
          \_SysFuncCall: ($fatal), line:9:55, endln:9:85
            |vpiParent:
            \_ImmediateAssert: , line:9:8, endln:9:86
            |vpiArgument:
            \_Constant: , line:9:62, endln:9:63
              |vpiParent:
              \_SysFuncCall: ($fatal), line:9:55, endln:9:85
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiArgument:
            \_Constant: , line:9:65, endln:9:84
              |vpiParent:
              \_SysFuncCall: ($fatal), line:9:55, endln:9:85
              |vpiDecompile:"drive != observe!"
              |vpiSize:136
              |STRING:drive != observe!
              |vpiConstType:6
            |vpiName:$fatal
      |vpiStmt:
      \_DelayControl: , line:10:5, endln:10:9
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:11:6
        |#100
        |vpiStmt:
        \_SysFuncCall: ($finish), line:10:10, endln:10:19
          |vpiParent:
          \_DelayControl: , line:10:5, endln:10:9
          |vpiName:$finish
  |vpiPort:
  \_Port: (observe), line:1:30, endln:1:37
    |vpiParent:
    \_Program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:1:1, endln:12:11
    |vpiName:observe
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@TESTBENCH.observe.observe), line:1:30, endln:1:37
      |vpiParent:
      \_Port: (observe), line:1:30, endln:1:37
      |vpiName:observe
      |vpiFullName:work@TESTBENCH.observe.observe
      |vpiActual:
      \_LogicNet: (work@TESTBENCH.observe), line:1:30, endln:1:37
  |vpiPort:
  \_Port: (drive), line:1:50, endln:1:55
    |vpiParent:
    \_Program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:1:1, endln:12:11
    |vpiName:drive
    |vpiDirection:2
    |vpiLowConn:
    \_RefObj: (work@TESTBENCH.drive.drive), line:1:50, endln:1:55
      |vpiParent:
      \_Port: (drive), line:1:50, endln:1:55
      |vpiName:drive
      |vpiFullName:work@TESTBENCH.drive.drive
      |vpiActual:
      \_LogicNet: (work@TESTBENCH.drive), line:1:50, endln:1:55
|uhdmallModules:
\_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:14:1, endln:16:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiFullName:work@SUB
  |vpiDefName:work@SUB
  |vpiNet:
  \_LogicNet: (work@SUB.inp), line:14:24, endln:14:27
    |vpiParent:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:14:1, endln:16:10
    |vpiName:inp
    |vpiFullName:work@SUB.inp
    |vpiNetType:1
  |vpiNet:
  \_LogicNet: (work@SUB.out), line:14:40, endln:14:43
    |vpiParent:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:14:1, endln:16:10
    |vpiName:out
    |vpiFullName:work@SUB.out
    |vpiNetType:48
  |vpiPort:
  \_Port: (inp), line:14:24, endln:14:27
    |vpiParent:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:14:1, endln:16:10
    |vpiName:inp
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@SUB.inp.inp), line:14:24, endln:14:27
      |vpiParent:
      \_Port: (inp), line:14:24, endln:14:27
      |vpiName:inp
      |vpiFullName:work@SUB.inp.inp
      |vpiActual:
      \_LogicNet: (work@SUB.inp), line:14:24, endln:14:27
    |vpiTypedef:
    \_RefTypespec: (work@SUB.inp)
      |vpiParent:
      \_Port: (inp), line:14:24, endln:14:27
      |vpiFullName:work@SUB.inp
      |vpiActual:
      \_LogicTypespec: , line:14:19, endln:14:23
  |vpiPort:
  \_Port: (out), line:14:40, endln:14:43
    |vpiParent:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:14:1, endln:16:10
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_RefObj: (work@SUB.out.out), line:14:40, endln:14:43
      |vpiParent:
      \_Port: (out), line:14:40, endln:14:43
      |vpiName:out
      |vpiFullName:work@SUB.out.out
      |vpiActual:
      \_LogicNet: (work@SUB.out), line:14:40, endln:14:43
    |vpiTypedef:
    \_RefTypespec: (work@SUB.out)
      |vpiParent:
      \_Port: (out), line:14:40, endln:14:43
      |vpiFullName:work@SUB.out
      |vpiActual:
      \_LogicTypespec: , line:14:36, endln:14:39
  |vpiContAssign:
  \_ContAssign: , line:15:10, endln:15:19
    |vpiParent:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:14:1, endln:16:10
    |vpiRhs:
    \_RefObj: (work@SUB.inp), line:15:16, endln:15:19
      |vpiParent:
      \_ContAssign: , line:15:10, endln:15:19
      |vpiName:inp
      |vpiFullName:work@SUB.inp
      |vpiActual:
      \_LogicNet: (work@SUB.inp), line:14:24, endln:14:27
    |vpiLhs:
    \_RefObj: (work@SUB.out), line:15:10, endln:15:13
      |vpiParent:
      \_ContAssign: , line:15:10, endln:15:19
      |vpiName:out
      |vpiFullName:work@SUB.out
      |vpiActual:
      \_LogicNet: (work@SUB.out), line:14:40, endln:14:43
|uhdmallModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:2:1, endln:5:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_LogicNet: (work@dut.i), line:2:24, endln:2:25
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:2:1, endln:5:10
    |vpiName:i
    |vpiFullName:work@dut.i
    |vpiNetType:1
  |vpiNet:
  \_LogicNet: (work@dut.o), line:2:38, endln:2:39
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:2:1, endln:5:10
    |vpiName:o
    |vpiFullName:work@dut.o
    |vpiNetType:48
  |vpiNet:
  \_LogicNet: (work@dut.conntb), line:4:18, endln:4:24
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:2:1, endln:5:10
    |vpiName:conntb
    |vpiFullName:work@dut.conntb
    |vpiNetType:1
  |vpiPort:
  \_Port: (i), line:2:24, endln:2:25
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:2:1, endln:5:10
    |vpiName:i
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@dut.i.i), line:2:24, endln:2:25
      |vpiParent:
      \_Port: (i), line:2:24, endln:2:25
      |vpiName:i
      |vpiFullName:work@dut.i.i
      |vpiActual:
      \_LogicNet: (work@dut.i), line:2:24, endln:2:25
    |vpiTypedef:
    \_RefTypespec: (work@dut.i)
      |vpiParent:
      \_Port: (i), line:2:24, endln:2:25
      |vpiFullName:work@dut.i
      |vpiActual:
      \_LogicTypespec: , line:2:19, endln:2:23
  |vpiPort:
  \_Port: (o), line:2:38, endln:2:39
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:2:1, endln:5:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_RefObj: (work@dut.o.o), line:2:38, endln:2:39
      |vpiParent:
      \_Port: (o), line:2:38, endln:2:39
      |vpiName:o
      |vpiFullName:work@dut.o.o
      |vpiActual:
      \_LogicNet: (work@dut.o), line:2:38, endln:2:39
    |vpiTypedef:
    \_RefTypespec: (work@dut.o)
      |vpiParent:
      \_Port: (o), line:2:38, endln:2:39
      |vpiFullName:work@dut.o
      |vpiActual:
      \_LogicTypespec: , line:2:34, endln:2:37
  |vpiRefModule:
  \_RefModule: work@ConnectTB (conntb), line:3:13, endln:3:19
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:2:1, endln:5:10
    |vpiName:conntb
    |vpiDefName:work@ConnectTB
    |vpiActual:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:7:1, endln:8:13
    |vpiPort:
    \_Port: (con_i), line:3:20, endln:3:29
      |vpiParent:
      \_RefModule: work@ConnectTB (conntb), line:3:13, endln:3:19
      |vpiName:con_i
      |vpiHighConn:
      \_RefObj: (work@dut.conntb.con_i.i), line:3:27, endln:3:28
        |vpiParent:
        \_Port: (con_i), line:3:20, endln:3:29
        |vpiName:i
        |vpiFullName:work@dut.conntb.con_i.i
        |vpiActual:
        \_LogicNet: (work@dut.i), line:2:24, endln:2:25
    |vpiPort:
    \_Port: (con_o), line:3:30, endln:3:39
      |vpiParent:
      \_RefModule: work@ConnectTB (conntb), line:3:13, endln:3:19
      |vpiName:con_o
      |vpiHighConn:
      \_RefObj: (work@dut.conntb.con_o.o), line:3:37, endln:3:38
        |vpiParent:
        \_Port: (con_o), line:3:30, endln:3:39
        |vpiName:o
        |vpiFullName:work@dut.conntb.con_o.o
        |vpiActual:
        \_LogicNet: (work@dut.o), line:2:38, endln:2:39
  |vpiRefModule:
  \_RefModule: work@middle (middle1), line:4:10, endln:4:17
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:2:1, endln:5:10
    |vpiName:middle1
    |vpiDefName:work@middle
    |vpiActual:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:10:1, endln:12:10
    |vpiPort:
    \_Port: , line:4:18, endln:4:24
      |vpiParent:
      \_RefModule: work@middle (middle1), line:4:10, endln:4:17
      |vpiHighConn:
      \_RefObj: (work@dut.middle1.conntb), line:4:18, endln:4:24
        |vpiParent:
        \_Port: , line:4:18, endln:4:24
        |vpiName:conntb
        |vpiFullName:work@dut.middle1.conntb
        |vpiActual:
        \_LogicNet: (work@dut.conntb), line:4:18, endln:4:24
|uhdmallModules:
\_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:10:1, endln:12:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiFullName:work@middle
  |vpiDefName:work@middle
  |vpiNet:
  \_LogicNet: (work@middle.conn), line:10:26, endln:10:30
    |vpiParent:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:10:1, endln:12:10
    |vpiName:conn
    |vpiFullName:work@middle.conn
  |vpiPort:
  \_Port: (conn), line:10:26, endln:10:30
    |vpiParent:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:10:1, endln:12:10
    |vpiName:conn
    |vpiDirection:3
    |vpiLowConn:
    \_RefObj: (work@middle.conn.conn), line:10:26, endln:10:30
      |vpiParent:
      \_Port: (conn), line:10:26, endln:10:30
      |vpiName:conn
      |vpiFullName:work@middle.conn.conn
      |vpiActual:
      \_LogicNet: (work@middle.conn), line:10:26, endln:10:30
    |vpiTypedef:
    \_RefTypespec: (work@middle.conn)
      |vpiParent:
      \_Port: (conn), line:10:26, endln:10:30
      |vpiFullName:work@middle.conn
      |vpiActual:
      \_InterfaceTypespec: (ConnectTB), line:10:16, endln:10:25
  |vpiRefModule:
  \_RefModule: work@SUB (sub1), line:11:7, endln:11:11
    |vpiParent:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:10:1, endln:12:10
    |vpiName:sub1
    |vpiDefName:work@SUB
    |vpiActual:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:14:1, endln:16:10
    |vpiPort:
    \_Port: (inp), line:11:12, endln:11:28
      |vpiParent:
      \_RefModule: work@SUB (sub1), line:11:7, endln:11:11
      |vpiName:inp
      |vpiHighConn:
      \_HierPath: (conn.con_i), line:11:17, endln:11:27
        |vpiParent:
        \_Port: (inp), line:11:12, endln:11:28
        |vpiActual:
        \_RefObj: (conn), line:11:17, endln:11:21
          |vpiParent:
          \_HierPath: (conn.con_i), line:11:17, endln:11:27
          |vpiName:conn
        |vpiActual:
        \_RefObj: (work@middle.sub1.inp.con_i), line:11:22, endln:11:27
          |vpiParent:
          \_HierPath: (conn.con_i), line:11:17, endln:11:27
          |vpiName:con_i
          |vpiFullName:work@middle.sub1.inp.con_i
        |vpiName:conn.con_i
    |vpiPort:
    \_Port: (out), line:11:29, endln:11:45
      |vpiParent:
      \_RefModule: work@SUB (sub1), line:11:7, endln:11:11
      |vpiName:out
      |vpiHighConn:
      \_HierPath: (conn.con_o), line:11:34, endln:11:44
        |vpiParent:
        \_Port: (out), line:11:29, endln:11:45
        |vpiActual:
        \_RefObj: (conn), line:11:34, endln:11:38
          |vpiParent:
          \_HierPath: (conn.con_o), line:11:34, endln:11:44
          |vpiName:conn
        |vpiActual:
        \_RefObj: (work@middle.sub1.out.con_o), line:11:39, endln:11:44
          |vpiParent:
          \_HierPath: (conn.con_o), line:11:34, endln:11:44
          |vpiName:con_o
          |vpiFullName:work@middle.sub1.out.con_o
        |vpiName:conn.con_o
|uhdmallModules:
\_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:14:1, endln:19:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiFullName:work@tb
  |vpiDefName:work@tb
  |vpiNet:
  \_LogicNet: (work@tb.i), line:15:8, endln:15:9
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:14:1, endln:19:10
    |vpiTypespec:
    \_RefTypespec: (work@tb.i)
      |vpiParent:
      \_LogicNet: (work@tb.i), line:15:8, endln:15:9
      |vpiFullName:work@tb.i
      |vpiActual:
      \_LogicTypespec: , line:15:3, endln:15:7
    |vpiName:i
    |vpiFullName:work@tb.i
    |vpiNetType:1
  |vpiNet:
  \_LogicNet: (work@tb.o), line:15:10, endln:15:11
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:14:1, endln:19:10
    |vpiTypespec:
    \_RefTypespec: (work@tb.o)
      |vpiParent:
      \_LogicNet: (work@tb.o), line:15:10, endln:15:11
      |vpiFullName:work@tb.o
      |vpiActual:
      \_LogicTypespec: , line:15:3, endln:15:7
    |vpiName:o
    |vpiFullName:work@tb.o
    |vpiNetType:1
  |vpiNet:
  \_LogicNet: (work@tb.conntb), line:17:15, endln:17:21
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:14:1, endln:19:10
    |vpiName:conntb
    |vpiFullName:work@tb.conntb
    |vpiNetType:1
  |vpiRefModule:
  \_RefModule: work@ConnectTB (conntb), line:16:13, endln:16:19
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:14:1, endln:19:10
    |vpiName:conntb
    |vpiDefName:work@ConnectTB
    |vpiActual:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:7:1, endln:8:13
    |vpiPort:
    \_Port: (con_i), line:16:20, endln:16:29
      |vpiParent:
      \_RefModule: work@ConnectTB (conntb), line:16:13, endln:16:19
      |vpiName:con_i
      |vpiHighConn:
      \_RefObj: (work@tb.conntb.con_i.i), line:16:27, endln:16:28
        |vpiParent:
        \_Port: (con_i), line:16:20, endln:16:29
        |vpiName:i
        |vpiFullName:work@tb.conntb.con_i.i
        |vpiActual:
        \_LogicNet: (work@tb.i), line:15:8, endln:15:9
    |vpiPort:
    \_Port: (con_o), line:16:30, endln:16:39
      |vpiParent:
      \_RefModule: work@ConnectTB (conntb), line:16:13, endln:16:19
      |vpiName:con_o
      |vpiHighConn:
      \_RefObj: (work@tb.conntb.con_o.o), line:16:37, endln:16:38
        |vpiParent:
        \_Port: (con_o), line:16:30, endln:16:39
        |vpiName:o
        |vpiFullName:work@tb.conntb.con_o.o
        |vpiActual:
        \_LogicNet: (work@tb.o), line:15:10, endln:15:11
  |vpiRefModule:
  \_RefModule: work@middle (dut1), line:17:10, endln:17:14
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:14:1, endln:19:10
    |vpiName:dut1
    |vpiDefName:work@middle
    |vpiActual:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetInterf/dut.v, line:10:1, endln:12:10
    |vpiPort:
    \_Port: , line:17:15, endln:17:21
      |vpiParent:
      \_RefModule: work@middle (dut1), line:17:10, endln:17:14
      |vpiHighConn:
      \_RefObj: (work@tb.dut1.conntb), line:17:15, endln:17:21
        |vpiParent:
        \_Port: , line:17:15, endln:17:21
        |vpiName:conntb
        |vpiFullName:work@tb.dut1.conntb
        |vpiActual:
        \_LogicNet: (work@tb.conntb), line:17:15, endln:17:21
  |vpiRefModule:
  \_RefModule: work@TESTBENCH (tb), line:18:13, endln:18:15
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:14:1, endln:19:10
    |vpiName:tb
    |vpiDefName:work@TESTBENCH
    |vpiActual:
    \_Program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetInterf/tb.v, line:1:1, endln:12:11
    |vpiPort:
    \_Port: (observe), line:18:16, endln:18:38
      |vpiParent:
      \_RefModule: work@TESTBENCH (tb), line:18:13, endln:18:15
      |vpiName:observe
      |vpiHighConn:
      \_HierPath: (conntb.con_o), line:18:25, endln:18:37
        |vpiParent:
        \_Port: (observe), line:18:16, endln:18:38
        |vpiActual:
        \_RefObj: (conntb), line:18:25, endln:18:31
          |vpiParent:
          \_HierPath: (conntb.con_o), line:18:25, endln:18:37
          |vpiName:conntb
        |vpiActual:
        \_RefObj: (work@tb.tb.observe.con_o), line:18:32, endln:18:37
          |vpiParent:
          \_HierPath: (conntb.con_o), line:18:25, endln:18:37
          |vpiName:con_o
          |vpiFullName:work@tb.tb.observe.con_o
        |vpiName:conntb.con_o
    |vpiPort:
    \_Port: (drive), line:18:39, endln:18:59
      |vpiParent:
      \_RefModule: work@TESTBENCH (tb), line:18:13, endln:18:15
      |vpiName:drive
      |vpiHighConn:
      \_HierPath: (conntb.con_i), line:18:46, endln:18:58
        |vpiParent:
        \_Port: (drive), line:18:39, endln:18:59
        |vpiActual:
        \_RefObj: (conntb), line:18:46, endln:18:52
          |vpiParent:
          \_HierPath: (conntb.con_i), line:18:46, endln:18:58
          |vpiName:conntb
        |vpiActual:
        \_RefObj: (work@tb.tb.drive.con_i), line:18:53, endln:18:58
          |vpiParent:
          \_HierPath: (conntb.con_i), line:18:46, endln:18:58
          |vpiName:con_i
          |vpiFullName:work@tb.tb.drive.con_i
        |vpiName:conntb.con_i
\_weaklyReferenced:
\_LogicTypespec: , line:14:19, endln:14:23
\_LogicTypespec: , line:14:36, endln:14:39
\_LogicTypespec: , line:2:19, endln:2:23
\_LogicTypespec: , line:2:34, endln:2:37
\_InterfaceTypespec: (ConnectTB), line:10:16, endln:10:25
  |vpiName:ConnectTB
\_LogicTypespec: , line:15:3, endln:15:7
\_LogicTypespec: , line:15:3, endln:15:7
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 0
