$comment
	File created using the following command:
		vcd file JKFLIPFLOPUSINGIFELSE.msim.vcd -direction
$end
$date
	Thu Jan 25 10:18:50 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module JKFLIPFLOPUSINGIFELSE_vlg_vec_tst $end
$var reg 1 ! clock $end
$var reg 1 " j $end
$var reg 1 # k $end
$var reg 1 $ reset $end
$var wire 1 % q $end
$var wire 1 & qb $end
$var wire 1 ' sampler $end
$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . clock~combout $end
$var wire 1 / clock~clkctrl_outclk $end
$var wire 1 0 j~combout $end
$var wire 1 1 k~combout $end
$var wire 1 2 q~0_combout $end
$var wire 1 3 reset~combout $end
$var wire 1 4 q~1_combout $end
$var wire 1 5 q~reg0_regout $end
$var wire 1 6 qb~0_combout $end
$var wire 1 7 qb~reg0_regout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
x'
0(
1)
x*
1+
1,
1-
0.
0/
00
01
12
03
04
05
16
07
$end
#20000
1!
1.
1/
0'
#40000
1#
0!
11
0.
0/
1'
02
#50000
1$
13
0'
14
#60000
1!
1.
1/
1'
17
1&
#80000
0!
0.
0/
0'
#90000
1"
0#
10
01
1'
06
12
#100000
1!
1.
1/
0'
07
15
0&
1%
#120000
0!
0.
0/
1'
#130000
1#
11
0'
16
02
#140000
1!
1.
1/
1'
17
05
06
12
1&
0%
#160000
0!
0.
0/
0'
#180000
0"
0#
00
01
1'
04
#190000
0$
03
0'
#200000
