{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1494894685639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494894685718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 15 20:31:25 2017 " "Processing started: Mon May 15 20:31:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494894685718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494894685718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pbi_bridge -c pbi_bridge " "Command: quartus_map --read_settings_files=on --write_settings_files=off pbi_bridge -c pbi_bridge" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494894685719 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1494894688437 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "pbi_rom.qsys " "Elaborating Qsys system entity \"pbi_rom.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494894731252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.15.20:32:21 Progress: Loading FPGA/pbi_rom.qsys " "2017.05.15.20:32:21 Progress: Loading FPGA/pbi_rom.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494894741580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.15.20:32:22 Progress: Reading input file " "2017.05.15.20:32:22 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494894742663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.15.20:32:22 Progress: Adding onchip_flash_0 \[altera_onchip_flash 16.1\] " "2017.05.15.20:32:22 Progress: Adding onchip_flash_0 \[altera_onchip_flash 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494894742980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.15.20:32:26 Progress: Parameterizing module onchip_flash_0 " "2017.05.15.20:32:26 Progress: Parameterizing module onchip_flash_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494894746376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.15.20:32:26 Progress: Building connections " "2017.05.15.20:32:26 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494894746388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.15.20:32:26 Progress: Parameterizing connections " "2017.05.15.20:32:26 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494894746389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.15.20:32:26 Progress: Validating " "2017.05.15.20:32:26 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494894746445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.15.20:32:26 Progress: Done reading input file " "2017.05.15.20:32:26 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494894746664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pbi_rom: Generating pbi_rom \"pbi_rom\" for QUARTUS_SYNTH " "Pbi_rom: Generating pbi_rom \"pbi_rom\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494894750210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_flash_0: Generating top-level entity altera_onchip_flash " "Onchip_flash_0: Generating top-level entity altera_onchip_flash" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494894751585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_flash_0: \"pbi_rom\" instantiated altera_onchip_flash \"onchip_flash_0\" " "Onchip_flash_0: \"pbi_rom\" instantiated altera_onchip_flash \"onchip_flash_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494894751699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pbi_rom: Done \"pbi_rom\" with 2 modules, 5 files " "Pbi_rom: Done \"pbi_rom\" with 2 modules, 5 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494894751828 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "pbi_rom.qsys " "Finished elaborating Qsys system entity \"pbi_rom.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494894753496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_dpram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_dpram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_dpram-logic " "Found design unit 1: spi_dpram-logic" {  } { { "spi_dpram.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/spi_dpram.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494894755534 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_dpram " "Found entity 1: spi_dpram" {  } { { "spi_dpram.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/spi_dpram.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494894755534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494894755534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbi_bridge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pbi_bridge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pbi_bridge-behavior " "Found design unit 1: pbi_bridge-behavior" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494894755552 ""} { "Info" "ISGN_ENTITY_NAME" "1 pbi_bridge " "Found entity 1: pbi_bridge" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494894755552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494894755552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dpram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dpram-SYN " "Found design unit 1: dpram-SYN" {  } { { "dpram.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/dpram.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494894755556 ""} { "Info" "ISGN_ENTITY_NAME" "1 dpram " "Found entity 1: dpram" {  } { { "dpram.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/dpram.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494894755556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494894755556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pbi_rom/pbi_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pbi_rom/pbi_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 pbi_rom " "Found entity 1: pbi_rom" {  } { { "db/ip/pbi_rom/pbi_rom.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/pbi_rom.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494894755568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494894755568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pbi_rom/submodules/altera_onchip_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pbi_rom/submodules/altera_onchip_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash " "Found entity 1: altera_onchip_flash" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494894755572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494894755572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_data_controller " "Found entity 1: altera_onchip_flash_avmm_data_controller" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494894755853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494894755853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pbi_rom/submodules/altera_onchip_flash_util.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/pbi_rom/submodules/altera_onchip_flash_util.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_address_range_check " "Found entity 1: altera_onchip_flash_address_range_check" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_util.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494894755861 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_onchip_flash_address_write_protection_check " "Found entity 2: altera_onchip_flash_address_write_protection_check" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_util.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494894755861 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_onchip_flash_s_address_write_protection_check " "Found entity 3: altera_onchip_flash_s_address_write_protection_check" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_util.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494894755861 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_onchip_flash_a_address_write_protection_check " "Found entity 4: altera_onchip_flash_a_address_write_protection_check" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_util.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494894755861 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_onchip_flash_convert_address " "Found entity 5: altera_onchip_flash_convert_address" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_util.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494894755861 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_onchip_flash_convert_sector " "Found entity 6: altera_onchip_flash_convert_sector" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_util.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494894755861 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_onchip_flash_counter " "Found entity 7: altera_onchip_flash_counter" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_util.v" 242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494894755861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494894755861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pbi_rom/submodules/rtl/altera_onchip_flash_block.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pbi_rom/submodules/rtl/altera_onchip_flash_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_block " "Found entity 1: altera_onchip_flash_block" {  } { { "db/ip/pbi_rom/submodules/rtl/altera_onchip_flash_block.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/rtl/altera_onchip_flash_block.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494894756195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494894756195 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pbi_bridge " "Elaborating entity \"pbi_bridge\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1494894756579 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lmap_en pbi_bridge.vhd(369) " "VHDL Process Statement warning at pbi_bridge.vhd(369): inferring latch(es) for signal or variable \"lmap_en\", which holds its previous value in one or more paths through the process" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 369 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1494894756604 "|pbi_bridge"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lmap_en pbi_bridge.vhd(369) " "Inferred latch for \"lmap_en\" at pbi_bridge.vhd(369)" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 369 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494894756677 "|pbi_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pbi_rom pbi_rom:u0 " "Elaborating entity \"pbi_rom\" for hierarchy \"pbi_rom:u0\"" {  } { { "pbi_bridge.vhd" "u0" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494894756840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash pbi_rom:u0\|altera_onchip_flash:onchip_flash_0 " "Elaborating entity \"altera_onchip_flash\" for hierarchy \"pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\"" {  } { { "db/ip/pbi_rom/pbi_rom.v" "onchip_flash_0" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/pbi_rom.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494894756856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_avmm_data_controller pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller " "Elaborating entity \"altera_onchip_flash_avmm_data_controller\" for hierarchy \"pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\"" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash.v" "avmm_data_controller" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494894756885 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_sector_addr altera_onchip_flash_avmm_data_controller.v(197) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(197): object \"flash_sector_addr\" assigned a value but never read" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1494894756914 "|pbi_bridge|pbi_rom:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_drdin_neg_reg altera_onchip_flash_avmm_data_controller.v(212) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(212): object \"flash_drdin_neg_reg\" assigned a value but never read" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1494894756914 "|pbi_bridge|pbi_rom:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_count altera_onchip_flash_avmm_data_controller.v(213) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(213): object \"write_count\" assigned a value but never read" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1494894756914 "|pbi_bridge|pbi_rom:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "erase_count altera_onchip_flash_avmm_data_controller.v(214) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(214): object \"erase_count\" assigned a value but never read" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1494894756914 "|pbi_bridge|pbi_rom:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_count altera_onchip_flash_avmm_data_controller.v(215) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(215): object \"read_count\" assigned a value but never read" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1494894756914 "|pbi_bridge|pbi_rom:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_timeout altera_onchip_flash_avmm_data_controller.v(218) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(218): object \"write_timeout\" assigned a value but never read" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 218 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1494894756914 "|pbi_bridge|pbi_rom:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_wait_neg altera_onchip_flash_avmm_data_controller.v(220) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(220): object \"write_wait_neg\" assigned a value but never read" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 220 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1494894756914 "|pbi_bridge|pbi_rom:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "erase_timeout altera_onchip_flash_avmm_data_controller.v(221) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(221): object \"erase_timeout\" assigned a value but never read" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 221 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1494894756914 "|pbi_bridge|pbi_rom:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_se_pass_reg altera_onchip_flash_avmm_data_controller.v(227) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(227): object \"flash_se_pass_reg\" assigned a value but never read" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 227 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1494894756914 "|pbi_bridge|pbi_rom:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_sp_pass_reg altera_onchip_flash_avmm_data_controller.v(228) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(228): object \"flash_sp_pass_reg\" assigned a value but never read" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 228 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1494894756914 "|pbi_bridge|pbi_rom:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_busy_reg altera_onchip_flash_avmm_data_controller.v(229) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(229): object \"flash_busy_reg\" assigned a value but never read" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1494894756914 "|pbi_bridge|pbi_rom:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_busy_clear_reg altera_onchip_flash_avmm_data_controller.v(230) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(230): object \"flash_busy_clear_reg\" assigned a value but never read" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1494894756915 "|pbi_bridge|pbi_rom:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "erase_busy_scan altera_onchip_flash_avmm_data_controller.v(231) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(231): object \"erase_busy_scan\" assigned a value but never read" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1494894756915 "|pbi_bridge|pbi_rom:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_busy_scan altera_onchip_flash_avmm_data_controller.v(232) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(232): object \"write_busy_scan\" assigned a value but never read" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 232 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1494894756917 "|pbi_bridge|pbi_rom:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_sector1_writable_reg altera_onchip_flash_avmm_data_controller.v(233) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(233): object \"is_sector1_writable_reg\" assigned a value but never read" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 233 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1494894756917 "|pbi_bridge|pbi_rom:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_sector2_writable_reg altera_onchip_flash_avmm_data_controller.v(234) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(234): object \"is_sector2_writable_reg\" assigned a value but never read" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 234 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1494894756917 "|pbi_bridge|pbi_rom:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_sector3_writable_reg altera_onchip_flash_avmm_data_controller.v(235) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(235): object \"is_sector3_writable_reg\" assigned a value but never read" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 235 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1494894756917 "|pbi_bridge|pbi_rom:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_sector4_writable_reg altera_onchip_flash_avmm_data_controller.v(236) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(236): object \"is_sector4_writable_reg\" assigned a value but never read" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1494894756918 "|pbi_bridge|pbi_rom:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_sector5_writable_reg altera_onchip_flash_avmm_data_controller.v(237) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(237): object \"is_sector5_writable_reg\" assigned a value but never read" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 237 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1494894756918 "|pbi_bridge|pbi_rom:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cur_e_addr altera_onchip_flash_avmm_data_controller.v(244) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(244): object \"cur_e_addr\" assigned a value but never read" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 244 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1494894756918 "|pbi_bridge|pbi_rom:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid_csr_sector_erase_addr altera_onchip_flash_avmm_data_controller.v(258) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(258): object \"valid_csr_sector_erase_addr\" assigned a value but never read" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 258 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1494894756918 "|pbi_bridge|pbi_rom:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_address_range_check pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker " "Elaborating entity \"altera_onchip_flash_address_range_check\" for hierarchy \"pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker\"" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "address_range_checker" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 1145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494894756920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_convert_address pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor " "Elaborating entity \"altera_onchip_flash_convert_address\" for hierarchy \"pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor\"" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "address_convertor" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 1154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494894756948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_block pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block " "Elaborating entity \"altera_onchip_flash_block\" for hierarchy \"pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\"" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash.v" "altera_onchip_flash_block" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494894757241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_dpram spi_dpram:u1 " "Elaborating entity \"spi_dpram\" for hierarchy \"spi_dpram:u1\"" {  } { { "pbi_bridge.vhd" "u1" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494894757540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram spi_dpram:u1\|dpram:dpram_master " "Elaborating entity \"dpram\" for hierarchy \"spi_dpram:u1\|dpram:dpram_master\"" {  } { { "spi_dpram.vhd" "dpram_master" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/spi_dpram.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494894757612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram spi_dpram:u1\|dpram:dpram_master\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"spi_dpram:u1\|dpram:dpram_master\|altsyncram:altsyncram_component\"" {  } { { "dpram.vhd" "altsyncram_component" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/dpram.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494894758189 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_dpram:u1\|dpram:dpram_master\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"spi_dpram:u1\|dpram:dpram_master\|altsyncram:altsyncram_component\"" {  } { { "dpram.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/dpram.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494894758319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_dpram:u1\|dpram:dpram_master\|altsyncram:altsyncram_component " "Instantiated megafunction \"spi_dpram:u1\|dpram:dpram_master\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b OLD_DATA " "Parameter \"read_during_write_mode_port_b\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494894758352 ""}  } { { "dpram.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/dpram.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494894758352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p9o3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p9o3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p9o3 " "Found entity 1: altsyncram_p9o3" {  } { { "db/altsyncram_p9o3.tdf" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/altsyncram_p9o3.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494894758589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494894758589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p9o3 spi_dpram:u1\|dpram:dpram_master\|altsyncram:altsyncram_component\|altsyncram_p9o3:auto_generated " "Elaborating entity \"altsyncram_p9o3\" for hierarchy \"spi_dpram:u1\|dpram:dpram_master\|altsyncram:altsyncram_component\|altsyncram_p9o3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494894758590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/decode_97a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494894758734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494894758734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_97a spi_dpram:u1\|dpram:dpram_master\|altsyncram:altsyncram_component\|altsyncram_p9o3:auto_generated\|decode_97a:decode2 " "Elaborating entity \"decode_97a\" for hierarchy \"spi_dpram:u1\|dpram:dpram_master\|altsyncram:altsyncram_component\|altsyncram_p9o3:auto_generated\|decode_97a:decode2\"" {  } { { "db/altsyncram_p9o3.tdf" "decode2" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/altsyncram_p9o3.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494894758735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_p1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_p1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_p1b " "Found entity 1: mux_p1b" {  } { { "db/mux_p1b.tdf" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/mux_p1b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494894758882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494894758882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_p1b spi_dpram:u1\|dpram:dpram_master\|altsyncram:altsyncram_component\|altsyncram_p9o3:auto_generated\|mux_p1b:mux4 " "Elaborating entity \"mux_p1b\" for hierarchy \"spi_dpram:u1\|dpram:dpram_master\|altsyncram:altsyncram_component\|altsyncram_p9o3:auto_generated\|mux_p1b:mux4\"" {  } { { "db/altsyncram_p9o3.tdf" "mux4" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/altsyncram_p9o3.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494894758883 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 448 -1 0 } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 591 -1 0 } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 35 -1 0 } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 345 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1494894764648 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1494894764649 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "n_irq VCC " "Pin \"n_irq\" is stuck at VCC" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494894766140 "|pbi_bridge|n_irq"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_rdy VCC " "Pin \"n_rdy\" is stuck at VCC" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494894766140 "|pbi_bridge|n_rdy"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1494894766140 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1494894766634 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494894769232 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/output_files/pbi_bridge.map.smsg " "Generated suppressed messages file C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/output_files/pbi_bridge.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494894769847 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1494894771637 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494894771637 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "extenb " "No output dependent on input pin \"extenb\"" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494894772711 "|pbi_bridge|extenb"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1494894772711 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "848 " "Implemented 848 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1494894772718 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1494894772718 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1494894772718 ""} { "Info" "ICUT_CUT_TM_LCELLS" "760 " "Implemented 760 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1494894772718 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1494894772718 ""} { "Info" "ICUT_CUT_TM_UFMS" "1 " "Implemented 1 User Flash Memory blocks" {  } {  } 0 21070 "Implemented %1!d! User Flash Memory blocks" 0 0 "Design Software" 0 -1 1494894772718 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1494894772718 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "675 " "Peak virtual memory: 675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494894772837 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 15 20:32:52 2017 " "Processing ended: Mon May 15 20:32:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494894772837 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:27 " "Elapsed time: 00:01:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494894772837 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:20 " "Total CPU time (on all processors): 00:01:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494894772837 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1494894772837 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1494894779934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494894779991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 15 20:32:54 2017 " "Processing started: Mon May 15 20:32:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494894779991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1494894779991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pbi_bridge -c pbi_bridge " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pbi_bridge -c pbi_bridge" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1494894779992 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1494894782113 ""}
{ "Info" "0" "" "Project  = pbi_bridge" {  } {  } 0 0 "Project  = pbi_bridge" 0 0 "Fitter" 0 0 1494894782116 ""}
{ "Info" "0" "" "Revision = pbi_bridge" {  } {  } 0 0 "Revision = pbi_bridge" 0 0 "Fitter" 0 0 1494894782116 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1494894782498 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pbi_bridge 10M08SAE144C8G " "Selected device 10M08SAE144C8G for design \"pbi_bridge\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1494894782589 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1494894782749 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1494894782749 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1494894783294 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 1 0 "Fitter" 0 -1 1494894783327 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the PowerPlay Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the PowerPlay Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1494894783855 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1494894783899 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAE144C8G " "Device 10M04SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1494894783899 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1494894783899 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8G " "Device 10M25SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1494894783899 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1494894783899 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 2659 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1494894783932 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 2661 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1494894783932 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 2663 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1494894783932 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 2665 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1494894783932 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1494894783932 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1494894783937 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1494894783940 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1494894783940 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1494894783940 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1494894783962 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1494894784002 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1494894786452 ""}
{ "Info" "ISTA_SDC_FOUND" "pbi_bridge.sdc " "Reading SDC File: 'pbi_bridge.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1494894786464 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1494894786486 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phi2_early~reg0 " "Node: phi2_early~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register hw_sel\[7\] phi2_early~reg0 " "Register hw_sel\[7\] is being clocked by phi2_early~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1494894786496 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1494894786496 "|pbi_bridge|phi2_early~reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "slave_ram_clk " "Node: slave_ram_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_dpram:u1\|dpram:dpram_slave\|altsyncram:altsyncram_component\|altsyncram_p9o3:auto_generated\|ram_block1a10~PORTBDATAOUT0 slave_ram_clk " "Register spi_dpram:u1\|dpram:dpram_slave\|altsyncram:altsyncram_component\|altsyncram_p9o3:auto_generated\|ram_block1a10~PORTBDATAOUT0 is being clocked by slave_ram_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1494894786497 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1494894786497 "|pbi_bridge|slave_ram_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "master_ram_clk~reg0 " "Node: master_ram_clk~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_dpram:u1\|dpram:dpram_master\|altsyncram:altsyncram_component\|altsyncram_p9o3:auto_generated\|ram_block1a0~PORTBDATAOUT0 master_ram_clk~reg0 " "Register spi_dpram:u1\|dpram:dpram_master\|altsyncram:altsyncram_component\|altsyncram_p9o3:auto_generated\|ram_block1a0~PORTBDATAOUT0 is being clocked by master_ram_clk~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1494894786498 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1494894786498 "|pbi_bridge|master_ram_clk~reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "n_reset " "Node: n_reset was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch lmap_en n_reset " "Latch lmap_en is being clocked by n_reset" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1494894786498 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1494894786498 "|pbi_bridge|n_reset"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1494894786523 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1494894786528 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1494894786528 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1494894786528 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  17.458       clk_57 " "  17.458       clk_57" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1494894786528 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 558.000     phi2_clk " " 558.000     phi2_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1494894786528 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 558.000   phi2_early " " 558.000   phi2_early" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1494894786528 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000      spi_clk " "  50.000      spi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1494894786528 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1494894786528 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_57~input (placed in PIN 29 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed)) " "Automatically promoted node clk_57~input (placed in PIN 29 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494894786749 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master_ram_clk~reg0 " "Destination node master_ram_clk~reg0" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 266 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 616 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494894786749 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "phi2_early~reg0 " "Destination node phi2_early~reg0" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 266 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 615 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494894786749 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_arclk_neg_pos_reg " "Destination node pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_arclk_neg_pos_reg" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 208 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 376 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494894786749 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_arclk_neg_reg " "Destination node pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_arclk_neg_reg" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 207 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 372 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494894786749 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_arclk~0 " "Destination node pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_arclk~0" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 807 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494894786749 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_pos_reg " "Destination node pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_pos_reg" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 210 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 380 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494894786749 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_reg " "Destination node pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_reg" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 209 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 373 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494894786749 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_drclk~0 " "Destination node pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_drclk~0" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 163 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 808 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494894786749 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_se_neg_reg " "Destination node pbi_rom:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_se_neg_reg" {  } { { "db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/ip/pbi_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 430 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 375 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494894786749 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "slave_ram_clk " "Destination node slave_ram_clk" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 111 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 614 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494894786749 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1494894786749 ""}  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 2636 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494894786749 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "phi2~input (placed in PIN 90 (CLK3p, DIFFIO_RX_R16p, DIFFOUT_R16p, High_Speed)) " "Automatically promoted node phi2~input (placed in PIN 90 (CLK3p, DIFFIO_RX_R16p, DIFFOUT_R16p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494894786750 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master_ram_wren~0 " "Destination node master_ram_wren~0" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 715 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494894786750 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n_data_oe~1 " "Destination node n_data_oe~1" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 801 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494894786750 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "flash_read " "Destination node flash_read" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 613 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494894786750 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_dpram:u1\|dpram:dpram_slave\|altsyncram:altsyncram_component\|altsyncram_p9o3:auto_generated\|_~2 " "Destination node spi_dpram:u1\|dpram:dpram_slave\|altsyncram:altsyncram_component\|altsyncram_p9o3:auto_generated\|_~2" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 1428 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494894786750 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1494894786750 ""}  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 2629 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494894786750 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "phi2_early~reg0  " "Automatically promoted node phi2_early~reg0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494894786750 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "phi2_early~output " "Destination node phi2_early~output" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 2611 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494894786750 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1494894786750 ""}  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 266 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 615 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494894786750 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "master_ram_clk~reg0  " "Automatically promoted node master_ram_clk~reg0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494894786751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master_ram_clk~output " "Destination node master_ram_clk~output" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 2603 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494894786751 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1494894786751 ""}  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 266 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 616 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494894786751 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "slave_ram_clk  " "Automatically promoted node slave_ram_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494894786751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "slave_ram_clk~0 " "Destination node slave_ram_clk~0" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 111 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 1266 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494894786751 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1494894786751 ""}  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 111 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 614 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494894786751 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_dpram:u1\|s_slave_ram_clk  " "Automatically promoted node spi_dpram:u1\|s_slave_ram_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494894786751 ""}  } { { "spi_dpram.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/spi_dpram.vhd" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 218 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494894786751 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_dpram:u1\|s_master_ram_clk  " "Automatically promoted node spi_dpram:u1\|s_master_ram_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494894786751 ""}  } { { "spi_dpram.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/spi_dpram.vhd" 71 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 219 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494894786751 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_dpram:u1\|process_2~2  " "Automatically promoted node spi_dpram:u1\|process_2~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494894786751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_miso~output " "Destination node spi_miso~output" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 1488 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494894786751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_dpram:u1\|spi_tx_buf\[2\]~4 " "Destination node spi_dpram:u1\|spi_tx_buf\[2\]~4" {  } { { "spi_dpram.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/spi_dpram.vhd" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 917 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494894786751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_dpram:u1\|spi_tx_buf\[1\]~8 " "Destination node spi_dpram:u1\|spi_tx_buf\[1\]~8" {  } { { "spi_dpram.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/spi_dpram.vhd" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 921 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494894786751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_dpram:u1\|spi_tx_buf\[3\]~12 " "Destination node spi_dpram:u1\|spi_tx_buf\[3\]~12" {  } { { "spi_dpram.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/spi_dpram.vhd" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 925 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494894786751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_dpram:u1\|spi_tx_buf\[0\]~16 " "Destination node spi_dpram:u1\|spi_tx_buf\[0\]~16" {  } { { "spi_dpram.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/spi_dpram.vhd" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 930 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494894786751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_dpram:u1\|spi_tx_buf\[5\]~20 " "Destination node spi_dpram:u1\|spi_tx_buf\[5\]~20" {  } { { "spi_dpram.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/spi_dpram.vhd" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 935 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494894786751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_dpram:u1\|spi_tx_buf\[6\]~24 " "Destination node spi_dpram:u1\|spi_tx_buf\[6\]~24" {  } { { "spi_dpram.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/spi_dpram.vhd" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 939 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494894786751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_dpram:u1\|spi_tx_buf\[7\]~28 " "Destination node spi_dpram:u1\|spi_tx_buf\[7\]~28" {  } { { "spi_dpram.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/spi_dpram.vhd" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 943 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494894786751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_dpram:u1\|spi_tx_buf\[4\]~32 " "Destination node spi_dpram:u1\|spi_tx_buf\[4\]~32" {  } { { "spi_dpram.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/spi_dpram.vhd" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 948 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494894786751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_dpram:u1\|s_slave_ram_bank\[4\]~0 " "Destination node spi_dpram:u1\|s_slave_ram_bank\[4\]~0" {  } { { "spi_dpram.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/spi_dpram.vhd" 219 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 1268 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494894786751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1494894786751 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1494894786751 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 916 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494894786751 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "master_ram_wren~0  " "Automatically promoted node master_ram_wren~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494894786752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master_ram_rden~0 " "Destination node master_ram_rden~0" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 795 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494894786752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master_ram_wren~1 " "Destination node master_ram_wren~1" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 796 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494894786752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "slave_ram_rden~0 " "Destination node slave_ram_rden~0" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 112 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 799 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494894786752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n_extsel~0 " "Destination node n_extsel~0" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 804 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494894786752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master_ram_clk~0 " "Destination node master_ram_clk~0" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 811 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494894786752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_dpram:u1\|dpram:dpram_slave\|altsyncram:altsyncram_component\|altsyncram_p9o3:auto_generated\|decode_97a:decode3\|eq_node\[1\] " "Destination node spi_dpram:u1\|dpram:dpram_slave\|altsyncram:altsyncram_component\|altsyncram_p9o3:auto_generated\|decode_97a:decode3\|eq_node\[1\]" {  } { { "db/decode_97a.tdf" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/decode_97a.tdf" 30 9 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 650 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494894786752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_dpram:u1\|dpram:dpram_slave\|altsyncram:altsyncram_component\|altsyncram_p9o3:auto_generated\|decode_97a:decode3\|eq_node\[0\] " "Destination node spi_dpram:u1\|dpram:dpram_slave\|altsyncram:altsyncram_component\|altsyncram_p9o3:auto_generated\|decode_97a:decode3\|eq_node\[0\]" {  } { { "db/decode_97a.tdf" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/db/decode_97a.tdf" 30 9 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 651 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494894786752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "slave_ram_wren~0 " "Destination node slave_ram_wren~0" {  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 113 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 1273 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494894786752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_dpram:u1\|dpram:dpram_master\|altsyncram:altsyncram_component\|altsyncram_p9o3:auto_generated\|_~0 " "Destination node spi_dpram:u1\|dpram:dpram_master\|altsyncram:altsyncram_component\|altsyncram_p9o3:auto_generated\|_~0" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 1312 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494894786752 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1494894786752 ""}  } { { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 715 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494894786752 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1494894788173 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1494894788176 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1494894788178 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1494894788184 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1494894788189 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1494894788195 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1494894788195 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1494894788199 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1494894788333 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1494894788335 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1494894788335 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494894788584 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1494894788686 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1494894790858 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494894791392 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1494894791511 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1494894792385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494894792385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1494894794573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X10_Y0 X20_Y12 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12" {  } { { "loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12"} { { 12 { 0 ""} 10 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1494894797121 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1494894797121 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1494894797612 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1494894797612 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1494894797612 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494894797618 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.03 " "Total time spent on timing analysis during the Fitter is 1.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1494894798187 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1494894798294 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1494894800292 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1494894800293 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1494894802622 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494894804269 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "33 MAX 10 " "33 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "extenb 3.3 V Schmitt Trigger 91 " "Pin extenb uses I/O standard 3.3 V Schmitt Trigger at 91" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { extenb } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "extenb" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 79 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1494894804882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_miso 3.3-V LVCMOS 77 " "Pin spi_miso uses I/O standard 3.3-V LVCMOS at 77" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { spi_miso } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi_miso" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 85 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1494894804882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[0\] 3.3 V Schmitt Trigger 96 " "Pin data\[0\] uses I/O standard 3.3 V Schmitt Trigger at 96" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { data[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[0\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 31 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1494894804882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[1\] 3.3 V Schmitt Trigger 98 " "Pin data\[1\] uses I/O standard 3.3 V Schmitt Trigger at 98" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { data[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[1\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 32 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1494894804882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[2\] 3.3 V Schmitt Trigger 99 " "Pin data\[2\] uses I/O standard 3.3 V Schmitt Trigger at 99" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { data[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[2\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 33 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1494894804882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[3\] 3.3 V Schmitt Trigger 100 " "Pin data\[3\] uses I/O standard 3.3 V Schmitt Trigger at 100" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { data[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[3\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 34 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1494894804882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[4\] 3.3 V Schmitt Trigger 101 " "Pin data\[4\] uses I/O standard 3.3 V Schmitt Trigger at 101" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { data[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[4\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 35 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1494894804882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[5\] 3.3 V Schmitt Trigger 102 " "Pin data\[5\] uses I/O standard 3.3 V Schmitt Trigger at 102" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { data[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[5\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 36 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1494894804882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[6\] 3.3 V Schmitt Trigger 105 " "Pin data\[6\] uses I/O standard 3.3 V Schmitt Trigger at 105" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { data[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[6\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 38 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1494894804882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[7\] 3.3 V Schmitt Trigger 106 " "Pin data\[7\] uses I/O standard 3.3 V Schmitt Trigger at 106" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { data[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[7\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 37 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1494894804882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "phi2 3.3 V Schmitt Trigger 90 " "Pin phi2 uses I/O standard 3.3 V Schmitt Trigger at 90" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { phi2 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "phi2" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 76 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1494894804882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "n_reset 3.3 V Schmitt Trigger 113 " "Pin n_reset uses I/O standard 3.3 V Schmitt Trigger at 113" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { n_reset } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "n_reset" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 78 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1494894804882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_57 3.3-V LVCMOS 29 " "Pin clk_57 uses I/O standard 3.3-V LVCMOS at 29" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { clk_57 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_57" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 75 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1494894804882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rw 3.3 V Schmitt Trigger 114 " "Pin rw uses I/O standard 3.3 V Schmitt Trigger at 114" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { rw } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rw" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 77 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1494894804882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[8\] 3.3 V Schmitt Trigger 50 " "Pin addr\[8\] uses I/O standard 3.3 V Schmitt Trigger at 50" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { addr[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[8\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 52 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1494894804882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[11\] 3.3 V Schmitt Trigger 56 " "Pin addr\[11\] uses I/O standard 3.3 V Schmitt Trigger at 56" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { addr[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[11\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 55 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1494894804882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[13\] 3.3 V Schmitt Trigger 58 " "Pin addr\[13\] uses I/O standard 3.3 V Schmitt Trigger at 58" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { addr[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[13\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 57 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1494894804882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[15\] 3.3 V Schmitt Trigger 60 " "Pin addr\[15\] uses I/O standard 3.3 V Schmitt Trigger at 60" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { addr[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[15\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 59 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1494894804882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[14\] 3.3 V Schmitt Trigger 59 " "Pin addr\[14\] uses I/O standard 3.3 V Schmitt Trigger at 59" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { addr[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[14\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 58 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1494894804882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[12\] 3.3 V Schmitt Trigger 57 " "Pin addr\[12\] uses I/O standard 3.3 V Schmitt Trigger at 57" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { addr[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[12\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 56 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1494894804882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[10\] 3.3 V Schmitt Trigger 55 " "Pin addr\[10\] uses I/O standard 3.3 V Schmitt Trigger at 55" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { addr[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[10\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 54 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1494894804882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[9\] 3.3 V Schmitt Trigger 52 " "Pin addr\[9\] uses I/O standard 3.3 V Schmitt Trigger at 52" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { addr[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[9\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 53 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1494894804882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[7\] 3.3 V Schmitt Trigger 47 " "Pin addr\[7\] uses I/O standard 3.3 V Schmitt Trigger at 47" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { addr[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[7\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 51 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1494894804882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[6\] 3.3 V Schmitt Trigger 46 " "Pin addr\[6\] uses I/O standard 3.3 V Schmitt Trigger at 46" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { addr[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[6\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 50 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1494894804882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[5\] 3.3 V Schmitt Trigger 45 " "Pin addr\[5\] uses I/O standard 3.3 V Schmitt Trigger at 45" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { addr[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[5\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 49 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1494894804882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[4\] 3.3 V Schmitt Trigger 44 " "Pin addr\[4\] uses I/O standard 3.3 V Schmitt Trigger at 44" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { addr[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[4\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 48 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1494894804882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[3\] 3.3 V Schmitt Trigger 43 " "Pin addr\[3\] uses I/O standard 3.3 V Schmitt Trigger at 43" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { addr[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[3\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 47 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1494894804882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[2\] 3.3 V Schmitt Trigger 41 " "Pin addr\[2\] uses I/O standard 3.3 V Schmitt Trigger at 41" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { addr[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[2\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 46 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1494894804882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[1\] 3.3 V Schmitt Trigger 39 " "Pin addr\[1\] uses I/O standard 3.3 V Schmitt Trigger at 39" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { addr[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[1\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 45 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1494894804882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[0\] 3.3 V Schmitt Trigger 38 " "Pin addr\[0\] uses I/O standard 3.3 V Schmitt Trigger at 38" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { addr[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[0\]" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 44 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1494894804882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_ss_n 3.3-V LVCMOS 75 " "Pin spi_ss_n uses I/O standard 3.3-V LVCMOS at 75" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { spi_ss_n } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi_ss_n" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 83 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1494894804882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_clk 3.3-V LVCMOS 74 " "Pin spi_clk uses I/O standard 3.3-V LVCMOS at 74" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { spi_clk } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi_clk" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 82 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1494894804882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_mosi 3.3-V LVCMOS 76 " "Pin spi_mosi uses I/O standard 3.3-V LVCMOS at 76" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { spi_mosi } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi_mosi" } } } } { "pbi_bridge.vhd" "" { Text "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/pbi_bridge.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/" { { 0 { 0 ""} 0 84 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1494894804882 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1494894804882 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/output_files/pbi_bridge.fit.smsg " "Generated suppressed messages file C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/output_files/pbi_bridge.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1494894805236 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1345 " "Peak virtual memory: 1345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494894807195 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 15 20:33:27 2017 " "Processing ended: Mon May 15 20:33:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494894807195 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494894807195 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494894807195 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1494894807195 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1494894810864 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494894810899 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 15 20:33:30 2017 " "Processing started: Mon May 15 20:33:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494894810899 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1494894810899 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pbi_bridge -c pbi_bridge " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pbi_bridge -c pbi_bridge" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1494894810899 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1494894814244 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1494894814332 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "543 " "Peak virtual memory: 543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494894815244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 15 20:33:35 2017 " "Processing ended: Mon May 15 20:33:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494894815244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494894815244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494894815244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1494894815244 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1494894817090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "PowerPlay Power Analyzer Quartus Prime " "Running Quartus Prime PowerPlay Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494894817110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 15 20:33:36 2017 " "Processing started: Mon May 15 20:33:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494894817110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1494894817110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off pbi_bridge -c pbi_bridge " "Command: quartus_pow --read_settings_files=off --write_settings_files=off pbi_bridge -c pbi_bridge" {  } {  } 0 0 "Command: %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1494894817111 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1494894817899 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1494894817899 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "PowerPlay Power Analyzer" 0 -1 1494894819178 ""}
{ "Info" "ISTA_SDC_FOUND" "pbi_bridge.sdc " "Reading SDC File: 'pbi_bridge.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "PowerPlay Power Analyzer" 0 -1 1494894819201 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "PowerPlay Power Analyzer" 0 -1 1494894819208 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phi2_early~reg0 " "Node: phi2_early~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register reg_fbs\[0\] phi2_early~reg0 " "Register reg_fbs\[0\] is being clocked by phi2_early~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1494894819217 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1494894819217 "|pbi_bridge|phi2_early~reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "slave_ram_clk " "Node: slave_ram_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_dpram:u1\|dpram:dpram_slave\|altsyncram:altsyncram_component\|altsyncram_p9o3:auto_generated\|ram_block1a10~PORTBDATAOUT0 slave_ram_clk " "Register spi_dpram:u1\|dpram:dpram_slave\|altsyncram:altsyncram_component\|altsyncram_p9o3:auto_generated\|ram_block1a10~PORTBDATAOUT0 is being clocked by slave_ram_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1494894819217 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1494894819217 "|pbi_bridge|slave_ram_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "master_ram_clk~reg0 " "Node: master_ram_clk~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_dpram:u1\|dpram:dpram_master\|altsyncram:altsyncram_component\|altsyncram_p9o3:auto_generated\|ram_block1a0~PORTBDATAOUT0 master_ram_clk~reg0 " "Register spi_dpram:u1\|dpram:dpram_master\|altsyncram:altsyncram_component\|altsyncram_p9o3:auto_generated\|ram_block1a0~PORTBDATAOUT0 is being clocked by master_ram_clk~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1494894819217 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1494894819217 "|pbi_bridge|master_ram_clk~reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "n_reset " "Node: n_reset was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch lmap_en n_reset " "Latch lmap_en is being clocked by n_reset" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1494894819217 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1494894819217 "|pbi_bridge|n_reset"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1494894819232 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1494894819307 ""}
{ "Warning" "WPUTIL_PUTIL_MULTIPLE_CLK_DOMAINS_FOUND_MAX_FREQ" "" "Relative toggle rates were calculated using fastest clock for nodes in multiple clock domains" { { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "data\[0\] " "Using fastest of multiple clock domains found for node \"data\[0\]\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494894819326 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "data\[1\] " "Using fastest of multiple clock domains found for node \"data\[1\]\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494894819326 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "data\[2\] " "Using fastest of multiple clock domains found for node \"data\[2\]\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494894819326 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "data\[3\] " "Using fastest of multiple clock domains found for node \"data\[3\]\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494894819326 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "data\[4\] " "Using fastest of multiple clock domains found for node \"data\[4\]\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494894819326 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "data\[5\] " "Using fastest of multiple clock domains found for node \"data\[5\]\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494894819326 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "data\[6\] " "Using fastest of multiple clock domains found for node \"data\[6\]\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494894819326 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "data\[7\] " "Using fastest of multiple clock domains found for node \"data\[7\]\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494894819326 ""}  } {  } 0 222014 "Relative toggle rates were calculated using fastest clock for nodes in multiple clock domains" 0 0 "PowerPlay Power Analyzer" 0 -1 1494894819326 ""}
{ "Warning" "WPUTIL_PUTIL_MULTIPLE_REG_CLK_DOMAINS_FOUND_NO_FREQ" "" "Relative toggle rates could not be calculated because no unique register clock domain could be identified for some nodes" {  } {  } 0 222019 "Relative toggle rates could not be calculated because no unique register clock domain could be identified for some nodes" 0 0 "PowerPlay Power Analyzer" 0 -1 1494894819329 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "PowerPlay Power Analyzer" 0 -1 1494894819329 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1494894819369 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "PowerPlay Power Analyzer" 0 -1 1494894819913 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "PowerPlay Power Analyzer" 0 -1 1494894820103 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "PowerPlay Power Analyzer" 0 -1 1494894822426 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "3.270 millions of transitions / sec " "Average toggle rate for this design is 3.270 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1494894824031 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "197.57 mW " "Total thermal power estimate for the design is 197.57 mW" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/16.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1494894824245 ""}
{ "Info" "IQEXE_ERROR_COUNT" "PowerPlay Power Analyzer 0 s 16 s Quartus Prime " "Quartus Prime PowerPlay Power Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "676 " "Peak virtual memory: 676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494894824888 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 15 20:33:44 2017 " "Processing ended: Mon May 15 20:33:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494894824888 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494894824888 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494894824888 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1494894824888 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "PowerPlay Power Analyzer" 0 -1 1494894827408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494894827424 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 15 20:33:46 2017 " "Processing started: Mon May 15 20:33:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494894827424 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894827424 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pbi_bridge -c pbi_bridge " "Command: quartus_sta pbi_bridge -c pbi_bridge" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894827424 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1494894828491 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894828989 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894829203 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894829204 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894829670 ""}
{ "Info" "ISTA_SDC_FOUND" "pbi_bridge.sdc " "Reading SDC File: 'pbi_bridge.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894829771 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894829778 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phi2_early~reg0 " "Node: phi2_early~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register reg_fbs\[0\] phi2_early~reg0 " "Register reg_fbs\[0\] is being clocked by phi2_early~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1494894829806 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894829806 "|pbi_bridge|phi2_early~reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "slave_ram_clk " "Node: slave_ram_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_dpram:u1\|dpram:dpram_slave\|altsyncram:altsyncram_component\|altsyncram_p9o3:auto_generated\|ram_block1a10~PORTBDATAOUT0 slave_ram_clk " "Register spi_dpram:u1\|dpram:dpram_slave\|altsyncram:altsyncram_component\|altsyncram_p9o3:auto_generated\|ram_block1a10~PORTBDATAOUT0 is being clocked by slave_ram_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1494894829806 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894829806 "|pbi_bridge|slave_ram_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "master_ram_clk~reg0 " "Node: master_ram_clk~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_dpram:u1\|dpram:dpram_master\|altsyncram:altsyncram_component\|altsyncram_p9o3:auto_generated\|ram_block1a0~PORTBDATAOUT0 master_ram_clk~reg0 " "Register spi_dpram:u1\|dpram:dpram_master\|altsyncram:altsyncram_component\|altsyncram_p9o3:auto_generated\|ram_block1a0~PORTBDATAOUT0 is being clocked by master_ram_clk~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1494894829807 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894829807 "|pbi_bridge|master_ram_clk~reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "n_reset " "Node: n_reset was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch lmap_en n_reset " "Latch lmap_en is being clocked by n_reset" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1494894829807 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894829807 "|pbi_bridge|n_reset"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894829814 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1494894829819 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1494894829906 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1494894830024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.367 " "Worst-case setup slack is 4.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494894830046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494894830046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.367               0.000 clk_57  " "    4.367               0.000 clk_57 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494894830046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.341               0.000 spi_clk  " "   15.341               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494894830046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894830046 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.316 " "Worst-case hold slack is 0.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494894830064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494894830064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 spi_clk  " "    0.316               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494894830064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 clk_57  " "    0.360               0.000 clk_57 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494894830064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894830064 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894830082 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894830116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 6.611 " "Worst-case minimum pulse width slack is 6.611" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494894830146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494894830146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.611               0.000 clk_57  " "    6.611               0.000 clk_57 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494894830146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.139               0.000 spi_clk  " "   24.139               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494894830146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  278.706               0.000 phi2_clk  " "  278.706               0.000 phi2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494894830146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  542.314               0.000 phi2_early  " "  542.314               0.000 phi2_early " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494894830146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894830146 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494894830210 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494894830210 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494894830210 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494894830210 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 22.162 ns " "Worst Case Available Settling Time: 22.162 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494894830210 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494894830210 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894830210 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1494894830239 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894830377 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894833067 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phi2_early~reg0 " "Node: phi2_early~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register reg_fbs\[0\] phi2_early~reg0 " "Register reg_fbs\[0\] is being clocked by phi2_early~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1494894833476 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894833476 "|pbi_bridge|phi2_early~reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "slave_ram_clk " "Node: slave_ram_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_dpram:u1\|dpram:dpram_slave\|altsyncram:altsyncram_component\|altsyncram_p9o3:auto_generated\|ram_block1a10~PORTBDATAOUT0 slave_ram_clk " "Register spi_dpram:u1\|dpram:dpram_slave\|altsyncram:altsyncram_component\|altsyncram_p9o3:auto_generated\|ram_block1a10~PORTBDATAOUT0 is being clocked by slave_ram_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1494894833476 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894833476 "|pbi_bridge|slave_ram_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "master_ram_clk~reg0 " "Node: master_ram_clk~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_dpram:u1\|dpram:dpram_master\|altsyncram:altsyncram_component\|altsyncram_p9o3:auto_generated\|ram_block1a0~PORTBDATAOUT0 master_ram_clk~reg0 " "Register spi_dpram:u1\|dpram:dpram_master\|altsyncram:altsyncram_component\|altsyncram_p9o3:auto_generated\|ram_block1a0~PORTBDATAOUT0 is being clocked by master_ram_clk~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1494894833477 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894833477 "|pbi_bridge|master_ram_clk~reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "n_reset " "Node: n_reset was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch lmap_en n_reset " "Latch lmap_en is being clocked by n_reset" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1494894833477 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894833477 "|pbi_bridge|n_reset"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894833480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.463 " "Worst-case setup slack is 4.463" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494894833541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494894833541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.463               0.000 clk_57  " "    4.463               0.000 clk_57 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494894833541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.842               0.000 spi_clk  " "   15.842               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494894833541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894833541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.203 " "Worst-case hold slack is 0.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494894833562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494894833562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 spi_clk  " "    0.203               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494894833562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 clk_57  " "    0.322               0.000 clk_57 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494894833562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894833562 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894833573 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894833621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 6.647 " "Worst-case minimum pulse width slack is 6.647" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494894833633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494894833633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.647               0.000 clk_57  " "    6.647               0.000 clk_57 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494894833633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.739               0.000 spi_clk  " "   23.739               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494894833633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  278.714               0.000 phi2_clk  " "  278.714               0.000 phi2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494894833633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  542.314               0.000 phi2_early  " "  542.314               0.000 phi2_early " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494894833633 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894833633 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494894833682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494894833682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494894833682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494894833682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 22.398 ns " "Worst Case Available Settling Time: 22.398 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494894833682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494894833682 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894833682 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1494894833725 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phi2_early~reg0 " "Node: phi2_early~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register reg_fbs\[0\] phi2_early~reg0 " "Register reg_fbs\[0\] is being clocked by phi2_early~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1494894834249 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894834249 "|pbi_bridge|phi2_early~reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "slave_ram_clk " "Node: slave_ram_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_dpram:u1\|dpram:dpram_slave\|altsyncram:altsyncram_component\|altsyncram_p9o3:auto_generated\|ram_block1a10~PORTBDATAOUT0 slave_ram_clk " "Register spi_dpram:u1\|dpram:dpram_slave\|altsyncram:altsyncram_component\|altsyncram_p9o3:auto_generated\|ram_block1a10~PORTBDATAOUT0 is being clocked by slave_ram_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1494894834250 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894834250 "|pbi_bridge|slave_ram_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "master_ram_clk~reg0 " "Node: master_ram_clk~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_dpram:u1\|dpram:dpram_master\|altsyncram:altsyncram_component\|altsyncram_p9o3:auto_generated\|ram_block1a0~PORTBDATAOUT0 master_ram_clk~reg0 " "Register spi_dpram:u1\|dpram:dpram_master\|altsyncram:altsyncram_component\|altsyncram_p9o3:auto_generated\|ram_block1a0~PORTBDATAOUT0 is being clocked by master_ram_clk~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1494894834250 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894834250 "|pbi_bridge|master_ram_clk~reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "n_reset " "Node: n_reset was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch lmap_en n_reset " "Latch lmap_en is being clocked by n_reset" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1494894834250 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894834250 "|pbi_bridge|n_reset"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894834252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.308 " "Worst-case setup slack is 5.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494894834285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494894834285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.308               0.000 clk_57  " "    5.308               0.000 clk_57 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494894834285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.489               0.000 spi_clk  " "   20.489               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494894834285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894834285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.032 " "Worst-case hold slack is 0.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494894834316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494894834316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.032               0.000 clk_57  " "    0.032               0.000 clk_57 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494894834316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 spi_clk  " "    0.163               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494894834316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894834316 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894834329 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894834347 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 6.287 " "Worst-case minimum pulse width slack is 6.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494894834375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494894834375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.287               0.000 clk_57  " "    6.287               0.000 clk_57 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494894834375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.073               0.000 spi_clk  " "   24.073               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494894834375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  278.330               0.000 phi2_clk  " "  278.330               0.000 phi2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494894834375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  538.000               0.000 phi2_early  " "  538.000               0.000 phi2_early " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494894834375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894834375 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494894834419 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494894834419 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494894834419 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494894834419 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 24.827 ns " "Worst Case Available Settling Time: 24.827 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494894834419 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494894834419 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894834419 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894836927 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894836943 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 13 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "643 " "Peak virtual memory: 643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494894837183 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 15 20:33:57 2017 " "Processing ended: Mon May 15 20:33:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494894837183 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494894837183 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494894837183 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894837183 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494894839309 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494894839326 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 15 20:33:58 2017 " "Processing started: Mon May 15 20:33:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494894839326 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1494894839326 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pbi_bridge -c pbi_bridge " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pbi_bridge -c pbi_bridge" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1494894839326 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1494894841370 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pbi_bridge.vho C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/simulation/modelsim/ simulation " "Generated file pbi_bridge.vho in folder \"C:/Users/steve/Documents/GitHub/atari_pbi/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1494894842078 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "533 " "Peak virtual memory: 533 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494894842580 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 15 20:34:02 2017 " "Processing ended: Mon May 15 20:34:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494894842580 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494894842580 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494894842580 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1494894842580 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 44 s " "Quartus Prime Full Compilation was successful. 0 errors, 44 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1494894843363 ""}
