# 整数除法器

#### 代码介绍
    求商和余数的整数除法器

* V1.0   2020.01.03
    * 纯组合电路。




| Flow Summary | Content |
| --- | --- |
| Flow Status | Successful - Fri Jan 03 19:47:39 2020 |
| Quartus Prime Version | 18.1.0 Build 625 09/12/2018 SJ Standard Edition |
| Revision Name | Serdes |
| Top-level Entity Name | Serdes |
| Family | Stratix IV |
| Device | EP4SGX230KF40C2 |
| Timing Models | Final |
| Logic utilization | < 1 % |
| Combinational ALUTs | 334 / 182,400 ( < 1 % ) |
| Memory ALUTs | 0 / 91,200 ( 0 % ) |
| Dedicated logic registers | 0 / 182,400 ( 0 % ) |
| Total registers | 0 |
| Total pins | 32 / 888 ( 4 % ) |
| Total virtual pins | 0 |
| Total block memory bits | 0 / 14,625,792 ( 0 % ) |
| DSP block 18-bit elements | 0 / 1,288 ( 0 % ) |
| Total GXB Receiver Channel PCS | 0 / 24 ( 0 % ) |
| Total GXB Receiver Channel PMA | 0 / 36 ( 0 % ) |
| Total GXB Transmitter Channel PCS | 0 / 24 ( 0 % ) |
| Total PLLs | 0 / 8 (0 % ) |
| Total DLLs | 0 / 4 ( 0 % ) |




