library ieee;
use ieee.std_logic_1164.all;

entity maior is
port (

A, B: in std_logic_vector (3 downto 0);
S: out std_logic_vector (3 downto 0)


);
end maior;

architecture archMaior of maior is

component calcMaior is

port
(

	A, B: in std_logic;
	S : out std_logic
	
);
end component;

begin 

M0: calcMaior port map (A(3), B(3), S(0));
M1: calcMaior port map (A(2), B(2), S(1));
M2: calcMaior port map (A(1), B(1), S(2));
M3: calcMaior port map (A(0), B(0), S(3));

end calcMaior;