// Seed: 1397127945
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_14 = id_6;
  initial begin
    if (id_14) begin
      id_10 <= 1'b0;
      id_2  <= (id_12);
      id_10 = 1;
    end else id_2 <= id_9;
  end
endmodule
module module_1;
  initial #1 id_1 <= 1 << "";
  wire id_2;
  always @(*) $display;
  wire id_3;
  supply1 id_4;
  wor id_5;
  assign id_5 = 1;
  assign id_4 = 1;
  module_0(
      id_4, id_1, id_5, id_4, id_4, id_2, id_3, id_5, id_1, id_1, id_3, id_1, id_4, id_4, id_4, id_5
  );
endmodule
