From a38f6bfa228923ebd3c18b951f5f9d25fe837c4f Mon Sep 17 00:00:00 2001
From: Siva Mahadevan <me@svmhdvn.name>
Date: Sun, 6 Mar 2022 13:44:19 -0500
Subject: [PATCH] linux-5.4: add archer c7 v2 cpu feature overrides

---
 ...d-archer-c7-v2-cpu-feature-overrides.patch | 52 +++++++++++++++++++
 1 file changed, 52 insertions(+)
 create mode 100644 target/linux/ath79/patches-5.4/0014-siva-linux-5.4-add-archer-c7-v2-cpu-feature-overrides.patch

diff --git a/target/linux/ath79/patches-5.4/0014-siva-linux-5.4-add-archer-c7-v2-cpu-feature-overrides.patch b/target/linux/ath79/patches-5.4/0014-siva-linux-5.4-add-archer-c7-v2-cpu-feature-overrides.patch
new file mode 100644
index 0000000000..ded65369a2
--- /dev/null
+++ b/target/linux/ath79/patches-5.4/0014-siva-linux-5.4-add-archer-c7-v2-cpu-feature-overrides.patch
@@ -0,0 +1,52 @@
+From 8ffed5a076d8deab40491a4038f0421b564a2fa7 Mon Sep 17 00:00:00 2001
+From: Siva Mahadevan <me@svmhdvn.name>
+Date: Sun, 6 Mar 2022 13:41:51 -0500
+Subject: [PATCH] linux-5.4: add archer c7 v2 cpu feature overrides
+
+---
+ .../include/asm/mach-ath79/cpu-feature-overrides.h | 14 ++++++++++++--
+ 1 file changed, 12 insertions(+), 2 deletions(-)
+
+diff --git a/arch/mips/include/asm/mach-ath79/cpu-feature-overrides.h b/arch/mips/include/asm/mach-ath79/cpu-feature-overrides.h
+index e7c972fcc..0df7c6fbd 100644
+--- a/arch/mips/include/asm/mach-ath79/cpu-feature-overrides.h
++++ b/arch/mips/include/asm/mach-ath79/cpu-feature-overrides.h
+@@ -17,6 +17,7 @@
+ #define cpu_has_3k_cache	0
+ #define cpu_has_4k_cache	1
+ #define cpu_has_tx39_cache	0
++#define cpu_has_inclusive_pcaches	0
+ #define cpu_has_sb1_cache	0
+ #define cpu_has_fpu		0
+ #define cpu_has_32fpr		0
+@@ -28,16 +29,25 @@
+ #define cpu_has_ejtag		1
+ #define cpu_has_llsc		1
+ 
+-#define cpu_has_mips16		1
++#define cpu_has_msa		0
++#define cpu_has_mips16		0
+ #define cpu_has_mdmx		0
+ #define cpu_has_mips3d		0
+ #define cpu_has_smartmips	0
+ #define cpu_has_rixi		0
+ 
+-#define cpu_has_mips32r1	1
++#define cpu_has_mips_1		0
++#define cpu_has_mips_2		0
++#define cpu_has_mips_3		0
++#define cpu_has_mips_4		0
++#define cpu_has_mips_5		0
++#define cpu_has_mips32r1	0
+ #define cpu_has_mips32r2	1
++#define cpu_has_mips32r6	0
+ #define cpu_has_mips64r1	0
+ #define cpu_has_mips64r2	0
++#define cpu_has_mips64r6	0
++#define cpu_has_wsbh		1
+ 
+ #define cpu_has_mipsmt		0
+ #define cpu_has_userlocal	0
+-- 
+2.25.1
+
-- 
2.25.1

