vendor_name = ModelSim
source_file = 1, D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/alu_test.v
source_file = 1, D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/halfTestCases.s
source_file = 1, D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/basic_test.s
source_file = 1, D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/skeleton.v
source_file = 1, D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/regfile.v
source_file = 1, D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/processor.v
source_file = 1, D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/alu.v
source_file = 1, D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/dffe.v
source_file = 1, D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/reg_32.v
source_file = 1, D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/decoder_5_32.v
source_file = 1, D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/and_32.v
source_file = 1, D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/xor_32_1.v
source_file = 1, D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/or_32.v
source_file = 1, D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/full_adder.v
source_file = 1, D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/rca_16.v
source_file = 1, D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/rca_8.v
source_file = 1, D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/csa_16.v
source_file = 1, D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/csa_32.v
source_file = 1, D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/sll.v
source_file = 1, D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/sra.v
source_file = 1, D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/zero_det.v
source_file = 1, D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/mux.v
source_file = 1, D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/alu_tb.v
source_file = 1, D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/sx.v
source_file = 1, D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/pc.v
source_file = 1, D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/rca_12.v
source_file = 1, D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/ctrlLogic.v
source_file = 1, D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/imem.qip
source_file = 1, D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/imem.v
source_file = 1, D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/dmem.qip
source_file = 1, D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/dmem.v
source_file = 1, D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/clock_divider.v
source_file = 1, D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/skeleton_tb.v
source_file = 1, D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/Waveform.vwf
source_file = 1, d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc
source_file = 1, d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/db/altsyncram_uqg1.tdf
source_file = 1, D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/mif_outputs/mif_outputs/halftestcases.mif
source_file = 1, D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/db/altsyncram_l9g1.tdf
design_name = skeleton
instance = comp, \imem_clock~output , imem_clock~output, skeleton, 1
instance = comp, \dmem_clock~output , dmem_clock~output, skeleton, 1
instance = comp, \processor_clock~output , processor_clock~output, skeleton, 1
instance = comp, \regfile_clock~output , regfile_clock~output, skeleton, 1
instance = comp, \clock~input , clock~input, skeleton, 1
instance = comp, \clk4|dff_ins|q~0 , clk4|dff_ins|q~0, skeleton, 1
instance = comp, \reset~input , reset~input, skeleton, 1
instance = comp, \clk4|dff_ins|q , clk4|dff_ins|q, skeleton, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
