#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000019176132db0 .scope module, "hazard_test_with_memory" "hazard_test_with_memory" 2 4;
 .timescale -9 -10;
L_0000019176115230 .functor BUFZ 32, L_0000019176204ba0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000019176115310 .functor BUFZ 32, L_0000019176205640, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000191761a3a20_0 .net *"_ivl_0", 31 0, L_0000019176204ba0;  1 drivers
v00000191761a3c00_0 .net *"_ivl_3", 29 0, L_00000191762055a0;  1 drivers
v00000191761a28a0_0 .net *"_ivl_6", 31 0, L_0000019176205640;  1 drivers
v00000191761a2940_0 .net *"_ivl_9", 29 0, L_0000019176206540;  1 drivers
v00000191761a2c60_0 .net "alu_result_ma", 31 0, v0000019176195870_0;  1 drivers
v00000191761a2d00_0 .var "clk", 0 0;
v00000191761a2e40 .array "dmem", 255 0, 31 0;
v00000191761a3160_0 .net "dmem_data_in", 31 0, v0000019176195690_0;  1 drivers
v00000191761a2440_0 .net "dmem_data_out", 31 0, L_0000019176115310;  1 drivers
v00000191761a26c0_0 .net "flush_id_ex", 0 0, L_0000019176114f90;  1 drivers
v00000191761a01e0_0 .net "flush_if_id", 0 0, L_0000019176114900;  1 drivers
v00000191761a0460_0 .net "forward_rs1", 1 0, L_0000019176114510;  1 drivers
v00000191761a03c0_0 .net "forward_rs2", 1 0, L_0000019176114660;  1 drivers
v00000191761a05a0_0 .var/i "i", 31 0;
v00000191761a1180_0 .net "id_ex_enable", 0 0, L_0000019176115380;  1 drivers
v00000191761a1220_0 .net "if_id_enable", 0 0, L_00000191761150e0;  1 drivers
v00000191761a0640 .array "imem", 63 0, 31 0;
v00000191761a0280_0 .net "instr_if", 31 0, L_0000019176115230;  1 drivers
v00000191761a06e0_0 .net "mem_read_ma", 1 0, v0000019176195ff0_0;  1 drivers
v00000191761a0780_0 .net "mem_write_ma", 1 0, v0000019176195370_0;  1 drivers
v00000191761a0a00_0 .net "pc_enable", 0 0, L_0000019176114820;  1 drivers
v00000191761a2120_0 .net "pc_out", 31 0, v0000019176198290_0;  1 drivers
v00000191761a0140_0 .var "reset", 0 0;
v00000191761a0320_0 .net "rs1_id", 4 0, L_0000019176114430;  1 drivers
v00000191761a0960_0 .net "rs2_id", 4 0, L_0000019176114580;  1 drivers
v00000191761a0500_0 .net "rs_data_forwarded_id", 31 0, L_00000191761144a0;  1 drivers
v00000191761a2800_0 .net "rt_data_forwarded_id", 31 0, L_0000019176114f20;  1 drivers
v00000191761a0820_0 .net "stall_pipeline", 0 0, L_00000191761146d0;  1 drivers
E_000001917611c6a0 .event posedge, v0000019176196bd0_0;
L_0000019176204ba0 .array/port v00000191761a0640, L_00000191762055a0;
L_00000191762055a0 .part v0000019176198290_0, 2, 30;
L_0000019176205640 .array/port v00000191761a2e40, L_0000019176206540;
L_0000019176206540 .part v0000019176195870_0, 2, 30;
S_000001917613edd0 .scope module, "cpu_inst" "cpu" 2 31, 3 22 0, S_0000019176132db0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instr_if";
    .port_info 3 /INPUT 32 "dmem_data_out";
    .port_info 4 /OUTPUT 32 "pc_out";
    .port_info 5 /OUTPUT 32 "dmem_data_in";
    .port_info 6 /OUTPUT 32 "alu_result_ma";
    .port_info 7 /OUTPUT 2 "mem_write_ma";
    .port_info 8 /OUTPUT 2 "mem_read_ma";
    .port_info 9 /OUTPUT 5 "rs1_id";
    .port_info 10 /OUTPUT 5 "rs2_id";
    .port_info 11 /OUTPUT 32 "rs_data_forwarded_id";
    .port_info 12 /OUTPUT 32 "rt_data_forwarded_id";
    .port_info 13 /OUTPUT 2 "forward_rs1";
    .port_info 14 /OUTPUT 2 "forward_rs2";
    .port_info 15 /OUTPUT 1 "stall_pipeline";
    .port_info 16 /OUTPUT 1 "if_id_enable";
    .port_info 17 /OUTPUT 1 "id_ex_enable";
    .port_info 18 /OUTPUT 1 "pc_enable";
    .port_info 19 /OUTPUT 1 "flush_if_id";
    .port_info 20 /OUTPUT 1 "flush_id_ex";
L_0000019176114430 .functor BUFZ 5, L_00000191761a08c0, C4<00000>, C4<00000>, C4<00000>;
L_0000019176114580 .functor BUFZ 5, L_00000191761a0aa0, C4<00000>, C4<00000>, C4<00000>;
L_00000191761144a0 .functor BUFZ 32, v0000019176196810_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000019176114f20 .functor BUFZ 32, v000001917619a810_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000019176114510 .functor BUFZ 2, v000001917619a1d0_0, C4<00>, C4<00>, C4<00>;
L_0000019176114660 .functor BUFZ 2, v000001917619ab30_0, C4<00>, C4<00>, C4<00>;
L_00000191761146d0 .functor BUFZ 1, v0000019176199e10_0, C4<0>, C4<0>, C4<0>;
L_00000191761150e0 .functor BUFZ 1, v000001917619adb0_0, C4<0>, C4<0>, C4<0>;
L_0000019176115380 .functor BUFZ 1, v0000019176199ff0_0, C4<0>, C4<0>, C4<0>;
L_0000019176114820 .functor BUFZ 1, v0000019176199870_0, C4<0>, C4<0>, C4<0>;
L_0000019176114900 .functor BUFZ 1, v0000019176199d70_0, C4<0>, C4<0>, C4<0>;
L_0000019176114f90 .functor BUFZ 1, v000001917619a090_0, C4<0>, C4<0>, C4<0>;
v000001917619e610_0 .net "alu_input2_ex", 31 0, L_00000191762012f0;  1 drivers
v000001917619e750_0 .net "alu_op_ex", 4 0, v0000019176197930_0;  1 drivers
v000001917619dc10_0 .net "alu_result_ex", 31 0, v000001917612efe0_0;  1 drivers
v000001917619d7b0_0 .net "alu_result_ma", 31 0, v0000019176195870_0;  alias, 1 drivers
v000001917619c9f0_0 .net "alu_result_wb", 31 0, v0000019176198d30_0;  1 drivers
v000001917619d490_0 .net "aluop_id", 4 0, L_00000191761a1e00;  1 drivers
v000001917619d210_0 .net "branch_jump_ex", 1 0, v0000019176199730_0;  1 drivers
v000001917619dcb0_0 .net "branch_jump_id", 1 0, L_00000191762005d0;  1 drivers
v000001917619c770_0 .net "clk", 0 0, v00000191761a2d00_0;  1 drivers
v000001917619ddf0_0 .net "dmem_data_in", 31 0, v0000019176195690_0;  alias, 1 drivers
v000001917619c4f0_0 .net "dmem_data_out", 31 0, L_0000019176115310;  alias, 1 drivers
v000001917619de90_0 .net "dmem_out_wb", 31 0, v0000019176198470_0;  1 drivers
v000001917619e7f0_0 .net "flush_id_ex", 0 0, L_0000019176114f90;  alias, 1 drivers
v000001917619c590_0 .net "flush_id_ex_internal", 0 0, v000001917619a090_0;  1 drivers
v000001917619c630_0 .net "flush_if_id", 0 0, L_0000019176114900;  alias, 1 drivers
v000001917619ca90_0 .net "flush_if_id_internal", 0 0, v0000019176199d70_0;  1 drivers
v000001917619cb30_0 .net "forward_rs1", 1 0, L_0000019176114510;  alias, 1 drivers
v000001917619cc70_0 .net "forward_rs1_internal", 1 0, v000001917619a1d0_0;  1 drivers
v000001917619cd10_0 .net "forward_rs2", 1 0, L_0000019176114660;  alias, 1 drivers
v000001917619cdb0_0 .net "forward_rs2_internal", 1 0, v000001917619ab30_0;  1 drivers
v000001917619ce50_0 .net "id_ex_enable", 0 0, L_0000019176115380;  alias, 1 drivers
v000001917619cef0_0 .net "id_ex_enable_internal", 0 0, v0000019176199ff0_0;  1 drivers
v000001917619ff10_0 .net "if_id_enable", 0 0, L_00000191761150e0;  alias, 1 drivers
v000001917619f6f0_0 .net "if_id_enable_internal", 0 0, v000001917619adb0_0;  1 drivers
v000001917619ee30_0 .net "imm_ex", 31 0, v00000191761981f0_0;  1 drivers
v000001917619f290_0 .net "imm_id", 31 0, v000001917619c450_0;  1 drivers
v000001917619ebb0_0 .net "imm_sel_id", 2 0, L_0000019176200f30;  1 drivers
v000001917619fd30_0 .net "instr_ex", 4 0, v0000019176198150_0;  1 drivers
v000001917619f790_0 .net "instr_id", 31 0, v0000019176198c90_0;  1 drivers
v000001917619f830_0 .net "instr_if", 31 0, L_0000019176115230;  alias, 1 drivers
v000001917619fab0_0 .net "instr_ma", 4 0, v00000191761952d0_0;  1 drivers
v000001917619fdd0_0 .net "instr_wb", 4 0, v0000019176197610_0;  1 drivers
v000001917619f8d0_0 .net "is_load_ex", 0 0, v0000019176197cf0_0;  1 drivers
o0000019176142e38 .functor BUFZ 1, C4<z>; HiZ drive
v000001917619fa10_0 .net "is_load_id", 0 0, o0000019176142e38;  0 drivers
v000001917619f330_0 .net "mem_read_ex", 1 0, v0000019176198dd0_0;  1 drivers
v000001917619f1f0_0 .net "mem_read_id", 1 0, L_0000019176201890;  1 drivers
v000001917619fc90_0 .net "mem_read_ma", 1 0, v0000019176195ff0_0;  alias, 1 drivers
v000001917619fb50_0 .net "mem_write_ex", 1 0, v0000019176197b10_0;  1 drivers
v000001917619e930_0 .net "mem_write_id", 1 0, L_0000019176200350;  1 drivers
v000001917619f970_0 .net "mem_write_ma", 1 0, v0000019176195370_0;  alias, 1 drivers
v000001917619fbf0_0 .net "op_sel_ex", 0 0, v0000019176197430_0;  1 drivers
v000001917619eb10_0 .net "op_sel_id", 0 0, L_00000191761a24e0;  1 drivers
v000001917619f0b0_0 .net "pc_enable", 0 0, L_0000019176114820;  alias, 1 drivers
v000001917619ecf0_0 .net "pc_enable_internal", 0 0, v0000019176199870_0;  1 drivers
v000001917619fe70_0 .net "pc_ex", 31 0, v0000019176198790_0;  1 drivers
v000001917619f150_0 .net "pc_id", 31 0, v0000019176198650_0;  1 drivers
v000001917619f650_0 .net "pc_initial_if", 31 0, L_00000191761a0b40;  1 drivers
v000001917619e890_0 .net "pc_ma", 31 0, v00000191761969f0_0;  1 drivers
v000001917619e9d0_0 .net "pc_out", 31 0, v0000019176198290_0;  alias, 1 drivers
v000001917619ef70_0 .net "pc_plus_4_if", 31 0, L_00000191761a10e0;  1 drivers
v000001917619ea70_0 .net "pc_plus_4_ma", 31 0, L_0000019176205320;  1 drivers
v000001917619ed90_0 .net "pc_plus_4_wb", 31 0, v00000191761974d0_0;  1 drivers
v000001917619f3d0_0 .net "pc_plus_offset_ma", 31 0, L_0000019176206860;  1 drivers
v000001917619eed0_0 .net "pc_sel_ex", 0 0, v000001917618fde0_0;  1 drivers
v000001917619f010_0 .net "pc_sel_ma", 0 0, v0000019176195af0_0;  1 drivers
v000001917619f470_0 .net "reg_write_data_wb", 31 0, L_0000019176205460;  1 drivers
v000001917619ec50_0 .net "reg_write_enable_ex", 0 0, v00000191761976b0_0;  1 drivers
v000001917619f510_0 .net "reg_write_enable_id", 0 0, L_00000191761a23a0;  1 drivers
v000001917619f5b0_0 .net "reg_write_enable_ma", 0 0, v0000019176195730_0;  1 drivers
v00000191761a3b60_0 .net "reg_write_enable_wb", 0 0, v0000019176199550_0;  1 drivers
v00000191761a2b20_0 .net "reg_write_select_ex", 1 0, v00000191761997d0_0;  1 drivers
v00000191761a3de0_0 .net "reg_write_select_id", 1 0, L_0000019176200530;  1 drivers
v00000191761a3200_0 .net "reg_write_select_ma", 1 0, v0000019176196090_0;  1 drivers
v00000191761a3ca0_0 .net "reg_write_select_wb", 1 0, v0000019176198e70_0;  1 drivers
v00000191761a3840_0 .net "reset", 0 0, v00000191761a0140_0;  1 drivers
v00000191761a3660_0 .net "rs1_id", 4 0, L_0000019176114430;  alias, 1 drivers
v00000191761a2f80_0 .net "rs1_id_internal", 4 0, L_00000191761a08c0;  1 drivers
v00000191761a30c0_0 .net "rs2_id", 4 0, L_0000019176114580;  alias, 1 drivers
v00000191761a29e0_0 .net "rs2_id_internal", 4 0, L_00000191761a0aa0;  1 drivers
v00000191761a3d40_0 .net "rs_data_ex", 31 0, v0000019176199410_0;  1 drivers
v00000191761a3e80_0 .net "rs_data_forwarded_id", 31 0, L_00000191761144a0;  alias, 1 drivers
v00000191761a38e0_0 .net "rs_data_forwarded_id_internal", 31 0, v0000019176196810_0;  1 drivers
v00000191761a2ee0_0 .net "rs_data_id", 31 0, L_0000019176114b30;  1 drivers
v00000191761a2a80_0 .net "rt_data_ex", 31 0, v0000019176197750_0;  1 drivers
v00000191761a37a0_0 .net "rt_data_forwarded_id", 31 0, L_0000019176114f20;  alias, 1 drivers
v00000191761a3ac0_0 .net "rt_data_forwarded_id_internal", 31 0, v000001917619a810_0;  1 drivers
v00000191761a3020_0 .net "rt_data_id", 31 0, L_0000019176113da0;  1 drivers
v00000191761a3f20_0 .net "stall_pipeline", 0 0, L_00000191761146d0;  alias, 1 drivers
v00000191761a3480_0 .net "stall_pipeline_internal", 0 0, v0000019176199e10_0;  1 drivers
v00000191761a3700_0 .net "zero", 0 0, v000001917612f4e0_0;  1 drivers
L_00000191761a08c0 .part v0000019176198c90_0, 15, 5;
L_00000191761a0aa0 .part v0000019176198c90_0, 20, 5;
L_00000191762019d0 .part v0000019176198c90_0, 0, 7;
L_00000191762000d0 .part v0000019176198c90_0, 12, 3;
L_0000019176200cb0 .part v0000019176198c90_0, 25, 7;
L_0000019176200210 .part v0000019176198c90_0, 7, 25;
L_00000191762002b0 .part v0000019176198c90_0, 7, 5;
S_000001917608e410 .scope module, "alu" "alu" 3 284, 4 5 0, S_000001917613edd0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /INPUT 5 "SELECT";
    .port_info 3 /OUTPUT 32 "RESULT";
    .port_info 4 /OUTPUT 1 "ZERO";
L_0000019176114eb0/d .functor XOR 32, v0000019176199410_0, L_00000191762012f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000019176114eb0 .delay 32 (2000,2000,2000) L_0000019176114eb0/d;
L_0000019176115150/d .functor OR 32, v0000019176199410_0, L_00000191762012f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000019176115150 .delay 32 (2000,2000,2000) L_0000019176115150/d;
L_00000191761152a0/d .functor AND 32, v0000019176199410_0, L_00000191762012f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000191761152a0 .delay 32 (2000,2000,2000) L_00000191761152a0/d;
v000001917612f800_0 .net "DATA1", 31 0, v0000019176199410_0;  alias, 1 drivers
v000001917612f940_0 .net "DATA2", 31 0, L_00000191762012f0;  alias, 1 drivers
v000001917612efe0_0 .var "RESULT", 31 0;
v000001917612e900_0 .net "SELECT", 4 0, v0000019176197930_0;  alias, 1 drivers
v000001917612f4e0_0 .var "ZERO", 0 0;
v000001917612e220_0 .net *"_ivl_1", 4 0, L_0000019176200d50;  1 drivers
v000001917612e5e0_0 .net *"_ivl_20", 0 0, L_0000019176206220;  1 drivers
L_00000191761a5450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001917612f1c0_0 .net/2u *"_ivl_22", 31 0, L_00000191761a5450;  1 drivers
L_00000191761a5498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001917612e400_0 .net/2u *"_ivl_24", 31 0, L_00000191761a5498;  1 drivers
v000001917612e2c0_0 .net *"_ivl_28", 0 0, L_0000019176204920;  1 drivers
L_00000191761a54e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001917612e720_0 .net/2u *"_ivl_30", 31 0, L_00000191761a54e0;  1 drivers
L_00000191761a5528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001917612e4a0_0 .net/2u *"_ivl_32", 31 0, L_00000191761a5528;  1 drivers
L_00000191761a5648 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001917612fd00_0 .net/2u *"_ivl_46", 31 0, L_00000191761a5648;  1 drivers
v000001917612f8a0_0 .net *"_ivl_48", 0 0, L_0000019176204c40;  1 drivers
v000001917612f260_0 .net *"_ivl_5", 4 0, L_0000019176204d80;  1 drivers
L_00000191761a5690 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001917612f580_0 .net/2u *"_ivl_50", 31 0, L_00000191761a5690;  1 drivers
v000001917612e9a0_0 .net *"_ivl_52", 31 0, L_00000191762050a0;  1 drivers
L_00000191761a56d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001917612e540_0 .net/2u *"_ivl_56", 31 0, L_00000191761a56d8;  1 drivers
v000001917612f620_0 .net *"_ivl_58", 0 0, L_00000191762042e0;  1 drivers
L_00000191761a5720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001917612f6c0_0 .net/2u *"_ivl_60", 31 0, L_00000191761a5720;  1 drivers
v000001917612e180_0 .net *"_ivl_62", 31 0, L_00000191762051e0;  1 drivers
L_00000191761a5768 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001917612e7c0_0 .net/2u *"_ivl_66", 31 0, L_00000191761a5768;  1 drivers
v000001917612fb20_0 .net *"_ivl_68", 0 0, L_0000019176204560;  1 drivers
L_00000191761a57b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001917612fda0_0 .net/2u *"_ivl_70", 31 0, L_00000191761a57b0;  1 drivers
v000001917612e860_0 .net *"_ivl_72", 31 0, L_0000019176204ce0;  1 drivers
L_00000191761a57f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001917612ea40_0 .net/2u *"_ivl_76", 31 0, L_00000191761a57f8;  1 drivers
v000001917612eb80_0 .net *"_ivl_78", 0 0, L_0000019176205aa0;  1 drivers
L_00000191761a5840 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001917612ecc0_0 .net/2u *"_ivl_80", 31 0, L_00000191761a5840;  1 drivers
v000001917612f9e0_0 .net *"_ivl_82", 31 0, L_00000191762053c0;  1 drivers
v000001917612f080_0 .net *"_ivl_9", 4 0, L_00000191762065e0;  1 drivers
v000001917612f120_0 .net "addData", 31 0, L_0000019176204ec0;  1 drivers
v000001917612fe40_0 .net "andData", 31 0, L_00000191761152a0;  1 drivers
v000001917612fa80_0 .net "divData", 31 0, L_0000019176205140;  1 drivers
v000001917612fee0_0 .net "divuData", 31 0, L_0000019176205280;  1 drivers
v000001917612ff80_0 .net "mulData", 31 0, L_0000019176204f60;  1 drivers
L_00000191761a5570 .delay 32 (4000,4000,4000) L_00000191761a5570/d;
L_00000191761a5570/d .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019176130020_0 .net "mulhData", 31 0, L_00000191761a5570;  1 drivers
L_00000191761a55b8 .delay 32 (4000,4000,4000) L_00000191761a55b8/d;
L_00000191761a55b8/d .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001917612f300_0 .net "mulhsuData", 31 0, L_00000191761a55b8;  1 drivers
L_00000191761a5600 .delay 32 (4000,4000,4000) L_00000191761a5600/d;
L_00000191761a5600/d .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001917612f3a0_0 .net "mulhuData", 31 0, L_00000191761a5600;  1 drivers
v0000019176108e10_0 .net "orData", 31 0, L_0000019176115150;  1 drivers
v0000019176108ff0_0 .net "remData", 31 0, L_00000191762067c0;  1 drivers
v0000019176109770_0 .net "remuData", 31 0, L_0000019176204880;  1 drivers
v0000019176109810_0 .net "sllData", 31 0, L_0000019176201390;  1 drivers
v000001917618f7a0_0 .net "sltData", 31 0, L_00000191762044c0;  1 drivers
v0000019176190240_0 .net "sltuData", 31 0, L_0000019176205000;  1 drivers
v000001917618f0c0_0 .net "sraData", 31 0, L_0000019176204e20;  1 drivers
v00000191761904c0_0 .net "srlData", 31 0, L_0000019176205c80;  1 drivers
v00000191761906a0_0 .net "subData", 31 0, L_0000019176204a60;  1 drivers
v0000019176190420_0 .net "xorData", 31 0, L_0000019176114eb0;  1 drivers
E_000001917611c1a0/0 .event anyedge, v000001917612e900_0, v000001917612f120_0, v00000191761906a0_0, v0000019176109810_0;
E_000001917611c1a0/1 .event anyedge, v000001917618f7a0_0, v0000019176190240_0, v0000019176190420_0, v00000191761904c0_0;
E_000001917611c1a0/2 .event anyedge, v000001917618f0c0_0, v0000019176108e10_0, v000001917612fe40_0, v000001917612ff80_0;
E_000001917611c1a0/3 .event anyedge, v0000019176130020_0, v000001917612f300_0, v000001917612f3a0_0, v000001917612fa80_0;
E_000001917611c1a0/4 .event anyedge, v000001917612fee0_0, v0000019176108ff0_0, v0000019176109770_0, v000001917612efe0_0;
E_000001917611c1a0 .event/or E_000001917611c1a0/0, E_000001917611c1a0/1, E_000001917611c1a0/2, E_000001917611c1a0/3, E_000001917611c1a0/4;
L_0000019176200d50 .part L_00000191762012f0, 0, 5;
L_0000019176201390 .delay 32 (1000,1000,1000) L_0000019176201390/d;
L_0000019176201390/d .shift/l 32, v0000019176199410_0, L_0000019176200d50;
L_0000019176204d80 .part L_00000191762012f0, 0, 5;
L_0000019176205c80 .delay 32 (1000,1000,1000) L_0000019176205c80/d;
L_0000019176205c80/d .shift/r 32, v0000019176199410_0, L_0000019176204d80;
L_00000191762065e0 .part L_00000191762012f0, 0, 5;
L_0000019176204e20 .delay 32 (1000,1000,1000) L_0000019176204e20/d;
L_0000019176204e20/d .shift/rs 32, v0000019176199410_0, L_00000191762065e0;
L_0000019176204ec0 .delay 32 (2000,2000,2000) L_0000019176204ec0/d;
L_0000019176204ec0/d .arith/sum 32, v0000019176199410_0, L_00000191762012f0;
L_0000019176206220 .cmp/gt.s 32, L_00000191762012f0, v0000019176199410_0;
L_00000191762044c0 .delay 32 (2000,2000,2000) L_00000191762044c0/d;
L_00000191762044c0/d .functor MUXZ 32, L_00000191761a5498, L_00000191761a5450, L_0000019176206220, C4<>;
L_0000019176204920 .cmp/gt 32, L_00000191762012f0, v0000019176199410_0;
L_0000019176205000 .delay 32 (2000,2000,2000) L_0000019176205000/d;
L_0000019176205000/d .functor MUXZ 32, L_00000191761a5528, L_00000191761a54e0, L_0000019176204920, C4<>;
L_0000019176204a60 .delay 32 (3000,3000,3000) L_0000019176204a60/d;
L_0000019176204a60/d .arith/sub 32, v0000019176199410_0, L_00000191762012f0;
L_0000019176204f60 .delay 32 (4000,4000,4000) L_0000019176204f60/d;
L_0000019176204f60/d .arith/mult 32, v0000019176199410_0, L_00000191762012f0;
L_0000019176204c40 .cmp/eq 32, L_00000191762012f0, L_00000191761a5648;
L_00000191762050a0 .arith/div 32, v0000019176199410_0, L_00000191762012f0;
L_0000019176205140 .delay 32 (4000,4000,4000) L_0000019176205140/d;
L_0000019176205140/d .functor MUXZ 32, L_00000191762050a0, L_00000191761a5690, L_0000019176204c40, C4<>;
L_00000191762042e0 .cmp/eq 32, L_00000191762012f0, L_00000191761a56d8;
L_00000191762051e0 .arith/div 32, v0000019176199410_0, L_00000191762012f0;
L_0000019176205280 .delay 32 (4000,4000,4000) L_0000019176205280/d;
L_0000019176205280/d .functor MUXZ 32, L_00000191762051e0, L_00000191761a5720, L_00000191762042e0, C4<>;
L_0000019176204560 .cmp/eq 32, L_00000191762012f0, L_00000191761a5768;
L_0000019176204ce0 .arith/mod 32, v0000019176199410_0, L_00000191762012f0;
L_00000191762067c0 .delay 32 (4000,4000,4000) L_00000191762067c0/d;
L_00000191762067c0/d .functor MUXZ 32, L_0000019176204ce0, L_00000191761a57b0, L_0000019176204560, C4<>;
L_0000019176205aa0 .cmp/eq 32, L_00000191762012f0, L_00000191761a57f8;
L_00000191762053c0 .arith/mod 32, v0000019176199410_0, L_00000191762012f0;
L_0000019176204880 .delay 32 (4000,4000,4000) L_0000019176204880/d;
L_0000019176204880/d .functor MUXZ 32, L_00000191762053c0, L_00000191761a5840, L_0000019176205aa0, C4<>;
S_00000191761350d0 .scope module, "alu_input2_mux" "mux_32b_2to1" 3 276, 5 3 0, S_000001917613edd0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v000001917618f840_0 .net "in0", 31 0, v0000019176197750_0;  alias, 1 drivers
v0000019176190740_0 .net "in1", 31 0, v00000191761981f0_0;  alias, 1 drivers
v000001917618fa20_0 .net "out", 31 0, L_00000191762012f0;  alias, 1 drivers
v000001917618fac0_0 .net "sel", 0 0, v0000019176197430_0;  alias, 1 drivers
L_00000191762012f0 .delay 32 (1000,1000,1000) L_00000191762012f0/d;
L_00000191762012f0/d .functor MUXZ 32, v0000019176197750_0, v00000191761981f0_0, v0000019176197430_0, C4<>;
S_0000019176135260 .scope module, "branch_selector" "branch_selector" 3 294, 6 3 0, S_000001917613edd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "BRANCH_SEL";
    .port_info 1 /INPUT 1 "ZERO";
    .port_info 2 /OUTPUT 1 "PC_SEL";
v000001917618f660_0 .net "BRANCH_SEL", 1 0, v0000019176199730_0;  alias, 1 drivers
v000001917618fde0_0 .var "PC_SEL", 0 0;
v000001917618fd40_0 .net "ZERO", 0 0, v000001917612f4e0_0;  alias, 1 drivers
E_000001917611c360 .event anyedge, v000001917618f660_0, v000001917612f4e0_0;
S_0000019175fe4aa0 .scope module, "control_unit" "control_unit" 3 213, 7 4 0, S_000001917613edd0;
 .timescale -9 -10;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 3 "imm_sel";
    .port_info 4 /OUTPUT 5 "alu_op";
    .port_info 5 /OUTPUT 2 "branch_sel";
    .port_info 6 /OUTPUT 1 "use_imm";
    .port_info 7 /OUTPUT 2 "mem_write";
    .port_info 8 /OUTPUT 2 "mem_read";
    .port_info 9 /OUTPUT 2 "write_back_sel";
    .port_info 10 /OUTPUT 1 "reg_write_en";
L_00000191761151c0 .functor OR 1, L_00000191761a0dc0, L_00000191761a0e60, C4<0>, C4<0>;
L_0000019176113a90 .functor OR 1, L_00000191761a1680, L_00000191761a12c0, C4<0>, C4<0>;
L_0000019176114350 .functor OR 1, L_00000191761a0fa0, L_00000191761a19a0, C4<0>, C4<0>;
L_0000019176113e10 .functor OR 1, L_00000191761a1ae0, L_00000191761a14a0, C4<0>, C4<0>;
L_0000019176114120 .functor OR 1, L_00000191761a1c20, L_00000191761a1f40, C4<0>, C4<0>;
L_00000191761142e0 .functor OR 1, L_0000019176114120, L_00000191761a1900, C4<0>, C4<0>;
L_00000191761147b0 .functor OR 1, L_00000191761142e0, L_00000191761a1b80, C4<0>, C4<0>;
L_0000019176114200 .functor OR 1, L_00000191761a1540, L_00000191761a15e0, C4<0>, C4<0>;
L_0000019176114c80 .functor OR 1, L_0000019176114200, L_00000191761a1fe0, C4<0>, C4<0>;
L_0000019176113c50 .functor OR 1, L_00000191761a1d60, L_00000191761a1cc0, C4<0>, C4<0>;
L_0000019176114a50 .functor OR 1, L_0000019176201930, L_0000019176200b70, C4<0>, C4<0>;
L_0000019176113b70 .functor OR 1, L_0000019176201570, L_00000191762011b0, C4<0>, C4<0>;
L_0000019176113e80 .functor OR 1, L_0000019176113b70, L_0000019176201250, C4<0>, C4<0>;
L_0000019176113cc0 .functor OR 1, L_0000019176201610, L_0000019176200fd0, C4<0>, C4<0>;
L_0000019176113f60 .functor OR 1, L_0000019176113cc0, L_00000191762007b0, C4<0>, C4<0>;
L_0000019176114270 .functor OR 1, L_0000019176200170, L_0000019176201d90, C4<0>, C4<0>;
L_00000191761a4130 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v000001917618f2a0_0 .net/2u *"_ivl_0", 6 0, L_00000191761a4130;  1 drivers
L_00000191761a4178 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v000001917618ff20_0 .net/2u *"_ivl_10", 6 0, L_00000191761a4178;  1 drivers
L_00000191761a4718 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v000001917618f160_0 .net/2u *"_ivl_100", 6 0, L_00000191761a4718;  1 drivers
v0000019176190560_0 .net *"_ivl_102", 0 0, L_00000191761a1900;  1 drivers
v000001917618f020_0 .net *"_ivl_105", 0 0, L_00000191761142e0;  1 drivers
L_00000191761a4760 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v000001917618ffc0_0 .net/2u *"_ivl_106", 6 0, L_00000191761a4760;  1 drivers
v000001917618f340_0 .net *"_ivl_108", 0 0, L_00000191761a1b80;  1 drivers
v000001917618f700_0 .net *"_ivl_111", 0 0, L_00000191761147b0;  1 drivers
L_00000191761a47a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001917618fe80_0 .net/2u *"_ivl_112", 0 0, L_00000191761a47a8;  1 drivers
L_00000191761a47f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000019176190d80_0 .net/2u *"_ivl_114", 0 0, L_00000191761a47f0;  1 drivers
L_00000191761a4838 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0000019176190920_0 .net/2u *"_ivl_118", 6 0, L_00000191761a4838;  1 drivers
v000001917618f200_0 .net *"_ivl_12", 0 0, L_00000191761a0c80;  1 drivers
v00000191761907e0_0 .net *"_ivl_120", 0 0, L_00000191761a1540;  1 drivers
L_00000191761a4880 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0000019176190600_0 .net/2u *"_ivl_122", 6 0, L_00000191761a4880;  1 drivers
v00000191761909c0_0 .net *"_ivl_124", 0 0, L_00000191761a15e0;  1 drivers
v000001917618f5c0_0 .net *"_ivl_127", 0 0, L_0000019176114200;  1 drivers
L_00000191761a48c8 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v000001917618f3e0_0 .net/2u *"_ivl_128", 6 0, L_00000191761a48c8;  1 drivers
v0000019176190880_0 .net *"_ivl_130", 0 0, L_00000191761a1fe0;  1 drivers
v000001917618f480_0 .net *"_ivl_133", 0 0, L_0000019176114c80;  1 drivers
L_00000191761a4910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000019176190a60_0 .net/2u *"_ivl_134", 2 0, L_00000191761a4910;  1 drivers
L_00000191761a4958 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000019176190b00_0 .net/2u *"_ivl_136", 6 0, L_00000191761a4958;  1 drivers
v0000019176190ba0_0 .net *"_ivl_138", 0 0, L_00000191761a1a40;  1 drivers
L_00000191761a41c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000191761902e0_0 .net/2u *"_ivl_14", 1 0, L_00000191761a41c0;  1 drivers
L_00000191761a49a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000019176190060_0 .net/2u *"_ivl_140", 2 0, L_00000191761a49a0;  1 drivers
L_00000191761a49e8 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v000001917618fb60_0 .net/2u *"_ivl_142", 6 0, L_00000191761a49e8;  1 drivers
v000001917618f520_0 .net *"_ivl_144", 0 0, L_00000191761a1720;  1 drivers
L_00000191761a4a30 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001917618f980_0 .net/2u *"_ivl_146", 2 0, L_00000191761a4a30;  1 drivers
L_00000191761a4a78 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0000019176190e20_0 .net/2u *"_ivl_148", 6 0, L_00000191761a4a78;  1 drivers
v0000019176190ec0_0 .net *"_ivl_150", 0 0, L_00000191761a1d60;  1 drivers
L_00000191761a4ac0 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v000001917618fca0_0 .net/2u *"_ivl_152", 6 0, L_00000191761a4ac0;  1 drivers
v0000019176190c40_0 .net *"_ivl_154", 0 0, L_00000191761a1cc0;  1 drivers
v0000019176190ce0_0 .net *"_ivl_157", 0 0, L_0000019176113c50;  1 drivers
L_00000191761a4b08 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000019176190100_0 .net/2u *"_ivl_158", 2 0, L_00000191761a4b08;  1 drivers
v000001917618fc00_0 .net *"_ivl_16", 4 0, L_00000191761a2260;  1 drivers
L_00000191761a4b50 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v00000191761901a0_0 .net/2u *"_ivl_160", 6 0, L_00000191761a4b50;  1 drivers
v0000019176190380_0 .net *"_ivl_162", 0 0, L_00000191761a2080;  1 drivers
L_00000191761a4b98 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001917618f8e0_0 .net/2u *"_ivl_164", 2 0, L_00000191761a4b98;  1 drivers
L_00000191761a4be0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000191761927f0_0 .net/2u *"_ivl_166", 2 0, L_00000191761a4be0;  1 drivers
v00000191761910d0_0 .net *"_ivl_168", 2 0, L_00000191761a2620;  1 drivers
v0000019176191670_0 .net *"_ivl_170", 2 0, L_0000019176201110;  1 drivers
v00000191761912b0_0 .net *"_ivl_172", 2 0, L_0000019176200710;  1 drivers
v0000019176191170_0 .net *"_ivl_174", 2 0, L_0000019176201cf0;  1 drivers
L_00000191761a4c28 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v00000191761915d0_0 .net/2u *"_ivl_178", 6 0, L_00000191761a4c28;  1 drivers
L_00000191761a4208 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v00000191761924d0_0 .net/2u *"_ivl_18", 6 0, L_00000191761a4208;  1 drivers
v0000019176191210_0 .net *"_ivl_180", 0 0, L_0000019176201a70;  1 drivers
L_00000191761a4c70 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000019176192cf0_0 .net/2u *"_ivl_182", 1 0, L_00000191761a4c70;  1 drivers
L_00000191761a4cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000019176191cb0_0 .net/2u *"_ivl_184", 1 0, L_00000191761a4cb8;  1 drivers
L_00000191761a4d00 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0000019176192b10_0 .net/2u *"_ivl_188", 6 0, L_00000191761a4d00;  1 drivers
v0000019176192570_0 .net *"_ivl_190", 0 0, L_0000019176200df0;  1 drivers
L_00000191761a4d48 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000019176191710_0 .net/2u *"_ivl_192", 1 0, L_00000191761a4d48;  1 drivers
L_00000191761a4d90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000019176191350_0 .net/2u *"_ivl_194", 1 0, L_00000191761a4d90;  1 drivers
L_00000191761a4dd8 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0000019176191850_0 .net/2u *"_ivl_198", 6 0, L_00000191761a4dd8;  1 drivers
v0000019176192e30_0 .net *"_ivl_2", 0 0, L_00000191761a21c0;  1 drivers
v0000019176192bb0_0 .net *"_ivl_20", 0 0, L_00000191761a0d20;  1 drivers
v0000019176191990_0 .net *"_ivl_200", 0 0, L_0000019176201430;  1 drivers
L_00000191761a4e20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000019176192750_0 .net/2u *"_ivl_202", 1 0, L_00000191761a4e20;  1 drivers
L_00000191761a4e68 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0000019176192a70_0 .net/2u *"_ivl_204", 6 0, L_00000191761a4e68;  1 drivers
v0000019176191d50_0 .net *"_ivl_206", 0 0, L_0000019176201930;  1 drivers
L_00000191761a4eb0 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v00000191761913f0_0 .net/2u *"_ivl_208", 6 0, L_00000191761a4eb0;  1 drivers
v0000019176191490_0 .net *"_ivl_210", 0 0, L_0000019176200b70;  1 drivers
v00000191761922f0_0 .net *"_ivl_213", 0 0, L_0000019176114a50;  1 drivers
L_00000191761a4ef8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000191761918f0_0 .net/2u *"_ivl_214", 1 0, L_00000191761a4ef8;  1 drivers
L_00000191761a4f40 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000019176192390_0 .net/2u *"_ivl_216", 1 0, L_00000191761a4f40;  1 drivers
v00000191761921b0_0 .net *"_ivl_218", 1 0, L_0000019176200e90;  1 drivers
L_00000191761a4250 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000019176191530_0 .net/2u *"_ivl_22", 2 0, L_00000191761a4250;  1 drivers
L_00000191761a4f88 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000019176191ad0_0 .net/2u *"_ivl_222", 6 0, L_00000191761a4f88;  1 drivers
v0000019176192430_0 .net *"_ivl_224", 0 0, L_00000191762014d0;  1 drivers
L_00000191761a4fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000191761917b0_0 .net/2u *"_ivl_226", 2 0, L_00000191761a4fd0;  1 drivers
v0000019176191a30_0 .net *"_ivl_228", 0 0, L_0000019176201570;  1 drivers
L_00000191761a5018 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v00000191761926b0_0 .net/2u *"_ivl_230", 2 0, L_00000191761a5018;  1 drivers
v0000019176191b70_0 .net *"_ivl_232", 0 0, L_00000191762011b0;  1 drivers
v00000191761929d0_0 .net *"_ivl_235", 0 0, L_0000019176113b70;  1 drivers
L_00000191761a5060 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0000019176191c10_0 .net/2u *"_ivl_236", 2 0, L_00000191761a5060;  1 drivers
v0000019176192610_0 .net *"_ivl_238", 0 0, L_0000019176201250;  1 drivers
v0000019176191df0_0 .net *"_ivl_24", 0 0, L_00000191761a0dc0;  1 drivers
v0000019176191e90_0 .net *"_ivl_241", 0 0, L_0000019176113e80;  1 drivers
L_00000191761a50a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000019176191f30_0 .net/2u *"_ivl_242", 1 0, L_00000191761a50a8;  1 drivers
L_00000191761a50f0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000019176192890_0 .net/2u *"_ivl_244", 2 0, L_00000191761a50f0;  1 drivers
v0000019176191fd0_0 .net *"_ivl_246", 0 0, L_0000019176201610;  1 drivers
L_00000191761a5138 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000019176192ed0_0 .net/2u *"_ivl_248", 2 0, L_00000191761a5138;  1 drivers
v0000019176192070_0 .net *"_ivl_250", 0 0, L_0000019176200fd0;  1 drivers
v0000019176191030_0 .net *"_ivl_253", 0 0, L_0000019176113cc0;  1 drivers
L_00000191761a5180 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0000019176192110_0 .net/2u *"_ivl_254", 2 0, L_00000191761a5180;  1 drivers
v0000019176192250_0 .net *"_ivl_256", 0 0, L_00000191762007b0;  1 drivers
v0000019176192930_0 .net *"_ivl_259", 0 0, L_0000019176113f60;  1 drivers
L_00000191761a4298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000019176192c50_0 .net/2u *"_ivl_26", 2 0, L_00000191761a4298;  1 drivers
L_00000191761a51c8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000019176192d90_0 .net/2u *"_ivl_260", 1 0, L_00000191761a51c8;  1 drivers
L_00000191761a5210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000019176194bc0_0 .net/2u *"_ivl_262", 1 0, L_00000191761a5210;  1 drivers
v0000019176193360_0 .net *"_ivl_264", 1 0, L_00000191762016b0;  1 drivers
v0000019176193400_0 .net *"_ivl_266", 1 0, L_0000019176201f70;  1 drivers
L_00000191761a5258 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v00000191761948a0_0 .net/2u *"_ivl_268", 6 0, L_00000191761a5258;  1 drivers
v0000019176193fe0_0 .net *"_ivl_270", 0 0, L_0000019176200170;  1 drivers
L_00000191761a52a0 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v00000191761943a0_0 .net/2u *"_ivl_272", 6 0, L_00000191761a52a0;  1 drivers
v0000019176194940_0 .net *"_ivl_274", 0 0, L_0000019176201d90;  1 drivers
v00000191761949e0_0 .net *"_ivl_277", 0 0, L_0000019176114270;  1 drivers
L_00000191761a52e8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000019176194c60_0 .net/2u *"_ivl_278", 1 0, L_00000191761a52e8;  1 drivers
v0000019176193f40_0 .net *"_ivl_28", 0 0, L_00000191761a0e60;  1 drivers
L_00000191761a5330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000191761941c0_0 .net/2u *"_ivl_280", 1 0, L_00000191761a5330;  1 drivers
v0000019176194580_0 .net *"_ivl_282", 1 0, L_0000019176200490;  1 drivers
v0000019176193900_0 .net *"_ivl_31", 0 0, L_00000191761151c0;  1 drivers
L_00000191761a42e0 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v00000191761944e0_0 .net/2u *"_ivl_32", 4 0, L_00000191761a42e0;  1 drivers
L_00000191761a4328 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v00000191761946c0_0 .net/2u *"_ivl_34", 2 0, L_00000191761a4328;  1 drivers
v0000019176194440_0 .net *"_ivl_36", 0 0, L_00000191761a1680;  1 drivers
L_00000191761a4370 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0000019176194620_0 .net/2u *"_ivl_38", 2 0, L_00000191761a4370;  1 drivers
v0000019176194120_0 .net *"_ivl_40", 0 0, L_00000191761a12c0;  1 drivers
v0000019176193680_0 .net *"_ivl_43", 0 0, L_0000019176113a90;  1 drivers
L_00000191761a43b8 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v0000019176194760_0 .net/2u *"_ivl_44", 4 0, L_00000191761a43b8;  1 drivers
L_00000191761a4400 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0000019176193ea0_0 .net/2u *"_ivl_46", 2 0, L_00000191761a4400;  1 drivers
v0000019176194800_0 .net *"_ivl_48", 0 0, L_00000191761a0fa0;  1 drivers
v0000019176194a80_0 .net *"_ivl_5", 0 0, L_00000191761a1400;  1 drivers
L_00000191761a4448 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0000019176194260_0 .net/2u *"_ivl_50", 2 0, L_00000191761a4448;  1 drivers
v0000019176194b20_0 .net *"_ivl_52", 0 0, L_00000191761a19a0;  1 drivers
v0000019176193a40_0 .net *"_ivl_55", 0 0, L_0000019176114350;  1 drivers
L_00000191761a4490 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0000019176193ae0_0 .net/2u *"_ivl_56", 4 0, L_00000191761a4490;  1 drivers
L_00000191761a44d8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000019176194d00_0 .net/2u *"_ivl_58", 4 0, L_00000191761a44d8;  1 drivers
v0000019176194da0_0 .net *"_ivl_60", 4 0, L_00000191761a00a0;  1 drivers
v0000019176193b80_0 .net *"_ivl_62", 4 0, L_00000191761a2300;  1 drivers
v0000019176193720_0 .net *"_ivl_64", 4 0, L_00000191761a2580;  1 drivers
L_00000191761a4520 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000019176193c20_0 .net/2u *"_ivl_66", 4 0, L_00000191761a4520;  1 drivers
v0000019176193e00_0 .net *"_ivl_68", 4 0, L_00000191761a1040;  1 drivers
v0000019176194300_0 .net *"_ivl_7", 0 0, L_00000191761a1860;  1 drivers
v00000191761934a0_0 .net *"_ivl_70", 4 0, L_00000191761a1360;  1 drivers
L_00000191761a4568 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000019176194e40_0 .net/2u *"_ivl_74", 6 0, L_00000191761a4568;  1 drivers
v00000191761937c0_0 .net *"_ivl_76", 0 0, L_00000191761a1ae0;  1 drivers
L_00000191761a45b0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000019176194080_0 .net/2u *"_ivl_78", 6 0, L_00000191761a45b0;  1 drivers
v0000019176194ee0_0 .net *"_ivl_8", 4 0, L_00000191761a0be0;  1 drivers
v0000019176193cc0_0 .net *"_ivl_80", 0 0, L_00000191761a14a0;  1 drivers
v0000019176193040_0 .net *"_ivl_83", 0 0, L_0000019176113e10;  1 drivers
L_00000191761a45f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000191761930e0_0 .net/2u *"_ivl_84", 0 0, L_00000191761a45f8;  1 drivers
L_00000191761a4640 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019176193180_0 .net/2u *"_ivl_86", 0 0, L_00000191761a4640;  1 drivers
L_00000191761a4688 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v00000191761932c0_0 .net/2u *"_ivl_90", 6 0, L_00000191761a4688;  1 drivers
v0000019176193220_0 .net *"_ivl_92", 0 0, L_00000191761a1c20;  1 drivers
L_00000191761a46d0 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0000019176193860_0 .net/2u *"_ivl_94", 6 0, L_00000191761a46d0;  1 drivers
v0000019176193540_0 .net *"_ivl_96", 0 0, L_00000191761a1f40;  1 drivers
v00000191761935e0_0 .net *"_ivl_99", 0 0, L_0000019176114120;  1 drivers
v00000191761939a0_0 .net "alu_op", 4 0, L_00000191761a1e00;  alias, 1 drivers
v0000019176193d60_0 .net "branch_sel", 1 0, L_00000191762005d0;  alias, 1 drivers
v0000019176196a90_0 .net "funct3", 2 0, L_00000191762000d0;  1 drivers
v0000019176196310_0 .net "funct7", 6 0, L_0000019176200cb0;  1 drivers
v0000019176196db0_0 .net "imm_sel", 2 0, L_0000019176200f30;  alias, 1 drivers
v00000191761964f0_0 .net "mem_read", 1 0, L_0000019176201890;  alias, 1 drivers
v0000019176195050_0 .net "mem_write", 1 0, L_0000019176200350;  alias, 1 drivers
v0000019176196d10_0 .net "opcode", 6 0, L_00000191762019d0;  1 drivers
v00000191761963b0_0 .net "reg_write_en", 0 0, L_00000191761a23a0;  alias, 1 drivers
v0000019176196590_0 .net "use_imm", 0 0, L_00000191761a24e0;  alias, 1 drivers
v0000019176195eb0_0 .net "write_back_sel", 1 0, L_0000019176200530;  alias, 1 drivers
L_00000191761a21c0 .cmp/eq 7, L_00000191762019d0, L_00000191761a4130;
L_00000191761a1400 .part L_0000019176200cb0, 5, 1;
L_00000191761a1860 .part L_0000019176200cb0, 0, 1;
L_00000191761a0be0 .concat [ 3 1 1 0], L_00000191762000d0, L_00000191761a1860, L_00000191761a1400;
L_00000191761a0c80 .cmp/eq 7, L_00000191762019d0, L_00000191761a4178;
L_00000191761a2260 .concat [ 3 2 0 0], L_00000191762000d0, L_00000191761a41c0;
L_00000191761a0d20 .cmp/eq 7, L_00000191762019d0, L_00000191761a4208;
L_00000191761a0dc0 .cmp/eq 3, L_00000191762000d0, L_00000191761a4250;
L_00000191761a0e60 .cmp/eq 3, L_00000191762000d0, L_00000191761a4298;
L_00000191761a1680 .cmp/eq 3, L_00000191762000d0, L_00000191761a4328;
L_00000191761a12c0 .cmp/eq 3, L_00000191762000d0, L_00000191761a4370;
L_00000191761a0fa0 .cmp/eq 3, L_00000191762000d0, L_00000191761a4400;
L_00000191761a19a0 .cmp/eq 3, L_00000191762000d0, L_00000191761a4448;
L_00000191761a00a0 .functor MUXZ 5, L_00000191761a44d8, L_00000191761a4490, L_0000019176114350, C4<>;
L_00000191761a2300 .functor MUXZ 5, L_00000191761a00a0, L_00000191761a43b8, L_0000019176113a90, C4<>;
L_00000191761a2580 .functor MUXZ 5, L_00000191761a2300, L_00000191761a42e0, L_00000191761151c0, C4<>;
L_00000191761a1040 .functor MUXZ 5, L_00000191761a4520, L_00000191761a2580, L_00000191761a0d20, C4<>;
L_00000191761a1360 .functor MUXZ 5, L_00000191761a1040, L_00000191761a2260, L_00000191761a0c80, C4<>;
L_00000191761a1e00 .delay 5 (3000,3000,3000) L_00000191761a1e00/d;
L_00000191761a1e00/d .functor MUXZ 5, L_00000191761a1360, L_00000191761a0be0, L_00000191761a21c0, C4<>;
L_00000191761a1ae0 .cmp/eq 7, L_00000191762019d0, L_00000191761a4568;
L_00000191761a14a0 .cmp/eq 7, L_00000191762019d0, L_00000191761a45b0;
L_00000191761a23a0 .delay 1 (3000,3000,3000) L_00000191761a23a0/d;
L_00000191761a23a0/d .functor MUXZ 1, L_00000191761a4640, L_00000191761a45f8, L_0000019176113e10, C4<>;
L_00000191761a1c20 .cmp/eq 7, L_00000191762019d0, L_00000191761a4688;
L_00000191761a1f40 .cmp/eq 7, L_00000191762019d0, L_00000191761a46d0;
L_00000191761a1900 .cmp/eq 7, L_00000191762019d0, L_00000191761a4718;
L_00000191761a1b80 .cmp/eq 7, L_00000191762019d0, L_00000191761a4760;
L_00000191761a24e0 .delay 1 (3000,3000,3000) L_00000191761a24e0/d;
L_00000191761a24e0/d .functor MUXZ 1, L_00000191761a47f0, L_00000191761a47a8, L_00000191761147b0, C4<>;
L_00000191761a1540 .cmp/eq 7, L_00000191762019d0, L_00000191761a4838;
L_00000191761a15e0 .cmp/eq 7, L_00000191762019d0, L_00000191761a4880;
L_00000191761a1fe0 .cmp/eq 7, L_00000191762019d0, L_00000191761a48c8;
L_00000191761a1a40 .cmp/eq 7, L_00000191762019d0, L_00000191761a4958;
L_00000191761a1720 .cmp/eq 7, L_00000191762019d0, L_00000191761a49e8;
L_00000191761a1d60 .cmp/eq 7, L_00000191762019d0, L_00000191761a4a78;
L_00000191761a1cc0 .cmp/eq 7, L_00000191762019d0, L_00000191761a4ac0;
L_00000191761a2080 .cmp/eq 7, L_00000191762019d0, L_00000191761a4b50;
L_00000191761a2620 .functor MUXZ 3, L_00000191761a4be0, L_00000191761a4b98, L_00000191761a2080, C4<>;
L_0000019176201110 .functor MUXZ 3, L_00000191761a2620, L_00000191761a4b08, L_0000019176113c50, C4<>;
L_0000019176200710 .functor MUXZ 3, L_0000019176201110, L_00000191761a4a30, L_00000191761a1720, C4<>;
L_0000019176201cf0 .functor MUXZ 3, L_0000019176200710, L_00000191761a49a0, L_00000191761a1a40, C4<>;
L_0000019176200f30 .delay 3 (2000,2000,2000) L_0000019176200f30/d;
L_0000019176200f30/d .functor MUXZ 3, L_0000019176201cf0, L_00000191761a4910, L_0000019176114c80, C4<>;
L_0000019176201a70 .cmp/eq 7, L_00000191762019d0, L_00000191761a4c28;
L_0000019176200350 .delay 2 (2000,2000,2000) L_0000019176200350/d;
L_0000019176200350/d .functor MUXZ 2, L_00000191761a4cb8, L_00000191761a4c70, L_0000019176201a70, C4<>;
L_0000019176200df0 .cmp/eq 7, L_00000191762019d0, L_00000191761a4d00;
L_0000019176201890 .delay 2 (2000,2000,2000) L_0000019176201890/d;
L_0000019176201890/d .functor MUXZ 2, L_00000191761a4d90, L_00000191761a4d48, L_0000019176200df0, C4<>;
L_0000019176201430 .cmp/eq 7, L_00000191762019d0, L_00000191761a4dd8;
L_0000019176201930 .cmp/eq 7, L_00000191762019d0, L_00000191761a4e68;
L_0000019176200b70 .cmp/eq 7, L_00000191762019d0, L_00000191761a4eb0;
L_0000019176200e90 .functor MUXZ 2, L_00000191761a4f40, L_00000191761a4ef8, L_0000019176114a50, C4<>;
L_0000019176200530 .delay 2 (2000,2000,2000) L_0000019176200530/d;
L_0000019176200530/d .functor MUXZ 2, L_0000019176200e90, L_00000191761a4e20, L_0000019176201430, C4<>;
L_00000191762014d0 .cmp/eq 7, L_00000191762019d0, L_00000191761a4f88;
L_0000019176201570 .cmp/eq 3, L_00000191762000d0, L_00000191761a4fd0;
L_00000191762011b0 .cmp/eq 3, L_00000191762000d0, L_00000191761a5018;
L_0000019176201250 .cmp/eq 3, L_00000191762000d0, L_00000191761a5060;
L_0000019176201610 .cmp/eq 3, L_00000191762000d0, L_00000191761a50f0;
L_0000019176200fd0 .cmp/eq 3, L_00000191762000d0, L_00000191761a5138;
L_00000191762007b0 .cmp/eq 3, L_00000191762000d0, L_00000191761a5180;
L_00000191762016b0 .functor MUXZ 2, L_00000191761a5210, L_00000191761a51c8, L_0000019176113f60, C4<>;
L_0000019176201f70 .functor MUXZ 2, L_00000191762016b0, L_00000191761a50a8, L_0000019176113e80, C4<>;
L_0000019176200170 .cmp/eq 7, L_00000191762019d0, L_00000191761a5258;
L_0000019176201d90 .cmp/eq 7, L_00000191762019d0, L_00000191761a52a0;
L_0000019176200490 .functor MUXZ 2, L_00000191761a5330, L_00000191761a52e8, L_0000019176114270, C4<>;
L_00000191762005d0 .delay 2 (2000,2000,2000) L_00000191762005d0/d;
L_00000191762005d0/d .functor MUXZ 2, L_0000019176200490, L_0000019176201f70, L_00000191762014d0, C4<>;
S_0000019175fe4c30 .scope module, "data_mux" "mux_32b_4to1" 3 368, 8 3 0, S_000001917613edd0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 32 "in3";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
L_00000191761a5918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000191761954b0_0 .net/2u *"_ivl_0", 1 0, L_00000191761a5918;  1 drivers
v0000019176196e50_0 .net *"_ivl_10", 0 0, L_0000019176205500;  1 drivers
v0000019176196630_0 .net *"_ivl_12", 31 0, L_0000019176205f00;  1 drivers
v0000019176196950_0 .net *"_ivl_14", 31 0, L_0000019176204b00;  1 drivers
v0000019176196b30_0 .net *"_ivl_2", 0 0, L_0000019176206680;  1 drivers
L_00000191761a5960 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000191761968b0_0 .net/2u *"_ivl_4", 1 0, L_00000191761a5960;  1 drivers
v0000019176195f50_0 .net *"_ivl_6", 0 0, L_0000019176206360;  1 drivers
L_00000191761a59a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000019176195e10_0 .net/2u *"_ivl_8", 1 0, L_00000191761a59a8;  1 drivers
v0000019176196c70_0 .net "in0", 31 0, v00000191761974d0_0;  alias, 1 drivers
v0000019176196ef0_0 .net "in1", 31 0, v0000019176198d30_0;  alias, 1 drivers
v00000191761959b0_0 .net "in2", 31 0, v0000019176198470_0;  alias, 1 drivers
L_00000191761a59f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000191761950f0_0 .net "in3", 31 0, L_00000191761a59f0;  1 drivers
v0000019176195190_0 .net "out", 31 0, L_0000019176205460;  alias, 1 drivers
v0000019176195d70_0 .net "sel", 1 0, v0000019176198e70_0;  alias, 1 drivers
L_0000019176206680 .cmp/eq 2, v0000019176198e70_0, L_00000191761a5918;
L_0000019176206360 .cmp/eq 2, v0000019176198e70_0, L_00000191761a5960;
L_0000019176205500 .cmp/eq 2, v0000019176198e70_0, L_00000191761a59a8;
L_0000019176205f00 .functor MUXZ 32, L_00000191761a59f0, v0000019176198470_0, L_0000019176205500, C4<>;
L_0000019176204b00 .functor MUXZ 32, L_0000019176205f00, v0000019176198d30_0, L_0000019176206360, C4<>;
L_0000019176205460 .delay 32 (1000,1000,1000) L_0000019176205460/d;
L_0000019176205460/d .functor MUXZ 32, L_0000019176204b00, v00000191761974d0_0, L_0000019176206680, C4<>;
S_000001917602a3a0 .scope module, "ex_ma_reg" "EX_MA_reg" 3 304, 9 10 0, S_000001917613edd0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "ALU_RESULT";
    .port_info 1 /INPUT 5 "DEST_REG";
    .port_info 2 /INPUT 32 "PC_PLUS_4";
    .port_info 3 /INPUT 32 "IMMEDIATE";
    .port_info 4 /INPUT 2 "MEM_WRITE";
    .port_info 5 /INPUT 2 "MEM_READ";
    .port_info 6 /INPUT 2 "REG_WRITE_SEL";
    .port_info 7 /INPUT 1 "REG_WRITE_ENABLE";
    .port_info 8 /INPUT 1 "PC_SEL";
    .port_info 9 /INPUT 1 "CLK";
    .port_info 10 /INPUT 1 "RESET";
    .port_info 11 /OUTPUT 32 "OUT_ALU_RESULT";
    .port_info 12 /OUTPUT 5 "OUT_DEST_REG";
    .port_info 13 /OUTPUT 32 "OUT_PC_PLUS_4";
    .port_info 14 /OUTPUT 32 "OUT_IMMEDIATE";
    .port_info 15 /OUTPUT 2 "OUT_MEM_WRITE";
    .port_info 16 /OUTPUT 2 "OUT_MEM_READ";
    .port_info 17 /OUTPUT 2 "OUT_REG_WRITE_SEL";
    .port_info 18 /OUTPUT 1 "OUT_REG_WRITE_ENABLE";
    .port_info 19 /OUTPUT 1 "OUT_PC_SEL";
v00000191761966d0_0 .net "ALU_RESULT", 31 0, v000001917612efe0_0;  alias, 1 drivers
v0000019176196bd0_0 .net "CLK", 0 0, v00000191761a2d00_0;  alias, 1 drivers
v0000019176195230_0 .net "DEST_REG", 4 0, v0000019176198150_0;  alias, 1 drivers
v0000019176195910_0 .net "IMMEDIATE", 31 0, v00000191761981f0_0;  alias, 1 drivers
v0000019176195550_0 .net "MEM_READ", 1 0, v0000019176198dd0_0;  alias, 1 drivers
v0000019176195cd0_0 .net "MEM_WRITE", 1 0, v0000019176197b10_0;  alias, 1 drivers
v0000019176195870_0 .var "OUT_ALU_RESULT", 31 0;
v00000191761952d0_0 .var "OUT_DEST_REG", 4 0;
v0000019176195690_0 .var "OUT_IMMEDIATE", 31 0;
v0000019176195ff0_0 .var "OUT_MEM_READ", 1 0;
v0000019176195370_0 .var "OUT_MEM_WRITE", 1 0;
v00000191761969f0_0 .var "OUT_PC_PLUS_4", 31 0;
v0000019176195af0_0 .var "OUT_PC_SEL", 0 0;
v0000019176195730_0 .var "OUT_REG_WRITE_ENABLE", 0 0;
v0000019176196090_0 .var "OUT_REG_WRITE_SEL", 1 0;
v00000191761955f0_0 .net "PC_PLUS_4", 31 0, v0000019176198790_0;  alias, 1 drivers
v0000019176195410_0 .net "PC_SEL", 0 0, v000001917618fde0_0;  alias, 1 drivers
v00000191761957d0_0 .net "REG_WRITE_ENABLE", 0 0, v00000191761976b0_0;  alias, 1 drivers
v0000019176196770_0 .net "REG_WRITE_SEL", 1 0, v00000191761997d0_0;  alias, 1 drivers
v0000019176196270_0 .net "RESET", 0 0, v00000191761a0140_0;  alias, 1 drivers
E_000001917611c0e0 .event posedge, v0000019176196270_0, v0000019176196bd0_0;
S_000001917602a530 .scope module, "forwarding_unit" "forwarding_unit" 3 126, 10 3 0, S_000001917613edd0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "rs1_data_id";
    .port_info 1 /INPUT 32 "rs2_data_id";
    .port_info 2 /INPUT 32 "alu_result_ex";
    .port_info 3 /INPUT 32 "alu_result_ma";
    .port_info 4 /INPUT 32 "reg_write_data_wb";
    .port_info 5 /INPUT 2 "forward_rs1";
    .port_info 6 /INPUT 2 "forward_rs2";
    .port_info 7 /OUTPUT 32 "rs1_data_forwarded";
    .port_info 8 /OUTPUT 32 "rs2_data_forwarded";
v0000019176195b90_0 .net "alu_result_ex", 31 0, v000001917612efe0_0;  alias, 1 drivers
v0000019176196450_0 .net "alu_result_ma", 31 0, v0000019176195870_0;  alias, 1 drivers
v0000019176196130_0 .net "forward_rs1", 1 0, v000001917619a1d0_0;  alias, 1 drivers
v0000019176195c30_0 .net "forward_rs2", 1 0, v000001917619ab30_0;  alias, 1 drivers
v00000191761961d0_0 .net "reg_write_data_wb", 31 0, L_0000019176205460;  alias, 1 drivers
v0000019176196810_0 .var "rs1_data_forwarded", 31 0;
v0000019176199c30_0 .net "rs1_data_id", 31 0, L_0000019176114b30;  alias, 1 drivers
v000001917619a810_0 .var "rs2_data_forwarded", 31 0;
v000001917619a310_0 .net "rs2_data_id", 31 0, L_0000019176113da0;  alias, 1 drivers
E_000001917611c520/0 .event anyedge, v0000019176196130_0, v0000019176199c30_0, v000001917612efe0_0, v0000019176195870_0;
E_000001917611c520/1 .event anyedge, v0000019176195190_0, v0000019176195c30_0, v000001917619a310_0;
E_000001917611c520 .event/or E_000001917611c520/0, E_000001917611c520/1;
S_0000019176037430 .scope module, "hazard_control_unit" "hazard_control_unit" 3 140, 11 3 0, S_000001917613edd0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "stall_pipeline";
    .port_info 1 /INPUT 2 "branch_jump_ex";
    .port_info 2 /INPUT 1 "pc_sel_ex";
    .port_info 3 /OUTPUT 1 "if_id_enable";
    .port_info 4 /OUTPUT 1 "id_ex_enable";
    .port_info 5 /OUTPUT 1 "pc_enable";
    .port_info 6 /OUTPUT 1 "flush_if_id";
    .port_info 7 /OUTPUT 1 "flush_id_ex";
v000001917619a590_0 .net "branch_jump_ex", 1 0, v0000019176199730_0;  alias, 1 drivers
v000001917619a090_0 .var "flush_id_ex", 0 0;
v0000019176199d70_0 .var "flush_if_id", 0 0;
v0000019176199ff0_0 .var "id_ex_enable", 0 0;
v000001917619adb0_0 .var "if_id_enable", 0 0;
v0000019176199870_0 .var "pc_enable", 0 0;
v000001917619aa90_0 .net "pc_sel_ex", 0 0, v000001917618fde0_0;  alias, 1 drivers
v0000019176199cd0_0 .net "stall_pipeline", 0 0, v0000019176199e10_0;  alias, 1 drivers
E_000001917611c6e0 .event anyedge, v0000019176199cd0_0, v000001917618f660_0, v000001917618fde0_0;
S_00000191760375c0 .scope module, "hazard_detection_unit" "hazard_detection_unit" 3 109, 12 3 0, S_000001917613edd0;
 .timescale -9 -10;
    .port_info 0 /INPUT 5 "rs1_id";
    .port_info 1 /INPUT 5 "rs2_id";
    .port_info 2 /INPUT 5 "rd_ex";
    .port_info 3 /INPUT 5 "rd_ma";
    .port_info 4 /INPUT 5 "rd_wb";
    .port_info 5 /INPUT 1 "reg_write_enable_ex";
    .port_info 6 /INPUT 1 "reg_write_enable_ma";
    .port_info 7 /INPUT 1 "reg_write_enable_wb";
    .port_info 8 /INPUT 1 "is_load_ex";
    .port_info 9 /OUTPUT 1 "stall_pipeline";
    .port_info 10 /OUTPUT 2 "forward_rs1";
    .port_info 11 /OUTPUT 2 "forward_rs2";
v000001917619a1d0_0 .var "forward_rs1", 1 0;
v000001917619ab30_0 .var "forward_rs2", 1 0;
v000001917619aef0_0 .net "is_load_ex", 0 0, v0000019176197cf0_0;  alias, 1 drivers
v0000019176199910_0 .net "rd_ex", 4 0, v0000019176198150_0;  alias, 1 drivers
v00000191761999b0_0 .net "rd_ma", 4 0, v00000191761952d0_0;  alias, 1 drivers
v0000019176199af0_0 .net "rd_wb", 4 0, v0000019176197610_0;  alias, 1 drivers
v000001917619a9f0_0 .net "reg_write_enable_ex", 0 0, v00000191761976b0_0;  alias, 1 drivers
v0000019176199b90_0 .net "reg_write_enable_ma", 0 0, v0000019176195730_0;  alias, 1 drivers
v0000019176199a50_0 .net "reg_write_enable_wb", 0 0, v0000019176199550_0;  alias, 1 drivers
v000001917619a770_0 .net "rs1_id", 4 0, L_00000191761a08c0;  alias, 1 drivers
v000001917619a8b0_0 .net "rs2_id", 4 0, L_00000191761a0aa0;  alias, 1 drivers
v0000019176199e10_0 .var "stall_pipeline", 0 0;
E_000001917611c8e0/0 .event anyedge, v000001917619a770_0, v0000019176195230_0, v00000191761952d0_0, v0000019176199af0_0;
E_000001917611c8e0/1 .event anyedge, v00000191761957d0_0, v0000019176195730_0, v0000019176199a50_0, v000001917619a8b0_0;
E_000001917611c8e0/2 .event anyedge, v000001917619aef0_0;
E_000001917611c8e0 .event/or E_000001917611c8e0/0, E_000001917611c8e0/1, E_000001917611c8e0/2;
S_0000019176034f20 .scope autofunction.vec4.s2, "check_hazard" "check_hazard" 12 25, 12 25 0, S_00000191760375c0;
 .timescale -9 -10;
; Variable check_hazard is vec4 return value of scope S_0000019176034f20
v000001917619a450_0 .var "rd_ex", 4 0;
v000001917619a630_0 .var "rd_ma", 4 0;
v000001917619a4f0_0 .var "rd_wb", 4 0;
v000001917619a270_0 .var "reg_write_enable_ex", 0 0;
v000001917619a6d0_0 .var "reg_write_enable_ma", 0 0;
v000001917619a130_0 .var "reg_write_enable_wb", 0 0;
v000001917619ae50_0 .var "rs_addr", 4 0;
TD_hazard_test_with_memory.cpu_inst.hazard_detection_unit.check_hazard ;
    %load/vec4 v000001917619ae50_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v000001917619a270_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v000001917619ae50_0;
    %load/vec4 v000001917619a450_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to check_hazard (store_vec4_to_lval)
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001917619a6d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.7, 9;
    %load/vec4 v000001917619ae50_0;
    %load/vec4 v000001917619a630_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 2, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to check_hazard (store_vec4_to_lval)
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v000001917619a130_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.10, 9;
    %load/vec4 v000001917619ae50_0;
    %load/vec4 v000001917619a4f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 3, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to check_hazard (store_vec4_to_lval)
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 0, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to check_hazard (store_vec4_to_lval)
T_0.9 ;
T_0.6 ;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to check_hazard (store_vec4_to_lval)
T_0.1 ;
    %end;
S_00000191760350b0 .scope module, "id_ex_reg" "ID_EX_reg" 3 239, 13 9 0, S_000001917613edd0;
 .timescale -9 -10;
    .port_info 0 /INPUT 5 "DEST_REG";
    .port_info 1 /INPUT 32 "PC_PLUS_4";
    .port_info 2 /INPUT 32 "READ_DATA1";
    .port_info 3 /INPUT 32 "READ_DATA2";
    .port_info 4 /INPUT 32 "IMMEDIATE";
    .port_info 5 /INPUT 5 "ALU_OP";
    .port_info 6 /INPUT 2 "BRANCH_JUMP";
    .port_info 7 /INPUT 1 "OP_SEL";
    .port_info 8 /INPUT 2 "MEM_WRITE";
    .port_info 9 /INPUT 2 "MEM_READ";
    .port_info 10 /INPUT 2 "REG_WRITE_SEL";
    .port_info 11 /INPUT 1 "REG_WRITE_ENABLE";
    .port_info 12 /INPUT 1 "IS_LOAD";
    .port_info 13 /INPUT 1 "CLK";
    .port_info 14 /INPUT 1 "RESET";
    .port_info 15 /INPUT 1 "ENABLE";
    .port_info 16 /INPUT 1 "FLUSH";
    .port_info 17 /OUTPUT 5 "OUT_DEST_REG";
    .port_info 18 /OUTPUT 32 "OUT_PC_PLUS_4";
    .port_info 19 /OUTPUT 32 "OUT_READ_DATA1";
    .port_info 20 /OUTPUT 32 "OUT_READ_DATA2";
    .port_info 21 /OUTPUT 32 "OUT_IMMEDIATE";
    .port_info 22 /OUTPUT 5 "OUT_ALU_OP";
    .port_info 23 /OUTPUT 2 "OUT_BRANCH_JUMP";
    .port_info 24 /OUTPUT 1 "OUT_OP_SEL";
    .port_info 25 /OUTPUT 2 "OUT_MEM_WRITE";
    .port_info 26 /OUTPUT 2 "OUT_MEM_READ";
    .port_info 27 /OUTPUT 2 "OUT_REG_WRITE_SEL";
    .port_info 28 /OUTPUT 1 "OUT_REG_WRITE_ENABLE";
    .port_info 29 /OUTPUT 1 "OUT_IS_LOAD";
v0000019176199eb0_0 .net "ALU_OP", 4 0, L_00000191761a1e00;  alias, 1 drivers
v000001917619abd0_0 .net "BRANCH_JUMP", 1 0, L_00000191762005d0;  alias, 1 drivers
v000001917619a3b0_0 .net "CLK", 0 0, v00000191761a2d00_0;  alias, 1 drivers
v000001917619ac70_0 .net "DEST_REG", 4 0, L_00000191762002b0;  1 drivers
v000001917619ad10_0 .net "ENABLE", 0 0, v0000019176199ff0_0;  alias, 1 drivers
v0000019176199f50_0 .net "FLUSH", 0 0, v000001917619a090_0;  alias, 1 drivers
v0000019176197390_0 .net "IMMEDIATE", 31 0, v000001917619c450_0;  alias, 1 drivers
v00000191761988d0_0 .net "IS_LOAD", 0 0, o0000019176142e38;  alias, 0 drivers
v00000191761980b0_0 .net "MEM_READ", 1 0, L_0000019176201890;  alias, 1 drivers
v0000019176198010_0 .net "MEM_WRITE", 1 0, L_0000019176200350;  alias, 1 drivers
v0000019176198970_0 .net "OP_SEL", 0 0, L_00000191761a24e0;  alias, 1 drivers
v0000019176197930_0 .var "OUT_ALU_OP", 4 0;
v0000019176199730_0 .var "OUT_BRANCH_JUMP", 1 0;
v0000019176198150_0 .var "OUT_DEST_REG", 4 0;
v00000191761981f0_0 .var "OUT_IMMEDIATE", 31 0;
v0000019176197cf0_0 .var "OUT_IS_LOAD", 0 0;
v0000019176198dd0_0 .var "OUT_MEM_READ", 1 0;
v0000019176197b10_0 .var "OUT_MEM_WRITE", 1 0;
v0000019176197430_0 .var "OUT_OP_SEL", 0 0;
v0000019176198790_0 .var "OUT_PC_PLUS_4", 31 0;
v0000019176199410_0 .var "OUT_READ_DATA1", 31 0;
v0000019176197750_0 .var "OUT_READ_DATA2", 31 0;
v00000191761976b0_0 .var "OUT_REG_WRITE_ENABLE", 0 0;
v00000191761997d0_0 .var "OUT_REG_WRITE_SEL", 1 0;
v00000191761994b0_0 .net "PC_PLUS_4", 31 0, v0000019176198650_0;  alias, 1 drivers
v0000019176198bf0_0 .net "READ_DATA1", 31 0, v0000019176196810_0;  alias, 1 drivers
v00000191761990f0_0 .net "READ_DATA2", 31 0, v000001917619a810_0;  alias, 1 drivers
v0000019176199370_0 .net "REG_WRITE_ENABLE", 0 0, L_00000191761a23a0;  alias, 1 drivers
v00000191761983d0_0 .net "REG_WRITE_SEL", 1 0, L_0000019176200530;  alias, 1 drivers
v00000191761979d0_0 .net "RESET", 0 0, v00000191761a0140_0;  alias, 1 drivers
S_0000019175fda840 .scope module, "if_id_reg" "IF_ID_reg" 3 185, 14 10 0, S_000001917613edd0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "INSTRUCTION";
    .port_info 1 /INPUT 32 "PC_PLUS_4";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
    .port_info 4 /INPUT 1 "ENABLE";
    .port_info 5 /INPUT 1 "FLUSH";
    .port_info 6 /OUTPUT 32 "OUT_INSTRUCTION";
    .port_info 7 /OUTPUT 32 "OUT_PC_PLUS_4";
v00000191761977f0_0 .net "CLK", 0 0, v00000191761a2d00_0;  alias, 1 drivers
v0000019176197d90_0 .net "ENABLE", 0 0, v000001917619adb0_0;  alias, 1 drivers
v0000019176199050_0 .net "FLUSH", 0 0, v0000019176199d70_0;  alias, 1 drivers
v0000019176199190_0 .net "INSTRUCTION", 31 0, L_0000019176115230;  alias, 1 drivers
v0000019176198c90_0 .var "OUT_INSTRUCTION", 31 0;
v0000019176198650_0 .var "OUT_PC_PLUS_4", 31 0;
v00000191761986f0_0 .net "PC_PLUS_4", 31 0, v0000019176198290_0;  alias, 1 drivers
v00000191761995f0_0 .net "RESET", 0 0, v00000191761a0140_0;  alias, 1 drivers
S_0000019175ffffb0 .scope module, "ma_wb_reg" "MA_WB_reg" 3 347, 15 9 0, S_000001917613edd0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "ALU_RESULT";
    .port_info 1 /INPUT 5 "DEST_REG";
    .port_info 2 /INPUT 32 "PC_PLUS_4";
    .port_info 3 /INPUT 32 "DATA_OUT";
    .port_info 4 /INPUT 2 "REG_WRITE_SEL";
    .port_info 5 /INPUT 1 "REG_WRITE_ENABLE";
    .port_info 6 /INPUT 1 "CLK";
    .port_info 7 /INPUT 1 "RESET";
    .port_info 8 /OUTPUT 32 "OUT_ALU_RESULT";
    .port_info 9 /OUTPUT 5 "OUT_DEST_REG";
    .port_info 10 /OUTPUT 32 "OUT_PC_PLUS_4";
    .port_info 11 /OUTPUT 32 "OUT_DATA_OUT";
    .port_info 12 /OUTPUT 2 "OUT_REG_WRITE_SEL";
    .port_info 13 /OUTPUT 1 "OUT_REG_WRITE_ENABLE";
v0000019176197a70_0 .net "ALU_RESULT", 31 0, v0000019176195870_0;  alias, 1 drivers
v0000019176198830_0 .net "CLK", 0 0, v00000191761a2d00_0;  alias, 1 drivers
v0000019176197110_0 .net "DATA_OUT", 31 0, L_0000019176115310;  alias, 1 drivers
v0000019176198b50_0 .net "DEST_REG", 4 0, v00000191761952d0_0;  alias, 1 drivers
v0000019176198d30_0 .var "OUT_ALU_RESULT", 31 0;
v0000019176198470_0 .var "OUT_DATA_OUT", 31 0;
v0000019176197610_0 .var "OUT_DEST_REG", 4 0;
v00000191761974d0_0 .var "OUT_PC_PLUS_4", 31 0;
v0000019176199550_0 .var "OUT_REG_WRITE_ENABLE", 0 0;
v0000019176198e70_0 .var "OUT_REG_WRITE_SEL", 1 0;
v0000019176198a10_0 .net "PC_PLUS_4", 31 0, L_0000019176205320;  alias, 1 drivers
v0000019176199690_0 .net "REG_WRITE_ENABLE", 0 0, v0000019176195730_0;  alias, 1 drivers
v0000019176199230_0 .net "REG_WRITE_SEL", 1 0, v0000019176196090_0;  alias, 1 drivers
v0000019176198ab0_0 .net "RESET", 0 0, v00000191761a0140_0;  alias, 1 drivers
S_0000019176000140 .scope module, "pc" "pc" 3 173, 16 3 0, S_000001917613edd0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /OUTPUT 32 "pc_out";
v0000019176197570_0 .net "clk", 0 0, v00000191761a2d00_0;  alias, 1 drivers
v0000019176198f10_0 .net "enable", 0 0, v0000019176199870_0;  alias, 1 drivers
v0000019176197ed0_0 .net "pc_in", 31 0, L_00000191761a0b40;  alias, 1 drivers
v0000019176198290_0 .var "pc_out", 31 0;
v0000019176197890_0 .net "reset", 0 0, v00000191761a0140_0;  alias, 1 drivers
S_0000019175feda60 .scope module, "pc_adder" "pc_adder_32b" 3 167, 17 5 0, S_000001917613edd0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "pc_in";
    .port_info 1 /OUTPUT 32 "pc_out";
L_00000191761a4058 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000019176198fb0_0 .net/2u *"_ivl_0", 31 0, L_00000191761a4058;  1 drivers
v0000019176197f70_0 .net "pc_in", 31 0, v0000019176198290_0;  alias, 1 drivers
v0000019176197bb0_0 .net "pc_out", 31 0, L_00000191761a10e0;  alias, 1 drivers
L_00000191761a10e0 .delay 32 (1000,1000,1000) L_00000191761a10e0/d;
L_00000191761a10e0/d .arith/sum 32, v0000019176198290_0, L_00000191761a4058;
S_000001917619bb60 .scope module, "pc_adder_ma" "pc_adder_32b" 3 330, 17 5 0, S_000001917613edd0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "pc_in";
    .port_info 1 /OUTPUT 32 "pc_out";
L_00000191761a5888 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000019176197c50_0 .net/2u *"_ivl_0", 31 0, L_00000191761a5888;  1 drivers
v0000019176197e30_0 .net "pc_in", 31 0, v00000191761969f0_0;  alias, 1 drivers
v0000019176197070_0 .net "pc_out", 31 0, L_0000019176205320;  alias, 1 drivers
L_0000019176205320 .delay 32 (1000,1000,1000) L_0000019176205320/d;
L_0000019176205320/d .arith/sum 32, v00000191761969f0_0, L_00000191761a5888;
S_000001917619bcf0 .scope module, "pc_mux" "mux_32b_2to1" 3 159, 5 3 0, S_000001917613edd0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v00000191761992d0_0 .net "in0", 31 0, L_00000191761a10e0;  alias, 1 drivers
v0000019176198330_0 .net "in1", 31 0, L_0000019176206860;  alias, 1 drivers
v00000191761971b0_0 .net "out", 31 0, L_00000191761a0b40;  alias, 1 drivers
v0000019176197250_0 .net "sel", 0 0, v0000019176195af0_0;  alias, 1 drivers
L_00000191761a0b40 .delay 32 (1000,1000,1000) L_00000191761a0b40/d;
L_00000191761a0b40/d .functor MUXZ 32, L_00000191761a10e0, L_0000019176206860, v0000019176195af0_0, C4<>;
S_000001917619b200 .scope module, "pc_offset_adder" "adder_32b" 3 335, 18 3 0, S_000001917613edd0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
v00000191761972f0_0 .net *"_ivl_0", 31 0, L_00000191762049c0;  1 drivers
L_00000191761a58d0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000019176198510_0 .net/2u *"_ivl_2", 31 0, L_00000191761a58d0;  1 drivers
v00000191761985b0_0 .net "a", 31 0, v00000191761969f0_0;  alias, 1 drivers
v000001917619c950_0 .net "b", 31 0, v0000019176195690_0;  alias, 1 drivers
v000001917619e2f0_0 .net "sum", 31 0, L_0000019176206860;  alias, 1 drivers
L_00000191762049c0 .arith/sum 32, v00000191761969f0_0, v0000019176195690_0;
L_0000019176206860 .arith/sum 32, L_00000191762049c0, L_00000191761a58d0;
S_000001917619b9d0 .scope module, "reg_file" "reg_file" 3 200, 19 3 0, S_000001917613edd0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "WRITE_DATA";
    .port_info 1 /OUTPUT 32 "DATA_OUT1";
    .port_info 2 /OUTPUT 32 "DATA_OUT2";
    .port_info 3 /INPUT 5 "WRITE_ADDR";
    .port_info 4 /INPUT 5 "OUT_ADDR1";
    .port_info 5 /INPUT 5 "OUT_ADDR2";
    .port_info 6 /INPUT 1 "WRITE_ENABLE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_0000019176114b30/d .functor BUFZ 32, L_00000191761a0f00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000019176114b30 .delay 32 (2000,2000,2000) L_0000019176114b30/d;
L_0000019176113da0/d .functor BUFZ 32, L_00000191761a17c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000019176113da0 .delay 32 (2000,2000,2000) L_0000019176113da0/d;
v000001917619d710_0 .net "CLK", 0 0, v00000191761a2d00_0;  alias, 1 drivers
v000001917619d2b0_0 .net "DATA_OUT1", 31 0, L_0000019176114b30;  alias, 1 drivers
v000001917619c090_0 .net "DATA_OUT2", 31 0, L_0000019176113da0;  alias, 1 drivers
v000001917619c6d0_0 .net "OUT_ADDR1", 4 0, L_00000191761a08c0;  alias, 1 drivers
v000001917619e250_0 .net "OUT_ADDR2", 4 0, L_00000191761a0aa0;  alias, 1 drivers
v000001917619dad0 .array "REGISTERS", 0 31, 31 0;
v000001917619d990_0 .net "RESET", 0 0, v00000191761a0140_0;  alias, 1 drivers
v000001917619d850_0 .net "WRITE_ADDR", 4 0, v0000019176197610_0;  alias, 1 drivers
v000001917619db70_0 .net "WRITE_DATA", 31 0, L_0000019176205460;  alias, 1 drivers
v000001917619d5d0_0 .net "WRITE_ENABLE", 0 0, v0000019176199550_0;  alias, 1 drivers
v000001917619dd50_0 .net *"_ivl_0", 31 0, L_00000191761a0f00;  1 drivers
v000001917619d8f0_0 .net *"_ivl_10", 6 0, L_00000191761a1ea0;  1 drivers
L_00000191761a40e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001917619df30_0 .net *"_ivl_13", 1 0, L_00000191761a40e8;  1 drivers
v000001917619d0d0_0 .net *"_ivl_2", 6 0, L_00000191761a2760;  1 drivers
L_00000191761a40a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001917619d3f0_0 .net *"_ivl_5", 1 0, L_00000191761a40a0;  1 drivers
v000001917619d170_0 .net *"_ivl_8", 31 0, L_00000191761a17c0;  1 drivers
v000001917619d670_0 .var/i "i", 31 0;
E_000001917611bd60 .event negedge, v0000019176196bd0_0;
L_00000191761a0f00 .array/port v000001917619dad0, L_00000191761a2760;
L_00000191761a2760 .concat [ 5 2 0 0], L_00000191761a08c0, L_00000191761a40a0;
L_00000191761a17c0 .array/port v000001917619dad0, L_00000191761a1ea0;
L_00000191761a1ea0 .concat [ 5 2 0 0], L_00000191761a0aa0, L_00000191761a40e8;
S_000001917619b390 .scope module, "sign_extender" "sign_extender" 3 228, 20 3 0, S_000001917613edd0;
 .timescale -9 -10;
    .port_info 0 /INPUT 25 "instr_25";
    .port_info 1 /INPUT 3 "imm_sel";
    .port_info 2 /OUTPUT 32 "imm_out";
v000001917619e4d0_0 .net *"_ivl_11", 0 0, L_0000019176201ed0;  1 drivers
v000001917619dfd0_0 .net *"_ivl_13", 5 0, L_0000019176201070;  1 drivers
v000001917619e6b0_0 .net *"_ivl_15", 3 0, L_0000019176201750;  1 drivers
L_00000191761a5378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001917619e430_0 .net/2u *"_ivl_16", 0 0, L_00000191761a5378;  1 drivers
v000001917619e1b0_0 .net *"_ivl_21", 19 0, L_00000191762017f0;  1 drivers
L_00000191761a53c0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001917619cbd0_0 .net/2u *"_ivl_22", 11 0, L_00000191761a53c0;  1 drivers
v000001917619e570_0 .net *"_ivl_27", 0 0, L_0000019176201bb0;  1 drivers
v000001917619c130_0 .net *"_ivl_29", 7 0, L_0000019176201c50;  1 drivers
v000001917619cf90_0 .net *"_ivl_3", 6 0, L_0000019176200670;  1 drivers
v000001917619e070_0 .net *"_ivl_31", 0 0, L_0000019176201e30;  1 drivers
v000001917619d030_0 .net *"_ivl_33", 9 0, L_0000019176200c10;  1 drivers
L_00000191761a5408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001917619da30_0 .net/2u *"_ivl_34", 0 0, L_00000191761a5408;  1 drivers
v000001917619c1d0_0 .net *"_ivl_5", 4 0, L_00000191762003f0;  1 drivers
v000001917619d350_0 .net *"_ivl_9", 0 0, L_0000019176200ad0;  1 drivers
v000001917619e110_0 .net "imm_b", 12 0, L_0000019176200990;  1 drivers
v000001917619c270_0 .net "imm_i", 11 0, L_0000019176200850;  1 drivers
v000001917619c3b0_0 .net "imm_j", 20 0, L_0000019176200a30;  1 drivers
v000001917619c450_0 .var "imm_out", 31 0;
v000001917619c310_0 .net "imm_s", 11 0, L_00000191762008f0;  1 drivers
v000001917619c810_0 .net "imm_sel", 2 0, L_0000019176200f30;  alias, 1 drivers
v000001917619e390_0 .net "imm_u", 31 0, L_0000019176201b10;  1 drivers
v000001917619c8b0_0 .net "instr_25", 24 0, L_0000019176200210;  1 drivers
E_000001917611be60/0 .event anyedge, v0000019176196db0_0, v000001917619c270_0, v000001917619c310_0, v000001917619e110_0;
E_000001917611be60/1 .event anyedge, v000001917619e390_0, v000001917619c3b0_0;
E_000001917611be60 .event/or E_000001917611be60/0, E_000001917611be60/1;
L_0000019176200850 .part L_0000019176200210, 13, 12;
L_0000019176200670 .part L_0000019176200210, 18, 7;
L_00000191762003f0 .part L_0000019176200210, 0, 5;
L_00000191762008f0 .concat [ 5 7 0 0], L_00000191762003f0, L_0000019176200670;
L_0000019176200ad0 .part L_0000019176200210, 24, 1;
L_0000019176201ed0 .part L_0000019176200210, 0, 1;
L_0000019176201070 .part L_0000019176200210, 18, 6;
L_0000019176201750 .part L_0000019176200210, 1, 4;
LS_0000019176200990_0_0 .concat [ 1 4 6 1], L_00000191761a5378, L_0000019176201750, L_0000019176201070, L_0000019176201ed0;
LS_0000019176200990_0_4 .concat [ 1 0 0 0], L_0000019176200ad0;
L_0000019176200990 .concat [ 12 1 0 0], LS_0000019176200990_0_0, LS_0000019176200990_0_4;
L_00000191762017f0 .part L_0000019176200210, 5, 20;
L_0000019176201b10 .concat [ 12 20 0 0], L_00000191761a53c0, L_00000191762017f0;
L_0000019176201bb0 .part L_0000019176200210, 24, 1;
L_0000019176201c50 .part L_0000019176200210, 5, 8;
L_0000019176201e30 .part L_0000019176200210, 13, 1;
L_0000019176200c10 .part L_0000019176200210, 14, 10;
LS_0000019176200a30_0_0 .concat [ 1 10 1 8], L_00000191761a5408, L_0000019176200c10, L_0000019176201e30, L_0000019176201c50;
LS_0000019176200a30_0_4 .concat [ 1 0 0 0], L_0000019176201bb0;
L_0000019176200a30 .concat [ 20 1 0 0], LS_0000019176200a30_0_0, LS_0000019176200a30_0_4;
S_000001917619be80 .scope function.vec4.s32, "decode_instruction" "decode_instruction" 2 70, 2 70 0, S_0000019176132db0;
 .timescale -9 -10;
; Variable decode_instruction is vec4 return value of scope S_000001917619be80
v00000191761a2bc0_0 .var "instr", 31 0;
TD_hazard_test_with_memory.decode_instruction ;
    %load/vec4 v00000191761a2bc0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %pushi/vec4 1852798830, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to decode_instruction (store_vec4_to_lval)
    %jmp T_1.18;
T_1.11 ;
    %pushi/vec4 1954115685, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to decode_instruction (store_vec4_to_lval)
    %jmp T_1.18;
T_1.12 ;
    %pushi/vec4 1954115685, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to decode_instruction (store_vec4_to_lval)
    %jmp T_1.18;
T_1.13 ;
    %pushi/vec4 1954115685, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to decode_instruction (store_vec4_to_lval)
    %jmp T_1.18;
T_1.14 ;
    %pushi/vec4 1954115685, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to decode_instruction (store_vec4_to_lval)
    %jmp T_1.18;
T_1.15 ;
    %pushi/vec4 1954115685, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to decode_instruction (store_vec4_to_lval)
    %jmp T_1.18;
T_1.16 ;
    %pushi/vec4 1954115685, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to decode_instruction (store_vec4_to_lval)
    %jmp T_1.18;
T_1.18 ;
    %pop/vec4 1;
    %end;
S_000001917619b070 .scope function.vec4.s32, "get_forwarding_source" "get_forwarding_source" 2 151, 2 151 0, S_0000019176132db0;
 .timescale -9 -10;
v00000191761a3340_0 .var "forward_signal", 1 0;
; Variable get_forwarding_source is vec4 return value of scope S_000001917619b070
TD_hazard_test_with_memory.get_forwarding_source ;
    %load/vec4 v00000191761a3340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %pushi/vec4 1852798830, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_forwarding_source (store_vec4_to_lval)
    %jmp T_2.24;
T_2.19 ;
    %pushi/vec4 1315925605, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_forwarding_source (store_vec4_to_lval)
    %jmp T_2.24;
T_2.20 ;
    %pushi/vec4 1952540517, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_forwarding_source (store_vec4_to_lval)
    %jmp T_2.24;
T_2.21 ;
    %pushi/vec4 1952540517, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_forwarding_source (store_vec4_to_lval)
    %jmp T_2.24;
T_2.22 ;
    %pushi/vec4 1952540517, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_forwarding_source (store_vec4_to_lval)
    %jmp T_2.24;
T_2.24 ;
    %pop/vec4 1;
    %end;
S_000001917619b520 .scope function.vec4.s32, "get_instruction_name" "get_instruction_name" 2 86, 2 86 0, S_0000019176132db0;
 .timescale -9 -10;
; Variable get_instruction_name is vec4 return value of scope S_000001917619b520
v00000191761a33e0_0 .var "instr", 31 0;
TD_hazard_test_with_memory.get_instruction_name ;
    %load/vec4 v00000191761a33e0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %pushi/vec4 1313822542, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.33;
T_3.25 ;
    %load/vec4 v00000191761a33e0_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %jmp T_3.42;
T_3.34 ;
    %pushi/vec4 4277316, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.42;
T_3.35 ;
    %pushi/vec4 5459020, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.42;
T_3.36 ;
    %pushi/vec4 5459028, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.42;
T_3.37 ;
    %pushi/vec4 1397511253, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.42;
T_3.38 ;
    %pushi/vec4 5787474, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.42;
T_3.39 ;
    %pushi/vec4 5460556, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.42;
T_3.40 ;
    %pushi/vec4 20306, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.42;
T_3.41 ;
    %pushi/vec4 4279876, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.42;
T_3.42 ;
    %pop/vec4 1;
    %jmp T_3.33;
T_3.26 ;
    %load/vec4 v00000191761a33e0_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.44, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.46, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.47, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.48, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.49, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %jmp T_3.51;
T_3.43 ;
    %pushi/vec4 1094992969, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.51;
T_3.44 ;
    %pushi/vec4 1397511241, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.51;
T_3.45 ;
    %pushi/vec4 1280592213, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.51;
T_3.46 ;
    %pushi/vec4 1481593417, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.51;
T_3.47 ;
    %pushi/vec4 5198409, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.51;
T_3.48 ;
    %pushi/vec4 1095648329, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.51;
T_3.49 ;
    %pushi/vec4 1397509193, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.51;
T_3.50 ;
    %load/vec4 v00000191761a33e0_0;
    %parti/s 7, 25, 6;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_3.52, 4;
    %pushi/vec4 1397902409, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.53;
T_3.52 ;
    %pushi/vec4 1397899593, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
T_3.53 ;
    %jmp T_3.51;
T_3.51 ;
    %pop/vec4 1;
    %jmp T_3.33;
T_3.27 ;
    %load/vec4 v00000191761a33e0_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.54, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.55, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.56, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.57, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.58, 6;
    %jmp T_3.59;
T_3.54 ;
    %pushi/vec4 19522, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.59;
T_3.55 ;
    %pushi/vec4 19528, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.59;
T_3.56 ;
    %pushi/vec4 19543, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.59;
T_3.57 ;
    %pushi/vec4 4997717, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 4999253, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.59;
T_3.59 ;
    %pop/vec4 1;
    %jmp T_3.33;
T_3.28 ;
    %load/vec4 v00000191761a33e0_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.60, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %jmp T_3.63;
T_3.60 ;
    %pushi/vec4 21314, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.63;
T_3.61 ;
    %pushi/vec4 21320, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.63;
T_3.62 ;
    %pushi/vec4 21335, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.63;
T_3.63 ;
    %pop/vec4 1;
    %jmp T_3.33;
T_3.29 ;
    %load/vec4 v00000191761a33e0_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.65, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.66, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.67, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.68, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.69, 6;
    %jmp T_3.70;
T_3.64 ;
    %pushi/vec4 4343121, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.70;
T_3.65 ;
    %pushi/vec4 4345413, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.70;
T_3.66 ;
    %pushi/vec4 4344916, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.70;
T_3.67 ;
    %pushi/vec4 4343621, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.70;
T_3.68 ;
    %pushi/vec4 1112298581, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.70;
T_3.69 ;
    %pushi/vec4 1111967061, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.70;
T_3.70 ;
    %pop/vec4 1;
    %jmp T_3.33;
T_3.30 ;
    %pushi/vec4 4866380, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.33;
T_3.31 ;
    %pushi/vec4 1245793362, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.33;
T_3.33 ;
    %pop/vec4 1;
    %end;
S_000001917619b6b0 .scope function.vec4.s32, "get_phase_description" "get_phase_description" 2 165, 2 165 0, S_0000019176132db0;
 .timescale -9 -10;
; Variable get_phase_description is vec4 return value of scope S_000001917619b6b0
v00000191761a35c0_0 .var "pc", 31 0;
TD_hazard_test_with_memory.get_phase_description ;
    %load/vec4 v00000191761a35c0_0;
    %parti/s 30, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 30;
    %cmp/u;
    %jmp/1 T_4.71, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 30;
    %cmp/u;
    %jmp/1 T_4.72, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 30;
    %cmp/u;
    %jmp/1 T_4.73, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 30;
    %cmp/u;
    %jmp/1 T_4.74, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 30;
    %cmp/u;
    %jmp/1 T_4.75, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 30;
    %cmp/u;
    %jmp/1 T_4.76, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 30;
    %cmp/u;
    %jmp/1 T_4.77, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 30;
    %cmp/u;
    %jmp/1 T_4.78, 6;
    %pushi/vec4 1751216997, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_phase_description (store_vec4_to_lval)
    %jmp T_4.80;
T_4.71 ;
    %pushi/vec4 1819633011, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_phase_description (store_vec4_to_lval)
    %jmp T_4.80;
T_4.72 ;
    %pushi/vec4 1702065267, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_phase_description (store_vec4_to_lval)
    %jmp T_4.80;
T_4.73 ;
    %pushi/vec4 2053206628, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_phase_description (store_vec4_to_lval)
    %jmp T_4.80;
T_4.74 ;
    %pushi/vec4 1702127971, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_phase_description (store_vec4_to_lval)
    %jmp T_4.80;
T_4.75 ;
    %pushi/vec4 1684631143, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_phase_description (store_vec4_to_lval)
    %jmp T_4.80;
T_4.76 ;
    %pushi/vec4 2053206628, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_phase_description (store_vec4_to_lval)
    %jmp T_4.80;
T_4.77 ;
    %pushi/vec4 1768910451, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_phase_description (store_vec4_to_lval)
    %jmp T_4.80;
T_4.78 ;
    %pushi/vec4 1768910451, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_phase_description (store_vec4_to_lval)
    %jmp T_4.80;
T_4.80 ;
    %pop/vec4 1;
    %end;
    .scope S_00000191760375c0;
T_5 ;
    %wait E_000001917611c8e0;
    %alloc S_0000019176034f20;
    %load/vec4 v000001917619a770_0;
    %load/vec4 v0000019176199910_0;
    %load/vec4 v00000191761999b0_0;
    %load/vec4 v0000019176199af0_0;
    %load/vec4 v000001917619a9f0_0;
    %load/vec4 v0000019176199b90_0;
    %load/vec4 v0000019176199a50_0;
    %store/vec4 v000001917619a130_0, 0, 1;
    %store/vec4 v000001917619a6d0_0, 0, 1;
    %store/vec4 v000001917619a270_0, 0, 1;
    %store/vec4 v000001917619a4f0_0, 0, 5;
    %store/vec4 v000001917619a630_0, 0, 5;
    %store/vec4 v000001917619a450_0, 0, 5;
    %store/vec4 v000001917619ae50_0, 0, 5;
    %callf/vec4 TD_hazard_test_with_memory.cpu_inst.hazard_detection_unit.check_hazard, S_0000019176034f20;
    %free S_0000019176034f20;
    %store/vec4 v000001917619a1d0_0, 0, 2;
    %alloc S_0000019176034f20;
    %load/vec4 v000001917619a8b0_0;
    %load/vec4 v0000019176199910_0;
    %load/vec4 v00000191761999b0_0;
    %load/vec4 v0000019176199af0_0;
    %load/vec4 v000001917619a9f0_0;
    %load/vec4 v0000019176199b90_0;
    %load/vec4 v0000019176199a50_0;
    %store/vec4 v000001917619a130_0, 0, 1;
    %store/vec4 v000001917619a6d0_0, 0, 1;
    %store/vec4 v000001917619a270_0, 0, 1;
    %store/vec4 v000001917619a4f0_0, 0, 5;
    %store/vec4 v000001917619a630_0, 0, 5;
    %store/vec4 v000001917619a450_0, 0, 5;
    %store/vec4 v000001917619ae50_0, 0, 5;
    %callf/vec4 TD_hazard_test_with_memory.cpu_inst.hazard_detection_unit.check_hazard, S_0000019176034f20;
    %free S_0000019176034f20;
    %store/vec4 v000001917619ab30_0, 0, 2;
    %load/vec4 v000001917619aef0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.3, 10;
    %load/vec4 v0000019176199910_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001917619a770_0;
    %load/vec4 v0000019176199910_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_5.4, 4;
    %load/vec4 v000001917619a8b0_0;
    %load/vec4 v0000019176199910_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_5.4;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019176199e10_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019176199e10_0, 0, 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001917602a530;
T_6 ;
    %wait E_000001917611c520;
    %load/vec4 v0000019176196130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %load/vec4 v0000019176199c30_0;
    %store/vec4 v0000019176196810_0, 0, 32;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0000019176199c30_0;
    %store/vec4 v0000019176196810_0, 0, 32;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0000019176195b90_0;
    %store/vec4 v0000019176196810_0, 0, 32;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0000019176196450_0;
    %store/vec4 v0000019176196810_0, 0, 32;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v00000191761961d0_0;
    %store/vec4 v0000019176196810_0, 0, 32;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %load/vec4 v0000019176195c30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %load/vec4 v000001917619a310_0;
    %store/vec4 v000001917619a810_0, 0, 32;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001917619a310_0;
    %store/vec4 v000001917619a810_0, 0, 32;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000019176195b90_0;
    %store/vec4 v000001917619a810_0, 0, 32;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000019176196450_0;
    %store/vec4 v000001917619a810_0, 0, 32;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000191761961d0_0;
    %store/vec4 v000001917619a810_0, 0, 32;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000019176037430;
T_7 ;
    %wait E_000001917611c6e0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001917619adb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019176199ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019176199870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019176199d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001917619a090_0, 0, 1;
    %load/vec4 v0000019176199cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001917619adb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019176199ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019176199870_0, 0, 1;
T_7.0 ;
    %load/vec4 v000001917619a590_0;
    %cmpi/ne 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_7.4, 4;
    %load/vec4 v000001917619aa90_0;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019176199d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001917619a090_0, 0, 1;
T_7.2 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000019176000140;
T_8 ;
    %wait E_000001917611c0e0;
    %load/vec4 v0000019176197890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019176198290_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000019176198f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %delay 2000, 0;
    %load/vec4 v0000019176197ed0_0;
    %assign/vec4 v0000019176198290_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000019175fda840;
T_9 ;
    %wait E_000001917611c0e0;
    %load/vec4 v00000191761995f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019176198c90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019176198650_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000019176199050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0000019176198c90_0, 0;
    %load/vec4 v00000191761986f0_0;
    %assign/vec4 v0000019176198650_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0000019176197d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0000019176199190_0;
    %assign/vec4 v0000019176198c90_0, 0;
    %load/vec4 v00000191761986f0_0;
    %assign/vec4 v0000019176198650_0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001917619b9d0;
T_10 ;
    %wait E_000001917611bd60;
    %load/vec4 v000001917619d990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001917619d670_0, 0, 32;
T_10.2 ;
    %load/vec4 v000001917619d670_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001917619d670_0;
    %ix/load 4, 1000, 0; Constant delay
    %assign/vec4/a/d v000001917619dad0, 0, 4;
    %load/vec4 v000001917619d670_0;
    %addi 1, 0, 32;
    %store/vec4 v000001917619d670_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001917619d5d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.6, 9;
    %load/vec4 v000001917619d850_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
T_10.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v000001917619db70_0;
    %load/vec4 v000001917619d850_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 1000, 0; Constant delay
    %assign/vec4/a/d v000001917619dad0, 0, 4;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001917619b390;
T_11 ;
    %wait E_000001917611be60;
    %load/vec4 v000001917619c810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001917619c450_0, 0, 32;
    %jmp T_11.6;
T_11.0 ;
    %load/vec4 v000001917619c270_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v000001917619c270_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001917619c450_0, 0, 32;
    %jmp T_11.6;
T_11.1 ;
    %load/vec4 v000001917619c310_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v000001917619c310_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001917619c450_0, 0, 32;
    %jmp T_11.6;
T_11.2 ;
    %load/vec4 v000001917619e110_0;
    %parti/s 1, 12, 5;
    %replicate 19;
    %load/vec4 v000001917619e110_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001917619c450_0, 0, 32;
    %jmp T_11.6;
T_11.3 ;
    %load/vec4 v000001917619e390_0;
    %store/vec4 v000001917619c450_0, 0, 32;
    %jmp T_11.6;
T_11.4 ;
    %load/vec4 v000001917619c3b0_0;
    %parti/s 1, 20, 6;
    %replicate 11;
    %load/vec4 v000001917619c3b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001917619c450_0, 0, 32;
    %jmp T_11.6;
T_11.6 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000191760350b0;
T_12 ;
    %wait E_000001917611c0e0;
    %load/vec4 v00000191761979d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000019176198150_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019176198790_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019176199410_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019176197750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000191761981f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000019176197930_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000019176199730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019176197430_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000019176197b10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000019176198dd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000191761997d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000191761976b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019176197cf0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000019176199f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000019176198150_0, 0;
    %load/vec4 v00000191761994b0_0;
    %assign/vec4 v0000019176198790_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019176199410_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019176197750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000191761981f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000019176197930_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000019176199730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019176197430_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000019176197b10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000019176198dd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000191761997d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000191761976b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019176197cf0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v000001917619ad10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v000001917619ac70_0;
    %assign/vec4 v0000019176198150_0, 0;
    %load/vec4 v00000191761994b0_0;
    %assign/vec4 v0000019176198790_0, 0;
    %load/vec4 v0000019176198bf0_0;
    %assign/vec4 v0000019176199410_0, 0;
    %load/vec4 v00000191761990f0_0;
    %assign/vec4 v0000019176197750_0, 0;
    %load/vec4 v0000019176197390_0;
    %assign/vec4 v00000191761981f0_0, 0;
    %load/vec4 v0000019176199eb0_0;
    %assign/vec4 v0000019176197930_0, 0;
    %load/vec4 v000001917619abd0_0;
    %assign/vec4 v0000019176199730_0, 0;
    %load/vec4 v0000019176198970_0;
    %assign/vec4 v0000019176197430_0, 0;
    %load/vec4 v0000019176198010_0;
    %assign/vec4 v0000019176197b10_0, 0;
    %load/vec4 v00000191761980b0_0;
    %assign/vec4 v0000019176198dd0_0, 0;
    %load/vec4 v00000191761983d0_0;
    %assign/vec4 v00000191761997d0_0, 0;
    %load/vec4 v0000019176199370_0;
    %assign/vec4 v00000191761976b0_0, 0;
    %load/vec4 v00000191761988d0_0;
    %assign/vec4 v0000019176197cf0_0, 0;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001917608e410;
T_13 ;
    %wait E_000001917611c1a0;
    %load/vec4 v000001917612e900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001917612efe0_0, 0, 32;
    %jmp T_13.19;
T_13.0 ;
    %load/vec4 v000001917612f120_0;
    %store/vec4 v000001917612efe0_0, 0, 32;
    %jmp T_13.19;
T_13.1 ;
    %load/vec4 v00000191761906a0_0;
    %store/vec4 v000001917612efe0_0, 0, 32;
    %jmp T_13.19;
T_13.2 ;
    %load/vec4 v0000019176109810_0;
    %store/vec4 v000001917612efe0_0, 0, 32;
    %jmp T_13.19;
T_13.3 ;
    %load/vec4 v000001917618f7a0_0;
    %store/vec4 v000001917612efe0_0, 0, 32;
    %jmp T_13.19;
T_13.4 ;
    %load/vec4 v0000019176190240_0;
    %store/vec4 v000001917612efe0_0, 0, 32;
    %jmp T_13.19;
T_13.5 ;
    %load/vec4 v0000019176190420_0;
    %store/vec4 v000001917612efe0_0, 0, 32;
    %jmp T_13.19;
T_13.6 ;
    %load/vec4 v00000191761904c0_0;
    %store/vec4 v000001917612efe0_0, 0, 32;
    %jmp T_13.19;
T_13.7 ;
    %load/vec4 v000001917618f0c0_0;
    %store/vec4 v000001917612efe0_0, 0, 32;
    %jmp T_13.19;
T_13.8 ;
    %load/vec4 v0000019176108e10_0;
    %store/vec4 v000001917612efe0_0, 0, 32;
    %jmp T_13.19;
T_13.9 ;
    %load/vec4 v000001917612fe40_0;
    %store/vec4 v000001917612efe0_0, 0, 32;
    %jmp T_13.19;
T_13.10 ;
    %load/vec4 v000001917612ff80_0;
    %store/vec4 v000001917612efe0_0, 0, 32;
    %jmp T_13.19;
T_13.11 ;
    %load/vec4 v0000019176130020_0;
    %store/vec4 v000001917612efe0_0, 0, 32;
    %jmp T_13.19;
T_13.12 ;
    %load/vec4 v000001917612f300_0;
    %store/vec4 v000001917612efe0_0, 0, 32;
    %jmp T_13.19;
T_13.13 ;
    %load/vec4 v000001917612f3a0_0;
    %store/vec4 v000001917612efe0_0, 0, 32;
    %jmp T_13.19;
T_13.14 ;
    %load/vec4 v000001917612fa80_0;
    %store/vec4 v000001917612efe0_0, 0, 32;
    %jmp T_13.19;
T_13.15 ;
    %load/vec4 v000001917612fee0_0;
    %store/vec4 v000001917612efe0_0, 0, 32;
    %jmp T_13.19;
T_13.16 ;
    %load/vec4 v0000019176108ff0_0;
    %store/vec4 v000001917612efe0_0, 0, 32;
    %jmp T_13.19;
T_13.17 ;
    %load/vec4 v0000019176109770_0;
    %store/vec4 v000001917612efe0_0, 0, 32;
    %jmp T_13.19;
T_13.19 ;
    %pop/vec4 1;
    %load/vec4 v000001917612efe0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.20, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001917612f4e0_0, 0, 1;
    %jmp T_13.21;
T_13.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001917612f4e0_0, 0, 1;
T_13.21 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000019176135260;
T_14 ;
    %wait E_000001917611c360;
    %load/vec4 v000001917618f660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001917618fde0_0, 0, 1;
    %jmp T_14.5;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001917618fde0_0, 0, 1;
    %jmp T_14.5;
T_14.1 ;
    %load/vec4 v000001917618fd40_0;
    %store/vec4 v000001917618fde0_0, 0, 1;
    %jmp T_14.5;
T_14.2 ;
    %load/vec4 v000001917618fd40_0;
    %inv;
    %store/vec4 v000001917618fde0_0, 0, 1;
    %jmp T_14.5;
T_14.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001917618fde0_0, 0, 1;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001917602a3a0;
T_15 ;
    %wait E_000001917611c0e0;
    %load/vec4 v0000019176196270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019176195870_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000191761952d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000191761969f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019176195690_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000019176195370_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000019176195ff0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000019176196090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019176195730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019176195af0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000191761966d0_0;
    %assign/vec4 v0000019176195870_0, 0;
    %load/vec4 v0000019176195230_0;
    %assign/vec4 v00000191761952d0_0, 0;
    %load/vec4 v00000191761955f0_0;
    %assign/vec4 v00000191761969f0_0, 0;
    %load/vec4 v0000019176195910_0;
    %assign/vec4 v0000019176195690_0, 0;
    %load/vec4 v0000019176195cd0_0;
    %assign/vec4 v0000019176195370_0, 0;
    %load/vec4 v0000019176195550_0;
    %assign/vec4 v0000019176195ff0_0, 0;
    %load/vec4 v0000019176196770_0;
    %assign/vec4 v0000019176196090_0, 0;
    %load/vec4 v00000191761957d0_0;
    %assign/vec4 v0000019176195730_0, 0;
    %load/vec4 v0000019176195410_0;
    %assign/vec4 v0000019176195af0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000019175ffffb0;
T_16 ;
    %wait E_000001917611c0e0;
    %load/vec4 v0000019176198ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019176198d30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000019176197610_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000191761974d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019176198470_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000019176198e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019176199550_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000019176197a70_0;
    %assign/vec4 v0000019176198d30_0, 0;
    %load/vec4 v0000019176198b50_0;
    %assign/vec4 v0000019176197610_0, 0;
    %load/vec4 v0000019176198a10_0;
    %assign/vec4 v00000191761974d0_0, 0;
    %load/vec4 v0000019176197110_0;
    %assign/vec4 v0000019176198470_0, 0;
    %load/vec4 v0000019176199230_0;
    %assign/vec4 v0000019176198e70_0, 0;
    %load/vec4 v0000019176199690_0;
    %assign/vec4 v0000019176199550_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000019176132db0;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000191761a2d00_0, 0, 1;
T_17.0 ;
    %delay 5000, 0;
    %load/vec4 v00000191761a2d00_0;
    %inv;
    %store/vec4 v00000191761a2d00_0, 0, 1;
    %jmp T_17.0;
    %end;
    .thread T_17;
    .scope S_0000019176132db0;
T_18 ;
    %wait E_000001917611c6a0;
    %load/vec4 v00000191761a0140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %vpi_func 2 185 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call 2 185 "$display", "=== Clock Cycle %0d ===", S<0,vec4,u64> {1 0 0};
    %load/vec4 v00000191761a0280_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.2, 4;
    %load/vec4 v00000191761a0280_0;
    %store/vec4 v00000191761a33e0_0, 0, 32;
    %callf/vec4 TD_hazard_test_with_memory.get_instruction_name, S_000001917619b520;
    %load/vec4 v00000191761a0280_0;
    %store/vec4 v00000191761a2bc0_0, 0, 32;
    %callf/vec4 TD_hazard_test_with_memory.decode_instruction, S_000001917619be80;
    %vpi_call 2 189 "$display", "Instruction: %h (%s %s)", v00000191761a0280_0, S<1,vec4,u32>, S<0,vec4,u32> {2 0 0};
    %vpi_call 2 190 "$display", "  rs1: x%0d, rs2: x%0d, rd: x%0d", &PV<v00000191761a0280_0, 15, 5>, &PV<v00000191761a0280_0, 20, 5>, &PV<v00000191761a0280_0, 7, 5> {0 0 0};
T_18.2 ;
    %load/vec4 v00000191761a0320_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/1 T_18.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000191761a0960_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
T_18.6;
    %jmp/0xz  T_18.4, 4;
    %vpi_call 2 196 "$display", "Hazard Detection:" {0 0 0};
    %vpi_call 2 197 "$display", "  rs1_id: x%0d, rs2_id: x%0d", v00000191761a0320_0, v00000191761a0960_0 {0 0 0};
    %load/vec4 v00000191761a0460_0;
    %store/vec4 v00000191761a3340_0, 0, 2;
    %callf/vec4 TD_hazard_test_with_memory.get_forwarding_source, S_000001917619b070;
    %vpi_call 2 198 "$display", "  Forward rs1: %s", S<0,vec4,u32> {1 0 0};
    %load/vec4 v00000191761a03c0_0;
    %store/vec4 v00000191761a3340_0, 0, 2;
    %callf/vec4 TD_hazard_test_with_memory.get_forwarding_source, S_000001917619b070;
    %vpi_call 2 199 "$display", "  Forward rs2: %s", S<0,vec4,u32> {1 0 0};
    %load/vec4 v00000191761a0460_0;
    %cmpi/ne 0, 0, 2;
    %jmp/1 T_18.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000191761a03c0_0;
    %cmpi/ne 0, 0, 2;
    %flag_or 4, 8;
T_18.9;
    %jmp/0xz  T_18.7, 4;
    %vpi_call 2 202 "$display", "  *** DATA HAZARD DETECTED - FORWARDING ACTIVATED ***" {0 0 0};
T_18.7 ;
T_18.4 ;
    %vpi_call 2 207 "$display", "Pipeline Control:" {0 0 0};
    %vpi_call 2 208 "$display", "  Stall: %b, IF/ID Enable: %b, ID/EX Enable: %b, PC Enable: %b", v00000191761a0820_0, v00000191761a1220_0, v00000191761a1180_0, v00000191761a0a00_0 {0 0 0};
    %vpi_call 2 210 "$display", "  Flush IF/ID: %b, Flush ID/EX: %b", v00000191761a01e0_0, v00000191761a26c0_0 {0 0 0};
    %load/vec4 v00000191761a0820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.10, 8;
    %vpi_call 2 213 "$display", "  *** PIPELINE STALLED - Load-Use Hazard ***" {0 0 0};
T_18.10 ;
    %load/vec4 v00000191761a01e0_0;
    %flag_set/vec4 8;
    %jmp/1 T_18.14, 8;
    %load/vec4 v00000191761a26c0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_18.14;
    %jmp/0xz  T_18.12, 8;
    %vpi_call 2 217 "$display", "  *** PIPELINE FLUSHED - Control Hazard ***" {0 0 0};
T_18.12 ;
    %vpi_call 2 220 "$display", "\000" {0 0 0};
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000019176132db0;
T_19 ;
    %vpi_call 2 226 "$display", "=== RV32IM Pipeline Hazard Test with Memory File ===" {0 0 0};
    %vpi_call 2 227 "$display", "Loading instructions from imem_with_hazard.mem..." {0 0 0};
    %vpi_call 2 228 "$display", "\000" {0 0 0};
    %vpi_call 2 233 "$readmemh", "output/control_hazard_branch.mem", v00000191761a0640 {0 0 0};
    %pushi/vec4 170, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000191761a2e40, 4, 0;
    %pushi/vec4 187, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000191761a2e40, 4, 0;
    %pushi/vec4 204, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000191761a2e40, 4, 0;
    %pushi/vec4 221, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000191761a2e40, 4, 0;
    %pushi/vec4 238, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000191761a2e40, 4, 0;
    %pushi/vec4 255, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000191761a2e40, 4, 0;
    %pushi/vec4 273, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000191761a2e40, 4, 0;
    %pushi/vec4 290, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000191761a2e40, 4, 0;
    %pushi/vec4 307, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000191761a2e40, 4, 0;
    %pushi/vec4 324, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000191761a2e40, 4, 0;
    %pushi/vec4 341, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000191761a2e40, 4, 0;
    %pushi/vec4 358, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000191761a2e40, 4, 0;
    %pushi/vec4 375, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000191761a2e40, 4, 0;
    %pushi/vec4 392, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000191761a2e40, 4, 0;
    %pushi/vec4 409, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000191761a2e40, 4, 0;
    %pushi/vec4 426, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000191761a2e40, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000191761a0140_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000191761a0140_0, 0, 1;
    %vpi_call 2 259 "$display", "Reset completed. Starting hazard tests with memory file..." {0 0 0};
    %vpi_call 2 260 "$display", "\000" {0 0 0};
    %delay 1000000, 0;
    %vpi_call 2 265 "$display", "=== Hazard Test with Memory File Completed ===" {0 0 0};
    %vpi_call 2 266 "$display", "Check the output above to verify hazard detection and resolution." {0 0 0};
    %vpi_call 2 267 "$display", "Expected final register values:" {0 0 0};
    %vpi_call 2 268 "$display", "  x1=10, x2=20, x3=30, x4=40, x5=50" {0 0 0};
    %vpi_call 2 269 "$display", "  x6=30, x7=60, x8=100, x9=150" {0 0 0};
    %vpi_call 2 270 "$display", "  x10=0xAA, x11=0xAA+20, x12=130, x13=330" {0 0 0};
    %vpi_call 2 271 "$display", "  x14=480, x15=580, x16=640, x17=1280, x18=2560" {0 0 0};
    %vpi_call 2 272 "$display", "  x19=100, x20=100, x22=200" {0 0 0};
    %vpi_call 2 273 "$finish" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0000019176132db0;
T_20 ;
    %vpi_call 2 279 "$dumpfile", "hazard_test_with_memory.vcd" {0 0 0};
    %vpi_call 2 280 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000019176132db0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000191761a05a0_0, 0, 32;
T_20.0 ;
    %load/vec4 v00000191761a05a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_20.1, 5;
    %vpi_call 2 282 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v000001917619dad0, v00000191761a05a0_0 > {0 0 0};
    %load/vec4 v00000191761a05a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000191761a05a0_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %delay 300000, 0;
    %vpi_call 2 285 "$finish" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "hazard_test_with_memory.v";
    "./cpu.v";
    "./3_EX_STAGE/alu.v";
    "./muxes/mux_32b_2to1.v";
    "./3_EX_STAGE/branch_selector.v";
    "./2_ID_RF_STAGE/control_unit.v";
    "./muxes/mux_32b_4to1.v";
    "./Pipeline_REG_Modules/EX_MA_REG/EX_MA_reg.v";
    "./hazard_handling/forwarding_unit.v";
    "./hazard_handling/hazard_control_unit.v";
    "./hazard_handling/hazard_detection_unit.v";
    "./Pipeline_REG_Modules/ID_EX_REG/ID_EX_reg.v";
    "./Pipeline_REG_Modules/IF_ID_REG/IF_ID_reg.v";
    "./Pipeline_REG_Modules/MA_WB_REG/MA_WB_reg.v";
    "./1_IF_STAGE/pc.v";
    "./adders/pc_adder_32b.v";
    "./adders/adder_32b.v";
    "./2_ID_RF_STAGE/reg_file.v";
    "./2_ID_RF_STAGE/sign_extender.v";
