#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Mon Jan 01 11:08:16 2018
# Process ID: 11024
# Current directory: C:/Users/TAN/Desktop/SM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4000 C:\Users\TAN\Desktop\SM\SM.xpr
# Log file: C:/Users/TAN/Desktop/SM/vivado.log
# Journal file: C:/Users/TAN/Desktop/SM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/TAN/Desktop/SM/SM.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.3/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 724.777 ; gain = 136.609
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMultiprocesser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 88f8fa1a5ad344549f4666e8f6c5c8b1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 64 for port instruction [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:40]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryReadData [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:41]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryAddress [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:42]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryWriteData [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Cache
Compiling module xil_defaultlib.MultithreadInstructionUnit
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FloatAdder
Compiling module xil_defaultlib.FpMultiplier
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.StreamProcessor
Compiling module xil_defaultlib.MulticastNetwork
Compiling module xil_defaultlib.ShareMemory
Compiling module xil_defaultlib.StreamingMultiprocesser_default
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 01 11:17:09 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 766.262 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 766.262 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 766.262 ; gain = 0.000
add_wave {{/test/SM/InsCache/InsMem}} 
add_wave {{/test/SM/InsCache/BarrierNum}} 
add_wave {{/test/SM/InsCache/InsReal}} 
add_wave {{/test/SM/InsCache/InsPtr}} 
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMultiprocesser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 88f8fa1a5ad344549f4666e8f6c5c8b1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 64 for port instruction [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:40]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryReadData [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:41]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryAddress [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:42]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryWriteData [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Cache
Compiling module xil_defaultlib.MultithreadInstructionUnit
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FloatAdder
Compiling module xil_defaultlib.FpMultiplier
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.StreamProcessor
Compiling module xil_defaultlib.MulticastNetwork
Compiling module xil_defaultlib.ShareMemory
Compiling module xil_defaultlib.StreamingMultiprocesser_default
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 777.836 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMultiprocesser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 88f8fa1a5ad344549f4666e8f6c5c8b1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 64 for port instruction [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:40]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryReadData [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:41]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryAddress [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:42]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryWriteData [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Cache
Compiling module xil_defaultlib.MultithreadInstructionUnit
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FloatAdder
Compiling module xil_defaultlib.FpMultiplier
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.StreamProcessor
Compiling module xil_defaultlib.MulticastNetwork
Compiling module xil_defaultlib.ShareMemory
Compiling module xil_defaultlib.StreamingMultiprocesser_default
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 777.836 ; gain = 0.000
run 10 us
run 10 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Cache
WARNING: [VRFC 10-1771] potential always loop found [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMultiprocesser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 88f8fa1a5ad344549f4666e8f6c5c8b1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 64 for port instruction [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:40]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryReadData [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:41]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryAddress [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:42]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryWriteData [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Cache
Compiling module xil_defaultlib.MultithreadInstructionUnit
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FloatAdder
Compiling module xil_defaultlib.FpMultiplier
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.StreamProcessor
Compiling module xil_defaultlib.MulticastNetwork
Compiling module xil_defaultlib.ShareMemory
Compiling module xil_defaultlib.StreamingMultiprocesser_default
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 777.836 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 777.836 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Cache
WARNING: [VRFC 10-1771] potential always loop found [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v:19]
WARNING: [VRFC 10-1771] potential always loop found [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMultiprocesser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 88f8fa1a5ad344549f4666e8f6c5c8b1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 64 for port instruction [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:40]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryReadData [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:41]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryAddress [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:42]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryWriteData [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Cache
Compiling module xil_defaultlib.MultithreadInstructionUnit
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FloatAdder
Compiling module xil_defaultlib.FpMultiplier
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.StreamProcessor
Compiling module xil_defaultlib.MulticastNetwork
Compiling module xil_defaultlib.ShareMemory
Compiling module xil_defaultlib.StreamingMultiprocesser_default
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 777.836 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 777.836 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMultiprocesser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 88f8fa1a5ad344549f4666e8f6c5c8b1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 64 for port instruction [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:40]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryReadData [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:41]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryAddress [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:42]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryWriteData [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Cache
Compiling module xil_defaultlib.MultithreadInstructionUnit
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FloatAdder
Compiling module xil_defaultlib.FpMultiplier
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.StreamProcessor
Compiling module xil_defaultlib.MulticastNetwork
Compiling module xil_defaultlib.ShareMemory
Compiling module xil_defaultlib.StreamingMultiprocesser_default
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 777.836 ; gain = 0.000
add_wave {{/test/SM/InsCache/validVector}} 
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamProcessor
ERROR: [VRFC 10-1280] procedural assignment to a non-register Occupied is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v:16]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Occupied is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v:16]
ERROR: [VRFC 10-1040] module StreamProcessor ignored due to previous errors [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v:4]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMultiprocesser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 88f8fa1a5ad344549f4666e8f6c5c8b1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 64 for port instruction [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:40]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryReadData [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:41]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryAddress [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:42]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryWriteData [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Cache
Compiling module xil_defaultlib.MultithreadInstructionUnit
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FloatAdder
Compiling module xil_defaultlib.FpMultiplier
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.StreamProcessor
Compiling module xil_defaultlib.MulticastNetwork
Compiling module xil_defaultlib.ShareMemory
Compiling module xil_defaultlib.StreamingMultiprocesser_default
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
add_wave {{/test/SM/\SP[0]._SP /Occupied}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/test/SM/\SP[0]._SP /Occupied}} 
add_wave {{/test/SM/\SP[0]._SP /CU/pst}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/test/SM/InsCache/validVector}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMultiprocesser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 88f8fa1a5ad344549f4666e8f6c5c8b1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 64 for port instruction [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:40]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryReadData [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:41]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryAddress [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:42]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryWriteData [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Cache
Compiling module xil_defaultlib.MultithreadInstructionUnit
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FloatAdder
Compiling module xil_defaultlib.FpMultiplier
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.StreamProcessor
Compiling module xil_defaultlib.MulticastNetwork
Compiling module xil_defaultlib.ShareMemory
Compiling module xil_defaultlib.StreamingMultiprocesser_default
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 859.559 ; gain = 0.000
run 10 us
run 10 us
add_wave {{/test/SM/MulInsUnit}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/test/SM/\SP[0]._SP }} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/test/SM/InsCache/validVector}} 
add_wave {{/test/SM/CLK}} 
add_wave {{/test/SM/InsCache/InsMem}} 
add_wave {{/test/SM/Ins}} 
add_wave {{/test/SM/MulInsUnit/validVectorTo}} 
add_wave {{/test/SM/MulInsUnit/instructions}} 
add_wave {{/test/SM/MulInsUnit/Ins}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/test/SM/\SP[0]._SP /instruction}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMultiprocesser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 88f8fa1a5ad344549f4666e8f6c5c8b1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Cache
Compiling module xil_defaultlib.MultithreadInstructionUnit
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FloatAdder
Compiling module xil_defaultlib.FpMultiplier
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.StreamProcessor
Compiling module xil_defaultlib.MulticastNetwork
Compiling module xil_defaultlib.ShareMemory
Compiling module xil_defaultlib.StreamingMultiprocesser_default
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 01 12:05:09 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1140.180 ; gain = 0.000
add_wave {{/test/SM/InsCache/validVector}} 
add_wave {{/test/SM/InsCache/InsPtr}} 
add_wave {{/test/SM/InsCache/InsMem}} 
add_wave {{/test/SM/InsCache/Ins}} 
add_wave {{/test/SM/InsCache/BarrierNum}} 
add_wave {{/test/SM/MulInsUnit/instructions}} 
add_wave {{/test/SM/\SP[0]._SP /instruction}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/test/SM/\SP[0]._SP /Occupied}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/test/SM/InsCache/InsReal}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/test/SM/\SP[0]._SP /RF/regFile}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/test/SM/\SP[0]._SP /RF/regFile}} 
add_wave {{/test/SM/\SP[6]._SP /RF/regFile}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/test/SM/\SP[1]._SP /RF/regFile}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/test/SM/\SP[4]._SP /RF}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
add_wave {{/test/SM/\SP[0]._SP /alu/result}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
add_wave {{/test/SM/\SP[0]._SP /ALUSrcB}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
add_wave {{/test/SM/\SP[0]._SP /CU/pst}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1800 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1800 ns
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMultiprocesser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 88f8fa1a5ad344549f4666e8f6c5c8b1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Cache
Compiling module xil_defaultlib.MultithreadInstructionUnit
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FloatAdder
Compiling module xil_defaultlib.FpMultiplier
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.StreamProcessor
Compiling module xil_defaultlib.MulticastNetwork
Compiling module xil_defaultlib.ShareMemory
Compiling module xil_defaultlib.StreamingMultiprocesser_default
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1898.668 ; gain = 0.000
run 1800 ns
add_wave {{/test/SM/\SP[0]._SP /RF/regFile}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1800 ns
run 1800 ns
add_wave {{/test/SM/\SP[5]._SP /RF/regFile}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1800 ns
add_wave {{/test/SM/\SP[3]._SP /RF/regFile}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1800 ns
run 1800 ns
add_wave {{/test/SM/\SP[4]._SP /RF/regFile}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1800 ns
run 1800 ns
add_wave {{/test/SM/\SP[3]._SP /Occupied}} 
add_wave {{/test/SM/\SP[3]._SP /rega}} 
add_wave {{/test/SM/\SP[3]._SP /regb}} 
add_wave {{/test/SM/\SP[3]._SP /result}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1800 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5000 ns
add_wave {{/test/SM/\SP[3]._SP /CU/pst}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5000 ns
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMultiprocesser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 88f8fa1a5ad344549f4666e8f6c5c8b1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Cache
Compiling module xil_defaultlib.MultithreadInstructionUnit
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FloatAdder
Compiling module xil_defaultlib.FpMultiplier
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.StreamProcessor
Compiling module xil_defaultlib.MulticastNetwork
Compiling module xil_defaultlib.ShareMemory
Compiling module xil_defaultlib.StreamingMultiprocesser_default
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2598.910 ; gain = 0.000
run 5000 ns
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMultiprocesser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 88f8fa1a5ad344549f4666e8f6c5c8b1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Cache
Compiling module xil_defaultlib.MultithreadInstructionUnit
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FloatAdder
Compiling module xil_defaultlib.FpMultiplier
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.StreamProcessor
Compiling module xil_defaultlib.MulticastNetwork
Compiling module xil_defaultlib.ShareMemory
Compiling module xil_defaultlib.StreamingMultiprocesser_default
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2598.910 ; gain = 0.000
run 5000 ns
run 5000 ns
add_wave {{/test/SM/\SP[3]._SP /alu/expa}} 
add_wave {{/test/SM/\SP[3]._SP /alu/expb}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5000 ns
add_wave {{/test/SM/\SP[3]._SP /alu/rega}} 
add_wave {{/test/SM/\SP[3]._SP /alu/regb}} 
add_wave {{/test/SM/\SP[3]._SP /alu/ALUOp}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5000 ns
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/TAN/Desktop/SM/SM.srcs/sim_1/new/testAdd.v w ]
add_files -fileset sim_1 C:/Users/TAN/Desktop/SM/SM.srcs/sim_1/new/testAdd.v
update_compile_order -fileset sim_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:1]
[Mon Jan 01 15:27:36 2018] Launched synth_1...
Run output will be captured here: C:/Users/TAN/Desktop/SM/SM.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMultiprocesser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 88f8fa1a5ad344549f4666e8f6c5c8b1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Cache
Compiling module xil_defaultlib.MultithreadInstructionUnit
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FloatAdder
Compiling module xil_defaultlib.FpMultiplier
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.StreamProcessor
Compiling module xil_defaultlib.MulticastNetwork
Compiling module xil_defaultlib.ShareMemory
Compiling module xil_defaultlib.StreamingMultiprocesser_default
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 01 15:27:56 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2786.840 ; gain = 0.000
set_property is_enabled false [get_files  C:/Users/TAN/Desktop/SM/SM.srcs/sim_1/new/test.v]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMultiprocesser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 88f8fa1a5ad344549f4666e8f6c5c8b1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StreamingMultiprocesser_behav xil_defaultlib.StreamingMultiprocesser xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Cache
Compiling module xil_defaultlib.MultithreadInstructionUnit
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FloatAdder
Compiling module xil_defaultlib.FpMultiplier
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.StreamProcessor
Compiling module xil_defaultlib.MulticastNetwork
Compiling module xil_defaultlib.ShareMemory
Compiling module xil_defaultlib.StreamingMultiprocesser
Compiling module xil_defaultlib.glbl
Built simulation snapshot StreamingMultiprocesser_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/xsim.dir/StreamingMultiprocesser_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 01 15:28:19 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "StreamingMultiprocesser_behav -key {Behavioral:sim_1:Functional:StreamingMultiprocesser} -tclbatch {StreamingMultiprocesser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
source StreamingMultiprocesser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'StreamingMultiprocesser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2786.840 ; gain = 0.000
set_property is_enabled false [get_files  C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property is_enabled true [get_files  C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  C:/Users/TAN/Desktop/SM/SM.srcs/sim_1/new/test.v]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
remove_files -fileset sim_1 C:/Users/TAN/Desktop/SM/SM.srcs/sim_1/new/testAdd.v
file delete -force C:/Users/TAN/Desktop/SM/SM.srcs/sim_1/new/testAdd.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMultiprocesser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 88f8fa1a5ad344549f4666e8f6c5c8b1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StreamingMultiprocesser_behav xil_defaultlib.StreamingMultiprocesser xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Cache
Compiling module xil_defaultlib.MultithreadInstructionUnit
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FloatAdder
Compiling module xil_defaultlib.FpMultiplier
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.StreamProcessor
Compiling module xil_defaultlib.MulticastNetwork
Compiling module xil_defaultlib.ShareMemory
Compiling module xil_defaultlib.StreamingMultiprocesser
Compiling module xil_defaultlib.glbl
Built simulation snapshot StreamingMultiprocesser_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/xsim.dir/StreamingMultiprocesser_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 01 15:29:49 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "StreamingMultiprocesser_behav -key {Behavioral:sim_1:Functional:StreamingMultiprocesser} -tclbatch {StreamingMultiprocesser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
source StreamingMultiprocesser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'StreamingMultiprocesser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2791.270 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMultiprocesser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 88f8fa1a5ad344549f4666e8f6c5c8b1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StreamingMultiprocesser_behav xil_defaultlib.StreamingMultiprocesser xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Cache
Compiling module xil_defaultlib.MultithreadInstructionUnit
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FloatAdder
Compiling module xil_defaultlib.FpMultiplier
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.StreamProcessor
Compiling module xil_defaultlib.MulticastNetwork
Compiling module xil_defaultlib.ShareMemory
Compiling module xil_defaultlib.StreamingMultiprocesser
Compiling module xil_defaultlib.glbl
Built simulation snapshot StreamingMultiprocesser_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/xsim.dir/StreamingMultiprocesser_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 01 15:30:21 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "StreamingMultiprocesser_behav -key {Behavioral:sim_1:Functional:StreamingMultiprocesser} -tclbatch {StreamingMultiprocesser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
source StreamingMultiprocesser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'StreamingMultiprocesser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2791.270 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
run 5000 ns
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMultiprocesser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 88f8fa1a5ad344549f4666e8f6c5c8b1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StreamingMultiprocesser_behav xil_defaultlib.StreamingMultiprocesser xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Cache
Compiling module xil_defaultlib.MultithreadInstructionUnit
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FloatAdder
Compiling module xil_defaultlib.FpMultiplier
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.StreamProcessor
Compiling module xil_defaultlib.MulticastNetwork
Compiling module xil_defaultlib.ShareMemory
Compiling module xil_defaultlib.StreamingMultiprocesser
Compiling module xil_defaultlib.glbl
Built simulation snapshot StreamingMultiprocesser_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/xsim.dir/StreamingMultiprocesser_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 01 15:31:12 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "StreamingMultiprocesser_behav -key {Behavioral:sim_1:Functional:StreamingMultiprocesser} -tclbatch {StreamingMultiprocesser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
source StreamingMultiprocesser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'StreamingMultiprocesser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2791.270 ; gain = 0.000
add_wave {{/test/SM/\SP[2]._SP /alu/FA}} 
run 5000 ns
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMultiprocesser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 88f8fa1a5ad344549f4666e8f6c5c8b1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StreamingMultiprocesser_behav xil_defaultlib.StreamingMultiprocesser xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
ERROR: [XSIM 43-3356]  Could not open file xsim.dir/StreamingMultiprocesser_behav/xsim.type for writing.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
INFO: [USF-XSim-99] Step results log file:'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/elaborate.log' file for more information.
current_sim simulation_7
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/test_behav_11024_1514791921.btree
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMultiprocesser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 88f8fa1a5ad344549f4666e8f6c5c8b1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StreamingMultiprocesser_behav xil_defaultlib.StreamingMultiprocesser xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Cache
Compiling module xil_defaultlib.MultithreadInstructionUnit
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FloatAdder
Compiling module xil_defaultlib.FpMultiplier
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.StreamProcessor
Compiling module xil_defaultlib.MulticastNetwork
Compiling module xil_defaultlib.ShareMemory
Compiling module xil_defaultlib.StreamingMultiprocesser
Compiling module xil_defaultlib.glbl
Built simulation snapshot StreamingMultiprocesser_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/xsim.dir/StreamingMultiprocesser_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 01 15:32:34 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "StreamingMultiprocesser_behav -key {Behavioral:sim_1:Functional:StreamingMultiprocesser} -tclbatch {StreamingMultiprocesser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
source StreamingMultiprocesser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'StreamingMultiprocesser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2791.270 ; gain = 0.000
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/StreamingMultiprocesser_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/test_behav_11024_1514791921.btree
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMultiprocesser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 88f8fa1a5ad344549f4666e8f6c5c8b1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Cache
Compiling module xil_defaultlib.MultithreadInstructionUnit
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FloatAdder
Compiling module xil_defaultlib.FpMultiplier
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.StreamProcessor
Compiling module xil_defaultlib.MulticastNetwork
Compiling module xil_defaultlib.ShareMemory
Compiling module xil_defaultlib.StreamingMultiprocesser_default
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 01 15:33:11 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2791.270 ; gain = 0.000
current_sim simulation_8
close_sim
INFO: [Simtcl 6-16] Simulation closed
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMultiprocesser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 88f8fa1a5ad344549f4666e8f6c5c8b1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Cache
Compiling module xil_defaultlib.MultithreadInstructionUnit
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FloatAdder
Compiling module xil_defaultlib.FpMultiplier
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.StreamProcessor
Compiling module xil_defaultlib.MulticastNetwork
Compiling module xil_defaultlib.ShareMemory
Compiling module xil_defaultlib.StreamingMultiprocesser_default
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2791.270 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:1]
[Mon Jan 01 15:33:44 2018] Launched synth_1...
Run output will be captured here: C:/Users/TAN/Desktop/SM/SM.runs/synth_1/runme.log
launch_runs impl_1
[Mon Jan 01 15:39:17 2018] Launched impl_1...
Run output will be captured here: C:/Users/TAN/Desktop/SM/SM.runs/impl_1/runme.log
update_compile_order -fileset sources_1
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMultiprocesser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 88f8fa1a5ad344549f4666e8f6c5c8b1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Cache
Compiling module xil_defaultlib.MultithreadInstructionUnit
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FloatAdder
Compiling module xil_defaultlib.FpMultiplier
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.StreamProcessor
Compiling module xil_defaultlib.MulticastNetwork
Compiling module xil_defaultlib.ShareMemory
Compiling module xil_defaultlib.StreamingMultiprocesser_default
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2791.270 ; gain = 0.000
update_compile_order -fileset sources_1
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMultiprocesser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 88f8fa1a5ad344549f4666e8f6c5c8b1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Cache
Compiling module xil_defaultlib.MultithreadInstructionUnit
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FloatAdder
Compiling module xil_defaultlib.FpMultiplier
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.StreamProcessor
Compiling module xil_defaultlib.MulticastNetwork
Compiling module xil_defaultlib.ShareMemory
Compiling module xil_defaultlib.StreamingMultiprocesser_default
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2801.590 ; gain = 0.000
add_wave {{/test/SM/CLK}} 
add_wave {{/test/SM/InsCache/InsMem}} 
add_wave {{/test/SM/InsCache/InsPtr}} 
add_wave {{/test/SM/\SP[3]._SP /result}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5000 ns
run 5000 ns
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:1]
[Tue Jan 02 00:26:28 2018] Launched synth_1...
Run output will be captured here: C:/Users/TAN/Desktop/SM/SM.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3008.480 ; gain = 206.891
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 02 00:32:50 2018...
