The following files were generated for 'shift_ram_32x10' in directory
/home/zihangao/Work/firmware/TOP_trigger/src/working/Xilinx_cores/

Generate XCO file:
   CORE Generator input file containing the parameters used to regenerate a
   core.

   * shift_ram_32x10.xco

Generate Implementation Netlist:
   Binary Xilinx implementation netlist files containing the information
   required to implement the module in a Xilinx (R) FPGA.

   * shift_ram_32x10.ngc

Generate Instantiation Templates:
   Template files containing code that can be used as a model for instantiating
   a CORE Generator module in a VHDL design.

   * shift_ram_32x10.veo

RTL Simulation Model Generator:
   Please see the core data sheet.

   * shift_ram_32x10.v

All Documents Generator:
   Please see the core data sheet.

   * shift_ram_32x10/doc/c_shift_ram_v11_0_vinfo.html
   * shift_ram_32x10/doc/ds228_shift_ram.pdf

Deliver IP Symbol:
   Graphical symbol information file. Used by the ISE tools and some third party
   tools to create a symbol representing the core.

   * shift_ram_32x10.asy

Generate XMDF file:
   ISE Project Navigator interface file. ISE uses this file to determine how the
   files output by CORE Generator for the core can be integrated into your ISE
   project.

   * shift_ram_32x10_xmdf.tcl

Generate ISE project file:
   ISE Project Navigator support files. These are generated files and should not
   be edited directly.

   * shift_ram_32x10.gise
   * shift_ram_32x10.xise

Deliver Readme:
   Text file indicating the files generated and how they are used.

   * shift_ram_32x10_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * shift_ram_32x10_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

