Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: mainControl.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mainControl.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mainControl"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : mainControl
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\count09.vhf" into library work
Parsing entity <FJKC_HXILINX_count09>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_count09>.
Parsing entity <count09>.
Parsing architecture <BEHAVIORAL> of entity <count09>.
Parsing VHDL file "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\HEX2SEG.vhf" into library work
Parsing entity <D4_16E_HXILINX_HEX2SEG>.
Parsing architecture <D4_16E_HXILINX_HEX2SEG_V> of entity <d4_16e_hxilinx_hex2seg>.
Parsing entity <OR6_HXILINX_HEX2SEG>.
Parsing architecture <OR6_HXILINX_HEX2SEG_V> of entity <or6_hxilinx_hex2seg>.
Parsing entity <HEX2SEG>.
Parsing architecture <BEHAVIORAL> of entity <hex2seg>.
Parsing VHDL file "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\div100k.vhf" into library work
Parsing entity <FJKC_HXILINX_div100k>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_div100k>.
Parsing entity <count09_MUSER_div100k>.
Parsing architecture <BEHAVIORAL> of entity <count09_muser_div100k>.
Parsing entity <div100k>.
Parsing architecture <BEHAVIORAL> of entity <div100k>.
Parsing VHDL file "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\segment_upgrade.vhf" into library work
Parsing entity <D4_16E_HXILINX_segment_upgrade>.
Parsing architecture <D4_16E_HXILINX_segment_upgrade_V> of entity <d4_16e_hxilinx_segment_upgrade>.
Parsing entity <OR6_HXILINX_segment_upgrade>.
Parsing architecture <OR6_HXILINX_segment_upgrade_V> of entity <or6_hxilinx_segment_upgrade>.
Parsing entity <M4_1E_HXILINX_segment_upgrade>.
Parsing architecture <M4_1E_HXILINX_segment_upgrade_V> of entity <m4_1e_hxilinx_segment_upgrade>.
Parsing entity <FJKC_HXILINX_segment_upgrade>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_segment_upgrade>.
Parsing entity <D2_4E_HXILINX_segment_upgrade>.
Parsing architecture <D2_4E_HXILINX_segment_upgrade_V> of entity <d2_4e_hxilinx_segment_upgrade>.
Parsing entity <CB2CE_HXILINX_segment_upgrade>.
Parsing architecture <Behavioral> of entity <cb2ce_hxilinx_segment_upgrade>.
Parsing entity <HEX2SEG_MUSER_segment_upgrade>.
Parsing architecture <BEHAVIORAL> of entity <hex2seg_muser_segment_upgrade>.
Parsing entity <count09_MUSER_segment_upgrade>.
Parsing architecture <BEHAVIORAL> of entity <count09_muser_segment_upgrade>.
Parsing entity <div100k_MUSER_segment_upgrade>.
Parsing architecture <BEHAVIORAL> of entity <div100k_muser_segment_upgrade>.
Parsing entity <segment_upgrade>.
Parsing architecture <BEHAVIORAL> of entity <segment_upgrade>.
Parsing VHDL file "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\mainControl.vhf" into library work
Parsing entity <COMPM16_HXILINX_mainControl>.
Parsing architecture <COMPM16_HXILINX_mainControl_V> of entity <compm16_hxilinx_maincontrol>.
Parsing entity <CB2CE_HXILINX_mainControl>.
Parsing architecture <Behavioral> of entity <cb2ce_hxilinx_maincontrol>.
Parsing entity <mainControl>.
Parsing architecture <BEHAVIORAL> of entity <maincontrol>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <mainControl> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <segment_upgrade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <CB2CE_HXILINX_segment_upgrade> (architecture <Behavioral>) from library <work>.

Elaborating entity <D2_4E_HXILINX_segment_upgrade> (architecture <D2_4E_HXILINX_segment_upgrade_V>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\segment_upgrade.vhf" Line 248. Case statement is complete. others clause is never selected

Elaborating entity <div100k_MUSER_segment_upgrade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <count09_MUSER_segment_upgrade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <FJKC_HXILINX_segment_upgrade> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <M4_1E_HXILINX_segment_upgrade> (architecture <M4_1E_HXILINX_segment_upgrade_V>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\segment_upgrade.vhf" Line 161. Case statement is complete. others clause is never selected

Elaborating entity <HEX2SEG_MUSER_segment_upgrade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <D4_16E_HXILINX_segment_upgrade> (architecture <D4_16E_HXILINX_segment_upgrade_V>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\segment_upgrade.vhf" Line 81. Case statement is complete. others clause is never selected

Elaborating entity <OR6_HXILINX_segment_upgrade> (architecture <OR6_HXILINX_segment_upgrade_V>) from library <work>.

Elaborating entity <COMPM16_HXILINX_mainControl> (architecture <COMPM16_HXILINX_mainControl_V>) from library <work>.

Elaborating entity <CB2CE_HXILINX_mainControl> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mainControl>.
    Related source file is "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\mainControl.vhf".
WARNING:Xst:37 - Detected unknown constraint/property "clock_didicated_route". This constraint/property is not supported by the current software release and will be ignored.
    Set property "HU_SET = XLXI_2_0" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_9_1" for instance <XLXI_9>.
WARNING:Xst:37 - Detected unknown constraint/property "clock_didicated_route". This constraint/property is not supported by the current software release and will be ignored.
    Set property "CLOCK_DEDICATED_ROUTE = TRUE" for signal <PB1_P45>.
INFO:Xst:3210 - "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\mainControl.vhf" line 266: Output port <CEO> of the instance <XLXI_9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\mainControl.vhf" line 266: Output port <TC> of the instance <XLXI_9> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <mainControl> synthesized.

Synthesizing Unit <segment_upgrade>.
    Related source file is "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\segment_upgrade.vhf".
    Set property "HU_SET = XLXI_106_39" for instance <XLXI_106>.
    Set property "HU_SET = XLXI_107_40" for instance <XLXI_107>.
    Set property "HU_SET = XLXI_1683_0_44" for instance <XLXI_1683_0>.
    Set property "HU_SET = XLXI_1683_1_43" for instance <XLXI_1683_1>.
    Set property "HU_SET = XLXI_1683_2_42" for instance <XLXI_1683_2>.
    Set property "HU_SET = XLXI_1683_3_41" for instance <XLXI_1683_3>.
INFO:Xst:3210 - "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\segment_upgrade.vhf" line 824: Output port <CEO> of the instance <XLXI_106> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\segment_upgrade.vhf" line 824: Output port <TC> of the instance <XLXI_106> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <segment_upgrade> synthesized.

Synthesizing Unit <CB2CE_HXILINX_segment_upgrade>.
    Related source file is "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\segment_upgrade.vhf".
    Found 2-bit register for signal <COUNT>.
    Found 2-bit adder for signal <COUNT[1]_GND_9_o_add_0_OUT> created at line 293.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <CB2CE_HXILINX_segment_upgrade> synthesized.

Synthesizing Unit <D2_4E_HXILINX_segment_upgrade>.
    Related source file is "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\segment_upgrade.vhf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <D2_4E_HXILINX_segment_upgrade> synthesized.

Synthesizing Unit <div100k_MUSER_segment_upgrade>.
    Related source file is "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\segment_upgrade.vhf".
INFO:Xst:3210 - "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\segment_upgrade.vhf" line 682: Output port <Bit0_P82> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\segment_upgrade.vhf" line 682: Output port <Bit1_P81> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\segment_upgrade.vhf" line 682: Output port <Bit2_P80> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\segment_upgrade.vhf" line 682: Output port <Bit3_P79> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\segment_upgrade.vhf" line 690: Output port <Bit0_P82> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\segment_upgrade.vhf" line 690: Output port <Bit1_P81> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\segment_upgrade.vhf" line 690: Output port <Bit2_P80> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\segment_upgrade.vhf" line 690: Output port <Bit3_P79> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\segment_upgrade.vhf" line 698: Output port <Bit0_P82> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\segment_upgrade.vhf" line 698: Output port <Bit1_P81> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\segment_upgrade.vhf" line 698: Output port <Bit2_P80> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\segment_upgrade.vhf" line 698: Output port <Bit3_P79> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\segment_upgrade.vhf" line 706: Output port <Bit0_P82> of the instance <XLXI_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\segment_upgrade.vhf" line 706: Output port <Bit1_P81> of the instance <XLXI_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\segment_upgrade.vhf" line 706: Output port <Bit2_P80> of the instance <XLXI_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\segment_upgrade.vhf" line 706: Output port <Bit3_P79> of the instance <XLXI_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\segment_upgrade.vhf" line 714: Output port <Bit0_P82> of the instance <XLXI_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\segment_upgrade.vhf" line 714: Output port <Bit1_P81> of the instance <XLXI_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\segment_upgrade.vhf" line 714: Output port <Bit2_P80> of the instance <XLXI_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\segment_upgrade.vhf" line 714: Output port <Bit3_P79> of the instance <XLXI_6> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <div100k_MUSER_segment_upgrade> synthesized.

Synthesizing Unit <count09_MUSER_segment_upgrade>.
    Related source file is "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\segment_upgrade.vhf".
    Set property "HU_SET = XLXI_1_35" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_36" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_37" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_8_38" for instance <XLXI_8>.
    Set property "CLOCK_DEDICATED_ROUTE = TRUE" for signal <CLK_P45>.
    Summary:
	no macro.
Unit <count09_MUSER_segment_upgrade> synthesized.

Synthesizing Unit <FJKC_HXILINX_segment_upgrade>.
    Related source file is "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\segment_upgrade.vhf".
        INIT = '0'
    Found 1-bit register for signal <q_tmp>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_segment_upgrade> synthesized.

Synthesizing Unit <M4_1E_HXILINX_segment_upgrade>.
    Related source file is "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\segment_upgrade.vhf".
    Found 1-bit 4-to-1 multiplexer for signal <S1_D3_Mux_0_o> created at line 156.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M4_1E_HXILINX_segment_upgrade> synthesized.

Synthesizing Unit <HEX2SEG_MUSER_segment_upgrade>.
    Related source file is "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\segment_upgrade.vhf".
    Set property "HU_SET = XLXI_1_32" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_6_33" for instance <XLXI_6>.
    Set property "HU_SET = XLXI_8_34" for instance <XLXI_8>.
INFO:Xst:3210 - "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\segment_upgrade.vhf" line 419: Output port <D8> of the instance <XLXI_1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <HEX2SEG_MUSER_segment_upgrade> synthesized.

Synthesizing Unit <D4_16E_HXILINX_segment_upgrade>.
    Related source file is "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\segment_upgrade.vhf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <D4_16E_HXILINX_segment_upgrade> synthesized.

Synthesizing Unit <OR6_HXILINX_segment_upgrade>.
    Related source file is "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\segment_upgrade.vhf".
    Summary:
	no macro.
Unit <OR6_HXILINX_segment_upgrade> synthesized.

Synthesizing Unit <COMPM16_HXILINX_mainControl>.
    Related source file is "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\mainControl.vhf".
    Found 16-bit comparator greater for signal <GT> created at line 40
    Found 16-bit comparator greater for signal <LT> created at line 41
    Summary:
	inferred   2 Comparator(s).
Unit <COMPM16_HXILINX_mainControl> synthesized.

Synthesizing Unit <CB2CE_HXILINX_mainControl>.
    Related source file is "C:\Users\naraw\Downloads\LAB06\LAB06\passwordChecker\mainControl.vhf".
    Found 2-bit register for signal <COUNT>.
    Found 2-bit adder for signal <COUNT[1]_GND_19_o_add_0_OUT> created at line 78.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <CB2CE_HXILINX_mainControl> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 2-bit adder                                           : 2
# Registers                                            : 22
 1-bit register                                        : 20
 2-bit register                                        : 2
# Comparators                                          : 2
 16-bit comparator greater                             : 2
# Multiplexers                                         : 50
 1-bit 2-to-1 multiplexer                              : 44
 1-bit 4-to-1 multiplexer                              : 4
 16-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CB2CE_HXILINX_mainControl>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB2CE_HXILINX_mainControl> synthesized (advanced).

Synthesizing (advanced) Unit <CB2CE_HXILINX_segment_upgrade>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB2CE_HXILINX_segment_upgrade> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 2-bit up counter                                      : 2
# Registers                                            : 20
 Flip-Flops                                            : 20
# Comparators                                          : 2
 16-bit comparator greater                             : 2
# Multiplexers                                         : 50
 1-bit 2-to-1 multiplexer                              : 44
 1-bit 4-to-1 multiplexer                              : 4
 16-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mainControl> ...

Optimizing unit <segment_upgrade> ...

Optimizing unit <count09_MUSER_segment_upgrade> ...

Optimizing unit <HEX2SEG_MUSER_segment_upgrade> ...

Optimizing unit <FJKC_HXILINX_segment_upgrade> ...

Optimizing unit <M4_1E_HXILINX_segment_upgrade> ...

Optimizing unit <CB2CE_HXILINX_segment_upgrade> ...

Optimizing unit <D2_4E_HXILINX_segment_upgrade> ...

Optimizing unit <D4_16E_HXILINX_segment_upgrade> ...

Optimizing unit <OR6_HXILINX_segment_upgrade> ...

Optimizing unit <COMPM16_HXILINX_mainControl> ...

Optimizing unit <CB2CE_HXILINX_mainControl> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mainControl, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 24
 Flip-Flops                                            : 24

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mainControl.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 160
#      AND3                        : 1
#      AND4                        : 5
#      BUF                         : 16
#      GND                         : 1
#      INV                         : 58
#      LUT2                        : 6
#      LUT4                        : 43
#      LUT5                        : 2
#      LUT6                        : 6
#      MUXCY                       : 14
#      OR2                         : 1
#      OR4                         : 3
#      OR5                         : 2
#      VCC                         : 2
# FlipFlops/Latches                : 24
#      FDC                         : 20
#      FDCE                        : 4
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 44
#      IBUF                        : 32
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              24  out of  11440     0%  
 Number of Slice LUTs:                  115  out of   5720     2%  
    Number used as Logic:               115  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    139
   Number with an unused Flip Flop:     115  out of    139    82%  
   Number with an unused LUT:            24  out of    139    17%  
   Number of fully used LUT-FF pairs:     0  out of    139     0%  
   Number of unique control sets:        22

IO Utilization: 
 Number of IOs:                          46
 Number of bonded IOBs:                  46  out of    102    45%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------+---------------------------------------------+-------+
Clock Signal                                            | Clock buffer(FF name)                       | Load  |
--------------------------------------------------------+---------------------------------------------+-------+
XLXI_1/XLXI_167/XLXI_2/XLXI_2/q_tmp                     | NONE(XLXI_1/XLXI_167/XLXI_2/XLXI_3/q_tmp)   | 1     |
XLXI_1/XLXI_167/XLXI_2/XLXI_8/q_tmp                     | NONE(XLXI_1/XLXI_167/XLXI_2/XLXI_2/q_tmp)   | 1     |
XLXI_1/XLXI_167/XLXI_2/XLXI_1/q_tmp                     | NONE(XLXI_1/XLXI_167/XLXI_2/XLXI_8/q_tmp)   | 1     |
XLXI_1/XLXI_167/XLXN_16(XLXI_1/XLXI_167/XLXI_3/XLXI_7:O)| NONE(*)(XLXI_1/XLXI_167/XLXI_2/XLXI_1/q_tmp)| 1     |
XLXI_1/XLXI_167/XLXI_3/XLXI_2/q_tmp                     | NONE(XLXI_1/XLXI_167/XLXI_3/XLXI_3/q_tmp)   | 1     |
XLXI_1/XLXI_167/XLXI_3/XLXI_8/q_tmp                     | NONE(XLXI_1/XLXI_167/XLXI_3/XLXI_2/q_tmp)   | 1     |
XLXI_1/XLXI_167/XLXI_3/XLXI_1/q_tmp                     | NONE(XLXI_1/XLXI_167/XLXI_3/XLXI_8/q_tmp)   | 1     |
XLXI_1/XLXI_167/XLXN_15(XLXI_1/XLXI_167/XLXI_4/XLXI_7:O)| NONE(*)(XLXI_1/XLXI_167/XLXI_3/XLXI_1/q_tmp)| 1     |
XLXI_1/XLXI_167/XLXI_4/XLXI_2/q_tmp                     | NONE(XLXI_1/XLXI_167/XLXI_4/XLXI_3/q_tmp)   | 1     |
XLXI_1/XLXI_167/XLXI_4/XLXI_8/q_tmp                     | NONE(XLXI_1/XLXI_167/XLXI_4/XLXI_2/q_tmp)   | 1     |
XLXI_1/XLXI_167/XLXI_4/XLXI_1/q_tmp                     | NONE(XLXI_1/XLXI_167/XLXI_4/XLXI_8/q_tmp)   | 1     |
XLXI_1/XLXI_167/XLXN_14(XLXI_1/XLXI_167/XLXI_5/XLXI_7:O)| NONE(*)(XLXI_1/XLXI_167/XLXI_4/XLXI_1/q_tmp)| 1     |
XLXI_1/XLXI_167/XLXI_5/XLXI_2/q_tmp                     | NONE(XLXI_1/XLXI_167/XLXI_5/XLXI_3/q_tmp)   | 1     |
XLXI_1/XLXI_167/XLXI_5/XLXI_8/q_tmp                     | NONE(XLXI_1/XLXI_167/XLXI_5/XLXI_2/q_tmp)   | 1     |
XLXI_1/XLXI_167/XLXI_5/XLXI_1/q_tmp                     | NONE(XLXI_1/XLXI_167/XLXI_5/XLXI_8/q_tmp)   | 1     |
XLXI_1/XLXI_167/XLXN_13(XLXI_1/XLXI_167/XLXI_6/XLXI_7:O)| NONE(*)(XLXI_1/XLXI_167/XLXI_5/XLXI_1/q_tmp)| 1     |
XLXI_1/XLXI_167/XLXI_6/XLXI_2/q_tmp                     | NONE(XLXI_1/XLXI_167/XLXI_6/XLXI_3/q_tmp)   | 1     |
XLXI_1/XLXI_167/XLXI_6/XLXI_8/q_tmp                     | NONE(XLXI_1/XLXI_167/XLXI_6/XLXI_2/q_tmp)   | 1     |
XLXI_1/XLXI_167/XLXI_6/XLXI_1/q_tmp                     | NONE(XLXI_1/XLXI_167/XLXI_6/XLXI_8/q_tmp)   | 1     |
CLK_P123                                                | BUFGP                                       | 1     |
XLXI_1/XLXN_423(XLXI_1/XLXI_167/XLXI_2/XLXI_7:O)        | NONE(*)(XLXI_1/XLXI_106/COUNT_0)            | 2     |
PB1_P45                                                 | BUFGP                                       | 2     |
--------------------------------------------------------+---------------------------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.986ns (Maximum Frequency: 250.887MHz)
   Minimum input arrival time before clock: 7.026ns
   Maximum output required time after clock: 8.882ns
   Maximum combinational path delay: 10.422ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_167/XLXI_2/XLXI_2/q_tmp'
  Clock period: 2.805ns (frequency: 356.506MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.805ns (Levels of Logic = 2)
  Source:            XLXI_1/XLXI_167/XLXI_2/XLXI_3/q_tmp (FF)
  Destination:       XLXI_1/XLXI_167/XLXI_2/XLXI_3/q_tmp (FF)
  Source Clock:      XLXI_1/XLXI_167/XLXI_2/XLXI_2/q_tmp falling
  Destination Clock: XLXI_1/XLXI_167/XLXI_2/XLXI_2/q_tmp falling

  Data Path: XLXI_1/XLXI_167/XLXI_2/XLXI_3/q_tmp to XLXI_1/XLXI_167/XLXI_2/XLXI_3/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  q_tmp (q_tmp)
     end scope: 'XLXI_1/XLXI_167/XLXI_2/XLXI_3:Q'
     AND4:I0->O            6   0.203   0.744  XLXI_1/XLXI_167/XLXI_2/XLXI_7 (XLXI_1/XLXN_423)
     begin scope: 'XLXI_1/XLXI_167/XLXI_2/XLXI_3:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      2.805ns (1.080ns logic, 1.725ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_167/XLXI_2/XLXI_8/q_tmp'
  Clock period: 3.986ns (frequency: 250.887MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.986ns (Levels of Logic = 3)
  Source:            XLXI_1/XLXI_167/XLXI_2/XLXI_2/q_tmp (FF)
  Destination:       XLXI_1/XLXI_167/XLXI_2/XLXI_2/q_tmp (FF)
  Source Clock:      XLXI_1/XLXI_167/XLXI_2/XLXI_8/q_tmp falling
  Destination Clock: XLXI_1/XLXI_167/XLXI_2/XLXI_8/q_tmp falling

  Data Path: XLXI_1/XLXI_167/XLXI_2/XLXI_2/q_tmp to XLXI_1/XLXI_167/XLXI_2/XLXI_2/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  q_tmp (q_tmp)
     end scope: 'XLXI_1/XLXI_167/XLXI_2/XLXI_2:Q'
     INV:I->O              1   0.568   0.924  XLXI_1/XLXI_167/XLXI_2/XLXI_6 (XLXI_1/XLXI_167/XLXI_2/XLXN_5)
     AND4:I1->O            6   0.223   0.744  XLXI_1/XLXI_167/XLXI_2/XLXI_7 (XLXI_1/XLXN_423)
     begin scope: 'XLXI_1/XLXI_167/XLXI_2/XLXI_2:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      3.986ns (1.668ns logic, 2.318ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_167/XLXI_2/XLXI_1/q_tmp'
  Clock period: 2.839ns (frequency: 352.237MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.839ns (Levels of Logic = 2)
  Source:            XLXI_1/XLXI_167/XLXI_2/XLXI_8/q_tmp (FF)
  Destination:       XLXI_1/XLXI_167/XLXI_2/XLXI_8/q_tmp (FF)
  Source Clock:      XLXI_1/XLXI_167/XLXI_2/XLXI_1/q_tmp falling
  Destination Clock: XLXI_1/XLXI_167/XLXI_2/XLXI_1/q_tmp falling

  Data Path: XLXI_1/XLXI_167/XLXI_2/XLXI_8/q_tmp to XLXI_1/XLXI_167/XLXI_2/XLXI_8/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.898  q_tmp (q_tmp)
     end scope: 'XLXI_1/XLXI_167/XLXI_2/XLXI_8:Q'
     AND4:I2->O            6   0.320   0.744  XLXI_1/XLXI_167/XLXI_2/XLXI_7 (XLXI_1/XLXN_423)
     begin scope: 'XLXI_1/XLXI_167/XLXI_2/XLXI_8:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      2.839ns (1.197ns logic, 1.642ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_167/XLXN_16'
  Clock period: 3.986ns (frequency: 250.887MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.986ns (Levels of Logic = 3)
  Source:            XLXI_1/XLXI_167/XLXI_2/XLXI_1/q_tmp (FF)
  Destination:       XLXI_1/XLXI_167/XLXI_2/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_1/XLXI_167/XLXN_16 rising
  Destination Clock: XLXI_1/XLXI_167/XLXN_16 rising

  Data Path: XLXI_1/XLXI_167/XLXI_2/XLXI_1/q_tmp to XLXI_1/XLXI_167/XLXI_2/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  q_tmp (q_tmp)
     end scope: 'XLXI_1/XLXI_167/XLXI_2/XLXI_1:Q'
     INV:I->O              1   0.568   0.808  XLXI_1/XLXI_167/XLXI_2/XLXI_5 (XLXI_1/XLXI_167/XLXI_2/XLXN_6)
     AND4:I3->O            6   0.339   0.744  XLXI_1/XLXI_167/XLXI_2/XLXI_7 (XLXI_1/XLXN_423)
     begin scope: 'XLXI_1/XLXI_167/XLXI_2/XLXI_1:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      3.986ns (1.784ns logic, 2.202ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_167/XLXI_3/XLXI_2/q_tmp'
  Clock period: 2.775ns (frequency: 360.328MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.775ns (Levels of Logic = 2)
  Source:            XLXI_1/XLXI_167/XLXI_3/XLXI_3/q_tmp (FF)
  Destination:       XLXI_1/XLXI_167/XLXI_3/XLXI_3/q_tmp (FF)
  Source Clock:      XLXI_1/XLXI_167/XLXI_3/XLXI_2/q_tmp falling
  Destination Clock: XLXI_1/XLXI_167/XLXI_3/XLXI_2/q_tmp falling

  Data Path: XLXI_1/XLXI_167/XLXI_3/XLXI_3/q_tmp to XLXI_1/XLXI_167/XLXI_3/XLXI_3/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  q_tmp (q_tmp)
     end scope: 'XLXI_1/XLXI_167/XLXI_3/XLXI_3:Q'
     AND4:I0->O            5   0.203   0.714  XLXI_1/XLXI_167/XLXI_3/XLXI_7 (XLXI_1/XLXI_167/XLXN_16)
     begin scope: 'XLXI_1/XLXI_167/XLXI_3/XLXI_3:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      2.775ns (1.080ns logic, 1.695ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_167/XLXI_3/XLXI_8/q_tmp'
  Clock period: 3.956ns (frequency: 252.774MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.956ns (Levels of Logic = 3)
  Source:            XLXI_1/XLXI_167/XLXI_3/XLXI_2/q_tmp (FF)
  Destination:       XLXI_1/XLXI_167/XLXI_3/XLXI_2/q_tmp (FF)
  Source Clock:      XLXI_1/XLXI_167/XLXI_3/XLXI_8/q_tmp falling
  Destination Clock: XLXI_1/XLXI_167/XLXI_3/XLXI_8/q_tmp falling

  Data Path: XLXI_1/XLXI_167/XLXI_3/XLXI_2/q_tmp to XLXI_1/XLXI_167/XLXI_3/XLXI_2/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  q_tmp (q_tmp)
     end scope: 'XLXI_1/XLXI_167/XLXI_3/XLXI_2:Q'
     INV:I->O              1   0.568   0.924  XLXI_1/XLXI_167/XLXI_3/XLXI_6 (XLXI_1/XLXI_167/XLXI_3/XLXN_5)
     AND4:I1->O            5   0.223   0.714  XLXI_1/XLXI_167/XLXI_3/XLXI_7 (XLXI_1/XLXI_167/XLXN_16)
     begin scope: 'XLXI_1/XLXI_167/XLXI_3/XLXI_2:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      3.956ns (1.668ns logic, 2.288ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_167/XLXI_3/XLXI_1/q_tmp'
  Clock period: 2.809ns (frequency: 355.967MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.809ns (Levels of Logic = 2)
  Source:            XLXI_1/XLXI_167/XLXI_3/XLXI_8/q_tmp (FF)
  Destination:       XLXI_1/XLXI_167/XLXI_3/XLXI_8/q_tmp (FF)
  Source Clock:      XLXI_1/XLXI_167/XLXI_3/XLXI_1/q_tmp falling
  Destination Clock: XLXI_1/XLXI_167/XLXI_3/XLXI_1/q_tmp falling

  Data Path: XLXI_1/XLXI_167/XLXI_3/XLXI_8/q_tmp to XLXI_1/XLXI_167/XLXI_3/XLXI_8/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.898  q_tmp (q_tmp)
     end scope: 'XLXI_1/XLXI_167/XLXI_3/XLXI_8:Q'
     AND4:I2->O            5   0.320   0.714  XLXI_1/XLXI_167/XLXI_3/XLXI_7 (XLXI_1/XLXI_167/XLXN_16)
     begin scope: 'XLXI_1/XLXI_167/XLXI_3/XLXI_8:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      2.809ns (1.197ns logic, 1.612ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_167/XLXN_15'
  Clock period: 3.956ns (frequency: 252.774MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.956ns (Levels of Logic = 3)
  Source:            XLXI_1/XLXI_167/XLXI_3/XLXI_1/q_tmp (FF)
  Destination:       XLXI_1/XLXI_167/XLXI_3/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_1/XLXI_167/XLXN_15 rising
  Destination Clock: XLXI_1/XLXI_167/XLXN_15 rising

  Data Path: XLXI_1/XLXI_167/XLXI_3/XLXI_1/q_tmp to XLXI_1/XLXI_167/XLXI_3/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  q_tmp (q_tmp)
     end scope: 'XLXI_1/XLXI_167/XLXI_3/XLXI_1:Q'
     INV:I->O              1   0.568   0.808  XLXI_1/XLXI_167/XLXI_3/XLXI_5 (XLXI_1/XLXI_167/XLXI_3/XLXN_6)
     AND4:I3->O            5   0.339   0.714  XLXI_1/XLXI_167/XLXI_3/XLXI_7 (XLXI_1/XLXI_167/XLXN_16)
     begin scope: 'XLXI_1/XLXI_167/XLXI_3/XLXI_1:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      3.956ns (1.784ns logic, 2.172ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_167/XLXI_4/XLXI_2/q_tmp'
  Clock period: 2.775ns (frequency: 360.328MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.775ns (Levels of Logic = 2)
  Source:            XLXI_1/XLXI_167/XLXI_4/XLXI_3/q_tmp (FF)
  Destination:       XLXI_1/XLXI_167/XLXI_4/XLXI_3/q_tmp (FF)
  Source Clock:      XLXI_1/XLXI_167/XLXI_4/XLXI_2/q_tmp falling
  Destination Clock: XLXI_1/XLXI_167/XLXI_4/XLXI_2/q_tmp falling

  Data Path: XLXI_1/XLXI_167/XLXI_4/XLXI_3/q_tmp to XLXI_1/XLXI_167/XLXI_4/XLXI_3/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  q_tmp (q_tmp)
     end scope: 'XLXI_1/XLXI_167/XLXI_4/XLXI_3:Q'
     AND4:I0->O            5   0.203   0.714  XLXI_1/XLXI_167/XLXI_4/XLXI_7 (XLXI_1/XLXI_167/XLXN_15)
     begin scope: 'XLXI_1/XLXI_167/XLXI_4/XLXI_3:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      2.775ns (1.080ns logic, 1.695ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_167/XLXI_4/XLXI_8/q_tmp'
  Clock period: 3.956ns (frequency: 252.774MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.956ns (Levels of Logic = 3)
  Source:            XLXI_1/XLXI_167/XLXI_4/XLXI_2/q_tmp (FF)
  Destination:       XLXI_1/XLXI_167/XLXI_4/XLXI_2/q_tmp (FF)
  Source Clock:      XLXI_1/XLXI_167/XLXI_4/XLXI_8/q_tmp falling
  Destination Clock: XLXI_1/XLXI_167/XLXI_4/XLXI_8/q_tmp falling

  Data Path: XLXI_1/XLXI_167/XLXI_4/XLXI_2/q_tmp to XLXI_1/XLXI_167/XLXI_4/XLXI_2/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  q_tmp (q_tmp)
     end scope: 'XLXI_1/XLXI_167/XLXI_4/XLXI_2:Q'
     INV:I->O              1   0.568   0.924  XLXI_1/XLXI_167/XLXI_4/XLXI_6 (XLXI_1/XLXI_167/XLXI_4/XLXN_5)
     AND4:I1->O            5   0.223   0.714  XLXI_1/XLXI_167/XLXI_4/XLXI_7 (XLXI_1/XLXI_167/XLXN_15)
     begin scope: 'XLXI_1/XLXI_167/XLXI_4/XLXI_2:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      3.956ns (1.668ns logic, 2.288ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_167/XLXI_4/XLXI_1/q_tmp'
  Clock period: 2.809ns (frequency: 355.967MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.809ns (Levels of Logic = 2)
  Source:            XLXI_1/XLXI_167/XLXI_4/XLXI_8/q_tmp (FF)
  Destination:       XLXI_1/XLXI_167/XLXI_4/XLXI_8/q_tmp (FF)
  Source Clock:      XLXI_1/XLXI_167/XLXI_4/XLXI_1/q_tmp falling
  Destination Clock: XLXI_1/XLXI_167/XLXI_4/XLXI_1/q_tmp falling

  Data Path: XLXI_1/XLXI_167/XLXI_4/XLXI_8/q_tmp to XLXI_1/XLXI_167/XLXI_4/XLXI_8/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.898  q_tmp (q_tmp)
     end scope: 'XLXI_1/XLXI_167/XLXI_4/XLXI_8:Q'
     AND4:I2->O            5   0.320   0.714  XLXI_1/XLXI_167/XLXI_4/XLXI_7 (XLXI_1/XLXI_167/XLXN_15)
     begin scope: 'XLXI_1/XLXI_167/XLXI_4/XLXI_8:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      2.809ns (1.197ns logic, 1.612ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_167/XLXN_14'
  Clock period: 3.956ns (frequency: 252.774MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.956ns (Levels of Logic = 3)
  Source:            XLXI_1/XLXI_167/XLXI_4/XLXI_1/q_tmp (FF)
  Destination:       XLXI_1/XLXI_167/XLXI_4/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_1/XLXI_167/XLXN_14 rising
  Destination Clock: XLXI_1/XLXI_167/XLXN_14 rising

  Data Path: XLXI_1/XLXI_167/XLXI_4/XLXI_1/q_tmp to XLXI_1/XLXI_167/XLXI_4/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  q_tmp (q_tmp)
     end scope: 'XLXI_1/XLXI_167/XLXI_4/XLXI_1:Q'
     INV:I->O              1   0.568   0.808  XLXI_1/XLXI_167/XLXI_4/XLXI_5 (XLXI_1/XLXI_167/XLXI_4/XLXN_6)
     AND4:I3->O            5   0.339   0.714  XLXI_1/XLXI_167/XLXI_4/XLXI_7 (XLXI_1/XLXI_167/XLXN_15)
     begin scope: 'XLXI_1/XLXI_167/XLXI_4/XLXI_1:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      3.956ns (1.784ns logic, 2.172ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_167/XLXI_5/XLXI_2/q_tmp'
  Clock period: 2.775ns (frequency: 360.328MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.775ns (Levels of Logic = 2)
  Source:            XLXI_1/XLXI_167/XLXI_5/XLXI_3/q_tmp (FF)
  Destination:       XLXI_1/XLXI_167/XLXI_5/XLXI_3/q_tmp (FF)
  Source Clock:      XLXI_1/XLXI_167/XLXI_5/XLXI_2/q_tmp falling
  Destination Clock: XLXI_1/XLXI_167/XLXI_5/XLXI_2/q_tmp falling

  Data Path: XLXI_1/XLXI_167/XLXI_5/XLXI_3/q_tmp to XLXI_1/XLXI_167/XLXI_5/XLXI_3/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  q_tmp (q_tmp)
     end scope: 'XLXI_1/XLXI_167/XLXI_5/XLXI_3:Q'
     AND4:I0->O            5   0.203   0.714  XLXI_1/XLXI_167/XLXI_5/XLXI_7 (XLXI_1/XLXI_167/XLXN_14)
     begin scope: 'XLXI_1/XLXI_167/XLXI_5/XLXI_3:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      2.775ns (1.080ns logic, 1.695ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_167/XLXI_5/XLXI_8/q_tmp'
  Clock period: 3.956ns (frequency: 252.774MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.956ns (Levels of Logic = 3)
  Source:            XLXI_1/XLXI_167/XLXI_5/XLXI_2/q_tmp (FF)
  Destination:       XLXI_1/XLXI_167/XLXI_5/XLXI_2/q_tmp (FF)
  Source Clock:      XLXI_1/XLXI_167/XLXI_5/XLXI_8/q_tmp falling
  Destination Clock: XLXI_1/XLXI_167/XLXI_5/XLXI_8/q_tmp falling

  Data Path: XLXI_1/XLXI_167/XLXI_5/XLXI_2/q_tmp to XLXI_1/XLXI_167/XLXI_5/XLXI_2/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  q_tmp (q_tmp)
     end scope: 'XLXI_1/XLXI_167/XLXI_5/XLXI_2:Q'
     INV:I->O              1   0.568   0.924  XLXI_1/XLXI_167/XLXI_5/XLXI_6 (XLXI_1/XLXI_167/XLXI_5/XLXN_5)
     AND4:I1->O            5   0.223   0.714  XLXI_1/XLXI_167/XLXI_5/XLXI_7 (XLXI_1/XLXI_167/XLXN_14)
     begin scope: 'XLXI_1/XLXI_167/XLXI_5/XLXI_2:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      3.956ns (1.668ns logic, 2.288ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_167/XLXI_5/XLXI_1/q_tmp'
  Clock period: 2.809ns (frequency: 355.967MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.809ns (Levels of Logic = 2)
  Source:            XLXI_1/XLXI_167/XLXI_5/XLXI_8/q_tmp (FF)
  Destination:       XLXI_1/XLXI_167/XLXI_5/XLXI_8/q_tmp (FF)
  Source Clock:      XLXI_1/XLXI_167/XLXI_5/XLXI_1/q_tmp falling
  Destination Clock: XLXI_1/XLXI_167/XLXI_5/XLXI_1/q_tmp falling

  Data Path: XLXI_1/XLXI_167/XLXI_5/XLXI_8/q_tmp to XLXI_1/XLXI_167/XLXI_5/XLXI_8/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.898  q_tmp (q_tmp)
     end scope: 'XLXI_1/XLXI_167/XLXI_5/XLXI_8:Q'
     AND4:I2->O            5   0.320   0.714  XLXI_1/XLXI_167/XLXI_5/XLXI_7 (XLXI_1/XLXI_167/XLXN_14)
     begin scope: 'XLXI_1/XLXI_167/XLXI_5/XLXI_8:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      2.809ns (1.197ns logic, 1.612ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_167/XLXN_13'
  Clock period: 3.956ns (frequency: 252.774MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.956ns (Levels of Logic = 3)
  Source:            XLXI_1/XLXI_167/XLXI_5/XLXI_1/q_tmp (FF)
  Destination:       XLXI_1/XLXI_167/XLXI_5/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_1/XLXI_167/XLXN_13 rising
  Destination Clock: XLXI_1/XLXI_167/XLXN_13 rising

  Data Path: XLXI_1/XLXI_167/XLXI_5/XLXI_1/q_tmp to XLXI_1/XLXI_167/XLXI_5/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  q_tmp (q_tmp)
     end scope: 'XLXI_1/XLXI_167/XLXI_5/XLXI_1:Q'
     INV:I->O              1   0.568   0.808  XLXI_1/XLXI_167/XLXI_5/XLXI_5 (XLXI_1/XLXI_167/XLXI_5/XLXN_6)
     AND4:I3->O            5   0.339   0.714  XLXI_1/XLXI_167/XLXI_5/XLXI_7 (XLXI_1/XLXI_167/XLXN_14)
     begin scope: 'XLXI_1/XLXI_167/XLXI_5/XLXI_1:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      3.956ns (1.784ns logic, 2.172ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_167/XLXI_6/XLXI_2/q_tmp'
  Clock period: 2.775ns (frequency: 360.328MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.775ns (Levels of Logic = 2)
  Source:            XLXI_1/XLXI_167/XLXI_6/XLXI_3/q_tmp (FF)
  Destination:       XLXI_1/XLXI_167/XLXI_6/XLXI_3/q_tmp (FF)
  Source Clock:      XLXI_1/XLXI_167/XLXI_6/XLXI_2/q_tmp falling
  Destination Clock: XLXI_1/XLXI_167/XLXI_6/XLXI_2/q_tmp falling

  Data Path: XLXI_1/XLXI_167/XLXI_6/XLXI_3/q_tmp to XLXI_1/XLXI_167/XLXI_6/XLXI_3/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  q_tmp (q_tmp)
     end scope: 'XLXI_1/XLXI_167/XLXI_6/XLXI_3:Q'
     AND4:I0->O            5   0.203   0.714  XLXI_1/XLXI_167/XLXI_6/XLXI_7 (XLXI_1/XLXI_167/XLXN_13)
     begin scope: 'XLXI_1/XLXI_167/XLXI_6/XLXI_3:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      2.775ns (1.080ns logic, 1.695ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_167/XLXI_6/XLXI_8/q_tmp'
  Clock period: 3.956ns (frequency: 252.774MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.956ns (Levels of Logic = 3)
  Source:            XLXI_1/XLXI_167/XLXI_6/XLXI_2/q_tmp (FF)
  Destination:       XLXI_1/XLXI_167/XLXI_6/XLXI_2/q_tmp (FF)
  Source Clock:      XLXI_1/XLXI_167/XLXI_6/XLXI_8/q_tmp falling
  Destination Clock: XLXI_1/XLXI_167/XLXI_6/XLXI_8/q_tmp falling

  Data Path: XLXI_1/XLXI_167/XLXI_6/XLXI_2/q_tmp to XLXI_1/XLXI_167/XLXI_6/XLXI_2/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  q_tmp (q_tmp)
     end scope: 'XLXI_1/XLXI_167/XLXI_6/XLXI_2:Q'
     INV:I->O              1   0.568   0.924  XLXI_1/XLXI_167/XLXI_6/XLXI_6 (XLXI_1/XLXI_167/XLXI_6/XLXN_5)
     AND4:I1->O            5   0.223   0.714  XLXI_1/XLXI_167/XLXI_6/XLXI_7 (XLXI_1/XLXI_167/XLXN_13)
     begin scope: 'XLXI_1/XLXI_167/XLXI_6/XLXI_2:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      3.956ns (1.668ns logic, 2.288ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_167/XLXI_6/XLXI_1/q_tmp'
  Clock period: 2.809ns (frequency: 355.967MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.809ns (Levels of Logic = 2)
  Source:            XLXI_1/XLXI_167/XLXI_6/XLXI_8/q_tmp (FF)
  Destination:       XLXI_1/XLXI_167/XLXI_6/XLXI_8/q_tmp (FF)
  Source Clock:      XLXI_1/XLXI_167/XLXI_6/XLXI_1/q_tmp falling
  Destination Clock: XLXI_1/XLXI_167/XLXI_6/XLXI_1/q_tmp falling

  Data Path: XLXI_1/XLXI_167/XLXI_6/XLXI_8/q_tmp to XLXI_1/XLXI_167/XLXI_6/XLXI_8/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.898  q_tmp (q_tmp)
     end scope: 'XLXI_1/XLXI_167/XLXI_6/XLXI_8:Q'
     AND4:I2->O            5   0.320   0.714  XLXI_1/XLXI_167/XLXI_6/XLXI_7 (XLXI_1/XLXI_167/XLXN_13)
     begin scope: 'XLXI_1/XLXI_167/XLXI_6/XLXI_8:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      2.809ns (1.197ns logic, 1.612ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_P123'
  Clock period: 3.956ns (frequency: 252.774MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.956ns (Levels of Logic = 3)
  Source:            XLXI_1/XLXI_167/XLXI_6/XLXI_1/q_tmp (FF)
  Destination:       XLXI_1/XLXI_167/XLXI_6/XLXI_1/q_tmp (FF)
  Source Clock:      CLK_P123 rising
  Destination Clock: CLK_P123 rising

  Data Path: XLXI_1/XLXI_167/XLXI_6/XLXI_1/q_tmp to XLXI_1/XLXI_167/XLXI_6/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  q_tmp (q_tmp)
     end scope: 'XLXI_1/XLXI_167/XLXI_6/XLXI_1:Q'
     INV:I->O              1   0.568   0.808  XLXI_1/XLXI_167/XLXI_6/XLXI_5 (XLXI_1/XLXI_167/XLXI_6/XLXN_6)
     AND4:I3->O            5   0.339   0.714  XLXI_1/XLXI_167/XLXI_6/XLXI_7 (XLXI_1/XLXI_167/XLXN_13)
     begin scope: 'XLXI_1/XLXI_167/XLXI_6/XLXI_1:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      3.956ns (1.784ns logic, 2.172ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXN_423'
  Clock period: 2.190ns (frequency: 456.663MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.190ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_106/COUNT_0 (FF)
  Destination:       XLXI_1/XLXI_106/COUNT_0 (FF)
  Source Clock:      XLXI_1/XLXN_423 rising
  Destination Clock: XLXI_1/XLXN_423 rising

  Data Path: XLXI_1/XLXI_106/COUNT_0 to XLXI_1/XLXI_106/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.447   0.856  COUNT_0 (COUNT_0)
     INV:I->O              1   0.206   0.579  Mcount_COUNT_xor<0>11_INV_0 (Result<0>)
     FDCE:D                    0.102          COUNT_0
    ----------------------------------------
    Total                      2.190ns (0.755ns logic, 1.435ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PB1_P45'
  Clock period: 1.984ns (frequency: 504.007MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.984ns (Levels of Logic = 1)
  Source:            XLXI_9/COUNT_0 (FF)
  Destination:       XLXI_9/COUNT_0 (FF)
  Source Clock:      PB1_P45 rising
  Destination Clock: PB1_P45 rising

  Data Path: XLXI_9/COUNT_0 to XLXI_9/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.650  COUNT_0 (COUNT_0)
     INV:I->O              1   0.206   0.579  Mcount_COUNT_xor<0>11_INV_0 (Result<0>)
     FDCE:D                    0.102          COUNT_0
    ----------------------------------------
    Total                      1.984ns (0.755ns logic, 1.229ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PB1_P45'
  Total number of paths / destination ports: 240 / 2
-------------------------------------------------------------------------
Offset:              7.026ns (Levels of Logic = 14)
  Source:            SW1<0> (PAD)
  Destination:       XLXI_9/COUNT_0 (FF)
  Destination Clock: PB1_P45 rising

  Data Path: SW1<0> to XLXI_9/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  SW1_0_IBUF (SW1_0_IBUF)
     BUF:I->O              4   0.568   0.931  XLXI_4_0 (LAK<0>)
     begin scope: 'XLXI_2:A<0>'
     LUT4:I0->O            1   0.203   0.000  Mcompar_GT_lut<0> (Mcompar_GT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_GT_cy<0> (Mcompar_GT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<1> (Mcompar_GT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<2> (Mcompar_GT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<3> (Mcompar_GT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<4> (Mcompar_GT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<5> (Mcompar_GT_cy<5>)
     MUXCY:CI->O           1   0.213   0.684  Mcompar_GT_cy<6> (Mcompar_GT_cy<6>)
     LUT5:I3->O            1   0.203   0.924  Mcompar_GT_cy<7>_inv1 (GT)
     end scope: 'XLXI_2:GT'
     OR2:I1->O             3   0.223   0.650  XLXI_8 (XLXN_19)
     begin scope: 'XLXI_9:CE'
     FDCE:CE                   0.322          COUNT_0
    ----------------------------------------
    Total                      7.026ns (3.221ns logic, 3.805ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/XLXN_423'
  Total number of paths / destination ports: 280 / 11
-------------------------------------------------------------------------
Offset:              8.882ns (Levels of Logic = 8)
  Source:            XLXI_1/XLXI_106/COUNT_0 (FF)
  Destination:       A_G<6> (PAD)
  Source Clock:      XLXI_1/XLXN_423 rising

  Data Path: XLXI_1/XLXI_106/COUNT_0 to A_G<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.447   1.221  COUNT_0 (COUNT_0)
     end scope: 'XLXI_1/XLXI_106:Q0'
     begin scope: 'XLXI_1/XLXI_1683_2:S0'
     LUT6:I0->O           15   0.203   1.229  Mmux_O11 (O)
     end scope: 'XLXI_1/XLXI_1683_2:O'
     begin scope: 'XLXI_1/XLXI_1690/XLXI_1:A2'
     LUT4:I0->O            5   0.203   1.059  Mmux_d_tmp81 (D1)
     end scope: 'XLXI_1/XLXI_1690/XLXI_1:D1'
     OR4:I1->O             1   0.223   0.579  XLXI_1/XLXI_1690/XLXI_10 (XLXI_1/XLXI_1690/XLXN_26)
     INV:I->O              1   0.568   0.579  XLXI_1/XLXI_1690/XLXI_17 (A_G_6_OBUF)
     OBUF:I->O                 2.571          A_G_6_OBUF (A_G<6>)
    ----------------------------------------
    Total                      8.882ns (4.215ns logic, 4.667ns route)
                                       (47.5% logic, 52.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PB1_P45'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.815ns (Levels of Logic = 3)
  Source:            XLXI_9/COUNT_0 (FF)
  Destination:       Buzzer (PAD)
  Source Clock:      PB1_P45 rising

  Data Path: XLXI_9/COUNT_0 to Buzzer
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.995  COUNT_0 (COUNT_0)
     end scope: 'XLXI_9:Q0'
     AND3:I1->O            1   0.223   0.579  XLXI_10 (Buzzer_OBUF)
     OBUF:I->O                 2.571          Buzzer_OBUF (Buzzer)
    ----------------------------------------
    Total                      4.815ns (3.241ns logic, 1.574ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 664 / 8
-------------------------------------------------------------------------
Delay:               10.422ns (Levels of Logic = 15)
  Source:            SW1<0> (PAD)
  Destination:       Buzzer (PAD)

  Data Path: SW1<0> to Buzzer
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  SW1_0_IBUF (SW1_0_IBUF)
     BUF:I->O              4   0.568   0.931  XLXI_4_0 (LAK<0>)
     begin scope: 'XLXI_2:A<0>'
     LUT4:I0->O            1   0.203   0.000  Mcompar_GT_lut<0> (Mcompar_GT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_GT_cy<0> (Mcompar_GT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<1> (Mcompar_GT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<2> (Mcompar_GT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<3> (Mcompar_GT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<4> (Mcompar_GT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<5> (Mcompar_GT_cy<5>)
     MUXCY:CI->O           1   0.213   0.684  Mcompar_GT_cy<6> (Mcompar_GT_cy<6>)
     LUT5:I3->O            1   0.203   0.924  Mcompar_GT_cy<7>_inv1 (GT)
     end scope: 'XLXI_2:GT'
     OR2:I1->O             3   0.223   1.015  XLXI_8 (XLXN_19)
     AND3:I0->O            1   0.203   0.579  XLXI_10 (Buzzer_OBUF)
     OBUF:I->O                 2.571          Buzzer_OBUF (Buzzer)
    ----------------------------------------
    Total                     10.422ns (5.673ns logic, 4.749ns route)
                                       (54.4% logic, 45.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_P123
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
CLK_P123                           |    3.956|         |         |         |
XLXI_1/XLXI_167/XLXI_6/XLXI_1/q_tmp|         |    2.809|         |         |
XLXI_1/XLXI_167/XLXI_6/XLXI_2/q_tmp|         |    2.775|         |         |
XLXI_1/XLXI_167/XLXI_6/XLXI_8/q_tmp|         |    3.956|         |         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock PB1_P45
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PB1_P45        |    1.984|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_167/XLXI_2/XLXI_1/q_tmp
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_167/XLXI_2/XLXI_1/q_tmp|         |         |    2.839|         |
XLXI_1/XLXI_167/XLXI_2/XLXI_2/q_tmp|         |         |    2.805|         |
XLXI_1/XLXI_167/XLXI_2/XLXI_8/q_tmp|         |         |    3.986|         |
XLXI_1/XLXI_167/XLXN_16            |         |         |    3.986|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_167/XLXI_2/XLXI_2/q_tmp
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_167/XLXI_2/XLXI_1/q_tmp|         |         |    2.839|         |
XLXI_1/XLXI_167/XLXI_2/XLXI_2/q_tmp|         |         |    2.805|         |
XLXI_1/XLXI_167/XLXI_2/XLXI_8/q_tmp|         |         |    3.986|         |
XLXI_1/XLXI_167/XLXN_16            |         |         |    3.986|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_167/XLXI_2/XLXI_8/q_tmp
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_167/XLXI_2/XLXI_1/q_tmp|         |         |    2.839|         |
XLXI_1/XLXI_167/XLXI_2/XLXI_2/q_tmp|         |         |    2.805|         |
XLXI_1/XLXI_167/XLXI_2/XLXI_8/q_tmp|         |         |    3.986|         |
XLXI_1/XLXI_167/XLXN_16            |         |         |    3.986|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_167/XLXI_3/XLXI_1/q_tmp
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_167/XLXI_3/XLXI_1/q_tmp|         |         |    2.809|         |
XLXI_1/XLXI_167/XLXI_3/XLXI_2/q_tmp|         |         |    2.775|         |
XLXI_1/XLXI_167/XLXI_3/XLXI_8/q_tmp|         |         |    3.956|         |
XLXI_1/XLXI_167/XLXN_15            |         |         |    3.956|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_167/XLXI_3/XLXI_2/q_tmp
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_167/XLXI_3/XLXI_1/q_tmp|         |         |    2.809|         |
XLXI_1/XLXI_167/XLXI_3/XLXI_2/q_tmp|         |         |    2.775|         |
XLXI_1/XLXI_167/XLXI_3/XLXI_8/q_tmp|         |         |    3.956|         |
XLXI_1/XLXI_167/XLXN_15            |         |         |    3.956|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_167/XLXI_3/XLXI_8/q_tmp
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_167/XLXI_3/XLXI_1/q_tmp|         |         |    2.809|         |
XLXI_1/XLXI_167/XLXI_3/XLXI_2/q_tmp|         |         |    2.775|         |
XLXI_1/XLXI_167/XLXI_3/XLXI_8/q_tmp|         |         |    3.956|         |
XLXI_1/XLXI_167/XLXN_15            |         |         |    3.956|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_167/XLXI_4/XLXI_1/q_tmp
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_167/XLXI_4/XLXI_1/q_tmp|         |         |    2.809|         |
XLXI_1/XLXI_167/XLXI_4/XLXI_2/q_tmp|         |         |    2.775|         |
XLXI_1/XLXI_167/XLXI_4/XLXI_8/q_tmp|         |         |    3.956|         |
XLXI_1/XLXI_167/XLXN_14            |         |         |    3.956|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_167/XLXI_4/XLXI_2/q_tmp
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_167/XLXI_4/XLXI_1/q_tmp|         |         |    2.809|         |
XLXI_1/XLXI_167/XLXI_4/XLXI_2/q_tmp|         |         |    2.775|         |
XLXI_1/XLXI_167/XLXI_4/XLXI_8/q_tmp|         |         |    3.956|         |
XLXI_1/XLXI_167/XLXN_14            |         |         |    3.956|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_167/XLXI_4/XLXI_8/q_tmp
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_167/XLXI_4/XLXI_1/q_tmp|         |         |    2.809|         |
XLXI_1/XLXI_167/XLXI_4/XLXI_2/q_tmp|         |         |    2.775|         |
XLXI_1/XLXI_167/XLXI_4/XLXI_8/q_tmp|         |         |    3.956|         |
XLXI_1/XLXI_167/XLXN_14            |         |         |    3.956|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_167/XLXI_5/XLXI_1/q_tmp
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_167/XLXI_5/XLXI_1/q_tmp|         |         |    2.809|         |
XLXI_1/XLXI_167/XLXI_5/XLXI_2/q_tmp|         |         |    2.775|         |
XLXI_1/XLXI_167/XLXI_5/XLXI_8/q_tmp|         |         |    3.956|         |
XLXI_1/XLXI_167/XLXN_13            |         |         |    3.956|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_167/XLXI_5/XLXI_2/q_tmp
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_167/XLXI_5/XLXI_1/q_tmp|         |         |    2.809|         |
XLXI_1/XLXI_167/XLXI_5/XLXI_2/q_tmp|         |         |    2.775|         |
XLXI_1/XLXI_167/XLXI_5/XLXI_8/q_tmp|         |         |    3.956|         |
XLXI_1/XLXI_167/XLXN_13            |         |         |    3.956|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_167/XLXI_5/XLXI_8/q_tmp
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_167/XLXI_5/XLXI_1/q_tmp|         |         |    2.809|         |
XLXI_1/XLXI_167/XLXI_5/XLXI_2/q_tmp|         |         |    2.775|         |
XLXI_1/XLXI_167/XLXI_5/XLXI_8/q_tmp|         |         |    3.956|         |
XLXI_1/XLXI_167/XLXN_13            |         |         |    3.956|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_167/XLXI_6/XLXI_1/q_tmp
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
CLK_P123                           |         |         |    3.956|         |
XLXI_1/XLXI_167/XLXI_6/XLXI_1/q_tmp|         |         |    2.809|         |
XLXI_1/XLXI_167/XLXI_6/XLXI_2/q_tmp|         |         |    2.775|         |
XLXI_1/XLXI_167/XLXI_6/XLXI_8/q_tmp|         |         |    3.956|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_167/XLXI_6/XLXI_2/q_tmp
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
CLK_P123                           |         |         |    3.956|         |
XLXI_1/XLXI_167/XLXI_6/XLXI_1/q_tmp|         |         |    2.809|         |
XLXI_1/XLXI_167/XLXI_6/XLXI_2/q_tmp|         |         |    2.775|         |
XLXI_1/XLXI_167/XLXI_6/XLXI_8/q_tmp|         |         |    3.956|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_167/XLXI_6/XLXI_8/q_tmp
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
CLK_P123                           |         |         |    3.956|         |
XLXI_1/XLXI_167/XLXI_6/XLXI_1/q_tmp|         |         |    2.809|         |
XLXI_1/XLXI_167/XLXI_6/XLXI_2/q_tmp|         |         |    2.775|         |
XLXI_1/XLXI_167/XLXI_6/XLXI_8/q_tmp|         |         |    3.956|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_167/XLXN_13
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_167/XLXI_5/XLXI_1/q_tmp|         |    2.809|         |         |
XLXI_1/XLXI_167/XLXI_5/XLXI_2/q_tmp|         |    2.775|         |         |
XLXI_1/XLXI_167/XLXI_5/XLXI_8/q_tmp|         |    3.956|         |         |
XLXI_1/XLXI_167/XLXN_13            |    3.956|         |         |         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_167/XLXN_14
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_167/XLXI_4/XLXI_1/q_tmp|         |    2.809|         |         |
XLXI_1/XLXI_167/XLXI_4/XLXI_2/q_tmp|         |    2.775|         |         |
XLXI_1/XLXI_167/XLXI_4/XLXI_8/q_tmp|         |    3.956|         |         |
XLXI_1/XLXI_167/XLXN_14            |    3.956|         |         |         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_167/XLXN_15
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_167/XLXI_3/XLXI_1/q_tmp|         |    2.809|         |         |
XLXI_1/XLXI_167/XLXI_3/XLXI_2/q_tmp|         |    2.775|         |         |
XLXI_1/XLXI_167/XLXI_3/XLXI_8/q_tmp|         |    3.956|         |         |
XLXI_1/XLXI_167/XLXN_15            |    3.956|         |         |         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_167/XLXN_16
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_167/XLXI_2/XLXI_1/q_tmp|         |    2.839|         |         |
XLXI_1/XLXI_167/XLXI_2/XLXI_2/q_tmp|         |    2.805|         |         |
XLXI_1/XLXI_167/XLXI_2/XLXI_8/q_tmp|         |    3.986|         |         |
XLXI_1/XLXI_167/XLXN_16            |    3.986|         |         |         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXN_423
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_1/XLXN_423|    2.190|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.97 secs
 
--> 

Total memory usage is 4527628 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :   26 (   0 filtered)

