// Seed: 2608812068
module module_0 (
    input tri1 id_0,
    output tri0 id_1,
    output wor id_2,
    input supply0 id_3,
    input supply0 id_4,
    input wire id_5
);
  wire id_7, id_8;
  module_2 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_0,
      id_3,
      id_1,
      id_1,
      id_5,
      id_3,
      id_1,
      id_0,
      id_5,
      id_5,
      id_3,
      id_3,
      id_5,
      id_0,
      id_3,
      id_3,
      id_2,
      id_4
  );
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd30
) (
    output supply0 _id_0,
    input supply0 id_1,
    output wor id_2,
    input tri1 id_3,
    input tri1 id_4
);
  logic [id_0 : -1] id_6;
  ;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 (
    input supply1 id_0,
    input tri1 id_1,
    input wor id_2,
    input wand id_3,
    input wire id_4,
    output tri id_5,
    output uwire id_6,
    input wand id_7,
    input wor id_8,
    output supply0 id_9,
    input wire id_10,
    input uwire id_11,
    input tri0 id_12,
    input wor id_13,
    input wire id_14,
    input wor id_15,
    input wand id_16,
    input tri id_17,
    input wire id_18,
    output wor id_19,
    input wand id_20
);
  wire id_22;
  assign module_0.id_3 = 0;
endmodule
