-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Sat Apr  4 07:26:14 2020
-- Host        : Athena running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               d:/sem_I/SDUP/elipse_acc_test/elipse_acc_test.srcs/sources_1/bd/elipse_accelerated/ip/elipse_accelerated_elipse_coprocessor_0_0/elipse_accelerated_elipse_coprocessor_0_0_sim_netlist.vhdl
-- Design      : elipse_accelerated_elipse_coprocessor_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity elipse_accelerated_elipse_coprocessor_0_0_cordic_step is
  port (
    \angle_out_reg[9]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \t_angle_out_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \t_angle_out_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \angle_out_reg[11]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \t_angle_out_reg[10]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \t_angle_out_reg[10]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \t_angle_out_reg[11]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \angle_out_reg[9]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of elipse_accelerated_elipse_coprocessor_0_0_cordic_step : entity is "cordic_step";
end elipse_accelerated_elipse_coprocessor_0_0_cordic_step;

architecture STRUCTURE of elipse_accelerated_elipse_coprocessor_0_0_cordic_step is
  signal \^s\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \angle_out[9]_i_2_n_0\ : STD_LOGIC;
  signal \^angle_out_reg[9]_0\ : STD_LOGIC;
  signal \angle_out_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \cos_out1__4_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \cos_out1__4_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \cos_out1__4_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \cos_out1__4_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \cos_out1__4_carry__0_n_3\ : STD_LOGIC;
  signal \cos_out1__4_carry__0_n_5\ : STD_LOGIC;
  signal \cos_out1__4_carry_i_1_n_0\ : STD_LOGIC;
  signal \cos_out1__4_carry_i_2_n_0\ : STD_LOGIC;
  signal \cos_out1__4_carry_i_3_n_0\ : STD_LOGIC;
  signal \cos_out1__4_carry_i_4_n_0\ : STD_LOGIC;
  signal \cos_out1__4_carry_i_5_n_0\ : STD_LOGIC;
  signal \cos_out1__4_carry_i_6_n_0\ : STD_LOGIC;
  signal \cos_out1__4_carry_i_7_n_0\ : STD_LOGIC;
  signal \cos_out1__4_carry_i_8_n_0\ : STD_LOGIC;
  signal \cos_out1__4_carry_n_0\ : STD_LOGIC;
  signal \cos_out1__4_carry_n_1\ : STD_LOGIC;
  signal \cos_out1__4_carry_n_2\ : STD_LOGIC;
  signal \cos_out1__4_carry_n_3\ : STD_LOGIC;
  signal \in\ : STD_LOGIC;
  signal \^t_angle_out_reg[11]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_angle_out_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_angle_out_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cos_out1__4_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cos_out1__4_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cos_out1__4_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \angle_out[10]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \angle_out[11]_i_1\ : label is "soft_lutpair0";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \angle_out_reg[9]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  S(1 downto 0) <= \^s\(1 downto 0);
  \angle_out_reg[9]_0\ <= \^angle_out_reg[9]_0\;
  \t_angle_out_reg[11]_0\(11 downto 0) <= \^t_angle_out_reg[11]_0\(11 downto 0);
\angle_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^s\(0),
      I1 => CO(0),
      I2 => \^angle_out_reg[9]_0\,
      O => D(3)
    );
\angle_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => CO(0),
      I1 => \^s\(0),
      I2 => \^angle_out_reg[9]_0\,
      O => D(4)
    );
\angle_out[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^angle_out_reg[9]_0\,
      I1 => \^s\(0),
      O => \^s\(1)
    );
\angle_out[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^s\(0),
      I1 => \^angle_out_reg[9]_0\,
      O => \angle_out[9]_i_2_n_0\
    );
\angle_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \cos_out1__4_carry__0_n_5\,
      Q => \^s\(0),
      R => '0'
    );
\angle_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \in\,
      Q => \^angle_out_reg[9]_0\,
      R => '0'
    );
\angle_out_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_out_reg[9]_1\(0),
      CO(3) => \NLW_angle_out_reg[9]_i_1_CO_UNCONNECTED\(3),
      CO(2) => D(2),
      CO(1) => \NLW_angle_out_reg[9]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \angle_out_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^s\(0),
      DI(0) => '0',
      O(3 downto 2) => \NLW_angle_out_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => D(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \angle_out[9]_i_2_n_0\,
      S(0) => '1'
    );
\cos_out1__4_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cos_out1__4_carry_n_0\,
      CO(2) => \cos_out1__4_carry_n_1\,
      CO(1) => \cos_out1__4_carry_n_2\,
      CO(0) => \cos_out1__4_carry_n_3\,
      CYINIT => '0',
      DI(3) => \cos_out1__4_carry_i_1_n_0\,
      DI(2) => \cos_out1__4_carry_i_2_n_0\,
      DI(1) => \cos_out1__4_carry_i_3_n_0\,
      DI(0) => \cos_out1__4_carry_i_4_n_0\,
      O(3 downto 0) => \NLW_cos_out1__4_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \cos_out1__4_carry_i_5_n_0\,
      S(2) => \cos_out1__4_carry_i_6_n_0\,
      S(1) => \cos_out1__4_carry_i_7_n_0\,
      S(0) => \cos_out1__4_carry_i_8_n_0\
    );
\cos_out1__4_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cos_out1__4_carry_n_0\,
      CO(3 downto 2) => \NLW_cos_out1__4_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \in\,
      CO(0) => \cos_out1__4_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \cos_out1__4_carry__0_i_1_n_0\,
      DI(0) => \cos_out1__4_carry__0_i_2_n_0\,
      O(3) => \NLW_cos_out1__4_carry__0_O_UNCONNECTED\(3),
      O(2) => \cos_out1__4_carry__0_n_5\,
      O(1 downto 0) => \NLW_cos_out1__4_carry__0_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \cos_out1__4_carry__0_i_3_n_0\,
      S(0) => \cos_out1__4_carry__0_i_4_n_0\
    );
\cos_out1__4_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \t_angle_out_reg[11]_1\(10),
      I1 => \t_angle_out_reg[11]_1\(11),
      O => \cos_out1__4_carry__0_i_1_n_0\
    );
\cos_out1__4_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \t_angle_out_reg[11]_1\(8),
      I1 => \t_angle_out_reg[11]_1\(9),
      O => \cos_out1__4_carry__0_i_2_n_0\
    );
\cos_out1__4_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_angle_out_reg[11]_1\(10),
      I1 => \t_angle_out_reg[11]_1\(11),
      O => \cos_out1__4_carry__0_i_3_n_0\
    );
\cos_out1__4_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_angle_out_reg[11]_1\(8),
      I1 => \t_angle_out_reg[11]_1\(9),
      O => \cos_out1__4_carry__0_i_4_n_0\
    );
\cos_out1__4_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \t_angle_out_reg[11]_1\(6),
      I1 => \t_angle_out_reg[11]_1\(7),
      O => \cos_out1__4_carry_i_1_n_0\
    );
\cos_out1__4_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \t_angle_out_reg[11]_1\(4),
      I1 => \t_angle_out_reg[11]_1\(5),
      O => \cos_out1__4_carry_i_2_n_0\
    );
\cos_out1__4_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \t_angle_out_reg[11]_1\(2),
      I1 => \t_angle_out_reg[11]_1\(3),
      O => \cos_out1__4_carry_i_3_n_0\
    );
\cos_out1__4_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \t_angle_out_reg[11]_1\(0),
      I1 => \t_angle_out_reg[11]_1\(1),
      O => \cos_out1__4_carry_i_4_n_0\
    );
\cos_out1__4_carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_angle_out_reg[11]_1\(6),
      I1 => \t_angle_out_reg[11]_1\(7),
      O => \cos_out1__4_carry_i_5_n_0\
    );
\cos_out1__4_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_angle_out_reg[11]_1\(4),
      I1 => \t_angle_out_reg[11]_1\(5),
      O => \cos_out1__4_carry_i_6_n_0\
    );
\cos_out1__4_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_angle_out_reg[11]_1\(2),
      I1 => \t_angle_out_reg[11]_1\(3),
      O => \cos_out1__4_carry_i_7_n_0\
    );
\cos_out1__4_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_angle_out_reg[11]_1\(0),
      I1 => \t_angle_out_reg[11]_1\(1),
      O => \cos_out1__4_carry_i_8_n_0\
    );
\cos_out1_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^t_angle_out_reg[11]_0\(10),
      I1 => \^t_angle_out_reg[11]_0\(11),
      I2 => \^s\(0),
      O => \t_angle_out_reg[10]_1\(1)
    );
\cos_out1_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^t_angle_out_reg[11]_0\(8),
      I1 => \^angle_out_reg[9]_0\,
      I2 => \^t_angle_out_reg[11]_0\(9),
      O => \t_angle_out_reg[10]_1\(0)
    );
\cos_out1_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \^t_angle_out_reg[11]_0\(10),
      I1 => \^s\(0),
      I2 => \^t_angle_out_reg[11]_0\(11),
      O => \t_angle_out_reg[10]_0\(1)
    );
\cos_out1_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \^t_angle_out_reg[11]_0\(8),
      I1 => \^t_angle_out_reg[11]_0\(9),
      I2 => \^angle_out_reg[9]_0\,
      O => \t_angle_out_reg[10]_0\(0)
    );
cos_out1_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^t_angle_out_reg[11]_0\(6),
      I1 => \^s\(0),
      I2 => \^t_angle_out_reg[11]_0\(7),
      O => DI(3)
    );
cos_out1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^t_angle_out_reg[11]_0\(4),
      I1 => \^s\(0),
      I2 => \^angle_out_reg[9]_0\,
      I3 => \^t_angle_out_reg[11]_0\(5),
      O => DI(2)
    );
\cos_out1_carry_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^t_angle_out_reg[11]_0\(3),
      I1 => \^s\(0),
      O => DI(1)
    );
cos_out1_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^t_angle_out_reg[11]_0\(0),
      I1 => \^t_angle_out_reg[11]_0\(1),
      O => DI(0)
    );
cos_out1_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \^t_angle_out_reg[11]_0\(6),
      I1 => \^t_angle_out_reg[11]_0\(7),
      I2 => \^s\(0),
      O => \t_angle_out_reg[6]_0\(3)
    );
cos_out1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^t_angle_out_reg[11]_0\(4),
      I1 => \^s\(0),
      I2 => \^t_angle_out_reg[11]_0\(5),
      I3 => \^angle_out_reg[9]_0\,
      O => \t_angle_out_reg[6]_0\(2)
    );
cos_out1_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^t_angle_out_reg[11]_0\(2),
      I1 => \^t_angle_out_reg[11]_0\(3),
      I2 => \^s\(0),
      O => \t_angle_out_reg[6]_0\(1)
    );
\cos_out1_carry_i_8__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^t_angle_out_reg[11]_0\(0),
      I1 => \^t_angle_out_reg[11]_0\(1),
      O => \t_angle_out_reg[6]_0\(0)
    );
\cos_out[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^s\(0),
      I1 => CO(0),
      O => \angle_out_reg[11]_0\
    );
\t_angle_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \t_angle_out_reg[11]_1\(0),
      Q => \^t_angle_out_reg[11]_0\(0),
      R => '0'
    );
\t_angle_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \t_angle_out_reg[11]_1\(10),
      Q => \^t_angle_out_reg[11]_0\(10),
      R => '0'
    );
\t_angle_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \t_angle_out_reg[11]_1\(11),
      Q => \^t_angle_out_reg[11]_0\(11),
      R => '0'
    );
\t_angle_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \t_angle_out_reg[11]_1\(1),
      Q => \^t_angle_out_reg[11]_0\(1),
      R => '0'
    );
\t_angle_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \t_angle_out_reg[11]_1\(2),
      Q => \^t_angle_out_reg[11]_0\(2),
      R => '0'
    );
\t_angle_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \t_angle_out_reg[11]_1\(3),
      Q => \^t_angle_out_reg[11]_0\(3),
      R => '0'
    );
\t_angle_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \t_angle_out_reg[11]_1\(4),
      Q => \^t_angle_out_reg[11]_0\(4),
      R => '0'
    );
\t_angle_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \t_angle_out_reg[11]_1\(5),
      Q => \^t_angle_out_reg[11]_0\(5),
      R => '0'
    );
\t_angle_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \t_angle_out_reg[11]_1\(6),
      Q => \^t_angle_out_reg[11]_0\(6),
      R => '0'
    );
\t_angle_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \t_angle_out_reg[11]_1\(7),
      Q => \^t_angle_out_reg[11]_0\(7),
      R => '0'
    );
\t_angle_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \t_angle_out_reg[11]_1\(8),
      Q => \^t_angle_out_reg[11]_0\(8),
      R => '0'
    );
\t_angle_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \t_angle_out_reg[11]_1\(9),
      Q => \^t_angle_out_reg[11]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized0\ is
  port (
    \sin_out_reg[11]_0\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \angle_out_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \angle_out_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \t_angle_out_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \t_angle_out_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \angle_out_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \angle_out_reg[6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \cos_out_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \angle_out_reg[2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \t_angle_out_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \t_angle_out_reg[10]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \t_angle_out_reg[10]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \cos_out_reg[10]_1\ : in STD_LOGIC;
    \angle_out_reg[2]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \angle_out_reg[2]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \angle_out_reg[2]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \angle_out_reg[2]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cos_out_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \angle_out_reg[11]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \angle_out_reg[6]_1\ : in STD_LOGIC;
    \angle_out_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \t_angle_out_reg[11]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized0\ : entity is "cordic_step";
end \elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized0\;

architecture STRUCTURE of \elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized0\ is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal angle_out : STD_LOGIC_VECTOR ( 6 downto 3 );
  signal \angle_out[11]_i_2_n_0\ : STD_LOGIC;
  signal \angle_out[11]_i_3_n_0\ : STD_LOGIC;
  signal \angle_out[11]_i_4_n_0\ : STD_LOGIC;
  signal \angle_out[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \angle_out[6]_i_2_n_0\ : STD_LOGIC;
  signal \angle_out[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \angle_out[6]_i_6_n_0\ : STD_LOGIC;
  signal \angle_out[8]_i_2_n_0\ : STD_LOGIC;
  signal \angle_out[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \angle_out[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \angle_out[8]_i_5_n_0\ : STD_LOGIC;
  signal \angle_out_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \angle_out_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \^angle_out_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^angle_out_reg[4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \angle_out_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \angle_out_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \angle_out_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \angle_out_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \angle_out_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \angle_out_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \angle_out_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[9]\ : STD_LOGIC;
  signal \cos_out1_carry__0_n_3\ : STD_LOGIC;
  signal cos_out1_carry_n_0 : STD_LOGIC;
  signal cos_out1_carry_n_1 : STD_LOGIC;
  signal cos_out1_carry_n_2 : STD_LOGIC;
  signal cos_out1_carry_n_3 : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \^sin_out_reg[11]_0\ : STD_LOGIC;
  signal \^t_angle_out_reg[11]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_angle_out_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_angle_out_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_cos_out1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cos_out1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cos_out1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \angle_out_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_out_reg[6]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_out_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  CO(0) <= \^co\(0);
  DI(0) <= \^di\(0);
  \angle_out_reg[2]_0\(0) <= \^angle_out_reg[2]_0\(0);
  \angle_out_reg[4]_0\(1 downto 0) <= \^angle_out_reg[4]_0\(1 downto 0);
  \sin_out_reg[11]_0\ <= \^sin_out_reg[11]_0\;
  \t_angle_out_reg[11]_0\(11 downto 0) <= \^t_angle_out_reg[11]_0\(11 downto 0);
\angle_out[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0880"
    )
        port map (
      I0 => \angle_out_reg_n_0_[7]\,
      I1 => \angle_out_reg_n_0_[8]\,
      I2 => \cos_out_reg[9]\(0),
      I3 => \angle_out_reg_n_0_[9]\,
      O => \angle_out[11]_i_2_n_0\
    );
\angle_out[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC93"
    )
        port map (
      I0 => \angle_out_reg_n_0_[9]\,
      I1 => \angle_out_reg_n_0_[11]\,
      I2 => \cos_out_reg[9]\(0),
      I3 => \angle_out_reg_n_0_[10]\,
      O => \angle_out[11]_i_3_n_0\
    );
\angle_out[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F087870F"
    )
        port map (
      I0 => \angle_out_reg_n_0_[8]\,
      I1 => \angle_out_reg_n_0_[7]\,
      I2 => \angle_out_reg_n_0_[10]\,
      I3 => \cos_out_reg[9]\(0),
      I4 => \angle_out_reg_n_0_[9]\,
      O => \angle_out[11]_i_4_n_0\
    );
\angle_out[11]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \angle_out_reg_n_0_[7]\,
      I1 => \angle_out_reg_n_0_[8]\,
      I2 => \cos_out_reg[9]\(0),
      I3 => \angle_out_reg_n_0_[9]\,
      O => \angle_out[11]_i_5__0_n_0\
    );
\angle_out[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^angle_out_reg[2]_0\(0),
      I1 => \cos_out_reg[9]\(0),
      O => \angle_out_reg[2]_1\(0)
    );
\angle_out[6]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^co\(0),
      O => \angle_out[6]_i_2_n_0\
    );
\angle_out[6]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^co\(0),
      O => p_0_out(11)
    );
\angle_out[6]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^co\(0),
      I1 => S(0),
      O => \angle_out[6]_i_4__0_n_0\
    );
\angle_out[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^co\(0),
      I1 => S(0),
      O => \angle_out[6]_i_6_n_0\
    );
\angle_out[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \angle_out_reg_n_0_[7]\,
      I1 => \angle_out_reg_n_0_[8]\,
      O => \angle_out[8]_i_2_n_0\
    );
\angle_out[8]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[6]\,
      I1 => \angle_out_reg_n_0_[7]\,
      O => \angle_out[8]_i_3__0_n_0\
    );
\angle_out[8]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[5]\,
      I1 => \angle_out_reg_n_0_[6]\,
      O => \angle_out[8]_i_4__0_n_0\
    );
\angle_out[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^angle_out_reg[4]_0\(1),
      I1 => \angle_out_reg_n_0_[5]\,
      O => \angle_out[8]_i_5_n_0\
    );
\angle_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \angle_out_reg[11]_0\(3),
      Q => \angle_out_reg_n_0_[10]\,
      R => '0'
    );
\angle_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \angle_out_reg[11]_0\(4),
      Q => \angle_out_reg_n_0_[11]\,
      R => '0'
    );
\angle_out_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_out_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_angle_out_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \angle_out_reg[11]_i_1_n_2\,
      CO(0) => \angle_out_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \angle_out[11]_i_2_n_0\,
      DI(0) => '1',
      O(3) => \NLW_angle_out_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => \angle_out_reg[6]_0\(6 downto 4),
      S(3) => '0',
      S(2) => \angle_out[11]_i_3_n_0\,
      S(1) => \angle_out[11]_i_4_n_0\,
      S(0) => \angle_out[11]_i_5__0_n_0\
    );
\angle_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \^co\(0),
      Q => \^angle_out_reg[2]_0\(0),
      R => '0'
    );
\angle_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => angle_out(3),
      Q => \^angle_out_reg[4]_0\(0),
      R => '0'
    );
\angle_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => angle_out(4),
      Q => \^angle_out_reg[4]_0\(1),
      R => '0'
    );
\angle_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => angle_out(5),
      Q => \angle_out_reg_n_0_[5]\,
      R => '0'
    );
\angle_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => angle_out(6),
      Q => \angle_out_reg_n_0_[6]\,
      R => '0'
    );
\angle_out_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \angle_out_reg[9]_0\(0),
      CO(2) => \angle_out_reg[6]_i_1_n_1\,
      CO(1) => \angle_out_reg[6]_i_1_n_2\,
      CO(0) => \angle_out_reg[6]_i_1_n_3\,
      CYINIT => '1',
      DI(3) => \angle_out[6]_i_2_n_0\,
      DI(2) => \angle_out_reg[6]_1\,
      DI(1) => p_0_out(11),
      DI(0) => '0',
      O(3 downto 0) => angle_out(6 downto 3),
      S(3) => \angle_out[6]_i_4__0_n_0\,
      S(2) => S(1),
      S(1) => \angle_out[6]_i_6_n_0\,
      S(0) => S(0)
    );
\angle_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \angle_out_reg[11]_0\(0),
      Q => \angle_out_reg_n_0_[7]\,
      R => '0'
    );
\angle_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \angle_out_reg[11]_0\(1),
      Q => \angle_out_reg_n_0_[8]\,
      R => '0'
    );
\angle_out_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_out_reg[8]_0\(0),
      CO(3) => \angle_out_reg[8]_i_1_n_0\,
      CO(2) => \angle_out_reg[8]_i_1_n_1\,
      CO(1) => \angle_out_reg[8]_i_1_n_2\,
      CO(0) => \angle_out_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \angle_out_reg_n_0_[6]\,
      DI(1) => \angle_out_reg_n_0_[5]\,
      DI(0) => \^angle_out_reg[4]_0\(1),
      O(3 downto 0) => \angle_out_reg[6]_0\(3 downto 0),
      S(3) => \angle_out[8]_i_2_n_0\,
      S(2) => \angle_out[8]_i_3__0_n_0\,
      S(1) => \angle_out[8]_i_4__0_n_0\,
      S(0) => \angle_out[8]_i_5_n_0\
    );
\angle_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \angle_out_reg[11]_0\(2),
      Q => \angle_out_reg_n_0_[9]\,
      R => '0'
    );
cos_out1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cos_out1_carry_n_0,
      CO(2) => cos_out1_carry_n_1,
      CO(1) => cos_out1_carry_n_2,
      CO(0) => cos_out1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \angle_out_reg[2]_2\(3 downto 0),
      O(3 downto 0) => NLW_cos_out1_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \angle_out_reg[2]_3\(3 downto 0)
    );
\cos_out1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cos_out1_carry_n_0,
      CO(3 downto 2) => \NLW_cos_out1_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^co\(0),
      CO(0) => \cos_out1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \angle_out_reg[2]_4\(1 downto 0),
      O(3 downto 0) => \NLW_cos_out1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \angle_out_reg[2]_5\(1 downto 0)
    );
\cos_out1_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^t_angle_out_reg[11]_0\(10),
      I1 => \angle_out_reg_n_0_[10]\,
      I2 => \^t_angle_out_reg[11]_0\(11),
      I3 => \angle_out_reg_n_0_[11]\,
      O => \t_angle_out_reg[10]_1\(1)
    );
\cos_out1_carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^t_angle_out_reg[11]_0\(8),
      I1 => \angle_out_reg_n_0_[8]\,
      I2 => \angle_out_reg_n_0_[9]\,
      I3 => \^t_angle_out_reg[11]_0\(9),
      O => \t_angle_out_reg[10]_1\(0)
    );
\cos_out1_carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^t_angle_out_reg[11]_0\(10),
      I1 => \angle_out_reg_n_0_[10]\,
      I2 => \angle_out_reg_n_0_[11]\,
      I3 => \^t_angle_out_reg[11]_0\(11),
      O => \t_angle_out_reg[10]_0\(1)
    );
\cos_out1_carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^t_angle_out_reg[11]_0\(8),
      I1 => \angle_out_reg_n_0_[8]\,
      I2 => \^t_angle_out_reg[11]_0\(9),
      I3 => \angle_out_reg_n_0_[9]\,
      O => \t_angle_out_reg[10]_0\(0)
    );
\cos_out1_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^t_angle_out_reg[11]_0\(6),
      I1 => \angle_out_reg_n_0_[6]\,
      I2 => \angle_out_reg_n_0_[7]\,
      I3 => \^t_angle_out_reg[11]_0\(7),
      O => \t_angle_out_reg[6]_0\(3)
    );
\cos_out1_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^t_angle_out_reg[11]_0\(4),
      I1 => \^angle_out_reg[4]_0\(1),
      I2 => \angle_out_reg_n_0_[5]\,
      I3 => \^t_angle_out_reg[11]_0\(5),
      O => \t_angle_out_reg[6]_0\(2)
    );
cos_out1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^t_angle_out_reg[11]_0\(2),
      I1 => \^angle_out_reg[2]_0\(0),
      I2 => \^angle_out_reg[4]_0\(0),
      I3 => \^t_angle_out_reg[11]_0\(3),
      O => \t_angle_out_reg[6]_0\(1)
    );
\cos_out1_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^t_angle_out_reg[11]_0\(1),
      I1 => \^angle_out_reg[2]_0\(0),
      O => \t_angle_out_reg[6]_0\(0)
    );
\cos_out1_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^t_angle_out_reg[11]_0\(6),
      I1 => \angle_out_reg_n_0_[6]\,
      I2 => \^t_angle_out_reg[11]_0\(7),
      I3 => \angle_out_reg_n_0_[7]\,
      O => \t_angle_out_reg[6]_1\(3)
    );
\cos_out1_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^t_angle_out_reg[11]_0\(4),
      I1 => \^angle_out_reg[4]_0\(1),
      I2 => \^t_angle_out_reg[11]_0\(5),
      I3 => \angle_out_reg_n_0_[5]\,
      O => \t_angle_out_reg[6]_1\(2)
    );
\cos_out1_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^t_angle_out_reg[11]_0\(2),
      I1 => \^angle_out_reg[2]_0\(0),
      I2 => \^t_angle_out_reg[11]_0\(3),
      I3 => \^angle_out_reg[4]_0\(0),
      O => \t_angle_out_reg[6]_1\(1)
    );
cos_out1_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^t_angle_out_reg[11]_0\(0),
      I1 => \^t_angle_out_reg[11]_0\(1),
      I2 => \^angle_out_reg[2]_0\(0),
      O => \t_angle_out_reg[6]_1\(0)
    );
\cos_out[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^sin_out_reg[11]_0\,
      I2 => \cos_out_reg[9]\(0),
      O => \cos_out_reg[10]_0\(0)
    );
\cos_out[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sin_out_reg[11]_0\,
      I1 => \cos_out_reg[9]\(0),
      O => D(0)
    );
\cos_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \cos_out_reg[10]_1\,
      Q => \^di\(0),
      R => '0'
    );
\sin_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => S(0),
      Q => \^sin_out_reg[11]_0\,
      R => '0'
    );
\t_angle_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \t_angle_out_reg[11]_1\(0),
      Q => \^t_angle_out_reg[11]_0\(0),
      R => '0'
    );
\t_angle_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \t_angle_out_reg[11]_1\(10),
      Q => \^t_angle_out_reg[11]_0\(10),
      R => '0'
    );
\t_angle_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \t_angle_out_reg[11]_1\(11),
      Q => \^t_angle_out_reg[11]_0\(11),
      R => '0'
    );
\t_angle_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \t_angle_out_reg[11]_1\(1),
      Q => \^t_angle_out_reg[11]_0\(1),
      R => '0'
    );
\t_angle_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \t_angle_out_reg[11]_1\(2),
      Q => \^t_angle_out_reg[11]_0\(2),
      R => '0'
    );
\t_angle_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \t_angle_out_reg[11]_1\(3),
      Q => \^t_angle_out_reg[11]_0\(3),
      R => '0'
    );
\t_angle_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \t_angle_out_reg[11]_1\(4),
      Q => \^t_angle_out_reg[11]_0\(4),
      R => '0'
    );
\t_angle_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \t_angle_out_reg[11]_1\(5),
      Q => \^t_angle_out_reg[11]_0\(5),
      R => '0'
    );
\t_angle_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \t_angle_out_reg[11]_1\(6),
      Q => \^t_angle_out_reg[11]_0\(6),
      R => '0'
    );
\t_angle_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \t_angle_out_reg[11]_1\(7),
      Q => \^t_angle_out_reg[11]_0\(7),
      R => '0'
    );
\t_angle_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \t_angle_out_reg[11]_1\(8),
      Q => \^t_angle_out_reg[11]_0\(8),
      R => '0'
    );
\t_angle_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \t_angle_out_reg[11]_1\(9),
      Q => \^t_angle_out_reg[11]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized1\ is
  port (
    \t_angle_out_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \angle_out_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \angle_out_reg[2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sin_out_reg[10]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \sin_out_reg[10]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \cos_out_reg[10]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \cos_out_reg[10]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \angle_out_reg[5]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \t_angle_out_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \t_angle_out_reg[10]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \t_angle_out_reg[10]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sin_out_reg[9]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sin_out_reg[9]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sin_out_reg[9]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sin_out_reg[9]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sin_out_reg[10]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \angle_out_reg[4]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cos_out_reg[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \angle_out_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sin_out_reg[11]_0\ : in STD_LOGIC;
    \cos_out_reg[11]_1\ : in STD_LOGIC;
    \angle_out_reg[4]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \angle_out_reg[4]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \angle_out_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \cos_out_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \angle_out_reg[11]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \t_angle_out_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized1\ : entity is "cordic_step";
end \elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized1\;

architecture STRUCTURE of \elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \angle_out[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \angle_out[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \angle_out[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \angle_out[11]_i_5_n_0\ : STD_LOGIC;
  signal \angle_out[11]_i_6_n_0\ : STD_LOGIC;
  signal \angle_out[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \angle_out[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \angle_out[4]_i_3_n_0\ : STD_LOGIC;
  signal \angle_out[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \angle_out[4]_i_4_n_0\ : STD_LOGIC;
  signal \angle_out[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \angle_out[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \angle_out[8]_i_3_n_0\ : STD_LOGIC;
  signal \angle_out[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \angle_out[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \angle_out_reg[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \angle_out_reg[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \^angle_out_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \angle_out_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \angle_out_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \angle_out_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \angle_out_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \angle_out_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \angle_out_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \angle_out_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \angle_out_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \angle_out_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \angle_out_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \angle_out_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \angle_out_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \angle_out_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \angle_out_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[9]\ : STD_LOGIC;
  signal \cos_out1_carry__0_n_3\ : STD_LOGIC;
  signal cos_out1_carry_n_0 : STD_LOGIC;
  signal cos_out1_carry_n_1 : STD_LOGIC;
  signal cos_out1_carry_n_2 : STD_LOGIC;
  signal cos_out1_carry_n_3 : STD_LOGIC;
  signal \cos_out[11]_i_2__6_n_0\ : STD_LOGIC;
  signal \cos_out[11]_i_3__1_n_0\ : STD_LOGIC;
  signal \cos_out[11]_i_3_n_0\ : STD_LOGIC;
  signal \cos_out[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \cos_out[11]_i_5_n_0\ : STD_LOGIC;
  signal \cos_out[11]_i_6_n_0\ : STD_LOGIC;
  signal \cos_out[8]_i_1_n_0\ : STD_LOGIC;
  signal \^cos_out_reg[10]_1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \cos_out_reg[11]_i_1__0_n_1\ : STD_LOGIC;
  signal \cos_out_reg[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \cos_out_reg[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \cos_out_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \cos_out_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \cos_out_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \p_0_out__0\ : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \sin_out[11]_i_3_n_0\ : STD_LOGIC;
  signal \sin_out[11]_i_4_n_0\ : STD_LOGIC;
  signal \sin_out[11]_i_5_n_0\ : STD_LOGIC;
  signal \sin_out[11]_i_6_n_0\ : STD_LOGIC;
  signal \sin_out[8]_i_1_n_0\ : STD_LOGIC;
  signal \^sin_out_reg[10]_1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sin_out_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sin_out_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sin_out_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \^t_angle_out_reg[10]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_angle_out_reg[11]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_angle_out_reg[11]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_angle_out_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_angle_out_reg[4]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_cos_out1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cos_out1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cos_out1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cos_out_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cos_out_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cos_out_reg[11]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sin_out_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \angle_out[1]_i_1__0\ : label is "soft_lutpair1";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \angle_out_reg[11]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_out_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_out_reg[4]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_out_reg[8]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \cos_out[7]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \cos_out[8]_i_1\ : label is "soft_lutpair1";
  attribute METHODOLOGY_DRC_VIOS of \cos_out_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cos_out_reg[11]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sin_out[7]_i_1\ : label is "soft_lutpair2";
  attribute METHODOLOGY_DRC_VIOS of \sin_out_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
  \angle_out_reg[2]_0\(1 downto 0) <= \^angle_out_reg[2]_0\(1 downto 0);
  \cos_out_reg[10]_1\(2 downto 0) <= \^cos_out_reg[10]_1\(2 downto 0);
  \sin_out_reg[10]_1\(2 downto 0) <= \^sin_out_reg[10]_1\(2 downto 0);
  \t_angle_out_reg[10]_0\(0) <= \^t_angle_out_reg[10]_0\(0);
\angle_out[11]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \angle_out_reg_n_0_[8]\,
      I1 => CO(0),
      I2 => \angle_out_reg_n_0_[9]\,
      O => \angle_out[11]_i_2__0_n_0\
    );
\angle_out[11]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0880"
    )
        port map (
      I0 => \angle_out_reg_n_0_[6]\,
      I1 => \angle_out_reg_n_0_[7]\,
      I2 => CO(0),
      I3 => \angle_out_reg_n_0_[8]\,
      O => \angle_out[11]_i_3__0_n_0\
    );
\angle_out[11]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC93"
    )
        port map (
      I0 => \angle_out_reg_n_0_[9]\,
      I1 => \angle_out_reg_n_0_[11]\,
      I2 => CO(0),
      I3 => \angle_out_reg_n_0_[10]\,
      O => \angle_out[11]_i_4__0_n_0\
    );
\angle_out[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC93"
    )
        port map (
      I0 => \angle_out_reg_n_0_[8]\,
      I1 => \angle_out_reg_n_0_[10]\,
      I2 => CO(0),
      I3 => \angle_out_reg_n_0_[9]\,
      O => \angle_out[11]_i_5_n_0\
    );
\angle_out[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F087870F"
    )
        port map (
      I0 => \angle_out_reg_n_0_[7]\,
      I1 => \angle_out_reg_n_0_[6]\,
      I2 => \angle_out_reg_n_0_[9]\,
      I3 => CO(0),
      I4 => \angle_out_reg_n_0_[8]\,
      O => \angle_out[11]_i_6_n_0\
    );
\angle_out[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^t_angle_out_reg[10]_0\(0),
      I1 => \sin_out_reg[10]_2\(0),
      O => \angle_out[1]_i_1__0_n_0\
    );
\angle_out[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^t_angle_out_reg[10]_0\(0),
      O => \p_0_out__0\(11)
    );
\angle_out[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^t_angle_out_reg[10]_0\(0),
      I1 => \angle_out_reg[4]_0\(1),
      O => \angle_out[4]_i_3_n_0\
    );
\angle_out[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[3]\,
      I1 => \angle_out_reg_n_0_[4]\,
      O => \angle_out[4]_i_3__0_n_0\
    );
\angle_out[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^t_angle_out_reg[10]_0\(0),
      I1 => \angle_out_reg[4]_0\(0),
      O => \angle_out[4]_i_4_n_0\
    );
\angle_out[4]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^angle_out_reg[2]_0\(1),
      I1 => \angle_out_reg_n_0_[3]\,
      O => \angle_out[4]_i_4__1_n_0\
    );
\angle_out[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^t_angle_out_reg[10]_0\(0),
      I1 => \sin_out_reg[10]_2\(0),
      O => \angle_out[4]_i_5__0_n_0\
    );
\angle_out[8]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \angle_out_reg_n_0_[6]\,
      I1 => \angle_out_reg_n_0_[7]\,
      I2 => CO(0),
      I3 => \angle_out_reg_n_0_[8]\,
      O => \angle_out[8]_i_2__0_n_0\
    );
\angle_out[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \angle_out_reg_n_0_[6]\,
      I1 => \angle_out_reg_n_0_[7]\,
      O => \angle_out[8]_i_3_n_0\
    );
\angle_out[8]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[5]\,
      I1 => \angle_out_reg_n_0_[6]\,
      O => \angle_out[8]_i_4__1_n_0\
    );
\angle_out[8]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[4]\,
      I1 => \angle_out_reg_n_0_[5]\,
      O => \angle_out[8]_i_5__0_n_0\
    );
\angle_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(5),
      Q => \angle_out_reg_n_0_[10]\,
      R => '0'
    );
\angle_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(6),
      Q => \angle_out_reg_n_0_[11]\,
      R => '0'
    );
\angle_out_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_out_reg[8]_i_1__0_n_0\,
      CO(3 downto 2) => \NLW_angle_out_reg[11]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \angle_out_reg[11]_i_1__0_n_2\,
      CO(0) => \angle_out_reg[11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \angle_out[11]_i_2__0_n_0\,
      DI(0) => \angle_out[11]_i_3__0_n_0\,
      O(3) => \NLW_angle_out_reg[11]_i_1__0_O_UNCONNECTED\(3),
      O(2 downto 0) => \angle_out_reg[5]_0\(9 downto 7),
      S(3) => '0',
      S(2) => \angle_out[11]_i_4__0_n_0\,
      S(1) => \angle_out[11]_i_5_n_0\,
      S(0) => \angle_out[11]_i_6_n_0\
    );
\angle_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out[1]_i_1__0_n_0\,
      Q => \^angle_out_reg[2]_0\(0),
      R => '0'
    );
\angle_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[4]_i_1_n_6\,
      Q => \^angle_out_reg[2]_0\(1),
      R => '0'
    );
\angle_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[4]_i_1_n_5\,
      Q => \angle_out_reg_n_0_[3]\,
      R => '0'
    );
\angle_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[4]_i_1_n_4\,
      Q => \angle_out_reg_n_0_[4]\,
      R => '0'
    );
\angle_out_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \angle_out_reg[2]_1\(0),
      CO(2) => \angle_out_reg[4]_i_1_n_1\,
      CO(1) => \angle_out_reg[4]_i_1_n_2\,
      CO(0) => \angle_out_reg[4]_i_1_n_3\,
      CYINIT => '1',
      DI(3) => \p_0_out__0\(11),
      DI(2) => \^t_angle_out_reg[10]_0\(0),
      DI(1) => \sin_out_reg[10]_2\(0),
      DI(0) => \sin_out_reg[10]_2\(0),
      O(3) => \angle_out_reg[4]_i_1_n_4\,
      O(2) => \angle_out_reg[4]_i_1_n_5\,
      O(1) => \angle_out_reg[4]_i_1_n_6\,
      O(0) => \NLW_angle_out_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => \angle_out[4]_i_3_n_0\,
      S(2) => \angle_out[4]_i_4_n_0\,
      S(1) => \angle_out[4]_i_5__0_n_0\,
      S(0) => \angle_out_reg[4]_1\(0)
    );
\angle_out_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \angle_out_reg[4]_i_1__0_n_0\,
      CO(2) => \angle_out_reg[4]_i_1__0_n_1\,
      CO(1) => \angle_out_reg[4]_i_1__0_n_2\,
      CO(0) => \angle_out_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \angle_out_reg_n_0_[3]\,
      DI(2) => \^angle_out_reg[2]_0\(1),
      DI(1) => \angle_out_reg[4]_2\(0),
      DI(0) => CO(0),
      O(3 downto 1) => \angle_out_reg[5]_0\(2 downto 0),
      O(0) => \NLW_angle_out_reg[4]_i_1__0_O_UNCONNECTED\(0),
      S(3) => \angle_out[4]_i_3__0_n_0\,
      S(2) => \angle_out[4]_i_4__1_n_0\,
      S(1 downto 0) => \angle_out_reg[4]_3\(1 downto 0)
    );
\angle_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(0),
      Q => \angle_out_reg_n_0_[5]\,
      R => '0'
    );
\angle_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(1),
      Q => \angle_out_reg_n_0_[6]\,
      R => '0'
    );
\angle_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(2),
      Q => \angle_out_reg_n_0_[7]\,
      R => '0'
    );
\angle_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(3),
      Q => \angle_out_reg_n_0_[8]\,
      R => '0'
    );
\angle_out_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_out_reg[4]_i_1__0_n_0\,
      CO(3) => \angle_out_reg[8]_i_1__0_n_0\,
      CO(2) => \angle_out_reg[8]_i_1__0_n_1\,
      CO(1) => \angle_out_reg[8]_i_1__0_n_2\,
      CO(0) => \angle_out_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"10",
      DI(1) => \angle_out_reg_n_0_[5]\,
      DI(0) => \angle_out_reg_n_0_[4]\,
      O(3 downto 0) => \angle_out_reg[5]_0\(6 downto 3),
      S(3) => \angle_out[8]_i_2__0_n_0\,
      S(2) => \angle_out[8]_i_3_n_0\,
      S(1) => \angle_out[8]_i_4__1_n_0\,
      S(0) => \angle_out[8]_i_5__0_n_0\
    );
\angle_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(4),
      Q => \angle_out_reg_n_0_[9]\,
      R => '0'
    );
cos_out1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cos_out1_carry_n_0,
      CO(2) => cos_out1_carry_n_1,
      CO(1) => cos_out1_carry_n_2,
      CO(0) => cos_out1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \sin_out_reg[9]_0\(3 downto 0),
      O(3 downto 0) => NLW_cos_out1_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \sin_out_reg[9]_1\(3 downto 0)
    );
\cos_out1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cos_out1_carry_n_0,
      CO(3 downto 2) => \NLW_cos_out1_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^t_angle_out_reg[10]_0\(0),
      CO(0) => \cos_out1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \sin_out_reg[9]_2\(1 downto 0),
      O(3 downto 0) => \NLW_cos_out1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \sin_out_reg[9]_3\(1 downto 0)
    );
\cos_out1_carry__0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(10),
      I1 => \angle_out_reg_n_0_[10]\,
      I2 => \^q\(11),
      I3 => \angle_out_reg_n_0_[11]\,
      O => \t_angle_out_reg[10]_2\(1)
    );
\cos_out1_carry__0_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(8),
      I1 => \angle_out_reg_n_0_[8]\,
      I2 => \angle_out_reg_n_0_[9]\,
      I3 => \^q\(9),
      O => \t_angle_out_reg[10]_2\(0)
    );
\cos_out1_carry__0_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => \angle_out_reg_n_0_[10]\,
      I2 => \angle_out_reg_n_0_[11]\,
      I3 => \^q\(11),
      O => \t_angle_out_reg[10]_1\(1)
    );
\cos_out1_carry__0_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \angle_out_reg_n_0_[8]\,
      I2 => \^q\(9),
      I3 => \angle_out_reg_n_0_[9]\,
      O => \t_angle_out_reg[10]_1\(0)
    );
\cos_out1_carry_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(6),
      I1 => \angle_out_reg_n_0_[6]\,
      I2 => \angle_out_reg_n_0_[7]\,
      I3 => \^q\(7),
      O => \t_angle_out_reg[6]_0\(3)
    );
\cos_out1_carry_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(4),
      I1 => \angle_out_reg_n_0_[4]\,
      I2 => \angle_out_reg_n_0_[5]\,
      I3 => \^q\(5),
      O => \t_angle_out_reg[6]_0\(2)
    );
\cos_out1_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^angle_out_reg[2]_0\(1),
      I2 => \angle_out_reg_n_0_[3]\,
      I3 => \^q\(3),
      O => \t_angle_out_reg[6]_0\(1)
    );
\cos_out1_carry_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^angle_out_reg[2]_0\(0),
      I2 => \^q\(1),
      O => \t_angle_out_reg[6]_0\(0)
    );
\cos_out1_carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \angle_out_reg_n_0_[6]\,
      I2 => \^q\(7),
      I3 => \angle_out_reg_n_0_[7]\,
      O => S(3)
    );
\cos_out1_carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \angle_out_reg_n_0_[4]\,
      I2 => \^q\(5),
      I3 => \angle_out_reg_n_0_[5]\,
      O => S(2)
    );
\cos_out1_carry_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^angle_out_reg[2]_0\(1),
      I2 => \^q\(3),
      I3 => \angle_out_reg_n_0_[3]\,
      O => S(1)
    );
\cos_out1_carry_i_8__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^angle_out_reg[2]_0\(0),
      I2 => \^q\(0),
      O => S(0)
    );
\cos_out[11]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^t_angle_out_reg[10]_0\(0),
      I1 => D(0),
      O => \cos_out[11]_i_2__6_n_0\
    );
\cos_out[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => CO(0),
      O => \cos_out[11]_i_3_n_0\
    );
\cos_out[11]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^t_angle_out_reg[10]_0\(0),
      I1 => D(0),
      O => \cos_out[11]_i_3__1_n_0\
    );
\cos_out[11]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^cos_out_reg[10]_1\(2),
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => CO(0),
      O => \cos_out[11]_i_4__0_n_0\
    );
\cos_out[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^cos_out_reg[10]_1\(1),
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => CO(0),
      O => \cos_out[11]_i_5_n_0\
    );
\cos_out[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^cos_out_reg[10]_1\(0),
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => CO(0),
      O => \cos_out[11]_i_6_n_0\
    );
\cos_out[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sin_out_reg[10]_1\(2),
      I1 => CO(0),
      O => \cos_out_reg[10]_0\(0)
    );
\cos_out[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^t_angle_out_reg[10]_0\(0),
      I1 => \sin_out_reg[10]_2\(0),
      O => \cos_out[8]_i_1_n_0\
    );
\cos_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_i_1_n_7\,
      Q => \^cos_out_reg[10]_1\(2),
      R => '0'
    );
\cos_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_i_1_n_6\,
      Q => \cos_out_reg_n_0_[11]\,
      R => '0'
    );
\cos_out_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 1) => \NLW_cos_out_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \cos_out_reg[11]_i_1_n_3\,
      CYINIT => \cos_out[11]_i_2__6_n_0\,
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 2) => \NLW_cos_out_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \cos_out_reg[11]_i_1_n_6\,
      O(0) => \cos_out_reg[11]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cos_out[11]_i_3__1_n_0\,
      S(0) => \cos_out_reg[11]_0\(0)
    );
\cos_out_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_cos_out_reg[11]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \cos_out_reg[11]_i_1__0_n_1\,
      CO(1) => \cos_out_reg[11]_i_1__0_n_2\,
      CO(0) => \cos_out_reg[11]_i_1__0_n_3\,
      CYINIT => \cos_out_reg[11]_1\,
      DI(3) => '0',
      DI(2 downto 0) => \^cos_out_reg[10]_1\(2 downto 0),
      O(3 downto 0) => \cos_out_reg[10]_0\(4 downto 1),
      S(3) => \cos_out[11]_i_3_n_0\,
      S(2) => \cos_out[11]_i_4__0_n_0\,
      S(1) => \cos_out[11]_i_5_n_0\,
      S(0) => \cos_out[11]_i_6_n_0\
    );
\cos_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out[8]_i_1_n_0\,
      Q => \^cos_out_reg[10]_1\(0),
      R => '0'
    );
\cos_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[9]_0\(0),
      Q => \^cos_out_reg[10]_1\(1),
      R => '0'
    );
\sin_out[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => CO(0),
      I2 => \sin_out_reg_n_0_[11]\,
      O => \sin_out[11]_i_3_n_0\
    );
\sin_out[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => CO(0),
      I2 => \^sin_out_reg[10]_1\(2),
      O => \sin_out[11]_i_4_n_0\
    );
\sin_out[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => CO(0),
      I2 => \^sin_out_reg[10]_1\(1),
      O => \sin_out[11]_i_5_n_0\
    );
\sin_out[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => CO(0),
      I2 => \^sin_out_reg[10]_1\(0),
      O => \sin_out[11]_i_6_n_0\
    );
\sin_out[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^cos_out_reg[10]_1\(2),
      I1 => CO(0),
      O => \sin_out_reg[10]_0\(0)
    );
\sin_out[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^t_angle_out_reg[10]_0\(0),
      I1 => DI(0),
      O => \sin_out[8]_i_1_n_0\
    );
\sin_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[10]_2\(0),
      Q => \^sin_out_reg[10]_1\(2),
      R => '0'
    );
\sin_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => D(0),
      Q => \sin_out_reg_n_0_[11]\,
      R => '0'
    );
\sin_out_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_sin_out_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sin_out_reg[11]_i_1_n_1\,
      CO(1) => \sin_out_reg[11]_i_1_n_2\,
      CO(0) => \sin_out_reg[11]_i_1_n_3\,
      CYINIT => \sin_out_reg[11]_0\,
      DI(3) => '0',
      DI(2 downto 0) => \^sin_out_reg[10]_1\(2 downto 0),
      O(3 downto 0) => \sin_out_reg[10]_0\(4 downto 1),
      S(3) => \sin_out[11]_i_3_n_0\,
      S(2) => \sin_out[11]_i_4_n_0\,
      S(1) => \sin_out[11]_i_5_n_0\,
      S(0) => \sin_out[11]_i_6_n_0\
    );
\sin_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out[8]_i_1_n_0\,
      Q => \^sin_out_reg[10]_1\(0),
      R => '0'
    );
\sin_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \^t_angle_out_reg[10]_0\(0),
      Q => \^sin_out_reg[10]_1\(1),
      R => '0'
    );
\t_angle_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\t_angle_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(10),
      Q => \^q\(10),
      R => '0'
    );
\t_angle_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(11),
      Q => \^q\(11),
      R => '0'
    );
\t_angle_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\t_angle_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\t_angle_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\t_angle_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\t_angle_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\t_angle_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\t_angle_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\t_angle_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(8),
      Q => \^q\(8),
      R => '0'
    );
\t_angle_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(9),
      Q => \^q\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized2\ is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cos_out_reg[10]_0\ : out STD_LOGIC;
    \sin_out_reg[10]_0\ : out STD_LOGIC;
    \angle_out_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \cos_out1_carry__0_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sin_out_reg[10]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sin_out_reg[8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cos_out_reg[10]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cos_out_reg[8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \t_angle_out_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \t_angle_out_reg[10]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \t_angle_out_reg[10]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cos_out1_carry__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \angle_out_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \angle_out_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sin_out_reg[11]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \cos_out_reg[11]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \angle_out_reg[4]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sin_out_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sin_out_reg[8]_1\ : in STD_LOGIC;
    \cos_out_reg[8]_1\ : in STD_LOGIC;
    \angle_out_reg[1]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sin_out_reg[11]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \cos_out_reg[11]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \angle_out_reg[11]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \t_angle_out_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized2\ : entity is "cordic_step";
end \elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized2\;

architecture STRUCTURE of \elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized2\ is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \angle_out[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \angle_out[11]_i_3__1_n_0\ : STD_LOGIC;
  signal \angle_out[11]_i_4__1_n_0\ : STD_LOGIC;
  signal \angle_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \angle_out[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \angle_out[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \angle_out[8]_i_4_n_0\ : STD_LOGIC;
  signal \angle_out_reg[11]_i_1__1_n_2\ : STD_LOGIC;
  signal \angle_out_reg[11]_i_1__1_n_3\ : STD_LOGIC;
  signal \angle_out_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \angle_out_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \angle_out_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \angle_out_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[9]\ : STD_LOGIC;
  signal \cos_out1_carry__0_n_3\ : STD_LOGIC;
  signal cos_out1_carry_n_0 : STD_LOGIC;
  signal cos_out1_carry_n_1 : STD_LOGIC;
  signal cos_out1_carry_n_2 : STD_LOGIC;
  signal cos_out1_carry_n_3 : STD_LOGIC;
  signal \cos_out[11]_i_2_n_0\ : STD_LOGIC;
  signal \cos_out[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \cos_out[11]_i_4__1_n_0\ : STD_LOGIC;
  signal \cos_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \cos_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \cos_out[8]_i_3_n_0\ : STD_LOGIC;
  signal \cos_out[8]_i_4_n_0\ : STD_LOGIC;
  signal \cos_out[8]_i_5_n_0\ : STD_LOGIC;
  signal \cos_out[8]_i_6_n_0\ : STD_LOGIC;
  signal \cos_out_reg[11]_i_1__1_n_2\ : STD_LOGIC;
  signal \cos_out_reg[11]_i_1__1_n_3\ : STD_LOGIC;
  signal \^cos_out_reg[8]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \cos_out_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \cos_out_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \cos_out_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \cos_out_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[9]\ : STD_LOGIC;
  signal \sin_out[11]_i_2_n_0\ : STD_LOGIC;
  signal \sin_out[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \sin_out[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \sin_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \sin_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \sin_out[8]_i_3_n_0\ : STD_LOGIC;
  signal \sin_out[8]_i_4_n_0\ : STD_LOGIC;
  signal \sin_out[8]_i_5_n_0\ : STD_LOGIC;
  signal \sin_out[8]_i_6_n_0\ : STD_LOGIC;
  signal \sin_out_reg[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \sin_out_reg[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \^sin_out_reg[8]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sin_out_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sin_out_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sin_out_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sin_out_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_angle_out_reg[11]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_angle_out_reg[11]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_cos_out1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cos_out1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cos_out1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cos_out_reg[11]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cos_out_reg[11]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sin_out_reg[11]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sin_out_reg[11]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \angle_out_reg[11]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_out_reg[8]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cos_out[4]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \cos_out[5]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \cos_out[6]_i_1\ : label is "soft_lutpair4";
  attribute METHODOLOGY_DRC_VIOS of \cos_out_reg[11]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cos_out_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sin_out[4]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \sin_out[5]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \sin_out[6]_i_1\ : label is "soft_lutpair3";
  attribute METHODOLOGY_DRC_VIOS of \sin_out_reg[11]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sin_out_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  CO(0) <= \^co\(0);
  D(10 downto 0) <= \^d\(10 downto 0);
  Q(11 downto 0) <= \^q\(11 downto 0);
  \cos_out_reg[8]_0\(3 downto 0) <= \^cos_out_reg[8]_0\(3 downto 0);
  \sin_out_reg[8]_0\(3 downto 0) <= \^sin_out_reg[8]_0\(3 downto 0);
\angle_out[11]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[11]\,
      I1 => \sin_out_reg[4]\(0),
      O => \angle_out[11]_i_2__1_n_0\
    );
\angle_out[11]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[10]\,
      I1 => \sin_out_reg[4]\(0),
      O => \angle_out[11]_i_3__1_n_0\
    );
\angle_out[11]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[9]\,
      I1 => \sin_out_reg[4]\(0),
      O => \angle_out[11]_i_4__1_n_0\
    );
\angle_out[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^co\(0),
      I1 => \angle_out_reg[4]_0\(0),
      O => \angle_out[1]_i_1_n_0\
    );
\angle_out[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^co\(0),
      O => \cos_out1_carry__0_0\(0)
    );
\angle_out[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^co\(0),
      I1 => \angle_out_reg[4]_0\(1),
      O => \angle_out_reg[2]_0\(1)
    );
\angle_out[4]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^co\(0),
      I1 => \angle_out_reg[4]_0\(0),
      O => \angle_out_reg[2]_0\(0)
    );
\angle_out[8]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[8]\,
      I1 => \sin_out_reg[4]\(0),
      O => \angle_out[8]_i_2__1_n_0\
    );
\angle_out[8]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[7]\,
      I1 => \sin_out_reg[4]\(0),
      O => \angle_out[8]_i_3__1_n_0\
    );
\angle_out[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_out_reg_n_0_[6]\,
      O => \angle_out[8]_i_4_n_0\
    );
\angle_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_2\(0),
      D => \angle_out_reg[11]_0\(8),
      Q => \angle_out_reg_n_0_[10]\,
      R => '0'
    );
\angle_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_2\(0),
      D => \angle_out_reg[11]_0\(9),
      Q => \angle_out_reg_n_0_[11]\,
      R => '0'
    );
\angle_out_reg[11]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_out_reg[8]_i_1__1_n_0\,
      CO(3 downto 2) => \NLW_angle_out_reg[11]_i_1__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \angle_out_reg[11]_i_1__1_n_2\,
      CO(0) => \angle_out_reg[11]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \angle_out_reg_n_0_[10]\,
      DI(0) => \angle_out_reg_n_0_[9]\,
      O(3) => \NLW_angle_out_reg[11]_i_1__1_O_UNCONNECTED\(3),
      O(2 downto 0) => \^d\(10 downto 8),
      S(3) => '0',
      S(2) => \angle_out[11]_i_2__1_n_0\,
      S(1) => \angle_out[11]_i_3__1_n_0\,
      S(0) => \angle_out[11]_i_4__1_n_0\
    );
\angle_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_2\(0),
      D => \angle_out[1]_i_1_n_0\,
      Q => \^d\(0),
      R => '0'
    );
\angle_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_2\(0),
      D => \angle_out_reg[11]_0\(0),
      Q => \^d\(1),
      R => '0'
    );
\angle_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_2\(0),
      D => \angle_out_reg[11]_0\(1),
      Q => \^d\(2),
      R => '0'
    );
\angle_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_2\(0),
      D => \angle_out_reg[11]_0\(2),
      Q => \^d\(3),
      R => '0'
    );
\angle_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_2\(0),
      D => \angle_out_reg[11]_0\(3),
      Q => \angle_out_reg_n_0_[5]\,
      R => '0'
    );
\angle_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_2\(0),
      D => \angle_out_reg[11]_0\(4),
      Q => \angle_out_reg_n_0_[6]\,
      R => '0'
    );
\angle_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_2\(0),
      D => \angle_out_reg[11]_0\(5),
      Q => \angle_out_reg_n_0_[7]\,
      R => '0'
    );
\angle_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_2\(0),
      D => \angle_out_reg[11]_0\(6),
      Q => \angle_out_reg_n_0_[8]\,
      R => '0'
    );
\angle_out_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \angle_out_reg[8]_i_1__1_n_0\,
      CO(2) => \angle_out_reg[8]_i_1__1_n_1\,
      CO(1) => \angle_out_reg[8]_i_1__1_n_2\,
      CO(0) => \angle_out_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \angle_out_reg_n_0_[8]\,
      DI(2) => \angle_out_reg_n_0_[7]\,
      DI(1) => \angle_out_reg_n_0_[6]\,
      DI(0) => '0',
      O(3 downto 0) => \^d\(7 downto 4),
      S(3) => \angle_out[8]_i_2__1_n_0\,
      S(2) => \angle_out[8]_i_3__1_n_0\,
      S(1) => \angle_out[8]_i_4_n_0\,
      S(0) => \angle_out_reg_n_0_[5]\
    );
\angle_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_2\(0),
      D => \angle_out_reg[11]_0\(7),
      Q => \angle_out_reg_n_0_[9]\,
      R => '0'
    );
cos_out1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cos_out1_carry_n_0,
      CO(2) => cos_out1_carry_n_1,
      CO(1) => cos_out1_carry_n_2,
      CO(0) => cos_out1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \cos_out1_carry__0_1\(3 downto 0),
      O(3 downto 0) => NLW_cos_out1_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\cos_out1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cos_out1_carry_n_0,
      CO(3 downto 2) => \NLW_cos_out1_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^co\(0),
      CO(0) => \cos_out1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \angle_out_reg[1]_0\(1 downto 0),
      O(3 downto 0) => \NLW_cos_out1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \angle_out_reg[1]_1\(1 downto 0)
    );
\cos_out1_carry__0_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(10),
      I1 => \angle_out_reg_n_0_[10]\,
      I2 => \^q\(11),
      I3 => \angle_out_reg_n_0_[11]\,
      O => \t_angle_out_reg[10]_1\(1)
    );
\cos_out1_carry__0_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(8),
      I1 => \angle_out_reg_n_0_[8]\,
      I2 => \angle_out_reg_n_0_[9]\,
      I3 => \^q\(9),
      O => \t_angle_out_reg[10]_1\(0)
    );
\cos_out1_carry__0_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => \angle_out_reg_n_0_[10]\,
      I2 => \angle_out_reg_n_0_[11]\,
      I3 => \^q\(11),
      O => \t_angle_out_reg[10]_0\(1)
    );
\cos_out1_carry__0_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \angle_out_reg_n_0_[8]\,
      I2 => \^q\(9),
      I3 => \angle_out_reg_n_0_[9]\,
      O => \t_angle_out_reg[10]_0\(0)
    );
\cos_out1_carry_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(6),
      I1 => \angle_out_reg_n_0_[6]\,
      I2 => \angle_out_reg_n_0_[7]\,
      I3 => \^q\(7),
      O => DI(3)
    );
\cos_out1_carry_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^d\(3),
      I2 => \angle_out_reg_n_0_[5]\,
      I3 => \^q\(5),
      O => DI(2)
    );
\cos_out1_carry_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^d\(1),
      I2 => \^d\(2),
      I3 => \^q\(3),
      O => DI(1)
    );
\cos_out1_carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^d\(0),
      O => DI(0)
    );
\cos_out1_carry_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \angle_out_reg_n_0_[6]\,
      I2 => \^q\(7),
      I3 => \angle_out_reg_n_0_[7]\,
      O => \t_angle_out_reg[6]_0\(3)
    );
\cos_out1_carry_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^d\(3),
      I2 => \^q\(5),
      I3 => \angle_out_reg_n_0_[5]\,
      O => \t_angle_out_reg[6]_0\(2)
    );
\cos_out1_carry_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^d\(1),
      I2 => \^q\(3),
      I3 => \^d\(2),
      O => \t_angle_out_reg[6]_0\(1)
    );
\cos_out1_carry_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^d\(0),
      O => \t_angle_out_reg[6]_0\(0)
    );
\cos_out[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => \sin_out_reg[4]\(0),
      O => \cos_out[11]_i_2_n_0\
    );
\cos_out[11]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^co\(0),
      I1 => \cos_out_reg[11]_0\(2),
      O => \sin_out_reg[10]_0\
    );
\cos_out[11]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[10]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => \sin_out_reg[4]\(0),
      O => \cos_out[11]_i_3__0_n_0\
    );
\cos_out[11]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[9]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => \sin_out_reg[4]\(0),
      O => \cos_out[11]_i_4__1_n_0\
    );
\cos_out[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sin_out_reg[8]_0\(3),
      I1 => \sin_out_reg[4]\(0),
      O => \cos_out_reg[10]_1\(0)
    );
\cos_out[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^co\(0),
      I1 => \cos_out_reg[11]_0\(0),
      O => \cos_out[5]_i_1_n_0\
    );
\cos_out[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^co\(0),
      I1 => \cos_out_reg[11]_0\(1),
      O => \cos_out[6]_i_1_n_0\
    );
\cos_out[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^cos_out_reg[8]_0\(3),
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => \sin_out_reg[4]\(0),
      O => \cos_out[8]_i_3_n_0\
    );
\cos_out[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^cos_out_reg[8]_0\(2),
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => \sin_out_reg[4]\(0),
      O => \cos_out[8]_i_4_n_0\
    );
\cos_out[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^cos_out_reg[8]_0\(1),
      I1 => \sin_out_reg_n_0_[10]\,
      I2 => \sin_out_reg[4]\(0),
      O => \cos_out[8]_i_5_n_0\
    );
\cos_out[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^cos_out_reg[8]_0\(0),
      I1 => \sin_out_reg_n_0_[9]\,
      I2 => \sin_out_reg[4]\(0),
      O => \cos_out[8]_i_6_n_0\
    );
\cos_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_2\(0),
      D => \cos_out_reg[11]_1\(3),
      Q => \cos_out_reg_n_0_[10]\,
      R => '0'
    );
\cos_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_2\(0),
      D => \cos_out_reg[11]_1\(4),
      Q => \cos_out_reg_n_0_[11]\,
      R => '0'
    );
\cos_out_reg[11]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cos_out_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_cos_out_reg[11]_i_1__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \cos_out_reg[11]_i_1__1_n_2\,
      CO(0) => \cos_out_reg[11]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \cos_out_reg_n_0_[10]\,
      DI(0) => \cos_out_reg_n_0_[9]\,
      O(3) => \NLW_cos_out_reg[11]_i_1__1_O_UNCONNECTED\(3),
      O(2 downto 0) => \cos_out_reg[10]_1\(7 downto 5),
      S(3) => '0',
      S(2) => \cos_out[11]_i_2_n_0\,
      S(1) => \cos_out[11]_i_3__0_n_0\,
      S(0) => \cos_out[11]_i_4__1_n_0\
    );
\cos_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_2\(0),
      D => \cos_out[5]_i_1_n_0\,
      Q => \^cos_out_reg[8]_0\(0),
      R => '0'
    );
\cos_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_2\(0),
      D => \cos_out[6]_i_1_n_0\,
      Q => \^cos_out_reg[8]_0\(1),
      R => '0'
    );
\cos_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_2\(0),
      D => \cos_out_reg[11]_1\(0),
      Q => \^cos_out_reg[8]_0\(2),
      R => '0'
    );
\cos_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_2\(0),
      D => \cos_out_reg[11]_1\(1),
      Q => \^cos_out_reg[8]_0\(3),
      R => '0'
    );
\cos_out_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cos_out_reg[8]_i_1_n_0\,
      CO(2) => \cos_out_reg[8]_i_1_n_1\,
      CO(1) => \cos_out_reg[8]_i_1_n_2\,
      CO(0) => \cos_out_reg[8]_i_1_n_3\,
      CYINIT => \cos_out_reg[8]_1\,
      DI(3 downto 0) => \^cos_out_reg[8]_0\(3 downto 0),
      O(3 downto 0) => \cos_out_reg[10]_1\(4 downto 1),
      S(3) => \cos_out[8]_i_3_n_0\,
      S(2) => \cos_out[8]_i_4_n_0\,
      S(1) => \cos_out[8]_i_5_n_0\,
      S(0) => \cos_out[8]_i_6_n_0\
    );
\cos_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_2\(0),
      D => \cos_out_reg[11]_1\(2),
      Q => \cos_out_reg_n_0_[9]\,
      R => '0'
    );
\sin_out[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => \sin_out_reg[4]\(0),
      I2 => \sin_out_reg_n_0_[11]\,
      O => \sin_out[11]_i_2_n_0\
    );
\sin_out[11]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^co\(0),
      I1 => \sin_out_reg[11]_0\(2),
      O => \cos_out_reg[10]_0\
    );
\sin_out[11]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => \sin_out_reg[4]\(0),
      I2 => \sin_out_reg_n_0_[10]\,
      O => \sin_out[11]_i_3__0_n_0\
    );
\sin_out[11]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => \sin_out_reg[4]\(0),
      I2 => \sin_out_reg_n_0_[9]\,
      O => \sin_out[11]_i_4__0_n_0\
    );
\sin_out[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^cos_out_reg[8]_0\(3),
      I1 => \sin_out_reg[4]\(0),
      O => \sin_out_reg[10]_1\(0)
    );
\sin_out[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^co\(0),
      I1 => \sin_out_reg[11]_0\(0),
      O => \sin_out[5]_i_1_n_0\
    );
\sin_out[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^co\(0),
      I1 => \sin_out_reg[11]_0\(1),
      O => \sin_out[6]_i_1_n_0\
    );
\sin_out[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => \sin_out_reg[4]\(0),
      I2 => \^sin_out_reg[8]_0\(3),
      O => \sin_out[8]_i_3_n_0\
    );
\sin_out[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => \sin_out_reg[4]\(0),
      I2 => \^sin_out_reg[8]_0\(2),
      O => \sin_out[8]_i_4_n_0\
    );
\sin_out[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[10]\,
      I1 => \sin_out_reg[4]\(0),
      I2 => \^sin_out_reg[8]_0\(1),
      O => \sin_out[8]_i_5_n_0\
    );
\sin_out[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[9]\,
      I1 => \sin_out_reg[4]\(0),
      I2 => \^sin_out_reg[8]_0\(0),
      O => \sin_out[8]_i_6_n_0\
    );
\sin_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_2\(0),
      D => \sin_out_reg[11]_1\(3),
      Q => \sin_out_reg_n_0_[10]\,
      R => '0'
    );
\sin_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_2\(0),
      D => \sin_out_reg[11]_1\(4),
      Q => \sin_out_reg_n_0_[11]\,
      R => '0'
    );
\sin_out_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sin_out_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sin_out_reg[11]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sin_out_reg[11]_i_1__0_n_2\,
      CO(0) => \sin_out_reg[11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sin_out_reg_n_0_[10]\,
      DI(0) => \sin_out_reg_n_0_[9]\,
      O(3) => \NLW_sin_out_reg[11]_i_1__0_O_UNCONNECTED\(3),
      O(2 downto 0) => \sin_out_reg[10]_1\(7 downto 5),
      S(3) => '0',
      S(2) => \sin_out[11]_i_2_n_0\,
      S(1) => \sin_out[11]_i_3__0_n_0\,
      S(0) => \sin_out[11]_i_4__0_n_0\
    );
\sin_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_2\(0),
      D => \sin_out[5]_i_1_n_0\,
      Q => \^sin_out_reg[8]_0\(0),
      R => '0'
    );
\sin_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_2\(0),
      D => \sin_out[6]_i_1_n_0\,
      Q => \^sin_out_reg[8]_0\(1),
      R => '0'
    );
\sin_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_2\(0),
      D => \sin_out_reg[11]_1\(0),
      Q => \^sin_out_reg[8]_0\(2),
      R => '0'
    );
\sin_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_2\(0),
      D => \sin_out_reg[11]_1\(1),
      Q => \^sin_out_reg[8]_0\(3),
      R => '0'
    );
\sin_out_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sin_out_reg[8]_i_1_n_0\,
      CO(2) => \sin_out_reg[8]_i_1_n_1\,
      CO(1) => \sin_out_reg[8]_i_1_n_2\,
      CO(0) => \sin_out_reg[8]_i_1_n_3\,
      CYINIT => \sin_out_reg[8]_1\,
      DI(3 downto 0) => \^sin_out_reg[8]_0\(3 downto 0),
      O(3 downto 0) => \sin_out_reg[10]_1\(4 downto 1),
      S(3) => \sin_out[8]_i_3_n_0\,
      S(2) => \sin_out[8]_i_4_n_0\,
      S(1) => \sin_out[8]_i_5_n_0\,
      S(0) => \sin_out[8]_i_6_n_0\
    );
\sin_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_2\(0),
      D => \sin_out_reg[11]_1\(2),
      Q => \sin_out_reg_n_0_[9]\,
      R => '0'
    );
\t_angle_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_2\(0),
      D => \t_angle_out_reg[11]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\t_angle_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_2\(0),
      D => \t_angle_out_reg[11]_0\(10),
      Q => \^q\(10),
      R => '0'
    );
\t_angle_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_2\(0),
      D => \t_angle_out_reg[11]_0\(11),
      Q => \^q\(11),
      R => '0'
    );
\t_angle_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_2\(0),
      D => \t_angle_out_reg[11]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\t_angle_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_2\(0),
      D => \t_angle_out_reg[11]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\t_angle_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_2\(0),
      D => \t_angle_out_reg[11]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\t_angle_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_2\(0),
      D => \t_angle_out_reg[11]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\t_angle_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_2\(0),
      D => \t_angle_out_reg[11]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\t_angle_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_2\(0),
      D => \t_angle_out_reg[11]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\t_angle_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_2\(0),
      D => \t_angle_out_reg[11]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\t_angle_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_2\(0),
      D => \t_angle_out_reg[11]_0\(8),
      Q => \^q\(8),
      R => '0'
    );
\t_angle_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_2\(0),
      D => \t_angle_out_reg[11]_0\(9),
      Q => \^q\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized3\ is
  port (
    \t_angle_out_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cos_out_reg[8]_0\ : out STD_LOGIC;
    \sin_out_reg[8]_0\ : out STD_LOGIC;
    \t_angle_out_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \sin_out_reg[10]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \sin_out_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cos_out_reg[10]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \cos_out_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \t_angle_out_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \t_angle_out_reg[10]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \t_angle_out_reg[10]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cos_out1_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sin_out_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sin_out_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sin_out_reg[8]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cos_out_reg[8]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sin_out_reg[3]_0\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cos_out_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \angle_out_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sin_out_reg[11]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \cos_out_reg[11]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \angle_out_reg[11]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \t_angle_out_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized3\ : entity is "cordic_step";
end \elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized3\;

architecture STRUCTURE of \elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized3\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \angle_out[11]_i_2__2_n_0\ : STD_LOGIC;
  signal \angle_out[11]_i_3__2_n_0\ : STD_LOGIC;
  signal \angle_out[11]_i_4__2_n_0\ : STD_LOGIC;
  signal \angle_out[11]_i_5__1_n_0\ : STD_LOGIC;
  signal \angle_out[7]_i_2_n_0\ : STD_LOGIC;
  signal \angle_out[7]_i_3_n_0\ : STD_LOGIC;
  signal \angle_out[7]_i_4_n_0\ : STD_LOGIC;
  signal \angle_out_reg[11]_i_1__2_n_1\ : STD_LOGIC;
  signal \angle_out_reg[11]_i_1__2_n_2\ : STD_LOGIC;
  signal \angle_out_reg[11]_i_1__2_n_3\ : STD_LOGIC;
  signal \angle_out_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \angle_out_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \angle_out_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \angle_out_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[9]\ : STD_LOGIC;
  signal \cos_out1_carry__0_n_3\ : STD_LOGIC;
  signal cos_out1_carry_n_0 : STD_LOGIC;
  signal cos_out1_carry_n_1 : STD_LOGIC;
  signal cos_out1_carry_n_2 : STD_LOGIC;
  signal cos_out1_carry_n_3 : STD_LOGIC;
  signal \cos_out[10]_i_2_n_0\ : STD_LOGIC;
  signal \cos_out[10]_i_3_n_0\ : STD_LOGIC;
  signal \cos_out[10]_i_4_n_0\ : STD_LOGIC;
  signal \cos_out[10]_i_5_n_0\ : STD_LOGIC;
  signal \cos_out[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \cos_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \cos_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \cos_out[2]_i_2_n_0\ : STD_LOGIC;
  signal \cos_out[2]_i_3_n_0\ : STD_LOGIC;
  signal \cos_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \cos_out[6]_i_2_n_0\ : STD_LOGIC;
  signal \cos_out[6]_i_3_n_0\ : STD_LOGIC;
  signal \cos_out[6]_i_4_n_0\ : STD_LOGIC;
  signal \cos_out[6]_i_5_n_0\ : STD_LOGIC;
  signal \cos_out_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \cos_out_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \cos_out_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \cos_out_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \cos_out_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \cos_out_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \cos_out_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \cos_out_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \^cos_out_reg[5]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \cos_out_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \cos_out_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \cos_out_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \cos_out_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[9]\ : STD_LOGIC;
  signal \sin_out[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \sin_out[11]_i_3__1_n_0\ : STD_LOGIC;
  signal \sin_out[11]_i_4__1_n_0\ : STD_LOGIC;
  signal \sin_out[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \sin_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \sin_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \sin_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \sin_out[3]_i_3_n_0\ : STD_LOGIC;
  signal \sin_out[3]_i_4_n_0\ : STD_LOGIC;
  signal \sin_out[3]_i_5_n_0\ : STD_LOGIC;
  signal \sin_out[7]_i_2_n_0\ : STD_LOGIC;
  signal \sin_out[7]_i_3_n_0\ : STD_LOGIC;
  signal \sin_out[7]_i_4_n_0\ : STD_LOGIC;
  signal \sin_out[7]_i_5_n_0\ : STD_LOGIC;
  signal \sin_out_reg[11]_i_1__1_n_1\ : STD_LOGIC;
  signal \sin_out_reg[11]_i_1__1_n_2\ : STD_LOGIC;
  signal \sin_out_reg[11]_i_1__1_n_3\ : STD_LOGIC;
  signal \sin_out_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sin_out_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sin_out_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sin_out_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \^sin_out_reg[5]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \sin_out_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sin_out_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sin_out_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sin_out_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[9]\ : STD_LOGIC;
  signal \^t_angle_out_reg[10]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_angle_out_reg[11]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_cos_out1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cos_out1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cos_out1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cos_out_reg[11]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cos_out_reg[11]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cos_out_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sin_out_reg[11]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \angle_out_reg[11]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_out_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cos_out[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \cos_out[2]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \cos_out[3]_i_1\ : label is "soft_lutpair7";
  attribute METHODOLOGY_DRC_VIOS of \cos_out_reg[10]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cos_out_reg[11]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cos_out_reg[2]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cos_out_reg[6]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sin_out[1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \sin_out[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \sin_out[3]_i_1\ : label is "soft_lutpair7";
  attribute METHODOLOGY_DRC_VIOS of \sin_out_reg[11]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sin_out_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sin_out_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  D(10 downto 0) <= \^d\(10 downto 0);
  Q(11 downto 0) <= \^q\(11 downto 0);
  \cos_out_reg[5]_0\(0) <= \^cos_out_reg[5]_0\(0);
  \sin_out_reg[5]_0\(0) <= \^sin_out_reg[5]_0\(0);
  \t_angle_out_reg[10]_0\(0) <= \^t_angle_out_reg[10]_0\(0);
\angle_out[11]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[11]\,
      I1 => CO(0),
      O => \angle_out[11]_i_2__2_n_0\
    );
\angle_out[11]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[10]\,
      I1 => CO(0),
      O => \angle_out[11]_i_3__2_n_0\
    );
\angle_out[11]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[9]\,
      I1 => CO(0),
      O => \angle_out[11]_i_4__2_n_0\
    );
\angle_out[11]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[8]\,
      I1 => CO(0),
      O => \angle_out[11]_i_5__1_n_0\
    );
\angle_out[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[7]\,
      I1 => CO(0),
      O => \angle_out[7]_i_2_n_0\
    );
\angle_out[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[6]\,
      I1 => CO(0),
      O => \angle_out[7]_i_3_n_0\
    );
\angle_out[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_out_reg_n_0_[5]\,
      O => \angle_out[7]_i_4_n_0\
    );
\angle_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(9),
      Q => \angle_out_reg_n_0_[10]\,
      R => '0'
    );
\angle_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(10),
      Q => \angle_out_reg_n_0_[11]\,
      R => '0'
    );
\angle_out_reg[11]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_out_reg[7]_i_1_n_0\,
      CO(3) => \NLW_angle_out_reg[11]_i_1__2_CO_UNCONNECTED\(3),
      CO(2) => \angle_out_reg[11]_i_1__2_n_1\,
      CO(1) => \angle_out_reg[11]_i_1__2_n_2\,
      CO(0) => \angle_out_reg[11]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \angle_out_reg_n_0_[10]\,
      DI(1) => \angle_out_reg_n_0_[9]\,
      DI(0) => \angle_out_reg_n_0_[8]\,
      O(3 downto 0) => \^d\(10 downto 7),
      S(3) => \angle_out[11]_i_2__2_n_0\,
      S(2) => \angle_out[11]_i_3__2_n_0\,
      S(1) => \angle_out[11]_i_4__2_n_0\,
      S(0) => \angle_out[11]_i_5__1_n_0\
    );
\angle_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(0),
      Q => \^d\(0),
      R => '0'
    );
\angle_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(1),
      Q => \^d\(1),
      R => '0'
    );
\angle_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(2),
      Q => \^d\(2),
      R => '0'
    );
\angle_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(3),
      Q => \angle_out_reg_n_0_[4]\,
      R => '0'
    );
\angle_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(4),
      Q => \angle_out_reg_n_0_[5]\,
      R => '0'
    );
\angle_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(5),
      Q => \angle_out_reg_n_0_[6]\,
      R => '0'
    );
\angle_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(6),
      Q => \angle_out_reg_n_0_[7]\,
      R => '0'
    );
\angle_out_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \angle_out_reg[7]_i_1_n_0\,
      CO(2) => \angle_out_reg[7]_i_1_n_1\,
      CO(1) => \angle_out_reg[7]_i_1_n_2\,
      CO(0) => \angle_out_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \angle_out_reg_n_0_[7]\,
      DI(2) => \angle_out_reg_n_0_[6]\,
      DI(1) => \angle_out_reg_n_0_[5]\,
      DI(0) => '0',
      O(3 downto 0) => \^d\(6 downto 3),
      S(3) => \angle_out[7]_i_2_n_0\,
      S(2) => \angle_out[7]_i_3_n_0\,
      S(1) => \angle_out[7]_i_4_n_0\,
      S(0) => \angle_out_reg_n_0_[4]\
    );
\angle_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(7),
      Q => \angle_out_reg_n_0_[8]\,
      R => '0'
    );
\angle_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(8),
      Q => \angle_out_reg_n_0_[9]\,
      R => '0'
    );
cos_out1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cos_out1_carry_n_0,
      CO(2) => cos_out1_carry_n_1,
      CO(1) => cos_out1_carry_n_2,
      CO(0) => cos_out1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_cos_out1_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \cos_out1_carry__0_0\(3 downto 0)
    );
\cos_out1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cos_out1_carry_n_0,
      CO(3 downto 2) => \NLW_cos_out1_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^t_angle_out_reg[10]_0\(0),
      CO(0) => \cos_out1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \sin_out_reg[1]_0\(1 downto 0),
      O(3 downto 0) => \NLW_cos_out1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \sin_out_reg[1]_1\(1 downto 0)
    );
\cos_out1_carry__0_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(10),
      I1 => \angle_out_reg_n_0_[10]\,
      I2 => \^q\(11),
      I3 => \angle_out_reg_n_0_[11]\,
      O => \t_angle_out_reg[10]_2\(1)
    );
\cos_out1_carry__0_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(8),
      I1 => \angle_out_reg_n_0_[8]\,
      I2 => \angle_out_reg_n_0_[9]\,
      I3 => \^q\(9),
      O => \t_angle_out_reg[10]_2\(0)
    );
\cos_out1_carry__0_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => \angle_out_reg_n_0_[10]\,
      I2 => \angle_out_reg_n_0_[11]\,
      I3 => \^q\(11),
      O => \t_angle_out_reg[10]_1\(1)
    );
\cos_out1_carry__0_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \angle_out_reg_n_0_[8]\,
      I2 => \^q\(9),
      I3 => \angle_out_reg_n_0_[9]\,
      O => \t_angle_out_reg[10]_1\(0)
    );
\cos_out1_carry_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(6),
      I1 => \angle_out_reg_n_0_[6]\,
      I2 => \angle_out_reg_n_0_[7]\,
      I3 => \^q\(7),
      O => \t_angle_out_reg[6]_0\(3)
    );
\cos_out1_carry_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(4),
      I1 => \angle_out_reg_n_0_[4]\,
      I2 => \angle_out_reg_n_0_[5]\,
      I3 => \^q\(5),
      O => \t_angle_out_reg[6]_0\(2)
    );
\cos_out1_carry_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^d\(1),
      I2 => \^d\(2),
      I3 => \^q\(3),
      O => \t_angle_out_reg[6]_0\(1)
    );
\cos_out1_carry_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^d\(0),
      O => \t_angle_out_reg[6]_0\(0)
    );
\cos_out1_carry_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \angle_out_reg_n_0_[6]\,
      I2 => \^q\(7),
      I3 => \angle_out_reg_n_0_[7]\,
      O => \t_angle_out_reg[6]_1\(3)
    );
\cos_out1_carry_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \angle_out_reg_n_0_[4]\,
      I2 => \^q\(5),
      I3 => \angle_out_reg_n_0_[5]\,
      O => \t_angle_out_reg[6]_1\(2)
    );
\cos_out1_carry_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^d\(1),
      I2 => \^q\(3),
      I3 => \^d\(2),
      O => \t_angle_out_reg[6]_1\(1)
    );
\cos_out1_carry_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^d\(0),
      O => \t_angle_out_reg[6]_1\(0)
    );
\cos_out[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[10]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => CO(0),
      O => \cos_out[10]_i_2_n_0\
    );
\cos_out[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[9]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => CO(0),
      O => \cos_out[10]_i_3_n_0\
    );
\cos_out[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[8]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => CO(0),
      O => \cos_out[10]_i_4_n_0\
    );
\cos_out[10]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[7]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => CO(0),
      O => \cos_out[10]_i_5_n_0\
    );
\cos_out[11]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => CO(0),
      O => \cos_out[11]_i_2__0_n_0\
    );
\cos_out[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^t_angle_out_reg[10]_0\(0),
      I1 => \cos_out_reg[8]_1\(0),
      O => \cos_out[1]_i_1_n_0\
    );
\cos_out[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^t_angle_out_reg[10]_0\(0),
      I1 => \cos_out_reg[8]_1\(1),
      O => \cos_out[2]_i_1_n_0\
    );
\cos_out[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[2]\,
      I1 => \sin_out_reg_n_0_[7]\,
      I2 => CO(0),
      O => \cos_out[2]_i_2_n_0\
    );
\cos_out[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[1]\,
      I1 => \sin_out_reg_n_0_[6]\,
      I2 => CO(0),
      O => \cos_out[2]_i_3_n_0\
    );
\cos_out[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^t_angle_out_reg[10]_0\(0),
      I1 => \cos_out_reg[8]_1\(2),
      O => \cos_out[3]_i_1_n_0\
    );
\cos_out[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[6]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => CO(0),
      O => \cos_out[6]_i_2_n_0\
    );
\cos_out[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^cos_out_reg[5]_0\(0),
      I1 => \sin_out_reg_n_0_[10]\,
      I2 => CO(0),
      O => \cos_out[6]_i_3_n_0\
    );
\cos_out[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[4]\,
      I1 => \sin_out_reg_n_0_[9]\,
      I2 => CO(0),
      O => \cos_out[6]_i_4_n_0\
    );
\cos_out[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[3]\,
      I1 => \sin_out_reg_n_0_[8]\,
      I2 => CO(0),
      O => \cos_out[6]_i_5_n_0\
    );
\cos_out[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^t_angle_out_reg[10]_0\(0),
      I1 => \cos_out_reg[8]_1\(3),
      O => \sin_out_reg[8]_0\
    );
\cos_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(6),
      Q => \cos_out_reg_n_0_[10]\,
      R => '0'
    );
\cos_out_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cos_out_reg[6]_i_1_n_0\,
      CO(3) => \cos_out_reg[10]_i_1_n_0\,
      CO(2) => \cos_out_reg[10]_i_1_n_1\,
      CO(1) => \cos_out_reg[10]_i_1_n_2\,
      CO(0) => \cos_out_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \cos_out_reg_n_0_[10]\,
      DI(2) => \cos_out_reg_n_0_[9]\,
      DI(1) => \cos_out_reg_n_0_[8]\,
      DI(0) => \cos_out_reg_n_0_[7]\,
      O(3 downto 0) => \cos_out_reg[10]_0\(10 downto 7),
      S(3) => \cos_out[10]_i_2_n_0\,
      S(2) => \cos_out[10]_i_3_n_0\,
      S(1) => \cos_out[10]_i_4_n_0\,
      S(0) => \cos_out[10]_i_5_n_0\
    );
\cos_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(7),
      Q => \cos_out_reg_n_0_[11]\,
      R => '0'
    );
\cos_out_reg[11]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cos_out_reg[10]_i_1_n_0\,
      CO(3 downto 0) => \NLW_cos_out_reg[11]_i_1__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_cos_out_reg[11]_i_1__2_O_UNCONNECTED\(3 downto 1),
      O(0) => \cos_out_reg[10]_0\(11),
      S(3 downto 1) => B"000",
      S(0) => \cos_out[11]_i_2__0_n_0\
    );
\cos_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out[1]_i_1_n_0\,
      Q => \cos_out_reg_n_0_[1]\,
      R => '0'
    );
\cos_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out[2]_i_1_n_0\,
      Q => \cos_out_reg_n_0_[2]\,
      R => '0'
    );
\cos_out_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cos_out_reg[2]_i_1_n_0\,
      CO(2) => \cos_out_reg[2]_i_1_n_1\,
      CO(1) => \cos_out_reg[2]_i_1_n_2\,
      CO(0) => \cos_out_reg[2]_i_1_n_3\,
      CYINIT => CO(0),
      DI(3) => \cos_out_reg_n_0_[2]\,
      DI(2) => \cos_out_reg_n_0_[1]\,
      DI(1 downto 0) => B"10",
      O(3 downto 1) => \cos_out_reg[10]_0\(2 downto 0),
      O(0) => \NLW_cos_out_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => \cos_out[2]_i_2_n_0\,
      S(2) => \cos_out[2]_i_3_n_0\,
      S(1) => \cos_out_reg[2]_0\(0),
      S(0) => '1'
    );
\cos_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out[3]_i_1_n_0\,
      Q => \cos_out_reg_n_0_[3]\,
      R => '0'
    );
\cos_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(0),
      Q => \cos_out_reg_n_0_[4]\,
      R => '0'
    );
\cos_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(1),
      Q => \^cos_out_reg[5]_0\(0),
      R => '0'
    );
\cos_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(2),
      Q => \cos_out_reg_n_0_[6]\,
      R => '0'
    );
\cos_out_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cos_out_reg[2]_i_1_n_0\,
      CO(3) => \cos_out_reg[6]_i_1_n_0\,
      CO(2) => \cos_out_reg[6]_i_1_n_1\,
      CO(1) => \cos_out_reg[6]_i_1_n_2\,
      CO(0) => \cos_out_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \cos_out_reg_n_0_[6]\,
      DI(2) => \^cos_out_reg[5]_0\(0),
      DI(1) => \cos_out_reg_n_0_[4]\,
      DI(0) => \cos_out_reg_n_0_[3]\,
      O(3 downto 0) => \cos_out_reg[10]_0\(6 downto 3),
      S(3) => \cos_out[6]_i_2_n_0\,
      S(2) => \cos_out[6]_i_3_n_0\,
      S(1) => \cos_out[6]_i_4_n_0\,
      S(0) => \cos_out[6]_i_5_n_0\
    );
\cos_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(3),
      Q => \cos_out_reg_n_0_[7]\,
      R => '0'
    );
\cos_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(4),
      Q => \cos_out_reg_n_0_[8]\,
      R => '0'
    );
\cos_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(5),
      Q => \cos_out_reg_n_0_[9]\,
      R => '0'
    );
\sin_out[11]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => CO(0),
      I2 => \sin_out_reg_n_0_[11]\,
      O => \sin_out[11]_i_2__0_n_0\
    );
\sin_out[11]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => CO(0),
      I2 => \sin_out_reg_n_0_[10]\,
      O => \sin_out[11]_i_3__1_n_0\
    );
\sin_out[11]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => CO(0),
      I2 => \sin_out_reg_n_0_[9]\,
      O => \sin_out[11]_i_4__1_n_0\
    );
\sin_out[11]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => CO(0),
      I2 => \sin_out_reg_n_0_[8]\,
      O => \sin_out[11]_i_5__0_n_0\
    );
\sin_out[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^t_angle_out_reg[10]_0\(0),
      I1 => \sin_out_reg[8]_1\(0),
      O => \sin_out[1]_i_1_n_0\
    );
\sin_out[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^t_angle_out_reg[10]_0\(0),
      I1 => \sin_out_reg[8]_1\(1),
      O => \sin_out[2]_i_1_n_0\
    );
\sin_out[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^t_angle_out_reg[10]_0\(0),
      I1 => \sin_out_reg[8]_1\(2),
      O => \sin_out[3]_i_1_n_0\
    );
\sin_out[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[8]\,
      I1 => CO(0),
      I2 => \sin_out_reg_n_0_[3]\,
      O => \sin_out[3]_i_3_n_0\
    );
\sin_out[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[7]\,
      I1 => CO(0),
      I2 => \sin_out_reg_n_0_[2]\,
      O => \sin_out[3]_i_4_n_0\
    );
\sin_out[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[6]\,
      I1 => CO(0),
      I2 => \sin_out_reg_n_0_[1]\,
      O => \sin_out[3]_i_5_n_0\
    );
\sin_out[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => CO(0),
      I2 => \sin_out_reg_n_0_[7]\,
      O => \sin_out[7]_i_2_n_0\
    );
\sin_out[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => CO(0),
      I2 => \sin_out_reg_n_0_[6]\,
      O => \sin_out[7]_i_3_n_0\
    );
\sin_out[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[10]\,
      I1 => CO(0),
      I2 => \^sin_out_reg[5]_0\(0),
      O => \sin_out[7]_i_4_n_0\
    );
\sin_out[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[9]\,
      I1 => CO(0),
      I2 => \sin_out_reg_n_0_[4]\,
      O => \sin_out[7]_i_5_n_0\
    );
\sin_out[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^t_angle_out_reg[10]_0\(0),
      I1 => \sin_out_reg[8]_1\(3),
      O => \cos_out_reg[8]_0\
    );
\sin_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(6),
      Q => \sin_out_reg_n_0_[10]\,
      R => '0'
    );
\sin_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(7),
      Q => \sin_out_reg_n_0_[11]\,
      R => '0'
    );
\sin_out_reg[11]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sin_out_reg[7]_i_1_n_0\,
      CO(3) => \NLW_sin_out_reg[11]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \sin_out_reg[11]_i_1__1_n_1\,
      CO(1) => \sin_out_reg[11]_i_1__1_n_2\,
      CO(0) => \sin_out_reg[11]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sin_out_reg_n_0_[10]\,
      DI(1) => \sin_out_reg_n_0_[9]\,
      DI(0) => \sin_out_reg_n_0_[8]\,
      O(3 downto 0) => \sin_out_reg[10]_0\(11 downto 8),
      S(3) => \sin_out[11]_i_2__0_n_0\,
      S(2) => \sin_out[11]_i_3__1_n_0\,
      S(1) => \sin_out[11]_i_4__1_n_0\,
      S(0) => \sin_out[11]_i_5__0_n_0\
    );
\sin_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out[1]_i_1_n_0\,
      Q => \sin_out_reg_n_0_[1]\,
      R => '0'
    );
\sin_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out[2]_i_1_n_0\,
      Q => \sin_out_reg_n_0_[2]\,
      R => '0'
    );
\sin_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out[3]_i_1_n_0\,
      Q => \sin_out_reg_n_0_[3]\,
      R => '0'
    );
\sin_out_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sin_out_reg[3]_i_1_n_0\,
      CO(2) => \sin_out_reg[3]_i_1_n_1\,
      CO(1) => \sin_out_reg[3]_i_1_n_2\,
      CO(0) => \sin_out_reg[3]_i_1_n_3\,
      CYINIT => \sin_out_reg[3]_0\,
      DI(3) => \sin_out_reg_n_0_[3]\,
      DI(2) => \sin_out_reg_n_0_[2]\,
      DI(1) => \sin_out_reg_n_0_[1]\,
      DI(0) => '1',
      O(3 downto 0) => \sin_out_reg[10]_0\(3 downto 0),
      S(3) => \sin_out[3]_i_3_n_0\,
      S(2) => \sin_out[3]_i_4_n_0\,
      S(1) => \sin_out[3]_i_5_n_0\,
      S(0) => S(0)
    );
\sin_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(0),
      Q => \sin_out_reg_n_0_[4]\,
      R => '0'
    );
\sin_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(1),
      Q => \^sin_out_reg[5]_0\(0),
      R => '0'
    );
\sin_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(2),
      Q => \sin_out_reg_n_0_[6]\,
      R => '0'
    );
\sin_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(3),
      Q => \sin_out_reg_n_0_[7]\,
      R => '0'
    );
\sin_out_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sin_out_reg[3]_i_1_n_0\,
      CO(3) => \sin_out_reg[7]_i_1_n_0\,
      CO(2) => \sin_out_reg[7]_i_1_n_1\,
      CO(1) => \sin_out_reg[7]_i_1_n_2\,
      CO(0) => \sin_out_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sin_out_reg_n_0_[7]\,
      DI(2) => \sin_out_reg_n_0_[6]\,
      DI(1) => \^sin_out_reg[5]_0\(0),
      DI(0) => \sin_out_reg_n_0_[4]\,
      O(3 downto 0) => \sin_out_reg[10]_0\(7 downto 4),
      S(3) => \sin_out[7]_i_2_n_0\,
      S(2) => \sin_out[7]_i_3_n_0\,
      S(1) => \sin_out[7]_i_4_n_0\,
      S(0) => \sin_out[7]_i_5_n_0\
    );
\sin_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(4),
      Q => \sin_out_reg_n_0_[8]\,
      R => '0'
    );
\sin_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(5),
      Q => \sin_out_reg_n_0_[9]\,
      R => '0'
    );
\t_angle_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\t_angle_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(10),
      Q => \^q\(10),
      R => '0'
    );
\t_angle_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(11),
      Q => \^q\(11),
      R => '0'
    );
\t_angle_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\t_angle_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\t_angle_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\t_angle_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\t_angle_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\t_angle_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\t_angle_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\t_angle_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(8),
      Q => \^q\(8),
      R => '0'
    );
\t_angle_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(9),
      Q => \^q\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized4\ is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sin_out_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \cos_out1_carry__0_0\ : out STD_LOGIC;
    \sin_out_reg[10]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \cos_out_reg[10]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \t_angle_out_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \t_angle_out_reg[10]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \t_angle_out_reg[10]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cos_out1_carry__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cos_out1_carry__0_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cos_out_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cos_out_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sin_out_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cos_out_reg[2]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cos_out_reg[2]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sin_out_reg[3]_1\ : in STD_LOGIC;
    \angle_out_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sin_out_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \cos_out_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \angle_out_reg[11]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \t_angle_out_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized4\ : entity is "cordic_step";
end \elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized4\;

architecture STRUCTURE of \elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized4\ is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \angle_out[10]_i_2_n_0\ : STD_LOGIC;
  signal \angle_out[10]_i_3_n_0\ : STD_LOGIC;
  signal \angle_out[10]_i_4_n_0\ : STD_LOGIC;
  signal \angle_out[10]_i_5_n_0\ : STD_LOGIC;
  signal \angle_out[11]_i_2__3_n_0\ : STD_LOGIC;
  signal \angle_out[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \angle_out[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \angle_out[6]_i_4_n_0\ : STD_LOGIC;
  signal \angle_out_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \angle_out_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \angle_out_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \angle_out_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \angle_out_reg[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \angle_out_reg[6]_i_1__0_n_1\ : STD_LOGIC;
  signal \angle_out_reg[6]_i_1__0_n_2\ : STD_LOGIC;
  signal \angle_out_reg[6]_i_1__0_n_3\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[9]\ : STD_LOGIC;
  signal \cos_out1_carry__0_n_3\ : STD_LOGIC;
  signal cos_out1_carry_n_0 : STD_LOGIC;
  signal cos_out1_carry_n_1 : STD_LOGIC;
  signal cos_out1_carry_n_2 : STD_LOGIC;
  signal cos_out1_carry_n_3 : STD_LOGIC;
  signal \cos_out[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \cos_out[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \cos_out[10]_i_4__0_n_0\ : STD_LOGIC;
  signal \cos_out[10]_i_5__0_n_0\ : STD_LOGIC;
  signal \cos_out[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \cos_out[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \cos_out[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \cos_out[2]_i_4_n_0\ : STD_LOGIC;
  signal \cos_out[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \cos_out[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \cos_out[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \cos_out[6]_i_5__0_n_0\ : STD_LOGIC;
  signal \cos_out_reg[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \cos_out_reg[10]_i_1__0_n_1\ : STD_LOGIC;
  signal \cos_out_reg[10]_i_1__0_n_2\ : STD_LOGIC;
  signal \cos_out_reg[10]_i_1__0_n_3\ : STD_LOGIC;
  signal \cos_out_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \cos_out_reg[2]_i_1__0_n_1\ : STD_LOGIC;
  signal \cos_out_reg[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \cos_out_reg[2]_i_1__0_n_3\ : STD_LOGIC;
  signal \cos_out_reg[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \cos_out_reg[6]_i_1__0_n_1\ : STD_LOGIC;
  signal \cos_out_reg[6]_i_1__0_n_2\ : STD_LOGIC;
  signal \cos_out_reg[6]_i_1__0_n_3\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[9]\ : STD_LOGIC;
  signal \sin_out[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \sin_out[11]_i_3__2_n_0\ : STD_LOGIC;
  signal \sin_out[11]_i_4__2_n_0\ : STD_LOGIC;
  signal \sin_out[11]_i_5__1_n_0\ : STD_LOGIC;
  signal \sin_out[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \sin_out[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \sin_out[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \sin_out[3]_i_6_n_0\ : STD_LOGIC;
  signal \sin_out[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \sin_out[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \sin_out[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \sin_out[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \sin_out_reg[11]_i_1__2_n_1\ : STD_LOGIC;
  signal \sin_out_reg[11]_i_1__2_n_2\ : STD_LOGIC;
  signal \sin_out_reg[11]_i_1__2_n_3\ : STD_LOGIC;
  signal \sin_out_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \sin_out_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \sin_out_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \sin_out_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \sin_out_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \sin_out_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \sin_out_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \sin_out_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_angle_out_reg[11]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_angle_out_reg[11]_i_1__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_cos_out1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cos_out1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cos_out1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cos_out_reg[11]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cos_out_reg[11]_i_1__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cos_out_reg[2]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sin_out_reg[11]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \angle_out_reg[10]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_out_reg[11]_i_1__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_out_reg[6]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cos_out_reg[10]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cos_out_reg[11]_i_1__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cos_out_reg[2]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cos_out_reg[6]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sin_out_reg[11]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sin_out_reg[3]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sin_out_reg[7]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  CO(0) <= \^co\(0);
  D(10 downto 0) <= \^d\(10 downto 0);
  Q(11 downto 0) <= \^q\(11 downto 0);
\angle_out[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[10]\,
      I1 => \cos_out_reg[2]_3\(0),
      O => \angle_out[10]_i_2_n_0\
    );
\angle_out[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[9]\,
      I1 => \cos_out_reg[2]_3\(0),
      O => \angle_out[10]_i_3_n_0\
    );
\angle_out[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[8]\,
      I1 => \cos_out_reg[2]_3\(0),
      O => \angle_out[10]_i_4_n_0\
    );
\angle_out[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[7]\,
      I1 => \cos_out_reg[2]_3\(0),
      O => \angle_out[10]_i_5_n_0\
    );
\angle_out[11]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[11]\,
      I1 => \cos_out_reg[2]_3\(0),
      O => \angle_out[11]_i_2__3_n_0\
    );
\angle_out[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[6]\,
      I1 => \cos_out_reg[2]_3\(0),
      O => \angle_out[6]_i_2__0_n_0\
    );
\angle_out[6]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[5]\,
      I1 => \cos_out_reg[2]_3\(0),
      O => \angle_out[6]_i_3__0_n_0\
    );
\angle_out[6]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_out_reg_n_0_[4]\,
      O => \angle_out[6]_i_4_n_0\
    );
\angle_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(9),
      Q => \angle_out_reg_n_0_[10]\,
      R => '0'
    );
\angle_out_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_out_reg[6]_i_1__0_n_0\,
      CO(3) => \angle_out_reg[10]_i_1_n_0\,
      CO(2) => \angle_out_reg[10]_i_1_n_1\,
      CO(1) => \angle_out_reg[10]_i_1_n_2\,
      CO(0) => \angle_out_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \angle_out_reg_n_0_[10]\,
      DI(2) => \angle_out_reg_n_0_[9]\,
      DI(1) => \angle_out_reg_n_0_[8]\,
      DI(0) => \angle_out_reg_n_0_[7]\,
      O(3 downto 0) => \^d\(9 downto 6),
      S(3) => \angle_out[10]_i_2_n_0\,
      S(2) => \angle_out[10]_i_3_n_0\,
      S(1) => \angle_out[10]_i_4_n_0\,
      S(0) => \angle_out[10]_i_5_n_0\
    );
\angle_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(10),
      Q => \angle_out_reg_n_0_[11]\,
      R => '0'
    );
\angle_out_reg[11]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_out_reg[10]_i_1_n_0\,
      CO(3 downto 0) => \NLW_angle_out_reg[11]_i_1__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_angle_out_reg[11]_i_1__3_O_UNCONNECTED\(3 downto 1),
      O(0) => \^d\(10),
      S(3 downto 1) => B"000",
      S(0) => \angle_out[11]_i_2__3_n_0\
    );
\angle_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(0),
      Q => \^d\(0),
      R => '0'
    );
\angle_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(1),
      Q => \^d\(1),
      R => '0'
    );
\angle_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(2),
      Q => \angle_out_reg_n_0_[3]\,
      R => '0'
    );
\angle_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(3),
      Q => \angle_out_reg_n_0_[4]\,
      R => '0'
    );
\angle_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(4),
      Q => \angle_out_reg_n_0_[5]\,
      R => '0'
    );
\angle_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(5),
      Q => \angle_out_reg_n_0_[6]\,
      R => '0'
    );
\angle_out_reg[6]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \angle_out_reg[6]_i_1__0_n_0\,
      CO(2) => \angle_out_reg[6]_i_1__0_n_1\,
      CO(1) => \angle_out_reg[6]_i_1__0_n_2\,
      CO(0) => \angle_out_reg[6]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \angle_out_reg_n_0_[6]\,
      DI(2) => \angle_out_reg_n_0_[5]\,
      DI(1) => \angle_out_reg_n_0_[4]\,
      DI(0) => '0',
      O(3 downto 0) => \^d\(5 downto 2),
      S(3) => \angle_out[6]_i_2__0_n_0\,
      S(2) => \angle_out[6]_i_3__0_n_0\,
      S(1) => \angle_out[6]_i_4_n_0\,
      S(0) => \angle_out_reg_n_0_[3]\
    );
\angle_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(6),
      Q => \angle_out_reg_n_0_[7]\,
      R => '0'
    );
\angle_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(7),
      Q => \angle_out_reg_n_0_[8]\,
      R => '0'
    );
\angle_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(8),
      Q => \angle_out_reg_n_0_[9]\,
      R => '0'
    );
cos_out1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cos_out1_carry_n_0,
      CO(2) => cos_out1_carry_n_1,
      CO(1) => cos_out1_carry_n_2,
      CO(0) => cos_out1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \cos_out1_carry__0_1\(3 downto 0),
      O(3 downto 0) => NLW_cos_out1_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \cos_out1_carry__0_2\(3 downto 0)
    );
\cos_out1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cos_out1_carry_n_0,
      CO(3 downto 2) => \NLW_cos_out1_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^co\(0),
      CO(0) => \cos_out1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \cos_out_reg[2]_0\(1 downto 0),
      O(3 downto 0) => \NLW_cos_out1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \cos_out_reg[2]_1\(1 downto 0)
    );
\cos_out1_carry__0_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(10),
      I1 => \angle_out_reg_n_0_[10]\,
      I2 => \^q\(11),
      I3 => \angle_out_reg_n_0_[11]\,
      O => \t_angle_out_reg[10]_1\(1)
    );
\cos_out1_carry__0_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(8),
      I1 => \angle_out_reg_n_0_[8]\,
      I2 => \angle_out_reg_n_0_[9]\,
      I3 => \^q\(9),
      O => \t_angle_out_reg[10]_1\(0)
    );
\cos_out1_carry__0_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => \angle_out_reg_n_0_[10]\,
      I2 => \angle_out_reg_n_0_[11]\,
      I3 => \^q\(11),
      O => \t_angle_out_reg[10]_0\(1)
    );
\cos_out1_carry__0_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \angle_out_reg_n_0_[8]\,
      I2 => \^q\(9),
      I3 => \angle_out_reg_n_0_[9]\,
      O => \t_angle_out_reg[10]_0\(0)
    );
\cos_out1_carry_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(6),
      I1 => \angle_out_reg_n_0_[6]\,
      I2 => \angle_out_reg_n_0_[7]\,
      I3 => \^q\(7),
      O => DI(3)
    );
\cos_out1_carry_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(4),
      I1 => \angle_out_reg_n_0_[4]\,
      I2 => \angle_out_reg_n_0_[5]\,
      I3 => \^q\(5),
      O => DI(2)
    );
\cos_out1_carry_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^d\(1),
      I2 => \angle_out_reg_n_0_[3]\,
      I3 => \^q\(3),
      O => DI(1)
    );
\cos_out1_carry_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^d\(0),
      O => DI(0)
    );
\cos_out1_carry_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \angle_out_reg_n_0_[6]\,
      I2 => \^q\(7),
      I3 => \angle_out_reg_n_0_[7]\,
      O => \t_angle_out_reg[6]_0\(3)
    );
\cos_out1_carry_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \angle_out_reg_n_0_[4]\,
      I2 => \^q\(5),
      I3 => \angle_out_reg_n_0_[5]\,
      O => \t_angle_out_reg[6]_0\(2)
    );
\cos_out1_carry_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^d\(1),
      I2 => \^q\(3),
      I3 => \angle_out_reg_n_0_[3]\,
      O => \t_angle_out_reg[6]_0\(1)
    );
\cos_out1_carry_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^d\(0),
      O => \t_angle_out_reg[6]_0\(0)
    );
\cos_out[10]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[10]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => \cos_out_reg[2]_3\(0),
      O => \cos_out[10]_i_2__0_n_0\
    );
\cos_out[10]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[9]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => \cos_out_reg[2]_3\(0),
      O => \cos_out[10]_i_3__0_n_0\
    );
\cos_out[10]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[8]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => \cos_out_reg[2]_3\(0),
      O => \cos_out[10]_i_4__0_n_0\
    );
\cos_out[10]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[7]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => \cos_out_reg[2]_3\(0),
      O => \cos_out[10]_i_5__0_n_0\
    );
\cos_out[11]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => \cos_out_reg[2]_3\(0),
      O => \cos_out[11]_i_2__1_n_0\
    );
\cos_out[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[2]\,
      I1 => \sin_out_reg_n_0_[8]\,
      I2 => \cos_out_reg[2]_3\(0),
      O => \cos_out[2]_i_2__0_n_0\
    );
\cos_out[2]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[1]\,
      I1 => \sin_out_reg_n_0_[7]\,
      I2 => \cos_out_reg[2]_3\(0),
      O => \cos_out[2]_i_3__0_n_0\
    );
\cos_out[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[0]\,
      I1 => \sin_out_reg_n_0_[6]\,
      I2 => \cos_out_reg[2]_3\(0),
      O => \cos_out[2]_i_4_n_0\
    );
\cos_out[2]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^co\(0),
      I1 => \cos_out_reg[2]_2\(0),
      O => \sin_out_reg[5]_0\(0)
    );
\cos_out[6]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[6]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => \cos_out_reg[2]_3\(0),
      O => \cos_out[6]_i_2__0_n_0\
    );
\cos_out[6]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[5]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => \cos_out_reg[2]_3\(0),
      O => \cos_out[6]_i_3__0_n_0\
    );
\cos_out[6]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[4]\,
      I1 => \sin_out_reg_n_0_[10]\,
      I2 => \cos_out_reg[2]_3\(0),
      O => \cos_out[6]_i_4__0_n_0\
    );
\cos_out[6]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[3]\,
      I1 => \sin_out_reg_n_0_[9]\,
      I2 => \cos_out_reg[2]_3\(0),
      O => \cos_out[6]_i_5__0_n_0\
    );
\cos_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(0),
      Q => \cos_out_reg_n_0_[0]\,
      R => '0'
    );
\cos_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(10),
      Q => \cos_out_reg_n_0_[10]\,
      R => '0'
    );
\cos_out_reg[10]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cos_out_reg[6]_i_1__0_n_0\,
      CO(3) => \cos_out_reg[10]_i_1__0_n_0\,
      CO(2) => \cos_out_reg[10]_i_1__0_n_1\,
      CO(1) => \cos_out_reg[10]_i_1__0_n_2\,
      CO(0) => \cos_out_reg[10]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \cos_out_reg_n_0_[10]\,
      DI(2) => \cos_out_reg_n_0_[9]\,
      DI(1) => \cos_out_reg_n_0_[8]\,
      DI(0) => \cos_out_reg_n_0_[7]\,
      O(3 downto 0) => \cos_out_reg[10]_0\(10 downto 7),
      S(3) => \cos_out[10]_i_2__0_n_0\,
      S(2) => \cos_out[10]_i_3__0_n_0\,
      S(1) => \cos_out[10]_i_4__0_n_0\,
      S(0) => \cos_out[10]_i_5__0_n_0\
    );
\cos_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(11),
      Q => \cos_out_reg_n_0_[11]\,
      R => '0'
    );
\cos_out_reg[11]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cos_out_reg[10]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_cos_out_reg[11]_i_1__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_cos_out_reg[11]_i_1__3_O_UNCONNECTED\(3 downto 1),
      O(0) => \cos_out_reg[10]_0\(11),
      S(3 downto 1) => B"000",
      S(0) => \cos_out[11]_i_2__1_n_0\
    );
\cos_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(1),
      Q => \cos_out_reg_n_0_[1]\,
      R => '0'
    );
\cos_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(2),
      Q => \cos_out_reg_n_0_[2]\,
      R => '0'
    );
\cos_out_reg[2]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cos_out_reg[2]_i_1__0_n_0\,
      CO(2) => \cos_out_reg[2]_i_1__0_n_1\,
      CO(1) => \cos_out_reg[2]_i_1__0_n_2\,
      CO(0) => \cos_out_reg[2]_i_1__0_n_3\,
      CYINIT => \cos_out_reg[2]_3\(0),
      DI(3) => \cos_out_reg_n_0_[2]\,
      DI(2) => \cos_out_reg_n_0_[1]\,
      DI(1) => \cos_out_reg_n_0_[0]\,
      DI(0) => '0',
      O(3 downto 1) => \cos_out_reg[10]_0\(2 downto 0),
      O(0) => \NLW_cos_out_reg[2]_i_1__0_O_UNCONNECTED\(0),
      S(3) => \cos_out[2]_i_2__0_n_0\,
      S(2) => \cos_out[2]_i_3__0_n_0\,
      S(1) => \cos_out[2]_i_4_n_0\,
      S(0) => '1'
    );
\cos_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(3),
      Q => \cos_out_reg_n_0_[3]\,
      R => '0'
    );
\cos_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(4),
      Q => \cos_out_reg_n_0_[4]\,
      R => '0'
    );
\cos_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(5),
      Q => \cos_out_reg_n_0_[5]\,
      R => '0'
    );
\cos_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(6),
      Q => \cos_out_reg_n_0_[6]\,
      R => '0'
    );
\cos_out_reg[6]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cos_out_reg[2]_i_1__0_n_0\,
      CO(3) => \cos_out_reg[6]_i_1__0_n_0\,
      CO(2) => \cos_out_reg[6]_i_1__0_n_1\,
      CO(1) => \cos_out_reg[6]_i_1__0_n_2\,
      CO(0) => \cos_out_reg[6]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \cos_out_reg_n_0_[6]\,
      DI(2) => \cos_out_reg_n_0_[5]\,
      DI(1) => \cos_out_reg_n_0_[4]\,
      DI(0) => \cos_out_reg_n_0_[3]\,
      O(3 downto 0) => \cos_out_reg[10]_0\(6 downto 3),
      S(3) => \cos_out[6]_i_2__0_n_0\,
      S(2) => \cos_out[6]_i_3__0_n_0\,
      S(1) => \cos_out[6]_i_4__0_n_0\,
      S(0) => \cos_out[6]_i_5__0_n_0\
    );
\cos_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(7),
      Q => \cos_out_reg_n_0_[7]\,
      R => '0'
    );
\cos_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(8),
      Q => \cos_out_reg_n_0_[8]\,
      R => '0'
    );
\cos_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(9),
      Q => \cos_out_reg_n_0_[9]\,
      R => '0'
    );
\sin_out[11]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => \cos_out_reg[2]_3\(0),
      I2 => \sin_out_reg_n_0_[11]\,
      O => \sin_out[11]_i_2__1_n_0\
    );
\sin_out[11]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => \cos_out_reg[2]_3\(0),
      I2 => \sin_out_reg_n_0_[10]\,
      O => \sin_out[11]_i_3__2_n_0\
    );
\sin_out[11]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => \cos_out_reg[2]_3\(0),
      I2 => \sin_out_reg_n_0_[9]\,
      O => \sin_out[11]_i_4__2_n_0\
    );
\sin_out[11]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => \cos_out_reg[2]_3\(0),
      I2 => \sin_out_reg_n_0_[8]\,
      O => \sin_out[11]_i_5__1_n_0\
    );
\sin_out[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^co\(0),
      O => \cos_out1_carry__0_0\
    );
\sin_out[3]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[9]\,
      I1 => \cos_out_reg[2]_3\(0),
      I2 => \sin_out_reg_n_0_[3]\,
      O => \sin_out[3]_i_3__0_n_0\
    );
\sin_out[3]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[8]\,
      I1 => \cos_out_reg[2]_3\(0),
      I2 => \sin_out_reg_n_0_[2]\,
      O => \sin_out[3]_i_4__0_n_0\
    );
\sin_out[3]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[7]\,
      I1 => \cos_out_reg[2]_3\(0),
      I2 => \sin_out_reg_n_0_[1]\,
      O => \sin_out[3]_i_5__0_n_0\
    );
\sin_out[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[6]\,
      I1 => \cos_out_reg[2]_3\(0),
      I2 => \sin_out_reg_n_0_[0]\,
      O => \sin_out[3]_i_6_n_0\
    );
\sin_out[3]_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^co\(0),
      I1 => \sin_out_reg[3]_0\(0),
      O => S(0)
    );
\sin_out[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => \cos_out_reg[2]_3\(0),
      I2 => \sin_out_reg_n_0_[7]\,
      O => \sin_out[7]_i_2__0_n_0\
    );
\sin_out[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => \cos_out_reg[2]_3\(0),
      I2 => \sin_out_reg_n_0_[6]\,
      O => \sin_out[7]_i_3__0_n_0\
    );
\sin_out[7]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => \cos_out_reg[2]_3\(0),
      I2 => \sin_out_reg_n_0_[5]\,
      O => \sin_out[7]_i_4__0_n_0\
    );
\sin_out[7]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[10]\,
      I1 => \cos_out_reg[2]_3\(0),
      I2 => \sin_out_reg_n_0_[4]\,
      O => \sin_out[7]_i_5__0_n_0\
    );
\sin_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(0),
      Q => \sin_out_reg_n_0_[0]\,
      R => '0'
    );
\sin_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(10),
      Q => \sin_out_reg_n_0_[10]\,
      R => '0'
    );
\sin_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(11),
      Q => \sin_out_reg_n_0_[11]\,
      R => '0'
    );
\sin_out_reg[11]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sin_out_reg[7]_i_1__0_n_0\,
      CO(3) => \NLW_sin_out_reg[11]_i_1__2_CO_UNCONNECTED\(3),
      CO(2) => \sin_out_reg[11]_i_1__2_n_1\,
      CO(1) => \sin_out_reg[11]_i_1__2_n_2\,
      CO(0) => \sin_out_reg[11]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sin_out_reg_n_0_[10]\,
      DI(1) => \sin_out_reg_n_0_[9]\,
      DI(0) => \sin_out_reg_n_0_[8]\,
      O(3 downto 0) => \sin_out_reg[10]_0\(11 downto 8),
      S(3) => \sin_out[11]_i_2__1_n_0\,
      S(2) => \sin_out[11]_i_3__2_n_0\,
      S(1) => \sin_out[11]_i_4__2_n_0\,
      S(0) => \sin_out[11]_i_5__1_n_0\
    );
\sin_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(1),
      Q => \sin_out_reg_n_0_[1]\,
      R => '0'
    );
\sin_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(2),
      Q => \sin_out_reg_n_0_[2]\,
      R => '0'
    );
\sin_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(3),
      Q => \sin_out_reg_n_0_[3]\,
      R => '0'
    );
\sin_out_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sin_out_reg[3]_i_1__0_n_0\,
      CO(2) => \sin_out_reg[3]_i_1__0_n_1\,
      CO(1) => \sin_out_reg[3]_i_1__0_n_2\,
      CO(0) => \sin_out_reg[3]_i_1__0_n_3\,
      CYINIT => \sin_out_reg[3]_1\,
      DI(3) => \sin_out_reg_n_0_[3]\,
      DI(2) => \sin_out_reg_n_0_[2]\,
      DI(1) => \sin_out_reg_n_0_[1]\,
      DI(0) => \sin_out_reg_n_0_[0]\,
      O(3 downto 0) => \sin_out_reg[10]_0\(3 downto 0),
      S(3) => \sin_out[3]_i_3__0_n_0\,
      S(2) => \sin_out[3]_i_4__0_n_0\,
      S(1) => \sin_out[3]_i_5__0_n_0\,
      S(0) => \sin_out[3]_i_6_n_0\
    );
\sin_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(4),
      Q => \sin_out_reg_n_0_[4]\,
      R => '0'
    );
\sin_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(5),
      Q => \sin_out_reg_n_0_[5]\,
      R => '0'
    );
\sin_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(6),
      Q => \sin_out_reg_n_0_[6]\,
      R => '0'
    );
\sin_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(7),
      Q => \sin_out_reg_n_0_[7]\,
      R => '0'
    );
\sin_out_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sin_out_reg[3]_i_1__0_n_0\,
      CO(3) => \sin_out_reg[7]_i_1__0_n_0\,
      CO(2) => \sin_out_reg[7]_i_1__0_n_1\,
      CO(1) => \sin_out_reg[7]_i_1__0_n_2\,
      CO(0) => \sin_out_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \sin_out_reg_n_0_[7]\,
      DI(2) => \sin_out_reg_n_0_[6]\,
      DI(1) => \sin_out_reg_n_0_[5]\,
      DI(0) => \sin_out_reg_n_0_[4]\,
      O(3 downto 0) => \sin_out_reg[10]_0\(7 downto 4),
      S(3) => \sin_out[7]_i_2__0_n_0\,
      S(2) => \sin_out[7]_i_3__0_n_0\,
      S(1) => \sin_out[7]_i_4__0_n_0\,
      S(0) => \sin_out[7]_i_5__0_n_0\
    );
\sin_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(8),
      Q => \sin_out_reg_n_0_[8]\,
      R => '0'
    );
\sin_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(9),
      Q => \sin_out_reg_n_0_[9]\,
      R => '0'
    );
\t_angle_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\t_angle_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(10),
      Q => \^q\(10),
      R => '0'
    );
\t_angle_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(11),
      Q => \^q\(11),
      R => '0'
    );
\t_angle_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\t_angle_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\t_angle_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\t_angle_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\t_angle_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\t_angle_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\t_angle_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\t_angle_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(8),
      Q => \^q\(8),
      R => '0'
    );
\t_angle_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(9),
      Q => \^q\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized5\ is
  port (
    \t_angle_out_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \t_angle_out_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \cos_out1_carry__0_0\ : out STD_LOGIC;
    \sin_out_reg[10]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \cos_out_reg[10]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \t_angle_out_reg[10]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \t_angle_out_reg[10]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cos_out1_carry__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cos_out_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cos_out_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sin_out_reg[3]_0\ : in STD_LOGIC;
    \angle_out_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sin_out_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \cos_out_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \angle_out_reg[11]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \t_angle_out_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized5\ : entity is "cordic_step";
end \elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized5\;

architecture STRUCTURE of \elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized5\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \angle_out[11]_i_2__4_n_0\ : STD_LOGIC;
  signal \angle_out[11]_i_3__3_n_0\ : STD_LOGIC;
  signal \angle_out[5]_i_2_n_0\ : STD_LOGIC;
  signal \angle_out[5]_i_3_n_0\ : STD_LOGIC;
  signal \angle_out[5]_i_4_n_0\ : STD_LOGIC;
  signal \angle_out[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \angle_out[9]_i_3_n_0\ : STD_LOGIC;
  signal \angle_out[9]_i_4_n_0\ : STD_LOGIC;
  signal \angle_out[9]_i_5_n_0\ : STD_LOGIC;
  signal \angle_out_reg[11]_i_1__4_n_3\ : STD_LOGIC;
  signal \angle_out_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \angle_out_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \angle_out_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \angle_out_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \angle_out_reg[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \angle_out_reg[9]_i_1__0_n_1\ : STD_LOGIC;
  signal \angle_out_reg[9]_i_1__0_n_2\ : STD_LOGIC;
  signal \angle_out_reg[9]_i_1__0_n_3\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[9]\ : STD_LOGIC;
  signal \cos_out1_carry__0_n_3\ : STD_LOGIC;
  signal cos_out1_carry_n_0 : STD_LOGIC;
  signal cos_out1_carry_n_1 : STD_LOGIC;
  signal cos_out1_carry_n_2 : STD_LOGIC;
  signal cos_out1_carry_n_3 : STD_LOGIC;
  signal \cos_out[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \cos_out[10]_i_3__1_n_0\ : STD_LOGIC;
  signal \cos_out[10]_i_4__1_n_0\ : STD_LOGIC;
  signal \cos_out[10]_i_5__1_n_0\ : STD_LOGIC;
  signal \cos_out[11]_i_2__2_n_0\ : STD_LOGIC;
  signal \cos_out[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \cos_out[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \cos_out[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \cos_out[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \cos_out[6]_i_3__1_n_0\ : STD_LOGIC;
  signal \cos_out[6]_i_4__1_n_0\ : STD_LOGIC;
  signal \cos_out[6]_i_5__1_n_0\ : STD_LOGIC;
  signal \cos_out_reg[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \cos_out_reg[10]_i_1__1_n_1\ : STD_LOGIC;
  signal \cos_out_reg[10]_i_1__1_n_2\ : STD_LOGIC;
  signal \cos_out_reg[10]_i_1__1_n_3\ : STD_LOGIC;
  signal \cos_out_reg[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \cos_out_reg[2]_i_1__1_n_1\ : STD_LOGIC;
  signal \cos_out_reg[2]_i_1__1_n_2\ : STD_LOGIC;
  signal \cos_out_reg[2]_i_1__1_n_3\ : STD_LOGIC;
  signal \cos_out_reg[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \cos_out_reg[6]_i_1__1_n_1\ : STD_LOGIC;
  signal \cos_out_reg[6]_i_1__1_n_2\ : STD_LOGIC;
  signal \cos_out_reg[6]_i_1__1_n_3\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[9]\ : STD_LOGIC;
  signal \sin_out[11]_i_2__2_n_0\ : STD_LOGIC;
  signal \sin_out[11]_i_3__3_n_0\ : STD_LOGIC;
  signal \sin_out[11]_i_4__3_n_0\ : STD_LOGIC;
  signal \sin_out[11]_i_5__2_n_0\ : STD_LOGIC;
  signal \sin_out[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \sin_out[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \sin_out[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \sin_out[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \sin_out[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \sin_out[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \sin_out[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \sin_out[7]_i_5__1_n_0\ : STD_LOGIC;
  signal \sin_out_reg[11]_i_1__3_n_1\ : STD_LOGIC;
  signal \sin_out_reg[11]_i_1__3_n_2\ : STD_LOGIC;
  signal \sin_out_reg[11]_i_1__3_n_3\ : STD_LOGIC;
  signal \sin_out_reg[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \sin_out_reg[3]_i_1__1_n_1\ : STD_LOGIC;
  signal \sin_out_reg[3]_i_1__1_n_2\ : STD_LOGIC;
  signal \sin_out_reg[3]_i_1__1_n_3\ : STD_LOGIC;
  signal \sin_out_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \sin_out_reg[7]_i_1__1_n_1\ : STD_LOGIC;
  signal \sin_out_reg[7]_i_1__1_n_2\ : STD_LOGIC;
  signal \sin_out_reg[7]_i_1__1_n_3\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[9]\ : STD_LOGIC;
  signal \^t_angle_out_reg[10]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_angle_out_reg[11]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_angle_out_reg[11]_i_1__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_cos_out1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cos_out1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cos_out1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cos_out_reg[11]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cos_out_reg[11]_i_1__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cos_out_reg[2]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sin_out_reg[11]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \angle_out_reg[11]_i_1__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_out_reg[5]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_out_reg[9]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cos_out_reg[10]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cos_out_reg[11]_i_1__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cos_out_reg[2]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cos_out_reg[6]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sin_out_reg[11]_i_1__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sin_out_reg[3]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sin_out_reg[7]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  D(10 downto 0) <= \^d\(10 downto 0);
  Q(11 downto 0) <= \^q\(11 downto 0);
  \t_angle_out_reg[10]_0\(0) <= \^t_angle_out_reg[10]_0\(0);
\angle_out[11]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[11]\,
      I1 => CO(0),
      O => \angle_out[11]_i_2__4_n_0\
    );
\angle_out[11]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[10]\,
      I1 => CO(0),
      O => \angle_out[11]_i_3__3_n_0\
    );
\angle_out[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[5]\,
      I1 => CO(0),
      O => \angle_out[5]_i_2_n_0\
    );
\angle_out[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[4]\,
      I1 => CO(0),
      O => \angle_out[5]_i_3_n_0\
    );
\angle_out[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_out_reg_n_0_[3]\,
      O => \angle_out[5]_i_4_n_0\
    );
\angle_out[9]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[9]\,
      I1 => CO(0),
      O => \angle_out[9]_i_2__0_n_0\
    );
\angle_out[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[8]\,
      I1 => CO(0),
      O => \angle_out[9]_i_3_n_0\
    );
\angle_out[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[7]\,
      I1 => CO(0),
      O => \angle_out[9]_i_4_n_0\
    );
\angle_out[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[6]\,
      I1 => CO(0),
      O => \angle_out[9]_i_5_n_0\
    );
\angle_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(9),
      Q => \angle_out_reg_n_0_[10]\,
      R => '0'
    );
\angle_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(10),
      Q => \angle_out_reg_n_0_[11]\,
      R => '0'
    );
\angle_out_reg[11]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_out_reg[9]_i_1__0_n_0\,
      CO(3 downto 1) => \NLW_angle_out_reg[11]_i_1__4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \angle_out_reg[11]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \angle_out_reg_n_0_[10]\,
      O(3 downto 2) => \NLW_angle_out_reg[11]_i_1__4_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^d\(10 downto 9),
      S(3 downto 2) => B"00",
      S(1) => \angle_out[11]_i_2__4_n_0\,
      S(0) => \angle_out[11]_i_3__3_n_0\
    );
\angle_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(0),
      Q => \^d\(0),
      R => '0'
    );
\angle_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(1),
      Q => \angle_out_reg_n_0_[2]\,
      R => '0'
    );
\angle_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(2),
      Q => \angle_out_reg_n_0_[3]\,
      R => '0'
    );
\angle_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(3),
      Q => \angle_out_reg_n_0_[4]\,
      R => '0'
    );
\angle_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(4),
      Q => \angle_out_reg_n_0_[5]\,
      R => '0'
    );
\angle_out_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \angle_out_reg[5]_i_1_n_0\,
      CO(2) => \angle_out_reg[5]_i_1_n_1\,
      CO(1) => \angle_out_reg[5]_i_1_n_2\,
      CO(0) => \angle_out_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \angle_out_reg_n_0_[5]\,
      DI(2) => \angle_out_reg_n_0_[4]\,
      DI(1) => \angle_out_reg_n_0_[3]\,
      DI(0) => '0',
      O(3 downto 0) => \^d\(4 downto 1),
      S(3) => \angle_out[5]_i_2_n_0\,
      S(2) => \angle_out[5]_i_3_n_0\,
      S(1) => \angle_out[5]_i_4_n_0\,
      S(0) => \angle_out_reg_n_0_[2]\
    );
\angle_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(5),
      Q => \angle_out_reg_n_0_[6]\,
      R => '0'
    );
\angle_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(6),
      Q => \angle_out_reg_n_0_[7]\,
      R => '0'
    );
\angle_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(7),
      Q => \angle_out_reg_n_0_[8]\,
      R => '0'
    );
\angle_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(8),
      Q => \angle_out_reg_n_0_[9]\,
      R => '0'
    );
\angle_out_reg[9]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_out_reg[5]_i_1_n_0\,
      CO(3) => \angle_out_reg[9]_i_1__0_n_0\,
      CO(2) => \angle_out_reg[9]_i_1__0_n_1\,
      CO(1) => \angle_out_reg[9]_i_1__0_n_2\,
      CO(0) => \angle_out_reg[9]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \angle_out_reg_n_0_[9]\,
      DI(2) => \angle_out_reg_n_0_[8]\,
      DI(1) => \angle_out_reg_n_0_[7]\,
      DI(0) => \angle_out_reg_n_0_[6]\,
      O(3 downto 0) => \^d\(8 downto 5),
      S(3) => \angle_out[9]_i_2__0_n_0\,
      S(2) => \angle_out[9]_i_3_n_0\,
      S(1) => \angle_out[9]_i_4_n_0\,
      S(0) => \angle_out[9]_i_5_n_0\
    );
cos_out1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cos_out1_carry_n_0,
      CO(2) => cos_out1_carry_n_1,
      CO(1) => cos_out1_carry_n_2,
      CO(0) => cos_out1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_cos_out1_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \cos_out1_carry__0_1\(3 downto 0)
    );
\cos_out1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cos_out1_carry_n_0,
      CO(3 downto 2) => \NLW_cos_out1_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^t_angle_out_reg[10]_0\(0),
      CO(0) => \cos_out1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \cos_out_reg[2]_0\(1 downto 0),
      O(3 downto 0) => \NLW_cos_out1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \cos_out_reg[2]_1\(1 downto 0)
    );
\cos_out1_carry__0_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(10),
      I1 => \angle_out_reg_n_0_[10]\,
      I2 => \^q\(11),
      I3 => \angle_out_reg_n_0_[11]\,
      O => \t_angle_out_reg[10]_2\(1)
    );
\cos_out1_carry__0_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(8),
      I1 => \angle_out_reg_n_0_[8]\,
      I2 => \angle_out_reg_n_0_[9]\,
      I3 => \^q\(9),
      O => \t_angle_out_reg[10]_2\(0)
    );
\cos_out1_carry__0_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => \angle_out_reg_n_0_[10]\,
      I2 => \angle_out_reg_n_0_[11]\,
      I3 => \^q\(11),
      O => \t_angle_out_reg[10]_1\(1)
    );
\cos_out1_carry__0_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \angle_out_reg_n_0_[8]\,
      I2 => \^q\(9),
      I3 => \angle_out_reg_n_0_[9]\,
      O => \t_angle_out_reg[10]_1\(0)
    );
\cos_out1_carry_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(6),
      I1 => \angle_out_reg_n_0_[6]\,
      I2 => \angle_out_reg_n_0_[7]\,
      I3 => \^q\(7),
      O => \t_angle_out_reg[6]_0\(3)
    );
\cos_out1_carry_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(4),
      I1 => \angle_out_reg_n_0_[4]\,
      I2 => \angle_out_reg_n_0_[5]\,
      I3 => \^q\(5),
      O => \t_angle_out_reg[6]_0\(2)
    );
\cos_out1_carry_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \angle_out_reg_n_0_[2]\,
      I2 => \angle_out_reg_n_0_[3]\,
      I3 => \^q\(3),
      O => \t_angle_out_reg[6]_0\(1)
    );
\cos_out1_carry_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^d\(0),
      O => \t_angle_out_reg[6]_0\(0)
    );
\cos_out1_carry_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \angle_out_reg_n_0_[6]\,
      I2 => \^q\(7),
      I3 => \angle_out_reg_n_0_[7]\,
      O => S(3)
    );
\cos_out1_carry_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \angle_out_reg_n_0_[4]\,
      I2 => \^q\(5),
      I3 => \angle_out_reg_n_0_[5]\,
      O => S(2)
    );
\cos_out1_carry_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \angle_out_reg_n_0_[2]\,
      I2 => \^q\(3),
      I3 => \angle_out_reg_n_0_[3]\,
      O => S(1)
    );
\cos_out1_carry_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^d\(0),
      O => S(0)
    );
\cos_out[10]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[10]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => CO(0),
      O => \cos_out[10]_i_2__1_n_0\
    );
\cos_out[10]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[9]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => CO(0),
      O => \cos_out[10]_i_3__1_n_0\
    );
\cos_out[10]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[8]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => CO(0),
      O => \cos_out[10]_i_4__1_n_0\
    );
\cos_out[10]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[7]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => CO(0),
      O => \cos_out[10]_i_5__1_n_0\
    );
\cos_out[11]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => CO(0),
      O => \cos_out[11]_i_2__2_n_0\
    );
\cos_out[2]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[2]\,
      I1 => \sin_out_reg_n_0_[9]\,
      I2 => CO(0),
      O => \cos_out[2]_i_2__1_n_0\
    );
\cos_out[2]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[1]\,
      I1 => \sin_out_reg_n_0_[8]\,
      I2 => CO(0),
      O => \cos_out[2]_i_3__1_n_0\
    );
\cos_out[2]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[0]\,
      I1 => \sin_out_reg_n_0_[7]\,
      I2 => CO(0),
      O => \cos_out[2]_i_4__0_n_0\
    );
\cos_out[6]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[6]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => CO(0),
      O => \cos_out[6]_i_2__1_n_0\
    );
\cos_out[6]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[5]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => CO(0),
      O => \cos_out[6]_i_3__1_n_0\
    );
\cos_out[6]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[4]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => CO(0),
      O => \cos_out[6]_i_4__1_n_0\
    );
\cos_out[6]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[3]\,
      I1 => \sin_out_reg_n_0_[10]\,
      I2 => CO(0),
      O => \cos_out[6]_i_5__1_n_0\
    );
\cos_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(0),
      Q => \cos_out_reg_n_0_[0]\,
      R => '0'
    );
\cos_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(10),
      Q => \cos_out_reg_n_0_[10]\,
      R => '0'
    );
\cos_out_reg[10]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cos_out_reg[6]_i_1__1_n_0\,
      CO(3) => \cos_out_reg[10]_i_1__1_n_0\,
      CO(2) => \cos_out_reg[10]_i_1__1_n_1\,
      CO(1) => \cos_out_reg[10]_i_1__1_n_2\,
      CO(0) => \cos_out_reg[10]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \cos_out_reg_n_0_[10]\,
      DI(2) => \cos_out_reg_n_0_[9]\,
      DI(1) => \cos_out_reg_n_0_[8]\,
      DI(0) => \cos_out_reg_n_0_[7]\,
      O(3 downto 0) => \cos_out_reg[10]_0\(10 downto 7),
      S(3) => \cos_out[10]_i_2__1_n_0\,
      S(2) => \cos_out[10]_i_3__1_n_0\,
      S(1) => \cos_out[10]_i_4__1_n_0\,
      S(0) => \cos_out[10]_i_5__1_n_0\
    );
\cos_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(11),
      Q => \cos_out_reg_n_0_[11]\,
      R => '0'
    );
\cos_out_reg[11]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \cos_out_reg[10]_i_1__1_n_0\,
      CO(3 downto 0) => \NLW_cos_out_reg[11]_i_1__4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_cos_out_reg[11]_i_1__4_O_UNCONNECTED\(3 downto 1),
      O(0) => \cos_out_reg[10]_0\(11),
      S(3 downto 1) => B"000",
      S(0) => \cos_out[11]_i_2__2_n_0\
    );
\cos_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(1),
      Q => \cos_out_reg_n_0_[1]\,
      R => '0'
    );
\cos_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(2),
      Q => \cos_out_reg_n_0_[2]\,
      R => '0'
    );
\cos_out_reg[2]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cos_out_reg[2]_i_1__1_n_0\,
      CO(2) => \cos_out_reg[2]_i_1__1_n_1\,
      CO(1) => \cos_out_reg[2]_i_1__1_n_2\,
      CO(0) => \cos_out_reg[2]_i_1__1_n_3\,
      CYINIT => CO(0),
      DI(3) => \cos_out_reg_n_0_[2]\,
      DI(2) => \cos_out_reg_n_0_[1]\,
      DI(1) => \cos_out_reg_n_0_[0]\,
      DI(0) => '0',
      O(3 downto 1) => \cos_out_reg[10]_0\(2 downto 0),
      O(0) => \NLW_cos_out_reg[2]_i_1__1_O_UNCONNECTED\(0),
      S(3) => \cos_out[2]_i_2__1_n_0\,
      S(2) => \cos_out[2]_i_3__1_n_0\,
      S(1) => \cos_out[2]_i_4__0_n_0\,
      S(0) => '1'
    );
\cos_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(3),
      Q => \cos_out_reg_n_0_[3]\,
      R => '0'
    );
\cos_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(4),
      Q => \cos_out_reg_n_0_[4]\,
      R => '0'
    );
\cos_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(5),
      Q => \cos_out_reg_n_0_[5]\,
      R => '0'
    );
\cos_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(6),
      Q => \cos_out_reg_n_0_[6]\,
      R => '0'
    );
\cos_out_reg[6]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cos_out_reg[2]_i_1__1_n_0\,
      CO(3) => \cos_out_reg[6]_i_1__1_n_0\,
      CO(2) => \cos_out_reg[6]_i_1__1_n_1\,
      CO(1) => \cos_out_reg[6]_i_1__1_n_2\,
      CO(0) => \cos_out_reg[6]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \cos_out_reg_n_0_[6]\,
      DI(2) => \cos_out_reg_n_0_[5]\,
      DI(1) => \cos_out_reg_n_0_[4]\,
      DI(0) => \cos_out_reg_n_0_[3]\,
      O(3 downto 0) => \cos_out_reg[10]_0\(6 downto 3),
      S(3) => \cos_out[6]_i_2__1_n_0\,
      S(2) => \cos_out[6]_i_3__1_n_0\,
      S(1) => \cos_out[6]_i_4__1_n_0\,
      S(0) => \cos_out[6]_i_5__1_n_0\
    );
\cos_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(7),
      Q => \cos_out_reg_n_0_[7]\,
      R => '0'
    );
\cos_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(8),
      Q => \cos_out_reg_n_0_[8]\,
      R => '0'
    );
\cos_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(9),
      Q => \cos_out_reg_n_0_[9]\,
      R => '0'
    );
\sin_out[11]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => CO(0),
      I2 => \sin_out_reg_n_0_[11]\,
      O => \sin_out[11]_i_2__2_n_0\
    );
\sin_out[11]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => CO(0),
      I2 => \sin_out_reg_n_0_[10]\,
      O => \sin_out[11]_i_3__3_n_0\
    );
\sin_out[11]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => CO(0),
      I2 => \sin_out_reg_n_0_[9]\,
      O => \sin_out[11]_i_4__3_n_0\
    );
\sin_out[11]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => CO(0),
      I2 => \sin_out_reg_n_0_[8]\,
      O => \sin_out[11]_i_5__2_n_0\
    );
\sin_out[3]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^t_angle_out_reg[10]_0\(0),
      O => \cos_out1_carry__0_0\
    );
\sin_out[3]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[10]\,
      I1 => CO(0),
      I2 => \sin_out_reg_n_0_[3]\,
      O => \sin_out[3]_i_3__1_n_0\
    );
\sin_out[3]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[9]\,
      I1 => CO(0),
      I2 => \sin_out_reg_n_0_[2]\,
      O => \sin_out[3]_i_4__1_n_0\
    );
\sin_out[3]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[8]\,
      I1 => CO(0),
      I2 => \sin_out_reg_n_0_[1]\,
      O => \sin_out[3]_i_5__1_n_0\
    );
\sin_out[3]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[7]\,
      I1 => CO(0),
      I2 => \sin_out_reg_n_0_[0]\,
      O => \sin_out[3]_i_6__0_n_0\
    );
\sin_out[7]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => CO(0),
      I2 => \sin_out_reg_n_0_[7]\,
      O => \sin_out[7]_i_2__1_n_0\
    );
\sin_out[7]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => CO(0),
      I2 => \sin_out_reg_n_0_[6]\,
      O => \sin_out[7]_i_3__1_n_0\
    );
\sin_out[7]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => CO(0),
      I2 => \sin_out_reg_n_0_[5]\,
      O => \sin_out[7]_i_4__1_n_0\
    );
\sin_out[7]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => CO(0),
      I2 => \sin_out_reg_n_0_[4]\,
      O => \sin_out[7]_i_5__1_n_0\
    );
\sin_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(0),
      Q => \sin_out_reg_n_0_[0]\,
      R => '0'
    );
\sin_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(10),
      Q => \sin_out_reg_n_0_[10]\,
      R => '0'
    );
\sin_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(11),
      Q => \sin_out_reg_n_0_[11]\,
      R => '0'
    );
\sin_out_reg[11]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sin_out_reg[7]_i_1__1_n_0\,
      CO(3) => \NLW_sin_out_reg[11]_i_1__3_CO_UNCONNECTED\(3),
      CO(2) => \sin_out_reg[11]_i_1__3_n_1\,
      CO(1) => \sin_out_reg[11]_i_1__3_n_2\,
      CO(0) => \sin_out_reg[11]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sin_out_reg_n_0_[10]\,
      DI(1) => \sin_out_reg_n_0_[9]\,
      DI(0) => \sin_out_reg_n_0_[8]\,
      O(3 downto 0) => \sin_out_reg[10]_0\(11 downto 8),
      S(3) => \sin_out[11]_i_2__2_n_0\,
      S(2) => \sin_out[11]_i_3__3_n_0\,
      S(1) => \sin_out[11]_i_4__3_n_0\,
      S(0) => \sin_out[11]_i_5__2_n_0\
    );
\sin_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(1),
      Q => \sin_out_reg_n_0_[1]\,
      R => '0'
    );
\sin_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(2),
      Q => \sin_out_reg_n_0_[2]\,
      R => '0'
    );
\sin_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(3),
      Q => \sin_out_reg_n_0_[3]\,
      R => '0'
    );
\sin_out_reg[3]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sin_out_reg[3]_i_1__1_n_0\,
      CO(2) => \sin_out_reg[3]_i_1__1_n_1\,
      CO(1) => \sin_out_reg[3]_i_1__1_n_2\,
      CO(0) => \sin_out_reg[3]_i_1__1_n_3\,
      CYINIT => \sin_out_reg[3]_0\,
      DI(3) => \sin_out_reg_n_0_[3]\,
      DI(2) => \sin_out_reg_n_0_[2]\,
      DI(1) => \sin_out_reg_n_0_[1]\,
      DI(0) => \sin_out_reg_n_0_[0]\,
      O(3 downto 0) => \sin_out_reg[10]_0\(3 downto 0),
      S(3) => \sin_out[3]_i_3__1_n_0\,
      S(2) => \sin_out[3]_i_4__1_n_0\,
      S(1) => \sin_out[3]_i_5__1_n_0\,
      S(0) => \sin_out[3]_i_6__0_n_0\
    );
\sin_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(4),
      Q => \sin_out_reg_n_0_[4]\,
      R => '0'
    );
\sin_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(5),
      Q => \sin_out_reg_n_0_[5]\,
      R => '0'
    );
\sin_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(6),
      Q => \sin_out_reg_n_0_[6]\,
      R => '0'
    );
\sin_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(7),
      Q => \sin_out_reg_n_0_[7]\,
      R => '0'
    );
\sin_out_reg[7]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sin_out_reg[3]_i_1__1_n_0\,
      CO(3) => \sin_out_reg[7]_i_1__1_n_0\,
      CO(2) => \sin_out_reg[7]_i_1__1_n_1\,
      CO(1) => \sin_out_reg[7]_i_1__1_n_2\,
      CO(0) => \sin_out_reg[7]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \sin_out_reg_n_0_[7]\,
      DI(2) => \sin_out_reg_n_0_[6]\,
      DI(1) => \sin_out_reg_n_0_[5]\,
      DI(0) => \sin_out_reg_n_0_[4]\,
      O(3 downto 0) => \sin_out_reg[10]_0\(7 downto 4),
      S(3) => \sin_out[7]_i_2__1_n_0\,
      S(2) => \sin_out[7]_i_3__1_n_0\,
      S(1) => \sin_out[7]_i_4__1_n_0\,
      S(0) => \sin_out[7]_i_5__1_n_0\
    );
\sin_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(8),
      Q => \sin_out_reg_n_0_[8]\,
      R => '0'
    );
\sin_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(9),
      Q => \sin_out_reg_n_0_[9]\,
      R => '0'
    );
\t_angle_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\t_angle_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(10),
      Q => \^q\(10),
      R => '0'
    );
\t_angle_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(11),
      Q => \^q\(11),
      R => '0'
    );
\t_angle_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\t_angle_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\t_angle_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\t_angle_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\t_angle_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\t_angle_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\t_angle_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\t_angle_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(8),
      Q => \^q\(8),
      R => '0'
    );
\t_angle_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(9),
      Q => \^q\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized6\ is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \cos_out1_carry__0_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \cos_out_reg[10]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \angle_out_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \t_angle_out_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \t_angle_out_reg[10]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \t_angle_out_reg[10]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cos_out1_carry__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cos_out_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cos_out_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cos_out_reg[2]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sin_out_reg[3]_0\ : in STD_LOGIC;
    \angle_out_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sin_out_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \cos_out_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \angle_out_reg[11]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \t_angle_out_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized6\ : entity is "cordic_step";
end \elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized6\;

architecture STRUCTURE of \elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized6\ is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \angle_out[11]_i_2__5_n_0\ : STD_LOGIC;
  signal \angle_out[11]_i_3__4_n_0\ : STD_LOGIC;
  signal \angle_out[11]_i_4__3_n_0\ : STD_LOGIC;
  signal \angle_out[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \angle_out[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \angle_out[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \angle_out[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \angle_out[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \angle_out[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \angle_out[8]_i_5__1_n_0\ : STD_LOGIC;
  signal \angle_out_reg[11]_i_1__5_n_2\ : STD_LOGIC;
  signal \angle_out_reg[11]_i_1__5_n_3\ : STD_LOGIC;
  signal \angle_out_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \angle_out_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \angle_out_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \angle_out_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \angle_out_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \angle_out_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \angle_out_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \angle_out_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[9]\ : STD_LOGIC;
  signal \cos_out1_carry__0_n_3\ : STD_LOGIC;
  signal cos_out1_carry_n_0 : STD_LOGIC;
  signal cos_out1_carry_n_1 : STD_LOGIC;
  signal cos_out1_carry_n_2 : STD_LOGIC;
  signal cos_out1_carry_n_3 : STD_LOGIC;
  signal \cos_out[10]_i_2__2_n_0\ : STD_LOGIC;
  signal \cos_out[10]_i_3__2_n_0\ : STD_LOGIC;
  signal \cos_out[10]_i_4__2_n_0\ : STD_LOGIC;
  signal \cos_out[10]_i_5__2_n_0\ : STD_LOGIC;
  signal \cos_out[11]_i_2__3_n_0\ : STD_LOGIC;
  signal \cos_out[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \cos_out[2]_i_3__2_n_0\ : STD_LOGIC;
  signal \cos_out[2]_i_4__1_n_0\ : STD_LOGIC;
  signal \cos_out[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \cos_out[6]_i_3__2_n_0\ : STD_LOGIC;
  signal \cos_out[6]_i_4__2_n_0\ : STD_LOGIC;
  signal \cos_out[6]_i_5__2_n_0\ : STD_LOGIC;
  signal \cos_out_reg[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \cos_out_reg[10]_i_1__2_n_1\ : STD_LOGIC;
  signal \cos_out_reg[10]_i_1__2_n_2\ : STD_LOGIC;
  signal \cos_out_reg[10]_i_1__2_n_3\ : STD_LOGIC;
  signal \cos_out_reg[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \cos_out_reg[2]_i_1__2_n_1\ : STD_LOGIC;
  signal \cos_out_reg[2]_i_1__2_n_2\ : STD_LOGIC;
  signal \cos_out_reg[2]_i_1__2_n_3\ : STD_LOGIC;
  signal \cos_out_reg[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \cos_out_reg[6]_i_1__2_n_1\ : STD_LOGIC;
  signal \cos_out_reg[6]_i_1__2_n_2\ : STD_LOGIC;
  signal \cos_out_reg[6]_i_1__2_n_3\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[9]\ : STD_LOGIC;
  signal \sin_out[11]_i_2__3_n_0\ : STD_LOGIC;
  signal \sin_out[11]_i_3__4_n_0\ : STD_LOGIC;
  signal \sin_out[11]_i_4__4_n_0\ : STD_LOGIC;
  signal \sin_out[11]_i_5__3_n_0\ : STD_LOGIC;
  signal \sin_out[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \sin_out[3]_i_4__2_n_0\ : STD_LOGIC;
  signal \sin_out[3]_i_5__2_n_0\ : STD_LOGIC;
  signal \sin_out[3]_i_6__1_n_0\ : STD_LOGIC;
  signal \sin_out[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \sin_out[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \sin_out[7]_i_4__2_n_0\ : STD_LOGIC;
  signal \sin_out[7]_i_5__2_n_0\ : STD_LOGIC;
  signal \sin_out_reg[11]_i_1__4_n_1\ : STD_LOGIC;
  signal \sin_out_reg[11]_i_1__4_n_2\ : STD_LOGIC;
  signal \sin_out_reg[11]_i_1__4_n_3\ : STD_LOGIC;
  signal \sin_out_reg[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \sin_out_reg[3]_i_1__2_n_1\ : STD_LOGIC;
  signal \sin_out_reg[3]_i_1__2_n_2\ : STD_LOGIC;
  signal \sin_out_reg[3]_i_1__2_n_3\ : STD_LOGIC;
  signal \sin_out_reg[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \sin_out_reg[7]_i_1__2_n_1\ : STD_LOGIC;
  signal \sin_out_reg[7]_i_1__2_n_2\ : STD_LOGIC;
  signal \sin_out_reg[7]_i_1__2_n_3\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_angle_out_reg[11]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_angle_out_reg[11]_i_1__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_cos_out1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cos_out1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cos_out1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cos_out_reg[11]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cos_out_reg[11]_i_1__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cos_out_reg[2]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sin_out_reg[11]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \angle_out_reg[11]_i_1__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_out_reg[4]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_out_reg[8]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cos_out_reg[10]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cos_out_reg[11]_i_1__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cos_out_reg[2]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cos_out_reg[6]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sin_out_reg[11]_i_1__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sin_out_reg[3]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sin_out_reg[7]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  CO(0) <= \^co\(0);
  Q(11 downto 0) <= \^q\(11 downto 0);
\angle_out[11]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[11]\,
      I1 => \cos_out_reg[2]_2\(0),
      O => \angle_out[11]_i_2__5_n_0\
    );
\angle_out[11]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[10]\,
      I1 => \cos_out_reg[2]_2\(0),
      O => \angle_out[11]_i_3__4_n_0\
    );
\angle_out[11]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[9]\,
      I1 => \cos_out_reg[2]_2\(0),
      O => \angle_out[11]_i_4__3_n_0\
    );
\angle_out[4]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[4]\,
      I1 => \cos_out_reg[2]_2\(0),
      O => \angle_out[4]_i_2__1_n_0\
    );
\angle_out[4]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[3]\,
      I1 => \cos_out_reg[2]_2\(0),
      O => \angle_out[4]_i_3__1_n_0\
    );
\angle_out[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_out_reg_n_0_[2]\,
      O => \angle_out[4]_i_4__0_n_0\
    );
\angle_out[8]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[8]\,
      I1 => \cos_out_reg[2]_2\(0),
      O => \angle_out[8]_i_2__2_n_0\
    );
\angle_out[8]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[7]\,
      I1 => \cos_out_reg[2]_2\(0),
      O => \angle_out[8]_i_3__2_n_0\
    );
\angle_out[8]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[6]\,
      I1 => \cos_out_reg[2]_2\(0),
      O => \angle_out[8]_i_4__2_n_0\
    );
\angle_out[8]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[5]\,
      I1 => \cos_out_reg[2]_2\(0),
      O => \angle_out[8]_i_5__1_n_0\
    );
\angle_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(9),
      Q => \angle_out_reg_n_0_[10]\,
      R => '0'
    );
\angle_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(10),
      Q => \angle_out_reg_n_0_[11]\,
      R => '0'
    );
\angle_out_reg[11]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_out_reg[8]_i_1__2_n_0\,
      CO(3 downto 2) => \NLW_angle_out_reg[11]_i_1__5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \angle_out_reg[11]_i_1__5_n_2\,
      CO(0) => \angle_out_reg[11]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \angle_out_reg_n_0_[10]\,
      DI(0) => \angle_out_reg_n_0_[9]\,
      O(3) => \NLW_angle_out_reg[11]_i_1__5_O_UNCONNECTED\(3),
      O(2 downto 0) => \angle_out_reg[10]_0\(10 downto 8),
      S(3) => '0',
      S(2) => \angle_out[11]_i_2__5_n_0\,
      S(1) => \angle_out[11]_i_3__4_n_0\,
      S(0) => \angle_out[11]_i_4__3_n_0\
    );
\angle_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(0),
      Q => \angle_out_reg_n_0_[1]\,
      R => '0'
    );
\angle_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(1),
      Q => \angle_out_reg_n_0_[2]\,
      R => '0'
    );
\angle_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(2),
      Q => \angle_out_reg_n_0_[3]\,
      R => '0'
    );
\angle_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(3),
      Q => \angle_out_reg_n_0_[4]\,
      R => '0'
    );
\angle_out_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \angle_out_reg[4]_i_1__1_n_0\,
      CO(2) => \angle_out_reg[4]_i_1__1_n_1\,
      CO(1) => \angle_out_reg[4]_i_1__1_n_2\,
      CO(0) => \angle_out_reg[4]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \angle_out_reg_n_0_[4]\,
      DI(2) => \angle_out_reg_n_0_[3]\,
      DI(1) => \angle_out_reg_n_0_[2]\,
      DI(0) => '0',
      O(3 downto 0) => \angle_out_reg[10]_0\(3 downto 0),
      S(3) => \angle_out[4]_i_2__1_n_0\,
      S(2) => \angle_out[4]_i_3__1_n_0\,
      S(1) => \angle_out[4]_i_4__0_n_0\,
      S(0) => \angle_out_reg_n_0_[1]\
    );
\angle_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(4),
      Q => \angle_out_reg_n_0_[5]\,
      R => '0'
    );
\angle_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(5),
      Q => \angle_out_reg_n_0_[6]\,
      R => '0'
    );
\angle_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(6),
      Q => \angle_out_reg_n_0_[7]\,
      R => '0'
    );
\angle_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(7),
      Q => \angle_out_reg_n_0_[8]\,
      R => '0'
    );
\angle_out_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_out_reg[4]_i_1__1_n_0\,
      CO(3) => \angle_out_reg[8]_i_1__2_n_0\,
      CO(2) => \angle_out_reg[8]_i_1__2_n_1\,
      CO(1) => \angle_out_reg[8]_i_1__2_n_2\,
      CO(0) => \angle_out_reg[8]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => \angle_out_reg_n_0_[8]\,
      DI(2) => \angle_out_reg_n_0_[7]\,
      DI(1) => \angle_out_reg_n_0_[6]\,
      DI(0) => \angle_out_reg_n_0_[5]\,
      O(3 downto 0) => \angle_out_reg[10]_0\(7 downto 4),
      S(3) => \angle_out[8]_i_2__2_n_0\,
      S(2) => \angle_out[8]_i_3__2_n_0\,
      S(1) => \angle_out[8]_i_4__2_n_0\,
      S(0) => \angle_out[8]_i_5__1_n_0\
    );
\angle_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(8),
      Q => \angle_out_reg_n_0_[9]\,
      R => '0'
    );
cos_out1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cos_out1_carry_n_0,
      CO(2) => cos_out1_carry_n_1,
      CO(1) => cos_out1_carry_n_2,
      CO(0) => cos_out1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \cos_out1_carry__0_1\(3 downto 0),
      O(3 downto 0) => NLW_cos_out1_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\cos_out1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cos_out1_carry_n_0,
      CO(3 downto 2) => \NLW_cos_out1_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^co\(0),
      CO(0) => \cos_out1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \cos_out_reg[2]_0\(1 downto 0),
      O(3 downto 0) => \NLW_cos_out1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \cos_out_reg[2]_1\(1 downto 0)
    );
\cos_out1_carry__0_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(10),
      I1 => \angle_out_reg_n_0_[10]\,
      I2 => \^q\(11),
      I3 => \angle_out_reg_n_0_[11]\,
      O => \t_angle_out_reg[10]_1\(1)
    );
\cos_out1_carry__0_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(8),
      I1 => \angle_out_reg_n_0_[8]\,
      I2 => \angle_out_reg_n_0_[9]\,
      I3 => \^q\(9),
      O => \t_angle_out_reg[10]_1\(0)
    );
\cos_out1_carry__0_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => \angle_out_reg_n_0_[10]\,
      I2 => \angle_out_reg_n_0_[11]\,
      I3 => \^q\(11),
      O => \t_angle_out_reg[10]_0\(1)
    );
\cos_out1_carry__0_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \angle_out_reg_n_0_[8]\,
      I2 => \^q\(9),
      I3 => \angle_out_reg_n_0_[9]\,
      O => \t_angle_out_reg[10]_0\(0)
    );
\cos_out1_carry_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(6),
      I1 => \angle_out_reg_n_0_[6]\,
      I2 => \angle_out_reg_n_0_[7]\,
      I3 => \^q\(7),
      O => DI(3)
    );
\cos_out1_carry_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(4),
      I1 => \angle_out_reg_n_0_[4]\,
      I2 => \angle_out_reg_n_0_[5]\,
      I3 => \^q\(5),
      O => DI(2)
    );
\cos_out1_carry_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \angle_out_reg_n_0_[2]\,
      I2 => \angle_out_reg_n_0_[3]\,
      I3 => \^q\(3),
      O => DI(1)
    );
\cos_out1_carry_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \angle_out_reg_n_0_[1]\,
      O => DI(0)
    );
\cos_out1_carry_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \angle_out_reg_n_0_[6]\,
      I2 => \^q\(7),
      I3 => \angle_out_reg_n_0_[7]\,
      O => \t_angle_out_reg[6]_0\(3)
    );
\cos_out1_carry_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \angle_out_reg_n_0_[4]\,
      I2 => \^q\(5),
      I3 => \angle_out_reg_n_0_[5]\,
      O => \t_angle_out_reg[6]_0\(2)
    );
\cos_out1_carry_i_7__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \angle_out_reg_n_0_[2]\,
      I2 => \^q\(3),
      I3 => \angle_out_reg_n_0_[3]\,
      O => \t_angle_out_reg[6]_0\(1)
    );
\cos_out1_carry_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \angle_out_reg_n_0_[1]\,
      O => \t_angle_out_reg[6]_0\(0)
    );
\cos_out[10]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[10]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => \cos_out_reg[2]_2\(0),
      O => \cos_out[10]_i_2__2_n_0\
    );
\cos_out[10]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[9]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => \cos_out_reg[2]_2\(0),
      O => \cos_out[10]_i_3__2_n_0\
    );
\cos_out[10]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[8]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => \cos_out_reg[2]_2\(0),
      O => \cos_out[10]_i_4__2_n_0\
    );
\cos_out[10]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[7]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => \cos_out_reg[2]_2\(0),
      O => \cos_out[10]_i_5__2_n_0\
    );
\cos_out[11]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => \cos_out_reg[2]_2\(0),
      O => \cos_out[11]_i_2__3_n_0\
    );
\cos_out[2]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[2]\,
      I1 => \sin_out_reg_n_0_[10]\,
      I2 => \cos_out_reg[2]_2\(0),
      O => \cos_out[2]_i_2__2_n_0\
    );
\cos_out[2]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[1]\,
      I1 => \sin_out_reg_n_0_[9]\,
      I2 => \cos_out_reg[2]_2\(0),
      O => \cos_out[2]_i_3__2_n_0\
    );
\cos_out[2]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[0]\,
      I1 => \sin_out_reg_n_0_[8]\,
      I2 => \cos_out_reg[2]_2\(0),
      O => \cos_out[2]_i_4__1_n_0\
    );
\cos_out[6]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[6]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => \cos_out_reg[2]_2\(0),
      O => \cos_out[6]_i_2__2_n_0\
    );
\cos_out[6]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[5]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => \cos_out_reg[2]_2\(0),
      O => \cos_out[6]_i_3__2_n_0\
    );
\cos_out[6]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[4]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => \cos_out_reg[2]_2\(0),
      O => \cos_out[6]_i_4__2_n_0\
    );
\cos_out[6]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[3]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => \cos_out_reg[2]_2\(0),
      O => \cos_out[6]_i_5__2_n_0\
    );
\cos_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(0),
      Q => \cos_out_reg_n_0_[0]\,
      R => '0'
    );
\cos_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(10),
      Q => \cos_out_reg_n_0_[10]\,
      R => '0'
    );
\cos_out_reg[10]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cos_out_reg[6]_i_1__2_n_0\,
      CO(3) => \cos_out_reg[10]_i_1__2_n_0\,
      CO(2) => \cos_out_reg[10]_i_1__2_n_1\,
      CO(1) => \cos_out_reg[10]_i_1__2_n_2\,
      CO(0) => \cos_out_reg[10]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => \cos_out_reg_n_0_[10]\,
      DI(2) => \cos_out_reg_n_0_[9]\,
      DI(1) => \cos_out_reg_n_0_[8]\,
      DI(0) => \cos_out_reg_n_0_[7]\,
      O(3 downto 0) => \cos_out_reg[10]_0\(10 downto 7),
      S(3) => \cos_out[10]_i_2__2_n_0\,
      S(2) => \cos_out[10]_i_3__2_n_0\,
      S(1) => \cos_out[10]_i_4__2_n_0\,
      S(0) => \cos_out[10]_i_5__2_n_0\
    );
\cos_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(11),
      Q => \cos_out_reg_n_0_[11]\,
      R => '0'
    );
\cos_out_reg[11]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cos_out_reg[10]_i_1__2_n_0\,
      CO(3 downto 0) => \NLW_cos_out_reg[11]_i_1__5_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_cos_out_reg[11]_i_1__5_O_UNCONNECTED\(3 downto 1),
      O(0) => \cos_out_reg[10]_0\(11),
      S(3 downto 1) => B"000",
      S(0) => \cos_out[11]_i_2__3_n_0\
    );
\cos_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(1),
      Q => \cos_out_reg_n_0_[1]\,
      R => '0'
    );
\cos_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(2),
      Q => \cos_out_reg_n_0_[2]\,
      R => '0'
    );
\cos_out_reg[2]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cos_out_reg[2]_i_1__2_n_0\,
      CO(2) => \cos_out_reg[2]_i_1__2_n_1\,
      CO(1) => \cos_out_reg[2]_i_1__2_n_2\,
      CO(0) => \cos_out_reg[2]_i_1__2_n_3\,
      CYINIT => \cos_out_reg[2]_2\(0),
      DI(3) => \cos_out_reg_n_0_[2]\,
      DI(2) => \cos_out_reg_n_0_[1]\,
      DI(1) => \cos_out_reg_n_0_[0]\,
      DI(0) => '0',
      O(3 downto 1) => \cos_out_reg[10]_0\(2 downto 0),
      O(0) => \NLW_cos_out_reg[2]_i_1__2_O_UNCONNECTED\(0),
      S(3) => \cos_out[2]_i_2__2_n_0\,
      S(2) => \cos_out[2]_i_3__2_n_0\,
      S(1) => \cos_out[2]_i_4__1_n_0\,
      S(0) => '1'
    );
\cos_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(3),
      Q => \cos_out_reg_n_0_[3]\,
      R => '0'
    );
\cos_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(4),
      Q => \cos_out_reg_n_0_[4]\,
      R => '0'
    );
\cos_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(5),
      Q => \cos_out_reg_n_0_[5]\,
      R => '0'
    );
\cos_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(6),
      Q => \cos_out_reg_n_0_[6]\,
      R => '0'
    );
\cos_out_reg[6]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cos_out_reg[2]_i_1__2_n_0\,
      CO(3) => \cos_out_reg[6]_i_1__2_n_0\,
      CO(2) => \cos_out_reg[6]_i_1__2_n_1\,
      CO(1) => \cos_out_reg[6]_i_1__2_n_2\,
      CO(0) => \cos_out_reg[6]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => \cos_out_reg_n_0_[6]\,
      DI(2) => \cos_out_reg_n_0_[5]\,
      DI(1) => \cos_out_reg_n_0_[4]\,
      DI(0) => \cos_out_reg_n_0_[3]\,
      O(3 downto 0) => \cos_out_reg[10]_0\(6 downto 3),
      S(3) => \cos_out[6]_i_2__2_n_0\,
      S(2) => \cos_out[6]_i_3__2_n_0\,
      S(1) => \cos_out[6]_i_4__2_n_0\,
      S(0) => \cos_out[6]_i_5__2_n_0\
    );
\cos_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(7),
      Q => \cos_out_reg_n_0_[7]\,
      R => '0'
    );
\cos_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(8),
      Q => \cos_out_reg_n_0_[8]\,
      R => '0'
    );
\cos_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(9),
      Q => \cos_out_reg_n_0_[9]\,
      R => '0'
    );
\sin_out[11]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => \cos_out_reg[2]_2\(0),
      I2 => \sin_out_reg_n_0_[11]\,
      O => \sin_out[11]_i_2__3_n_0\
    );
\sin_out[11]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => \cos_out_reg[2]_2\(0),
      I2 => \sin_out_reg_n_0_[10]\,
      O => \sin_out[11]_i_3__4_n_0\
    );
\sin_out[11]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => \cos_out_reg[2]_2\(0),
      I2 => \sin_out_reg_n_0_[9]\,
      O => \sin_out[11]_i_4__4_n_0\
    );
\sin_out[11]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => \cos_out_reg[2]_2\(0),
      I2 => \sin_out_reg_n_0_[8]\,
      O => \sin_out[11]_i_5__3_n_0\
    );
\sin_out[3]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^co\(0),
      O => \cos_out1_carry__0_0\
    );
\sin_out[3]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => \cos_out_reg[2]_2\(0),
      I2 => \sin_out_reg_n_0_[3]\,
      O => \sin_out[3]_i_3__2_n_0\
    );
\sin_out[3]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[10]\,
      I1 => \cos_out_reg[2]_2\(0),
      I2 => \sin_out_reg_n_0_[2]\,
      O => \sin_out[3]_i_4__2_n_0\
    );
\sin_out[3]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[9]\,
      I1 => \cos_out_reg[2]_2\(0),
      I2 => \sin_out_reg_n_0_[1]\,
      O => \sin_out[3]_i_5__2_n_0\
    );
\sin_out[3]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[8]\,
      I1 => \cos_out_reg[2]_2\(0),
      I2 => \sin_out_reg_n_0_[0]\,
      O => \sin_out[3]_i_6__1_n_0\
    );
\sin_out[7]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => \cos_out_reg[2]_2\(0),
      I2 => \sin_out_reg_n_0_[7]\,
      O => \sin_out[7]_i_2__2_n_0\
    );
\sin_out[7]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => \cos_out_reg[2]_2\(0),
      I2 => \sin_out_reg_n_0_[6]\,
      O => \sin_out[7]_i_3__2_n_0\
    );
\sin_out[7]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => \cos_out_reg[2]_2\(0),
      I2 => \sin_out_reg_n_0_[5]\,
      O => \sin_out[7]_i_4__2_n_0\
    );
\sin_out[7]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => \cos_out_reg[2]_2\(0),
      I2 => \sin_out_reg_n_0_[4]\,
      O => \sin_out[7]_i_5__2_n_0\
    );
\sin_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(0),
      Q => \sin_out_reg_n_0_[0]\,
      R => '0'
    );
\sin_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(10),
      Q => \sin_out_reg_n_0_[10]\,
      R => '0'
    );
\sin_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(11),
      Q => \sin_out_reg_n_0_[11]\,
      R => '0'
    );
\sin_out_reg[11]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sin_out_reg[7]_i_1__2_n_0\,
      CO(3) => \NLW_sin_out_reg[11]_i_1__4_CO_UNCONNECTED\(3),
      CO(2) => \sin_out_reg[11]_i_1__4_n_1\,
      CO(1) => \sin_out_reg[11]_i_1__4_n_2\,
      CO(0) => \sin_out_reg[11]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sin_out_reg_n_0_[10]\,
      DI(1) => \sin_out_reg_n_0_[9]\,
      DI(0) => \sin_out_reg_n_0_[8]\,
      O(3 downto 0) => D(11 downto 8),
      S(3) => \sin_out[11]_i_2__3_n_0\,
      S(2) => \sin_out[11]_i_3__4_n_0\,
      S(1) => \sin_out[11]_i_4__4_n_0\,
      S(0) => \sin_out[11]_i_5__3_n_0\
    );
\sin_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(1),
      Q => \sin_out_reg_n_0_[1]\,
      R => '0'
    );
\sin_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(2),
      Q => \sin_out_reg_n_0_[2]\,
      R => '0'
    );
\sin_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(3),
      Q => \sin_out_reg_n_0_[3]\,
      R => '0'
    );
\sin_out_reg[3]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sin_out_reg[3]_i_1__2_n_0\,
      CO(2) => \sin_out_reg[3]_i_1__2_n_1\,
      CO(1) => \sin_out_reg[3]_i_1__2_n_2\,
      CO(0) => \sin_out_reg[3]_i_1__2_n_3\,
      CYINIT => \sin_out_reg[3]_0\,
      DI(3) => \sin_out_reg_n_0_[3]\,
      DI(2) => \sin_out_reg_n_0_[2]\,
      DI(1) => \sin_out_reg_n_0_[1]\,
      DI(0) => \sin_out_reg_n_0_[0]\,
      O(3 downto 0) => D(3 downto 0),
      S(3) => \sin_out[3]_i_3__2_n_0\,
      S(2) => \sin_out[3]_i_4__2_n_0\,
      S(1) => \sin_out[3]_i_5__2_n_0\,
      S(0) => \sin_out[3]_i_6__1_n_0\
    );
\sin_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(4),
      Q => \sin_out_reg_n_0_[4]\,
      R => '0'
    );
\sin_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(5),
      Q => \sin_out_reg_n_0_[5]\,
      R => '0'
    );
\sin_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(6),
      Q => \sin_out_reg_n_0_[6]\,
      R => '0'
    );
\sin_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(7),
      Q => \sin_out_reg_n_0_[7]\,
      R => '0'
    );
\sin_out_reg[7]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sin_out_reg[3]_i_1__2_n_0\,
      CO(3) => \sin_out_reg[7]_i_1__2_n_0\,
      CO(2) => \sin_out_reg[7]_i_1__2_n_1\,
      CO(1) => \sin_out_reg[7]_i_1__2_n_2\,
      CO(0) => \sin_out_reg[7]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => \sin_out_reg_n_0_[7]\,
      DI(2) => \sin_out_reg_n_0_[6]\,
      DI(1) => \sin_out_reg_n_0_[5]\,
      DI(0) => \sin_out_reg_n_0_[4]\,
      O(3 downto 0) => D(7 downto 4),
      S(3) => \sin_out[7]_i_2__2_n_0\,
      S(2) => \sin_out[7]_i_3__2_n_0\,
      S(1) => \sin_out[7]_i_4__2_n_0\,
      S(0) => \sin_out[7]_i_5__2_n_0\
    );
\sin_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(8),
      Q => \sin_out_reg_n_0_[8]\,
      R => '0'
    );
\sin_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(9),
      Q => \sin_out_reg_n_0_[9]\,
      R => '0'
    );
\t_angle_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\t_angle_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(10),
      Q => \^q\(10),
      R => '0'
    );
\t_angle_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(11),
      Q => \^q\(11),
      R => '0'
    );
\t_angle_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\t_angle_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\t_angle_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\t_angle_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\t_angle_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\t_angle_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\t_angle_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\t_angle_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(8),
      Q => \^q\(8),
      R => '0'
    );
\t_angle_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(9),
      Q => \^q\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized7\ is
  port (
    \t_angle_out_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \t_angle_out_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \cos_out1_carry__0_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \cos_out_reg[10]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \angle_out_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \t_angle_out_reg[10]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \t_angle_out_reg[10]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cos_out1_carry__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cos_out_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cos_out_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sin_out_reg[3]_0\ : in STD_LOGIC;
    \angle_out_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sin_out_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \cos_out_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \angle_out_reg[11]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \t_angle_out_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized7\ : entity is "cordic_step";
end \elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized7\;

architecture STRUCTURE of \elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized7\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \angle_out[11]_i_2__6_n_0\ : STD_LOGIC;
  signal \angle_out[11]_i_3__5_n_0\ : STD_LOGIC;
  signal \angle_out[11]_i_4__4_n_0\ : STD_LOGIC;
  signal \angle_out[11]_i_5__2_n_0\ : STD_LOGIC;
  signal \angle_out[3]_i_2_n_0\ : STD_LOGIC;
  signal \angle_out[3]_i_3_n_0\ : STD_LOGIC;
  signal \angle_out[3]_i_4_n_0\ : STD_LOGIC;
  signal \angle_out[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \angle_out[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \angle_out[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \angle_out[7]_i_5_n_0\ : STD_LOGIC;
  signal \angle_out_reg[11]_i_1__6_n_1\ : STD_LOGIC;
  signal \angle_out_reg[11]_i_1__6_n_2\ : STD_LOGIC;
  signal \angle_out_reg[11]_i_1__6_n_3\ : STD_LOGIC;
  signal \angle_out_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \angle_out_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \angle_out_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \angle_out_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \angle_out_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \angle_out_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \angle_out_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \angle_out_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[9]\ : STD_LOGIC;
  signal \cos_out1_carry__0_n_3\ : STD_LOGIC;
  signal cos_out1_carry_n_0 : STD_LOGIC;
  signal cos_out1_carry_n_1 : STD_LOGIC;
  signal cos_out1_carry_n_2 : STD_LOGIC;
  signal cos_out1_carry_n_3 : STD_LOGIC;
  signal \cos_out[10]_i_2__3_n_0\ : STD_LOGIC;
  signal \cos_out[10]_i_3__3_n_0\ : STD_LOGIC;
  signal \cos_out[10]_i_4__3_n_0\ : STD_LOGIC;
  signal \cos_out[10]_i_5__3_n_0\ : STD_LOGIC;
  signal \cos_out[11]_i_2__4_n_0\ : STD_LOGIC;
  signal \cos_out[2]_i_2__3_n_0\ : STD_LOGIC;
  signal \cos_out[2]_i_3__3_n_0\ : STD_LOGIC;
  signal \cos_out[2]_i_4__2_n_0\ : STD_LOGIC;
  signal \cos_out[6]_i_2__3_n_0\ : STD_LOGIC;
  signal \cos_out[6]_i_3__3_n_0\ : STD_LOGIC;
  signal \cos_out[6]_i_4__3_n_0\ : STD_LOGIC;
  signal \cos_out[6]_i_5__3_n_0\ : STD_LOGIC;
  signal \cos_out_reg[10]_i_1__3_n_0\ : STD_LOGIC;
  signal \cos_out_reg[10]_i_1__3_n_1\ : STD_LOGIC;
  signal \cos_out_reg[10]_i_1__3_n_2\ : STD_LOGIC;
  signal \cos_out_reg[10]_i_1__3_n_3\ : STD_LOGIC;
  signal \cos_out_reg[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \cos_out_reg[2]_i_1__3_n_1\ : STD_LOGIC;
  signal \cos_out_reg[2]_i_1__3_n_2\ : STD_LOGIC;
  signal \cos_out_reg[2]_i_1__3_n_3\ : STD_LOGIC;
  signal \cos_out_reg[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \cos_out_reg[6]_i_1__3_n_1\ : STD_LOGIC;
  signal \cos_out_reg[6]_i_1__3_n_2\ : STD_LOGIC;
  signal \cos_out_reg[6]_i_1__3_n_3\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[9]\ : STD_LOGIC;
  signal \sin_out[11]_i_2__4_n_0\ : STD_LOGIC;
  signal \sin_out[11]_i_3__5_n_0\ : STD_LOGIC;
  signal \sin_out[11]_i_4__5_n_0\ : STD_LOGIC;
  signal \sin_out[11]_i_5__4_n_0\ : STD_LOGIC;
  signal \sin_out[3]_i_3__3_n_0\ : STD_LOGIC;
  signal \sin_out[3]_i_4__3_n_0\ : STD_LOGIC;
  signal \sin_out[3]_i_5__3_n_0\ : STD_LOGIC;
  signal \sin_out[3]_i_6__2_n_0\ : STD_LOGIC;
  signal \sin_out[7]_i_2__3_n_0\ : STD_LOGIC;
  signal \sin_out[7]_i_3__3_n_0\ : STD_LOGIC;
  signal \sin_out[7]_i_4__3_n_0\ : STD_LOGIC;
  signal \sin_out[7]_i_5__3_n_0\ : STD_LOGIC;
  signal \sin_out_reg[11]_i_1__5_n_1\ : STD_LOGIC;
  signal \sin_out_reg[11]_i_1__5_n_2\ : STD_LOGIC;
  signal \sin_out_reg[11]_i_1__5_n_3\ : STD_LOGIC;
  signal \sin_out_reg[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \sin_out_reg[3]_i_1__3_n_1\ : STD_LOGIC;
  signal \sin_out_reg[3]_i_1__3_n_2\ : STD_LOGIC;
  signal \sin_out_reg[3]_i_1__3_n_3\ : STD_LOGIC;
  signal \sin_out_reg[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \sin_out_reg[7]_i_1__3_n_1\ : STD_LOGIC;
  signal \sin_out_reg[7]_i_1__3_n_2\ : STD_LOGIC;
  signal \sin_out_reg[7]_i_1__3_n_3\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[9]\ : STD_LOGIC;
  signal \^t_angle_out_reg[10]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_angle_out_reg[11]_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_angle_out_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_cos_out1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cos_out1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cos_out1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cos_out_reg[11]_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cos_out_reg[11]_i_1__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cos_out_reg[2]_i_1__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sin_out_reg[11]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \angle_out_reg[11]_i_1__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_out_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_out_reg[7]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cos_out_reg[10]_i_1__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cos_out_reg[11]_i_1__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cos_out_reg[2]_i_1__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cos_out_reg[6]_i_1__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sin_out_reg[11]_i_1__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sin_out_reg[3]_i_1__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sin_out_reg[7]_i_1__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
  \t_angle_out_reg[10]_0\(0) <= \^t_angle_out_reg[10]_0\(0);
\angle_out[11]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[11]\,
      I1 => CO(0),
      O => \angle_out[11]_i_2__6_n_0\
    );
\angle_out[11]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[10]\,
      I1 => CO(0),
      O => \angle_out[11]_i_3__5_n_0\
    );
\angle_out[11]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[9]\,
      I1 => CO(0),
      O => \angle_out[11]_i_4__4_n_0\
    );
\angle_out[11]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[8]\,
      I1 => CO(0),
      O => \angle_out[11]_i_5__2_n_0\
    );
\angle_out[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[3]\,
      I1 => CO(0),
      O => \angle_out[3]_i_2_n_0\
    );
\angle_out[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[2]\,
      I1 => CO(0),
      O => \angle_out[3]_i_3_n_0\
    );
\angle_out[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_out_reg_n_0_[1]\,
      O => \angle_out[3]_i_4_n_0\
    );
\angle_out[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[7]\,
      I1 => CO(0),
      O => \angle_out[7]_i_2__0_n_0\
    );
\angle_out[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[6]\,
      I1 => CO(0),
      O => \angle_out[7]_i_3__0_n_0\
    );
\angle_out[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[5]\,
      I1 => CO(0),
      O => \angle_out[7]_i_4__0_n_0\
    );
\angle_out[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_out_reg_n_0_[4]\,
      I1 => CO(0),
      O => \angle_out[7]_i_5_n_0\
    );
\angle_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(9),
      Q => \angle_out_reg_n_0_[10]\,
      R => '0'
    );
\angle_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(10),
      Q => \angle_out_reg_n_0_[11]\,
      R => '0'
    );
\angle_out_reg[11]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_out_reg[7]_i_1__0_n_0\,
      CO(3) => \NLW_angle_out_reg[11]_i_1__6_CO_UNCONNECTED\(3),
      CO(2) => \angle_out_reg[11]_i_1__6_n_1\,
      CO(1) => \angle_out_reg[11]_i_1__6_n_2\,
      CO(0) => \angle_out_reg[11]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \angle_out_reg_n_0_[10]\,
      DI(1) => \angle_out_reg_n_0_[9]\,
      DI(0) => \angle_out_reg_n_0_[8]\,
      O(3 downto 0) => \angle_out_reg[10]_0\(10 downto 7),
      S(3) => \angle_out[11]_i_2__6_n_0\,
      S(2) => \angle_out[11]_i_3__5_n_0\,
      S(1) => \angle_out[11]_i_4__4_n_0\,
      S(0) => \angle_out[11]_i_5__2_n_0\
    );
\angle_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(0),
      Q => \angle_out_reg_n_0_[1]\,
      R => '0'
    );
\angle_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(1),
      Q => \angle_out_reg_n_0_[2]\,
      R => '0'
    );
\angle_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(2),
      Q => \angle_out_reg_n_0_[3]\,
      R => '0'
    );
\angle_out_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \angle_out_reg[3]_i_1_n_0\,
      CO(2) => \angle_out_reg[3]_i_1_n_1\,
      CO(1) => \angle_out_reg[3]_i_1_n_2\,
      CO(0) => \angle_out_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \angle_out_reg_n_0_[3]\,
      DI(2) => \angle_out_reg_n_0_[2]\,
      DI(1) => \angle_out_reg_n_0_[1]\,
      DI(0) => '0',
      O(3 downto 1) => \angle_out_reg[10]_0\(2 downto 0),
      O(0) => \NLW_angle_out_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3) => \angle_out[3]_i_2_n_0\,
      S(2) => \angle_out[3]_i_3_n_0\,
      S(1) => \angle_out[3]_i_4_n_0\,
      S(0) => '1'
    );
\angle_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(3),
      Q => \angle_out_reg_n_0_[4]\,
      R => '0'
    );
\angle_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(4),
      Q => \angle_out_reg_n_0_[5]\,
      R => '0'
    );
\angle_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(5),
      Q => \angle_out_reg_n_0_[6]\,
      R => '0'
    );
\angle_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(6),
      Q => \angle_out_reg_n_0_[7]\,
      R => '0'
    );
\angle_out_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_out_reg[3]_i_1_n_0\,
      CO(3) => \angle_out_reg[7]_i_1__0_n_0\,
      CO(2) => \angle_out_reg[7]_i_1__0_n_1\,
      CO(1) => \angle_out_reg[7]_i_1__0_n_2\,
      CO(0) => \angle_out_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \angle_out_reg_n_0_[7]\,
      DI(2) => \angle_out_reg_n_0_[6]\,
      DI(1) => \angle_out_reg_n_0_[5]\,
      DI(0) => \angle_out_reg_n_0_[4]\,
      O(3 downto 0) => \angle_out_reg[10]_0\(6 downto 3),
      S(3) => \angle_out[7]_i_2__0_n_0\,
      S(2) => \angle_out[7]_i_3__0_n_0\,
      S(1) => \angle_out[7]_i_4__0_n_0\,
      S(0) => \angle_out[7]_i_5_n_0\
    );
\angle_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(7),
      Q => \angle_out_reg_n_0_[8]\,
      R => '0'
    );
\angle_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \angle_out_reg[11]_0\(8),
      Q => \angle_out_reg_n_0_[9]\,
      R => '0'
    );
cos_out1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cos_out1_carry_n_0,
      CO(2) => cos_out1_carry_n_1,
      CO(1) => cos_out1_carry_n_2,
      CO(0) => cos_out1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_cos_out1_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \cos_out1_carry__0_1\(3 downto 0)
    );
\cos_out1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cos_out1_carry_n_0,
      CO(3 downto 2) => \NLW_cos_out1_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^t_angle_out_reg[10]_0\(0),
      CO(0) => \cos_out1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \cos_out_reg[2]_0\(1 downto 0),
      O(3 downto 0) => \NLW_cos_out1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \cos_out_reg[2]_1\(1 downto 0)
    );
\cos_out1_carry__0_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(10),
      I1 => \angle_out_reg_n_0_[10]\,
      I2 => \^q\(11),
      I3 => \angle_out_reg_n_0_[11]\,
      O => \t_angle_out_reg[10]_2\(1)
    );
\cos_out1_carry__0_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(8),
      I1 => \angle_out_reg_n_0_[8]\,
      I2 => \angle_out_reg_n_0_[9]\,
      I3 => \^q\(9),
      O => \t_angle_out_reg[10]_2\(0)
    );
\cos_out1_carry__0_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => \angle_out_reg_n_0_[10]\,
      I2 => \angle_out_reg_n_0_[11]\,
      I3 => \^q\(11),
      O => \t_angle_out_reg[10]_1\(1)
    );
\cos_out1_carry__0_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \angle_out_reg_n_0_[8]\,
      I2 => \^q\(9),
      I3 => \angle_out_reg_n_0_[9]\,
      O => \t_angle_out_reg[10]_1\(0)
    );
\cos_out1_carry_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(6),
      I1 => \angle_out_reg_n_0_[6]\,
      I2 => \angle_out_reg_n_0_[7]\,
      I3 => \^q\(7),
      O => \t_angle_out_reg[6]_0\(3)
    );
\cos_out1_carry_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(4),
      I1 => \angle_out_reg_n_0_[4]\,
      I2 => \angle_out_reg_n_0_[5]\,
      I3 => \^q\(5),
      O => \t_angle_out_reg[6]_0\(2)
    );
\cos_out1_carry_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \angle_out_reg_n_0_[2]\,
      I2 => \angle_out_reg_n_0_[3]\,
      I3 => \^q\(3),
      O => \t_angle_out_reg[6]_0\(1)
    );
\cos_out1_carry_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \angle_out_reg_n_0_[1]\,
      O => \t_angle_out_reg[6]_0\(0)
    );
\cos_out1_carry_i_5__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \angle_out_reg_n_0_[6]\,
      I2 => \^q\(7),
      I3 => \angle_out_reg_n_0_[7]\,
      O => S(3)
    );
\cos_out1_carry_i_6__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \angle_out_reg_n_0_[4]\,
      I2 => \^q\(5),
      I3 => \angle_out_reg_n_0_[5]\,
      O => S(2)
    );
\cos_out1_carry_i_7__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \angle_out_reg_n_0_[2]\,
      I2 => \^q\(3),
      I3 => \angle_out_reg_n_0_[3]\,
      O => S(1)
    );
\cos_out1_carry_i_8__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \angle_out_reg_n_0_[1]\,
      O => S(0)
    );
\cos_out[10]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[10]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => CO(0),
      O => \cos_out[10]_i_2__3_n_0\
    );
\cos_out[10]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[9]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => CO(0),
      O => \cos_out[10]_i_3__3_n_0\
    );
\cos_out[10]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[8]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => CO(0),
      O => \cos_out[10]_i_4__3_n_0\
    );
\cos_out[10]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[7]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => CO(0),
      O => \cos_out[10]_i_5__3_n_0\
    );
\cos_out[11]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => CO(0),
      O => \cos_out[11]_i_2__4_n_0\
    );
\cos_out[2]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[2]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => CO(0),
      O => \cos_out[2]_i_2__3_n_0\
    );
\cos_out[2]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[1]\,
      I1 => \sin_out_reg_n_0_[10]\,
      I2 => CO(0),
      O => \cos_out[2]_i_3__3_n_0\
    );
\cos_out[2]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[0]\,
      I1 => \sin_out_reg_n_0_[9]\,
      I2 => CO(0),
      O => \cos_out[2]_i_4__2_n_0\
    );
\cos_out[6]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[6]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => CO(0),
      O => \cos_out[6]_i_2__3_n_0\
    );
\cos_out[6]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[5]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => CO(0),
      O => \cos_out[6]_i_3__3_n_0\
    );
\cos_out[6]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[4]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => CO(0),
      O => \cos_out[6]_i_4__3_n_0\
    );
\cos_out[6]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[3]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => CO(0),
      O => \cos_out[6]_i_5__3_n_0\
    );
\cos_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(0),
      Q => \cos_out_reg_n_0_[0]\,
      R => '0'
    );
\cos_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(10),
      Q => \cos_out_reg_n_0_[10]\,
      R => '0'
    );
\cos_out_reg[10]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cos_out_reg[6]_i_1__3_n_0\,
      CO(3) => \cos_out_reg[10]_i_1__3_n_0\,
      CO(2) => \cos_out_reg[10]_i_1__3_n_1\,
      CO(1) => \cos_out_reg[10]_i_1__3_n_2\,
      CO(0) => \cos_out_reg[10]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3) => \cos_out_reg_n_0_[10]\,
      DI(2) => \cos_out_reg_n_0_[9]\,
      DI(1) => \cos_out_reg_n_0_[8]\,
      DI(0) => \cos_out_reg_n_0_[7]\,
      O(3 downto 0) => \cos_out_reg[10]_0\(10 downto 7),
      S(3) => \cos_out[10]_i_2__3_n_0\,
      S(2) => \cos_out[10]_i_3__3_n_0\,
      S(1) => \cos_out[10]_i_4__3_n_0\,
      S(0) => \cos_out[10]_i_5__3_n_0\
    );
\cos_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(11),
      Q => \cos_out_reg_n_0_[11]\,
      R => '0'
    );
\cos_out_reg[11]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \cos_out_reg[10]_i_1__3_n_0\,
      CO(3 downto 0) => \NLW_cos_out_reg[11]_i_1__6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_cos_out_reg[11]_i_1__6_O_UNCONNECTED\(3 downto 1),
      O(0) => \cos_out_reg[10]_0\(11),
      S(3 downto 1) => B"000",
      S(0) => \cos_out[11]_i_2__4_n_0\
    );
\cos_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(1),
      Q => \cos_out_reg_n_0_[1]\,
      R => '0'
    );
\cos_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(2),
      Q => \cos_out_reg_n_0_[2]\,
      R => '0'
    );
\cos_out_reg[2]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cos_out_reg[2]_i_1__3_n_0\,
      CO(2) => \cos_out_reg[2]_i_1__3_n_1\,
      CO(1) => \cos_out_reg[2]_i_1__3_n_2\,
      CO(0) => \cos_out_reg[2]_i_1__3_n_3\,
      CYINIT => CO(0),
      DI(3) => \cos_out_reg_n_0_[2]\,
      DI(2) => \cos_out_reg_n_0_[1]\,
      DI(1) => \cos_out_reg_n_0_[0]\,
      DI(0) => '0',
      O(3 downto 1) => \cos_out_reg[10]_0\(2 downto 0),
      O(0) => \NLW_cos_out_reg[2]_i_1__3_O_UNCONNECTED\(0),
      S(3) => \cos_out[2]_i_2__3_n_0\,
      S(2) => \cos_out[2]_i_3__3_n_0\,
      S(1) => \cos_out[2]_i_4__2_n_0\,
      S(0) => '1'
    );
\cos_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(3),
      Q => \cos_out_reg_n_0_[3]\,
      R => '0'
    );
\cos_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(4),
      Q => \cos_out_reg_n_0_[4]\,
      R => '0'
    );
\cos_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(5),
      Q => \cos_out_reg_n_0_[5]\,
      R => '0'
    );
\cos_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(6),
      Q => \cos_out_reg_n_0_[6]\,
      R => '0'
    );
\cos_out_reg[6]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cos_out_reg[2]_i_1__3_n_0\,
      CO(3) => \cos_out_reg[6]_i_1__3_n_0\,
      CO(2) => \cos_out_reg[6]_i_1__3_n_1\,
      CO(1) => \cos_out_reg[6]_i_1__3_n_2\,
      CO(0) => \cos_out_reg[6]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3) => \cos_out_reg_n_0_[6]\,
      DI(2) => \cos_out_reg_n_0_[5]\,
      DI(1) => \cos_out_reg_n_0_[4]\,
      DI(0) => \cos_out_reg_n_0_[3]\,
      O(3 downto 0) => \cos_out_reg[10]_0\(6 downto 3),
      S(3) => \cos_out[6]_i_2__3_n_0\,
      S(2) => \cos_out[6]_i_3__3_n_0\,
      S(1) => \cos_out[6]_i_4__3_n_0\,
      S(0) => \cos_out[6]_i_5__3_n_0\
    );
\cos_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(7),
      Q => \cos_out_reg_n_0_[7]\,
      R => '0'
    );
\cos_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(8),
      Q => \cos_out_reg_n_0_[8]\,
      R => '0'
    );
\cos_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \cos_out_reg[11]_0\(9),
      Q => \cos_out_reg_n_0_[9]\,
      R => '0'
    );
\sin_out[11]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => CO(0),
      I2 => \sin_out_reg_n_0_[11]\,
      O => \sin_out[11]_i_2__4_n_0\
    );
\sin_out[11]_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => CO(0),
      I2 => \sin_out_reg_n_0_[10]\,
      O => \sin_out[11]_i_3__5_n_0\
    );
\sin_out[11]_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => CO(0),
      I2 => \sin_out_reg_n_0_[9]\,
      O => \sin_out[11]_i_4__5_n_0\
    );
\sin_out[11]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => CO(0),
      I2 => \sin_out_reg_n_0_[8]\,
      O => \sin_out[11]_i_5__4_n_0\
    );
\sin_out[3]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^t_angle_out_reg[10]_0\(0),
      O => \cos_out1_carry__0_0\
    );
\sin_out[3]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => CO(0),
      I2 => \sin_out_reg_n_0_[3]\,
      O => \sin_out[3]_i_3__3_n_0\
    );
\sin_out[3]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => CO(0),
      I2 => \sin_out_reg_n_0_[2]\,
      O => \sin_out[3]_i_4__3_n_0\
    );
\sin_out[3]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[10]\,
      I1 => CO(0),
      I2 => \sin_out_reg_n_0_[1]\,
      O => \sin_out[3]_i_5__3_n_0\
    );
\sin_out[3]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[9]\,
      I1 => CO(0),
      I2 => \sin_out_reg_n_0_[0]\,
      O => \sin_out[3]_i_6__2_n_0\
    );
\sin_out[7]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => CO(0),
      I2 => \sin_out_reg_n_0_[7]\,
      O => \sin_out[7]_i_2__3_n_0\
    );
\sin_out[7]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => CO(0),
      I2 => \sin_out_reg_n_0_[6]\,
      O => \sin_out[7]_i_3__3_n_0\
    );
\sin_out[7]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => CO(0),
      I2 => \sin_out_reg_n_0_[5]\,
      O => \sin_out[7]_i_4__3_n_0\
    );
\sin_out[7]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => CO(0),
      I2 => \sin_out_reg_n_0_[4]\,
      O => \sin_out[7]_i_5__3_n_0\
    );
\sin_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(0),
      Q => \sin_out_reg_n_0_[0]\,
      R => '0'
    );
\sin_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(10),
      Q => \sin_out_reg_n_0_[10]\,
      R => '0'
    );
\sin_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(11),
      Q => \sin_out_reg_n_0_[11]\,
      R => '0'
    );
\sin_out_reg[11]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sin_out_reg[7]_i_1__3_n_0\,
      CO(3) => \NLW_sin_out_reg[11]_i_1__5_CO_UNCONNECTED\(3),
      CO(2) => \sin_out_reg[11]_i_1__5_n_1\,
      CO(1) => \sin_out_reg[11]_i_1__5_n_2\,
      CO(0) => \sin_out_reg[11]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sin_out_reg_n_0_[10]\,
      DI(1) => \sin_out_reg_n_0_[9]\,
      DI(0) => \sin_out_reg_n_0_[8]\,
      O(3 downto 0) => D(11 downto 8),
      S(3) => \sin_out[11]_i_2__4_n_0\,
      S(2) => \sin_out[11]_i_3__5_n_0\,
      S(1) => \sin_out[11]_i_4__5_n_0\,
      S(0) => \sin_out[11]_i_5__4_n_0\
    );
\sin_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(1),
      Q => \sin_out_reg_n_0_[1]\,
      R => '0'
    );
\sin_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(2),
      Q => \sin_out_reg_n_0_[2]\,
      R => '0'
    );
\sin_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(3),
      Q => \sin_out_reg_n_0_[3]\,
      R => '0'
    );
\sin_out_reg[3]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sin_out_reg[3]_i_1__3_n_0\,
      CO(2) => \sin_out_reg[3]_i_1__3_n_1\,
      CO(1) => \sin_out_reg[3]_i_1__3_n_2\,
      CO(0) => \sin_out_reg[3]_i_1__3_n_3\,
      CYINIT => \sin_out_reg[3]_0\,
      DI(3) => \sin_out_reg_n_0_[3]\,
      DI(2) => \sin_out_reg_n_0_[2]\,
      DI(1) => \sin_out_reg_n_0_[1]\,
      DI(0) => \sin_out_reg_n_0_[0]\,
      O(3 downto 0) => D(3 downto 0),
      S(3) => \sin_out[3]_i_3__3_n_0\,
      S(2) => \sin_out[3]_i_4__3_n_0\,
      S(1) => \sin_out[3]_i_5__3_n_0\,
      S(0) => \sin_out[3]_i_6__2_n_0\
    );
\sin_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(4),
      Q => \sin_out_reg_n_0_[4]\,
      R => '0'
    );
\sin_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(5),
      Q => \sin_out_reg_n_0_[5]\,
      R => '0'
    );
\sin_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(6),
      Q => \sin_out_reg_n_0_[6]\,
      R => '0'
    );
\sin_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(7),
      Q => \sin_out_reg_n_0_[7]\,
      R => '0'
    );
\sin_out_reg[7]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sin_out_reg[3]_i_1__3_n_0\,
      CO(3) => \sin_out_reg[7]_i_1__3_n_0\,
      CO(2) => \sin_out_reg[7]_i_1__3_n_1\,
      CO(1) => \sin_out_reg[7]_i_1__3_n_2\,
      CO(0) => \sin_out_reg[7]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3) => \sin_out_reg_n_0_[7]\,
      DI(2) => \sin_out_reg_n_0_[6]\,
      DI(1) => \sin_out_reg_n_0_[5]\,
      DI(0) => \sin_out_reg_n_0_[4]\,
      O(3 downto 0) => D(7 downto 4),
      S(3) => \sin_out[7]_i_2__3_n_0\,
      S(2) => \sin_out[7]_i_3__3_n_0\,
      S(1) => \sin_out[7]_i_4__3_n_0\,
      S(0) => \sin_out[7]_i_5__3_n_0\
    );
\sin_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(8),
      Q => \sin_out_reg_n_0_[8]\,
      R => '0'
    );
\sin_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \sin_out_reg[11]_0\(9),
      Q => \sin_out_reg_n_0_[9]\,
      R => '0'
    );
\t_angle_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\t_angle_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(10),
      Q => \^q\(10),
      R => '0'
    );
\t_angle_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(11),
      Q => \^q\(11),
      R => '0'
    );
\t_angle_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\t_angle_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\t_angle_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\t_angle_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\t_angle_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\t_angle_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\t_angle_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\t_angle_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(8),
      Q => \^q\(8),
      R => '0'
    );
\t_angle_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \angle_out_reg[1]_0\(0),
      D => \t_angle_out_reg[11]_0\(9),
      Q => \^q\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized8\ is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cos_out1_carry__0_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \cos_out_reg[10]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \t_angle_out_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \t_angle_out_reg[10]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \t_angle_out_reg[10]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cos_out1_carry__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cos_out_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cos_out_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sin_out_reg[3]_0\ : in STD_LOGIC;
    \cos_out_reg[2]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sin_out_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \cos_out_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \angle_out_reg[11]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \t_angle_out_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized8\ : entity is "cordic_step";
end \elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized8\;

architecture STRUCTURE of \elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized8\ is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \angle_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \angle_out_reg_n_0_[9]\ : STD_LOGIC;
  signal \cos_out1_carry__0_n_3\ : STD_LOGIC;
  signal cos_out1_carry_n_0 : STD_LOGIC;
  signal cos_out1_carry_n_1 : STD_LOGIC;
  signal cos_out1_carry_n_2 : STD_LOGIC;
  signal cos_out1_carry_n_3 : STD_LOGIC;
  signal \cos_out[10]_i_2__4_n_0\ : STD_LOGIC;
  signal \cos_out[10]_i_3__4_n_0\ : STD_LOGIC;
  signal \cos_out[10]_i_4__4_n_0\ : STD_LOGIC;
  signal \cos_out[10]_i_5__4_n_0\ : STD_LOGIC;
  signal \cos_out[11]_i_2__5_n_0\ : STD_LOGIC;
  signal \cos_out[2]_i_2__4_n_0\ : STD_LOGIC;
  signal \cos_out[2]_i_3__4_n_0\ : STD_LOGIC;
  signal \cos_out[2]_i_4__3_n_0\ : STD_LOGIC;
  signal \cos_out[6]_i_2__4_n_0\ : STD_LOGIC;
  signal \cos_out[6]_i_3__4_n_0\ : STD_LOGIC;
  signal \cos_out[6]_i_4__4_n_0\ : STD_LOGIC;
  signal \cos_out[6]_i_5__4_n_0\ : STD_LOGIC;
  signal \cos_out_reg[10]_i_1__4_n_0\ : STD_LOGIC;
  signal \cos_out_reg[10]_i_1__4_n_1\ : STD_LOGIC;
  signal \cos_out_reg[10]_i_1__4_n_2\ : STD_LOGIC;
  signal \cos_out_reg[10]_i_1__4_n_3\ : STD_LOGIC;
  signal \cos_out_reg[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \cos_out_reg[2]_i_1__4_n_1\ : STD_LOGIC;
  signal \cos_out_reg[2]_i_1__4_n_2\ : STD_LOGIC;
  signal \cos_out_reg[2]_i_1__4_n_3\ : STD_LOGIC;
  signal \cos_out_reg[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \cos_out_reg[6]_i_1__4_n_1\ : STD_LOGIC;
  signal \cos_out_reg[6]_i_1__4_n_2\ : STD_LOGIC;
  signal \cos_out_reg[6]_i_1__4_n_3\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \cos_out_reg_n_0_[9]\ : STD_LOGIC;
  signal \sin_out[11]_i_2__5_n_0\ : STD_LOGIC;
  signal \sin_out[11]_i_3__6_n_0\ : STD_LOGIC;
  signal \sin_out[11]_i_4__6_n_0\ : STD_LOGIC;
  signal \sin_out[11]_i_5__5_n_0\ : STD_LOGIC;
  signal \sin_out[3]_i_3__4_n_0\ : STD_LOGIC;
  signal \sin_out[3]_i_4__4_n_0\ : STD_LOGIC;
  signal \sin_out[3]_i_5__4_n_0\ : STD_LOGIC;
  signal \sin_out[3]_i_6__3_n_0\ : STD_LOGIC;
  signal \sin_out[7]_i_2__4_n_0\ : STD_LOGIC;
  signal \sin_out[7]_i_3__4_n_0\ : STD_LOGIC;
  signal \sin_out[7]_i_4__4_n_0\ : STD_LOGIC;
  signal \sin_out[7]_i_5__4_n_0\ : STD_LOGIC;
  signal \sin_out_reg[11]_i_1__6_n_1\ : STD_LOGIC;
  signal \sin_out_reg[11]_i_1__6_n_2\ : STD_LOGIC;
  signal \sin_out_reg[11]_i_1__6_n_3\ : STD_LOGIC;
  signal \sin_out_reg[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \sin_out_reg[3]_i_1__4_n_1\ : STD_LOGIC;
  signal \sin_out_reg[3]_i_1__4_n_2\ : STD_LOGIC;
  signal \sin_out_reg[3]_i_1__4_n_3\ : STD_LOGIC;
  signal \sin_out_reg[7]_i_1__4_n_0\ : STD_LOGIC;
  signal \sin_out_reg[7]_i_1__4_n_1\ : STD_LOGIC;
  signal \sin_out_reg[7]_i_1__4_n_2\ : STD_LOGIC;
  signal \sin_out_reg[7]_i_1__4_n_3\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \sin_out_reg_n_0_[9]\ : STD_LOGIC;
  signal \t_angle_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \t_angle_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \t_angle_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \t_angle_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \t_angle_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \t_angle_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \t_angle_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \t_angle_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \t_angle_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \t_angle_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \t_angle_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \t_angle_out_reg_n_0_[9]\ : STD_LOGIC;
  signal NLW_cos_out1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cos_out1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cos_out1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cos_out_reg[11]_i_1__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cos_out_reg[11]_i_1__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cos_out_reg[2]_i_1__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sin_out_reg[11]_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \cos_out_reg[10]_i_1__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cos_out_reg[11]_i_1__7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cos_out_reg[2]_i_1__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cos_out_reg[6]_i_1__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sin_out_reg[11]_i_1__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sin_out_reg[3]_i_1__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sin_out_reg[7]_i_1__4\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  CO(0) <= \^co\(0);
\angle_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \angle_out_reg[11]_0\(9),
      Q => \angle_out_reg_n_0_[10]\,
      R => '0'
    );
\angle_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \angle_out_reg[11]_0\(10),
      Q => \angle_out_reg_n_0_[11]\,
      R => '0'
    );
\angle_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \angle_out_reg[11]_0\(0),
      Q => \angle_out_reg_n_0_[1]\,
      R => '0'
    );
\angle_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \angle_out_reg[11]_0\(1),
      Q => \angle_out_reg_n_0_[2]\,
      R => '0'
    );
\angle_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \angle_out_reg[11]_0\(2),
      Q => \angle_out_reg_n_0_[3]\,
      R => '0'
    );
\angle_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \angle_out_reg[11]_0\(3),
      Q => \angle_out_reg_n_0_[4]\,
      R => '0'
    );
\angle_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \angle_out_reg[11]_0\(4),
      Q => \angle_out_reg_n_0_[5]\,
      R => '0'
    );
\angle_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \angle_out_reg[11]_0\(5),
      Q => \angle_out_reg_n_0_[6]\,
      R => '0'
    );
\angle_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \angle_out_reg[11]_0\(6),
      Q => \angle_out_reg_n_0_[7]\,
      R => '0'
    );
\angle_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \angle_out_reg[11]_0\(7),
      Q => \angle_out_reg_n_0_[8]\,
      R => '0'
    );
\angle_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \angle_out_reg[11]_0\(8),
      Q => \angle_out_reg_n_0_[9]\,
      R => '0'
    );
cos_out1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cos_out1_carry_n_0,
      CO(2) => cos_out1_carry_n_1,
      CO(1) => cos_out1_carry_n_2,
      CO(0) => cos_out1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \cos_out1_carry__0_1\(3 downto 0),
      O(3 downto 0) => NLW_cos_out1_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\cos_out1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cos_out1_carry_n_0,
      CO(3 downto 2) => \NLW_cos_out1_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^co\(0),
      CO(0) => \cos_out1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \cos_out_reg[2]_0\(1 downto 0),
      O(3 downto 0) => \NLW_cos_out1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \cos_out_reg[2]_1\(1 downto 0)
    );
\cos_out1_carry__0_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \t_angle_out_reg_n_0_[10]\,
      I1 => \angle_out_reg_n_0_[10]\,
      I2 => \t_angle_out_reg_n_0_[11]\,
      I3 => \angle_out_reg_n_0_[11]\,
      O => \t_angle_out_reg[10]_1\(1)
    );
\cos_out1_carry__0_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \t_angle_out_reg_n_0_[8]\,
      I1 => \angle_out_reg_n_0_[8]\,
      I2 => \angle_out_reg_n_0_[9]\,
      I3 => \t_angle_out_reg_n_0_[9]\,
      O => \t_angle_out_reg[10]_1\(0)
    );
\cos_out1_carry__0_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_angle_out_reg_n_0_[10]\,
      I1 => \angle_out_reg_n_0_[10]\,
      I2 => \angle_out_reg_n_0_[11]\,
      I3 => \t_angle_out_reg_n_0_[11]\,
      O => \t_angle_out_reg[10]_0\(1)
    );
\cos_out1_carry__0_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_angle_out_reg_n_0_[8]\,
      I1 => \angle_out_reg_n_0_[8]\,
      I2 => \t_angle_out_reg_n_0_[9]\,
      I3 => \angle_out_reg_n_0_[9]\,
      O => \t_angle_out_reg[10]_0\(0)
    );
\cos_out1_carry_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \t_angle_out_reg_n_0_[6]\,
      I1 => \angle_out_reg_n_0_[6]\,
      I2 => \angle_out_reg_n_0_[7]\,
      I3 => \t_angle_out_reg_n_0_[7]\,
      O => DI(3)
    );
\cos_out1_carry_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \t_angle_out_reg_n_0_[4]\,
      I1 => \angle_out_reg_n_0_[4]\,
      I2 => \angle_out_reg_n_0_[5]\,
      I3 => \t_angle_out_reg_n_0_[5]\,
      O => DI(2)
    );
\cos_out1_carry_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \t_angle_out_reg_n_0_[2]\,
      I1 => \angle_out_reg_n_0_[2]\,
      I2 => \angle_out_reg_n_0_[3]\,
      I3 => \t_angle_out_reg_n_0_[3]\,
      O => DI(1)
    );
\cos_out1_carry_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \t_angle_out_reg_n_0_[1]\,
      I1 => \angle_out_reg_n_0_[1]\,
      O => DI(0)
    );
\cos_out1_carry_i_5__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_angle_out_reg_n_0_[6]\,
      I1 => \angle_out_reg_n_0_[6]\,
      I2 => \t_angle_out_reg_n_0_[7]\,
      I3 => \angle_out_reg_n_0_[7]\,
      O => \t_angle_out_reg[6]_0\(3)
    );
\cos_out1_carry_i_6__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_angle_out_reg_n_0_[4]\,
      I1 => \angle_out_reg_n_0_[4]\,
      I2 => \t_angle_out_reg_n_0_[5]\,
      I3 => \angle_out_reg_n_0_[5]\,
      O => \t_angle_out_reg[6]_0\(2)
    );
\cos_out1_carry_i_7__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_angle_out_reg_n_0_[2]\,
      I1 => \angle_out_reg_n_0_[2]\,
      I2 => \t_angle_out_reg_n_0_[3]\,
      I3 => \angle_out_reg_n_0_[3]\,
      O => \t_angle_out_reg[6]_0\(1)
    );
\cos_out1_carry_i_8__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \t_angle_out_reg_n_0_[0]\,
      I1 => \t_angle_out_reg_n_0_[1]\,
      I2 => \angle_out_reg_n_0_[1]\,
      O => \t_angle_out_reg[6]_0\(0)
    );
\cos_out[10]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[10]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => \cos_out_reg[2]_2\(0),
      O => \cos_out[10]_i_2__4_n_0\
    );
\cos_out[10]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[9]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => \cos_out_reg[2]_2\(0),
      O => \cos_out[10]_i_3__4_n_0\
    );
\cos_out[10]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[8]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => \cos_out_reg[2]_2\(0),
      O => \cos_out[10]_i_4__4_n_0\
    );
\cos_out[10]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[7]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => \cos_out_reg[2]_2\(0),
      O => \cos_out[10]_i_5__4_n_0\
    );
\cos_out[11]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => \cos_out_reg[2]_2\(0),
      O => \cos_out[11]_i_2__5_n_0\
    );
\cos_out[2]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[2]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => \cos_out_reg[2]_2\(0),
      O => \cos_out[2]_i_2__4_n_0\
    );
\cos_out[2]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[1]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => \cos_out_reg[2]_2\(0),
      O => \cos_out[2]_i_3__4_n_0\
    );
\cos_out[2]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[0]\,
      I1 => \sin_out_reg_n_0_[10]\,
      I2 => \cos_out_reg[2]_2\(0),
      O => \cos_out[2]_i_4__3_n_0\
    );
\cos_out[6]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[6]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => \cos_out_reg[2]_2\(0),
      O => \cos_out[6]_i_2__4_n_0\
    );
\cos_out[6]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[5]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => \cos_out_reg[2]_2\(0),
      O => \cos_out[6]_i_3__4_n_0\
    );
\cos_out[6]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[4]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => \cos_out_reg[2]_2\(0),
      O => \cos_out[6]_i_4__4_n_0\
    );
\cos_out[6]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cos_out_reg_n_0_[3]\,
      I1 => \sin_out_reg_n_0_[11]\,
      I2 => \cos_out_reg[2]_2\(0),
      O => \cos_out[6]_i_5__4_n_0\
    );
\cos_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \cos_out_reg[11]_0\(0),
      Q => \cos_out_reg_n_0_[0]\,
      R => '0'
    );
\cos_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \cos_out_reg[11]_0\(10),
      Q => \cos_out_reg_n_0_[10]\,
      R => '0'
    );
\cos_out_reg[10]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \cos_out_reg[6]_i_1__4_n_0\,
      CO(3) => \cos_out_reg[10]_i_1__4_n_0\,
      CO(2) => \cos_out_reg[10]_i_1__4_n_1\,
      CO(1) => \cos_out_reg[10]_i_1__4_n_2\,
      CO(0) => \cos_out_reg[10]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3) => \cos_out_reg_n_0_[10]\,
      DI(2) => \cos_out_reg_n_0_[9]\,
      DI(1) => \cos_out_reg_n_0_[8]\,
      DI(0) => \cos_out_reg_n_0_[7]\,
      O(3 downto 0) => \cos_out_reg[10]_0\(10 downto 7),
      S(3) => \cos_out[10]_i_2__4_n_0\,
      S(2) => \cos_out[10]_i_3__4_n_0\,
      S(1) => \cos_out[10]_i_4__4_n_0\,
      S(0) => \cos_out[10]_i_5__4_n_0\
    );
\cos_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \cos_out_reg[11]_0\(11),
      Q => \cos_out_reg_n_0_[11]\,
      R => '0'
    );
\cos_out_reg[11]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \cos_out_reg[10]_i_1__4_n_0\,
      CO(3 downto 0) => \NLW_cos_out_reg[11]_i_1__7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_cos_out_reg[11]_i_1__7_O_UNCONNECTED\(3 downto 1),
      O(0) => \cos_out_reg[10]_0\(11),
      S(3 downto 1) => B"000",
      S(0) => \cos_out[11]_i_2__5_n_0\
    );
\cos_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \cos_out_reg[11]_0\(1),
      Q => \cos_out_reg_n_0_[1]\,
      R => '0'
    );
\cos_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \cos_out_reg[11]_0\(2),
      Q => \cos_out_reg_n_0_[2]\,
      R => '0'
    );
\cos_out_reg[2]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cos_out_reg[2]_i_1__4_n_0\,
      CO(2) => \cos_out_reg[2]_i_1__4_n_1\,
      CO(1) => \cos_out_reg[2]_i_1__4_n_2\,
      CO(0) => \cos_out_reg[2]_i_1__4_n_3\,
      CYINIT => \cos_out_reg[2]_2\(0),
      DI(3) => \cos_out_reg_n_0_[2]\,
      DI(2) => \cos_out_reg_n_0_[1]\,
      DI(1) => \cos_out_reg_n_0_[0]\,
      DI(0) => '0',
      O(3 downto 1) => \cos_out_reg[10]_0\(2 downto 0),
      O(0) => \NLW_cos_out_reg[2]_i_1__4_O_UNCONNECTED\(0),
      S(3) => \cos_out[2]_i_2__4_n_0\,
      S(2) => \cos_out[2]_i_3__4_n_0\,
      S(1) => \cos_out[2]_i_4__3_n_0\,
      S(0) => '1'
    );
\cos_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \cos_out_reg[11]_0\(3),
      Q => \cos_out_reg_n_0_[3]\,
      R => '0'
    );
\cos_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \cos_out_reg[11]_0\(4),
      Q => \cos_out_reg_n_0_[4]\,
      R => '0'
    );
\cos_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \cos_out_reg[11]_0\(5),
      Q => \cos_out_reg_n_0_[5]\,
      R => '0'
    );
\cos_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \cos_out_reg[11]_0\(6),
      Q => \cos_out_reg_n_0_[6]\,
      R => '0'
    );
\cos_out_reg[6]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \cos_out_reg[2]_i_1__4_n_0\,
      CO(3) => \cos_out_reg[6]_i_1__4_n_0\,
      CO(2) => \cos_out_reg[6]_i_1__4_n_1\,
      CO(1) => \cos_out_reg[6]_i_1__4_n_2\,
      CO(0) => \cos_out_reg[6]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3) => \cos_out_reg_n_0_[6]\,
      DI(2) => \cos_out_reg_n_0_[5]\,
      DI(1) => \cos_out_reg_n_0_[4]\,
      DI(0) => \cos_out_reg_n_0_[3]\,
      O(3 downto 0) => \cos_out_reg[10]_0\(6 downto 3),
      S(3) => \cos_out[6]_i_2__4_n_0\,
      S(2) => \cos_out[6]_i_3__4_n_0\,
      S(1) => \cos_out[6]_i_4__4_n_0\,
      S(0) => \cos_out[6]_i_5__4_n_0\
    );
\cos_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \cos_out_reg[11]_0\(7),
      Q => \cos_out_reg_n_0_[7]\,
      R => '0'
    );
\cos_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \cos_out_reg[11]_0\(8),
      Q => \cos_out_reg_n_0_[8]\,
      R => '0'
    );
\cos_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \cos_out_reg[11]_0\(9),
      Q => \cos_out_reg_n_0_[9]\,
      R => '0'
    );
\sin_out[11]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => \cos_out_reg[2]_2\(0),
      I2 => \sin_out_reg_n_0_[11]\,
      O => \sin_out[11]_i_2__5_n_0\
    );
\sin_out[11]_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => \cos_out_reg[2]_2\(0),
      I2 => \sin_out_reg_n_0_[10]\,
      O => \sin_out[11]_i_3__6_n_0\
    );
\sin_out[11]_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => \cos_out_reg[2]_2\(0),
      I2 => \sin_out_reg_n_0_[9]\,
      O => \sin_out[11]_i_4__6_n_0\
    );
\sin_out[11]_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => \cos_out_reg[2]_2\(0),
      I2 => \sin_out_reg_n_0_[8]\,
      O => \sin_out[11]_i_5__5_n_0\
    );
\sin_out[3]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^co\(0),
      O => \cos_out1_carry__0_0\
    );
\sin_out[3]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => \cos_out_reg[2]_2\(0),
      I2 => \sin_out_reg_n_0_[3]\,
      O => \sin_out[3]_i_3__4_n_0\
    );
\sin_out[3]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => \cos_out_reg[2]_2\(0),
      I2 => \sin_out_reg_n_0_[2]\,
      O => \sin_out[3]_i_4__4_n_0\
    );
\sin_out[3]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => \cos_out_reg[2]_2\(0),
      I2 => \sin_out_reg_n_0_[1]\,
      O => \sin_out[3]_i_5__4_n_0\
    );
\sin_out[3]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[10]\,
      I1 => \cos_out_reg[2]_2\(0),
      I2 => \sin_out_reg_n_0_[0]\,
      O => \sin_out[3]_i_6__3_n_0\
    );
\sin_out[7]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => \cos_out_reg[2]_2\(0),
      I2 => \sin_out_reg_n_0_[7]\,
      O => \sin_out[7]_i_2__4_n_0\
    );
\sin_out[7]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => \cos_out_reg[2]_2\(0),
      I2 => \sin_out_reg_n_0_[6]\,
      O => \sin_out[7]_i_3__4_n_0\
    );
\sin_out[7]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => \cos_out_reg[2]_2\(0),
      I2 => \sin_out_reg_n_0_[5]\,
      O => \sin_out[7]_i_4__4_n_0\
    );
\sin_out[7]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cos_out_reg_n_0_[11]\,
      I1 => \cos_out_reg[2]_2\(0),
      I2 => \sin_out_reg_n_0_[4]\,
      O => \sin_out[7]_i_5__4_n_0\
    );
\sin_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \sin_out_reg[11]_0\(0),
      Q => \sin_out_reg_n_0_[0]\,
      R => '0'
    );
\sin_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \sin_out_reg[11]_0\(10),
      Q => \sin_out_reg_n_0_[10]\,
      R => '0'
    );
\sin_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \sin_out_reg[11]_0\(11),
      Q => \sin_out_reg_n_0_[11]\,
      R => '0'
    );
\sin_out_reg[11]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sin_out_reg[7]_i_1__4_n_0\,
      CO(3) => \NLW_sin_out_reg[11]_i_1__6_CO_UNCONNECTED\(3),
      CO(2) => \sin_out_reg[11]_i_1__6_n_1\,
      CO(1) => \sin_out_reg[11]_i_1__6_n_2\,
      CO(0) => \sin_out_reg[11]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sin_out_reg_n_0_[10]\,
      DI(1) => \sin_out_reg_n_0_[9]\,
      DI(0) => \sin_out_reg_n_0_[8]\,
      O(3 downto 0) => D(11 downto 8),
      S(3) => \sin_out[11]_i_2__5_n_0\,
      S(2) => \sin_out[11]_i_3__6_n_0\,
      S(1) => \sin_out[11]_i_4__6_n_0\,
      S(0) => \sin_out[11]_i_5__5_n_0\
    );
\sin_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \sin_out_reg[11]_0\(1),
      Q => \sin_out_reg_n_0_[1]\,
      R => '0'
    );
\sin_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \sin_out_reg[11]_0\(2),
      Q => \sin_out_reg_n_0_[2]\,
      R => '0'
    );
\sin_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \sin_out_reg[11]_0\(3),
      Q => \sin_out_reg_n_0_[3]\,
      R => '0'
    );
\sin_out_reg[3]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sin_out_reg[3]_i_1__4_n_0\,
      CO(2) => \sin_out_reg[3]_i_1__4_n_1\,
      CO(1) => \sin_out_reg[3]_i_1__4_n_2\,
      CO(0) => \sin_out_reg[3]_i_1__4_n_3\,
      CYINIT => \sin_out_reg[3]_0\,
      DI(3) => \sin_out_reg_n_0_[3]\,
      DI(2) => \sin_out_reg_n_0_[2]\,
      DI(1) => \sin_out_reg_n_0_[1]\,
      DI(0) => \sin_out_reg_n_0_[0]\,
      O(3 downto 0) => D(3 downto 0),
      S(3) => \sin_out[3]_i_3__4_n_0\,
      S(2) => \sin_out[3]_i_4__4_n_0\,
      S(1) => \sin_out[3]_i_5__4_n_0\,
      S(0) => \sin_out[3]_i_6__3_n_0\
    );
\sin_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \sin_out_reg[11]_0\(4),
      Q => \sin_out_reg_n_0_[4]\,
      R => '0'
    );
\sin_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \sin_out_reg[11]_0\(5),
      Q => \sin_out_reg_n_0_[5]\,
      R => '0'
    );
\sin_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \sin_out_reg[11]_0\(6),
      Q => \sin_out_reg_n_0_[6]\,
      R => '0'
    );
\sin_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \sin_out_reg[11]_0\(7),
      Q => \sin_out_reg_n_0_[7]\,
      R => '0'
    );
\sin_out_reg[7]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sin_out_reg[3]_i_1__4_n_0\,
      CO(3) => \sin_out_reg[7]_i_1__4_n_0\,
      CO(2) => \sin_out_reg[7]_i_1__4_n_1\,
      CO(1) => \sin_out_reg[7]_i_1__4_n_2\,
      CO(0) => \sin_out_reg[7]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3) => \sin_out_reg_n_0_[7]\,
      DI(2) => \sin_out_reg_n_0_[6]\,
      DI(1) => \sin_out_reg_n_0_[5]\,
      DI(0) => \sin_out_reg_n_0_[4]\,
      O(3 downto 0) => D(7 downto 4),
      S(3) => \sin_out[7]_i_2__4_n_0\,
      S(2) => \sin_out[7]_i_3__4_n_0\,
      S(1) => \sin_out[7]_i_4__4_n_0\,
      S(0) => \sin_out[7]_i_5__4_n_0\
    );
\sin_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \sin_out_reg[11]_0\(8),
      Q => \sin_out_reg_n_0_[8]\,
      R => '0'
    );
\sin_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \sin_out_reg[11]_0\(9),
      Q => \sin_out_reg_n_0_[9]\,
      R => '0'
    );
\t_angle_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \t_angle_out_reg[11]_0\(0),
      Q => \t_angle_out_reg_n_0_[0]\,
      R => '0'
    );
\t_angle_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \t_angle_out_reg[11]_0\(10),
      Q => \t_angle_out_reg_n_0_[10]\,
      R => '0'
    );
\t_angle_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \t_angle_out_reg[11]_0\(11),
      Q => \t_angle_out_reg_n_0_[11]\,
      R => '0'
    );
\t_angle_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \t_angle_out_reg[11]_0\(1),
      Q => \t_angle_out_reg_n_0_[1]\,
      R => '0'
    );
\t_angle_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \t_angle_out_reg[11]_0\(2),
      Q => \t_angle_out_reg_n_0_[2]\,
      R => '0'
    );
\t_angle_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \t_angle_out_reg[11]_0\(3),
      Q => \t_angle_out_reg_n_0_[3]\,
      R => '0'
    );
\t_angle_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \t_angle_out_reg[11]_0\(4),
      Q => \t_angle_out_reg_n_0_[4]\,
      R => '0'
    );
\t_angle_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \t_angle_out_reg[11]_0\(5),
      Q => \t_angle_out_reg_n_0_[5]\,
      R => '0'
    );
\t_angle_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \t_angle_out_reg[11]_0\(6),
      Q => \t_angle_out_reg_n_0_[6]\,
      R => '0'
    );
\t_angle_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \t_angle_out_reg[11]_0\(7),
      Q => \t_angle_out_reg_n_0_[7]\,
      R => '0'
    );
\t_angle_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \t_angle_out_reg[11]_0\(8),
      Q => \t_angle_out_reg_n_0_[8]\,
      R => '0'
    );
\t_angle_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \t_angle_out_reg[11]_0\(9),
      Q => \t_angle_out_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized9\ is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cos_out1_carry__0_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \cos_out_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cos_out_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cos_out_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sin_out_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \cos_out_reg[11]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized9\ : entity is "cordic_step";
end \elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized9\;

architecture STRUCTURE of \elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized9\ is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \cos_out1_carry__0_n_3\ : STD_LOGIC;
  signal cos_out1_carry_n_0 : STD_LOGIC;
  signal cos_out1_carry_n_1 : STD_LOGIC;
  signal cos_out1_carry_n_2 : STD_LOGIC;
  signal cos_out1_carry_n_3 : STD_LOGIC;
  signal NLW_cos_out1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cos_out1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cos_out1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  CO(0) <= \^co\(0);
cos_out1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cos_out1_carry_n_0,
      CO(2) => cos_out1_carry_n_1,
      CO(1) => cos_out1_carry_n_2,
      CO(0) => cos_out1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_cos_out1_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\cos_out1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cos_out1_carry_n_0,
      CO(3 downto 2) => \NLW_cos_out1_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^co\(0),
      CO(0) => \cos_out1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \cos_out_reg[2]_0\(1 downto 0),
      O(3 downto 0) => \NLW_cos_out1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \cos_out_reg[2]_1\(1 downto 0)
    );
\cos_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \sin_out_reg[0]_0\(0),
      D => \cos_out_reg[11]_1\(0),
      Q => \cos_out_reg[11]_0\(0),
      R => '0'
    );
\cos_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \sin_out_reg[0]_0\(0),
      D => \cos_out_reg[11]_1\(10),
      Q => \cos_out_reg[11]_0\(10),
      R => '0'
    );
\cos_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \sin_out_reg[0]_0\(0),
      D => \cos_out_reg[11]_1\(11),
      Q => \cos_out_reg[11]_0\(11),
      R => '0'
    );
\cos_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \sin_out_reg[0]_0\(0),
      D => \cos_out_reg[11]_1\(1),
      Q => \cos_out_reg[11]_0\(1),
      R => '0'
    );
\cos_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \sin_out_reg[0]_0\(0),
      D => \cos_out_reg[11]_1\(2),
      Q => \cos_out_reg[11]_0\(2),
      R => '0'
    );
\cos_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \sin_out_reg[0]_0\(0),
      D => \cos_out_reg[11]_1\(3),
      Q => \cos_out_reg[11]_0\(3),
      R => '0'
    );
\cos_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \sin_out_reg[0]_0\(0),
      D => \cos_out_reg[11]_1\(4),
      Q => \cos_out_reg[11]_0\(4),
      R => '0'
    );
\cos_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \sin_out_reg[0]_0\(0),
      D => \cos_out_reg[11]_1\(5),
      Q => \cos_out_reg[11]_0\(5),
      R => '0'
    );
\cos_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \sin_out_reg[0]_0\(0),
      D => \cos_out_reg[11]_1\(6),
      Q => \cos_out_reg[11]_0\(6),
      R => '0'
    );
\cos_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \sin_out_reg[0]_0\(0),
      D => \cos_out_reg[11]_1\(7),
      Q => \cos_out_reg[11]_0\(7),
      R => '0'
    );
\cos_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \sin_out_reg[0]_0\(0),
      D => \cos_out_reg[11]_1\(8),
      Q => \cos_out_reg[11]_0\(8),
      R => '0'
    );
\cos_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \sin_out_reg[0]_0\(0),
      D => \cos_out_reg[11]_1\(9),
      Q => \cos_out_reg[11]_0\(9),
      R => '0'
    );
\sin_out[3]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^co\(0),
      O => \cos_out1_carry__0_0\
    );
\sin_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \sin_out_reg[0]_0\(0),
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\sin_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \sin_out_reg[0]_0\(0),
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\sin_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \sin_out_reg[0]_0\(0),
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\sin_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \sin_out_reg[0]_0\(0),
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\sin_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \sin_out_reg[0]_0\(0),
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\sin_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \sin_out_reg[0]_0\(0),
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\sin_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \sin_out_reg[0]_0\(0),
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\sin_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \sin_out_reg[0]_0\(0),
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\sin_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \sin_out_reg[0]_0\(0),
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\sin_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \sin_out_reg[0]_0\(0),
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\sin_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \sin_out_reg[0]_0\(0),
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\sin_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \sin_out_reg[0]_0\(0),
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity elipse_accelerated_elipse_coprocessor_0_0_mul_Kn is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_1\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_2\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_3\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_4\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_5\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_6\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_7\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_8\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_9\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_10\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_11\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_12\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \val_9_reg[21]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    \shifts_reg[12][23]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[13][24]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[10][10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \shifts_reg[8][19]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[9][20]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[10][21]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[11][22]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[0][11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[1][12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[2][13]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[3][14]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[4][15]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[5][16]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[6][17]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[7][18]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of elipse_accelerated_elipse_coprocessor_0_0_mul_Kn : entity is "mul_Kn";
end elipse_accelerated_elipse_coprocessor_0_0_mul_Kn;

architecture STRUCTURE of elipse_accelerated_elipse_coprocessor_0_0_mul_Kn is
  signal cos : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \val_0_20_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \val_0_20_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \val_0_20_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \val_0_20_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \val_0_20_carry__0_n_0\ : STD_LOGIC;
  signal \val_0_20_carry__0_n_1\ : STD_LOGIC;
  signal \val_0_20_carry__0_n_2\ : STD_LOGIC;
  signal \val_0_20_carry__0_n_3\ : STD_LOGIC;
  signal \val_0_20_carry__0_n_4\ : STD_LOGIC;
  signal \val_0_20_carry__0_n_5\ : STD_LOGIC;
  signal \val_0_20_carry__0_n_6\ : STD_LOGIC;
  signal \val_0_20_carry__0_n_7\ : STD_LOGIC;
  signal \val_0_20_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \val_0_20_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \val_0_20_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \val_0_20_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \val_0_20_carry__1_n_0\ : STD_LOGIC;
  signal \val_0_20_carry__1_n_1\ : STD_LOGIC;
  signal \val_0_20_carry__1_n_2\ : STD_LOGIC;
  signal \val_0_20_carry__1_n_3\ : STD_LOGIC;
  signal \val_0_20_carry__1_n_4\ : STD_LOGIC;
  signal \val_0_20_carry__1_n_5\ : STD_LOGIC;
  signal \val_0_20_carry__1_n_6\ : STD_LOGIC;
  signal \val_0_20_carry__1_n_7\ : STD_LOGIC;
  signal \val_0_20_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \val_0_20_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \val_0_20_carry__2_n_2\ : STD_LOGIC;
  signal \val_0_20_carry__2_n_3\ : STD_LOGIC;
  signal \val_0_20_carry__2_n_5\ : STD_LOGIC;
  signal \val_0_20_carry__2_n_6\ : STD_LOGIC;
  signal \val_0_20_carry__2_n_7\ : STD_LOGIC;
  signal \val_0_20_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \val_0_20_carry_i_2__0_n_0\ : STD_LOGIC;
  signal val_0_20_carry_i_3_n_0 : STD_LOGIC;
  signal val_0_20_carry_i_4_n_0 : STD_LOGIC;
  signal val_0_20_carry_n_0 : STD_LOGIC;
  signal val_0_20_carry_n_1 : STD_LOGIC;
  signal val_0_20_carry_n_2 : STD_LOGIC;
  signal val_0_20_carry_n_3 : STD_LOGIC;
  signal val_0_20_carry_n_4 : STD_LOGIC;
  signal val_0_20_carry_n_5 : STD_LOGIC;
  signal val_0_20_carry_n_6 : STD_LOGIC;
  signal \val_0_2_4_5[12]_i_2_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5[12]_i_3_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5[12]_i_4_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5[12]_i_5_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5[16]_i_2_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5[16]_i_3_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5[16]_i_4_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5[16]_i_5_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5[20]_i_2_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5[20]_i_3_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5[20]_i_4_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5[20]_i_5_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5[21]_i_2_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5[8]_i_10_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5[8]_i_3_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5[8]_i_4_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5[8]_i_5_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5[8]_i_6_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5[8]_i_7_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5[8]_i_8_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5[8]_i_9_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[21]_i_1__0_n_7\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[8]_i_2__0_n_1\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[8]_i_2__0_n_2\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[8]_i_2__0_n_3\ : STD_LOGIC;
  signal \val_0_2_4_5_reg_n_0_[10]\ : STD_LOGIC;
  signal \val_0_2_4_5_reg_n_0_[11]\ : STD_LOGIC;
  signal \val_0_2_4_5_reg_n_0_[12]\ : STD_LOGIC;
  signal \val_0_2_4_5_reg_n_0_[13]\ : STD_LOGIC;
  signal \val_0_2_4_5_reg_n_0_[14]\ : STD_LOGIC;
  signal \val_0_2_4_5_reg_n_0_[15]\ : STD_LOGIC;
  signal \val_0_2_4_5_reg_n_0_[16]\ : STD_LOGIC;
  signal \val_0_2_4_5_reg_n_0_[17]\ : STD_LOGIC;
  signal \val_0_2_4_5_reg_n_0_[18]\ : STD_LOGIC;
  signal \val_0_2_4_5_reg_n_0_[19]\ : STD_LOGIC;
  signal \val_0_2_4_5_reg_n_0_[20]\ : STD_LOGIC;
  signal \val_0_2_4_5_reg_n_0_[21]\ : STD_LOGIC;
  signal \val_0_2_4_5_reg_n_0_[7]\ : STD_LOGIC;
  signal \val_0_2_4_5_reg_n_0_[8]\ : STD_LOGIC;
  signal \val_0_2_4_5_reg_n_0_[9]\ : STD_LOGIC;
  signal \val_0_2_reg_n_0_[10]\ : STD_LOGIC;
  signal \val_0_2_reg_n_0_[11]\ : STD_LOGIC;
  signal \val_0_2_reg_n_0_[12]\ : STD_LOGIC;
  signal \val_0_2_reg_n_0_[13]\ : STD_LOGIC;
  signal \val_0_2_reg_n_0_[1]\ : STD_LOGIC;
  signal \val_0_2_reg_n_0_[21]\ : STD_LOGIC;
  signal \val_0_2_reg_n_0_[2]\ : STD_LOGIC;
  signal \val_0_2_reg_n_0_[3]\ : STD_LOGIC;
  signal \val_0_2_reg_n_0_[4]\ : STD_LOGIC;
  signal \val_0_2_reg_n_0_[5]\ : STD_LOGIC;
  signal \val_0_2_reg_n_0_[6]\ : STD_LOGIC;
  signal \val_0_2_reg_n_0_[7]\ : STD_LOGIC;
  signal \val_0_2_reg_n_0_[8]\ : STD_LOGIC;
  signal \val_0_2_reg_n_0_[9]\ : STD_LOGIC;
  signal \val_4_50_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \val_4_50_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \val_4_50_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \val_4_50_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \val_4_50_carry__0_n_0\ : STD_LOGIC;
  signal \val_4_50_carry__0_n_1\ : STD_LOGIC;
  signal \val_4_50_carry__0_n_2\ : STD_LOGIC;
  signal \val_4_50_carry__0_n_3\ : STD_LOGIC;
  signal \val_4_50_carry__0_n_4\ : STD_LOGIC;
  signal \val_4_50_carry__0_n_5\ : STD_LOGIC;
  signal \val_4_50_carry__0_n_6\ : STD_LOGIC;
  signal \val_4_50_carry__0_n_7\ : STD_LOGIC;
  signal \val_4_50_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \val_4_50_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \val_4_50_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \val_4_50_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \val_4_50_carry__1_n_0\ : STD_LOGIC;
  signal \val_4_50_carry__1_n_1\ : STD_LOGIC;
  signal \val_4_50_carry__1_n_2\ : STD_LOGIC;
  signal \val_4_50_carry__1_n_3\ : STD_LOGIC;
  signal \val_4_50_carry__1_n_4\ : STD_LOGIC;
  signal \val_4_50_carry__1_n_5\ : STD_LOGIC;
  signal \val_4_50_carry__1_n_6\ : STD_LOGIC;
  signal \val_4_50_carry__1_n_7\ : STD_LOGIC;
  signal \val_4_50_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \val_4_50_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \val_4_50_carry__2_n_2\ : STD_LOGIC;
  signal \val_4_50_carry__2_n_3\ : STD_LOGIC;
  signal \val_4_50_carry__2_n_5\ : STD_LOGIC;
  signal \val_4_50_carry__2_n_6\ : STD_LOGIC;
  signal \val_4_50_carry__2_n_7\ : STD_LOGIC;
  signal \val_4_50_carry_i_1__0_n_0\ : STD_LOGIC;
  signal val_4_50_carry_i_2_n_0 : STD_LOGIC;
  signal val_4_50_carry_n_0 : STD_LOGIC;
  signal val_4_50_carry_n_1 : STD_LOGIC;
  signal val_4_50_carry_n_2 : STD_LOGIC;
  signal val_4_50_carry_n_3 : STD_LOGIC;
  signal val_4_50_carry_n_4 : STD_LOGIC;
  signal val_4_50_carry_n_5 : STD_LOGIC;
  signal val_4_50_carry_n_6 : STD_LOGIC;
  signal \val_4_5_reg_n_0_[10]\ : STD_LOGIC;
  signal \val_4_5_reg_n_0_[11]\ : STD_LOGIC;
  signal \val_4_5_reg_n_0_[12]\ : STD_LOGIC;
  signal \val_4_5_reg_n_0_[13]\ : STD_LOGIC;
  signal \val_4_5_reg_n_0_[14]\ : STD_LOGIC;
  signal \val_4_5_reg_n_0_[15]\ : STD_LOGIC;
  signal \val_4_5_reg_n_0_[21]\ : STD_LOGIC;
  signal \val_4_5_reg_n_0_[3]\ : STD_LOGIC;
  signal \val_4_5_reg_n_0_[4]\ : STD_LOGIC;
  signal \val_4_5_reg_n_0_[5]\ : STD_LOGIC;
  signal \val_4_5_reg_n_0_[6]\ : STD_LOGIC;
  signal \val_4_5_reg_n_0_[7]\ : STD_LOGIC;
  signal \val_4_5_reg_n_0_[8]\ : STD_LOGIC;
  signal \val_4_5_reg_n_0_[9]\ : STD_LOGIC;
  signal \val_7_9[12]_i_2_n_0\ : STD_LOGIC;
  signal \val_7_9[12]_i_3_n_0\ : STD_LOGIC;
  signal \val_7_9[12]_i_4_n_0\ : STD_LOGIC;
  signal \val_7_9[12]_i_5_n_0\ : STD_LOGIC;
  signal \val_7_9[16]_i_2_n_0\ : STD_LOGIC;
  signal \val_7_9[16]_i_3_n_0\ : STD_LOGIC;
  signal \val_7_9[16]_i_4_n_0\ : STD_LOGIC;
  signal \val_7_9[16]_i_5_n_0\ : STD_LOGIC;
  signal \val_7_9[20]_i_2_n_0\ : STD_LOGIC;
  signal \val_7_9[20]_i_3_n_0\ : STD_LOGIC;
  signal \val_7_9[20]_i_4_n_0\ : STD_LOGIC;
  signal \val_7_9[9]_i_1_n_0\ : STD_LOGIC;
  signal \val_7_9_d_reg_n_0_[10]\ : STD_LOGIC;
  signal \val_7_9_d_reg_n_0_[11]\ : STD_LOGIC;
  signal \val_7_9_d_reg_n_0_[12]\ : STD_LOGIC;
  signal \val_7_9_d_reg_n_0_[13]\ : STD_LOGIC;
  signal \val_7_9_d_reg_n_0_[14]\ : STD_LOGIC;
  signal \val_7_9_d_reg_n_0_[15]\ : STD_LOGIC;
  signal \val_7_9_d_reg_n_0_[16]\ : STD_LOGIC;
  signal \val_7_9_d_reg_n_0_[17]\ : STD_LOGIC;
  signal \val_7_9_d_reg_n_0_[18]\ : STD_LOGIC;
  signal \val_7_9_d_reg_n_0_[19]\ : STD_LOGIC;
  signal \val_7_9_d_reg_n_0_[20]\ : STD_LOGIC;
  signal \val_7_9_d_reg_n_0_[21]\ : STD_LOGIC;
  signal \val_7_9_d_reg_n_0_[7]\ : STD_LOGIC;
  signal \val_7_9_d_reg_n_0_[8]\ : STD_LOGIC;
  signal \val_7_9_d_reg_n_0_[9]\ : STD_LOGIC;
  signal \val_7_9_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \val_7_9_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \val_7_9_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \val_7_9_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \val_7_9_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \val_7_9_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \val_7_9_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \val_7_9_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \val_7_9_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \val_7_9_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \val_7_9_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \val_7_9_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \val_7_9_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \val_7_9_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \val_7_9_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \val_7_9_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \val_7_9_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \val_7_9_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \val_7_9_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \val_7_9_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \val_7_9_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \val_7_9_reg_n_0_[10]\ : STD_LOGIC;
  signal \val_7_9_reg_n_0_[11]\ : STD_LOGIC;
  signal \val_7_9_reg_n_0_[12]\ : STD_LOGIC;
  signal \val_7_9_reg_n_0_[13]\ : STD_LOGIC;
  signal \val_7_9_reg_n_0_[14]\ : STD_LOGIC;
  signal \val_7_9_reg_n_0_[15]\ : STD_LOGIC;
  signal \val_7_9_reg_n_0_[16]\ : STD_LOGIC;
  signal \val_7_9_reg_n_0_[17]\ : STD_LOGIC;
  signal \val_7_9_reg_n_0_[18]\ : STD_LOGIC;
  signal \val_7_9_reg_n_0_[19]\ : STD_LOGIC;
  signal \val_7_9_reg_n_0_[20]\ : STD_LOGIC;
  signal \val_7_9_reg_n_0_[21]\ : STD_LOGIC;
  signal \val_7_9_reg_n_0_[7]\ : STD_LOGIC;
  signal \val_7_9_reg_n_0_[8]\ : STD_LOGIC;
  signal \val_7_9_reg_n_0_[9]\ : STD_LOGIC;
  signal \val_9_reg_n_0_[10]\ : STD_LOGIC;
  signal \val_9_reg_n_0_[11]\ : STD_LOGIC;
  signal \val_9_reg_n_0_[12]\ : STD_LOGIC;
  signal \val_9_reg_n_0_[13]\ : STD_LOGIC;
  signal \val_9_reg_n_0_[14]\ : STD_LOGIC;
  signal \val_9_reg_n_0_[15]\ : STD_LOGIC;
  signal \val_9_reg_n_0_[16]\ : STD_LOGIC;
  signal \val_9_reg_n_0_[17]\ : STD_LOGIC;
  signal \val_9_reg_n_0_[18]\ : STD_LOGIC;
  signal \val_9_reg_n_0_[19]\ : STD_LOGIC;
  signal \val_9_reg_n_0_[21]\ : STD_LOGIC;
  signal \val_9_reg_n_0_[9]\ : STD_LOGIC;
  signal \value_out1_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \value_out1_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \value_out1_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \value_out1_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \value_out1_carry__0_n_0\ : STD_LOGIC;
  signal \value_out1_carry__0_n_1\ : STD_LOGIC;
  signal \value_out1_carry__0_n_2\ : STD_LOGIC;
  signal \value_out1_carry__0_n_3\ : STD_LOGIC;
  signal \value_out1_carry__0_n_4\ : STD_LOGIC;
  signal \value_out1_carry__0_n_5\ : STD_LOGIC;
  signal \value_out1_carry__0_n_6\ : STD_LOGIC;
  signal \value_out1_carry__0_n_7\ : STD_LOGIC;
  signal \value_out1_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \value_out1_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \value_out1_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \value_out1_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \value_out1_carry__1_n_0\ : STD_LOGIC;
  signal \value_out1_carry__1_n_1\ : STD_LOGIC;
  signal \value_out1_carry__1_n_2\ : STD_LOGIC;
  signal \value_out1_carry__1_n_3\ : STD_LOGIC;
  signal \value_out1_carry__1_n_4\ : STD_LOGIC;
  signal \value_out1_carry__1_n_5\ : STD_LOGIC;
  signal \value_out1_carry__1_n_6\ : STD_LOGIC;
  signal \value_out1_carry__1_n_7\ : STD_LOGIC;
  signal \value_out1_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \value_out1_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \value_out1_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \value_out1_carry__2_n_2\ : STD_LOGIC;
  signal \value_out1_carry__2_n_3\ : STD_LOGIC;
  signal \value_out1_carry__2_n_5\ : STD_LOGIC;
  signal \value_out1_carry__2_n_6\ : STD_LOGIC;
  signal \value_out1_carry__2_n_7\ : STD_LOGIC;
  signal \value_out1_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \value_out1_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \value_out1_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \value_out1_carry_i_4__0_n_0\ : STD_LOGIC;
  signal value_out1_carry_n_0 : STD_LOGIC;
  signal value_out1_carry_n_1 : STD_LOGIC;
  signal value_out1_carry_n_2 : STD_LOGIC;
  signal value_out1_carry_n_3 : STD_LOGIC;
  signal value_out1_carry_n_4 : STD_LOGIC;
  signal NLW_val_0_20_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_val_0_20_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_val_0_20_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_val_0_2_4_5_reg[21]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_val_0_2_4_5_reg[21]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_val_0_2_4_5_reg[8]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_val_0_2_4_5_reg[8]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_val_4_50_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_val_4_50_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_val_4_50_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_val_7_9_reg[12]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_val_7_9_reg[20]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_val_7_9_reg[20]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_value_out1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_value_out1_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_value_out1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \shifts[11][11]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \shifts[11][12]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \shifts[11][13]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \shifts[11][14]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \shifts[11][15]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \shifts[11][16]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \shifts[11][17]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \shifts[11][18]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \shifts[11][19]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \shifts[11][21]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \shifts[11][22]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \shifts[12][12]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \shifts[12][13]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \shifts[12][14]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \shifts[12][15]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \shifts[12][16]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \shifts[12][17]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \shifts[12][18]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \shifts[12][19]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \shifts[12][20]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \shifts[12][21]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \shifts[12][22]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \shifts[12][23]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \shifts[13][22]_i_1\ : label is "soft_lutpair9";
begin
\shifts[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(0),
      I1 => cos(0),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[0][11]\(0),
      O => \value_out_reg[11]_5\(0)
    );
\shifts[0][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(0),
      I1 => cos(10),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[0][11]\(10),
      O => \value_out_reg[11]_5\(10)
    );
\shifts[0][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(0),
      I1 => cos(11),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[0][11]\(11),
      O => \value_out_reg[11]_5\(11)
    );
\shifts[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(0),
      I1 => cos(1),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[0][11]\(1),
      O => \value_out_reg[11]_5\(1)
    );
\shifts[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(0),
      I1 => cos(2),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[0][11]\(2),
      O => \value_out_reg[11]_5\(2)
    );
\shifts[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(0),
      I1 => cos(3),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[0][11]\(3),
      O => \value_out_reg[11]_5\(3)
    );
\shifts[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(0),
      I1 => cos(4),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[0][11]\(4),
      O => \value_out_reg[11]_5\(4)
    );
\shifts[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(0),
      I1 => cos(5),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[0][11]\(5),
      O => \value_out_reg[11]_5\(5)
    );
\shifts[0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(0),
      I1 => cos(6),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[0][11]\(6),
      O => \value_out_reg[11]_5\(6)
    );
\shifts[0][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(0),
      I1 => cos(7),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[0][11]\(7),
      O => \value_out_reg[11]_5\(7)
    );
\shifts[0][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(0),
      I1 => cos(8),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[0][11]\(8),
      O => \value_out_reg[11]_5\(8)
    );
\shifts[0][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(0),
      I1 => cos(9),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[0][11]\(9),
      O => \value_out_reg[11]_5\(9)
    );
\shifts[10][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(10),
      I1 => cos(0),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[10][21]\(0),
      O => \value_out_reg[11]_3\(0)
    );
\shifts[10][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(10),
      I1 => cos(1),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[10][21]\(1),
      O => \value_out_reg[11]_3\(1)
    );
\shifts[10][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(10),
      I1 => cos(2),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[10][21]\(2),
      O => \value_out_reg[11]_3\(2)
    );
\shifts[10][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(10),
      I1 => cos(3),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[10][21]\(3),
      O => \value_out_reg[11]_3\(3)
    );
\shifts[10][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(10),
      I1 => cos(4),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[10][21]\(4),
      O => \value_out_reg[11]_3\(4)
    );
\shifts[10][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(10),
      I1 => cos(5),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[10][21]\(5),
      O => \value_out_reg[11]_3\(5)
    );
\shifts[10][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(10),
      I1 => cos(6),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[10][21]\(6),
      O => \value_out_reg[11]_3\(6)
    );
\shifts[10][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(10),
      I1 => cos(7),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[10][21]\(7),
      O => \value_out_reg[11]_3\(7)
    );
\shifts[10][18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(10),
      I1 => cos(8),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[10][21]\(8),
      O => \value_out_reg[11]_3\(8)
    );
\shifts[10][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(10),
      I1 => cos(9),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[10][21]\(9),
      O => \value_out_reg[11]_3\(9)
    );
\shifts[10][20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(10),
      I1 => cos(10),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[10][21]\(10),
      O => \value_out_reg[11]_3\(10)
    );
\shifts[10][21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(10),
      I1 => cos(11),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[10][21]\(11),
      O => \value_out_reg[11]_3\(11)
    );
\shifts[11][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => cos(0),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[11][22]\(0),
      I3 => Q(0),
      O => \value_out_reg[11]_4\(0)
    );
\shifts[11][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => cos(1),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[11][22]\(1),
      I3 => Q(0),
      O => \value_out_reg[11]_4\(1)
    );
\shifts[11][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => cos(2),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[11][22]\(2),
      I3 => Q(0),
      O => \value_out_reg[11]_4\(2)
    );
\shifts[11][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => cos(3),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[11][22]\(3),
      I3 => Q(0),
      O => \value_out_reg[11]_4\(3)
    );
\shifts[11][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => cos(4),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[11][22]\(4),
      I3 => Q(0),
      O => \value_out_reg[11]_4\(4)
    );
\shifts[11][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => cos(5),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[11][22]\(5),
      I3 => Q(0),
      O => \value_out_reg[11]_4\(5)
    );
\shifts[11][17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => cos(6),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[11][22]\(6),
      I3 => Q(0),
      O => \value_out_reg[11]_4\(6)
    );
\shifts[11][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => cos(7),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[11][22]\(7),
      I3 => Q(0),
      O => \value_out_reg[11]_4\(7)
    );
\shifts[11][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => cos(8),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[11][22]\(8),
      I3 => Q(0),
      O => \value_out_reg[11]_4\(8)
    );
\shifts[11][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => cos(9),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[11][22]\(9),
      I3 => Q(0),
      O => \value_out_reg[11]_4\(9)
    );
\shifts[11][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => cos(10),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[11][22]\(10),
      I3 => Q(0),
      O => \value_out_reg[11]_4\(10)
    );
\shifts[11][22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => cos(11),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[11][22]\(11),
      I3 => Q(0),
      O => \value_out_reg[11]_4\(11)
    );
\shifts[12][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => cos(0),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[12][23]\(0),
      I3 => Q(0),
      O => D(0)
    );
\shifts[12][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => cos(1),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[12][23]\(1),
      I3 => Q(0),
      O => D(1)
    );
\shifts[12][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => cos(2),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[12][23]\(2),
      I3 => Q(0),
      O => D(2)
    );
\shifts[12][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => cos(3),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[12][23]\(3),
      I3 => Q(0),
      O => D(3)
    );
\shifts[12][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => cos(4),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[12][23]\(4),
      I3 => Q(0),
      O => D(4)
    );
\shifts[12][17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => cos(5),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[12][23]\(5),
      I3 => Q(0),
      O => D(5)
    );
\shifts[12][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => cos(6),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[12][23]\(6),
      I3 => Q(0),
      O => D(6)
    );
\shifts[12][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => cos(7),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[12][23]\(7),
      I3 => Q(0),
      O => D(7)
    );
\shifts[12][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => cos(8),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[12][23]\(8),
      I3 => Q(0),
      O => D(8)
    );
\shifts[12][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => cos(9),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[12][23]\(9),
      I3 => Q(0),
      O => D(9)
    );
\shifts[12][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => cos(10),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[12][23]\(10),
      I3 => Q(0),
      O => D(10)
    );
\shifts[12][23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => cos(11),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[12][23]\(11),
      I3 => Q(0),
      O => D(11)
    );
\shifts[13][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => cos(0),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \shifts_reg[13][24]\(0),
      O => \value_out_reg[11]_0\(0)
    );
\shifts[13][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => cos(1),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \shifts_reg[13][24]\(1),
      O => \value_out_reg[11]_0\(1)
    );
\shifts[13][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => cos(2),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \shifts_reg[13][24]\(2),
      O => \value_out_reg[11]_0\(2)
    );
\shifts[13][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => cos(3),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \shifts_reg[13][24]\(3),
      O => \value_out_reg[11]_0\(3)
    );
\shifts[13][17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => cos(4),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \shifts_reg[13][24]\(4),
      O => \value_out_reg[11]_0\(4)
    );
\shifts[13][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => cos(5),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \shifts_reg[13][24]\(5),
      O => \value_out_reg[11]_0\(5)
    );
\shifts[13][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => cos(6),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \shifts_reg[13][24]\(6),
      O => \value_out_reg[11]_0\(6)
    );
\shifts[13][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => cos(7),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \shifts_reg[13][24]\(7),
      O => \value_out_reg[11]_0\(7)
    );
\shifts[13][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => cos(8),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \shifts_reg[13][24]\(8),
      O => \value_out_reg[11]_0\(8)
    );
\shifts[13][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => cos(9),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \shifts_reg[13][24]\(9),
      O => \value_out_reg[11]_0\(9)
    );
\shifts[13][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => cos(10),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \shifts_reg[13][24]\(10),
      O => \value_out_reg[11]_0\(10)
    );
\shifts[13][24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => cos(11),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \shifts_reg[13][24]\(11),
      O => \value_out_reg[11]_0\(11)
    );
\shifts[1][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(1),
      I1 => cos(9),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[1][12]\(9),
      O => \value_out_reg[11]_6\(9)
    );
\shifts[1][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(1),
      I1 => cos(10),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[1][12]\(10),
      O => \value_out_reg[11]_6\(10)
    );
\shifts[1][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(1),
      I1 => cos(11),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[1][12]\(11),
      O => \value_out_reg[11]_6\(11)
    );
\shifts[1][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(1),
      I1 => cos(0),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[1][12]\(0),
      O => \value_out_reg[11]_6\(0)
    );
\shifts[1][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(1),
      I1 => cos(1),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[1][12]\(1),
      O => \value_out_reg[11]_6\(1)
    );
\shifts[1][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(1),
      I1 => cos(2),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[1][12]\(2),
      O => \value_out_reg[11]_6\(2)
    );
\shifts[1][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(1),
      I1 => cos(3),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[1][12]\(3),
      O => \value_out_reg[11]_6\(3)
    );
\shifts[1][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(1),
      I1 => cos(4),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[1][12]\(4),
      O => \value_out_reg[11]_6\(4)
    );
\shifts[1][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(1),
      I1 => cos(5),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[1][12]\(5),
      O => \value_out_reg[11]_6\(5)
    );
\shifts[1][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(1),
      I1 => cos(6),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[1][12]\(6),
      O => \value_out_reg[11]_6\(6)
    );
\shifts[1][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(1),
      I1 => cos(7),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[1][12]\(7),
      O => \value_out_reg[11]_6\(7)
    );
\shifts[1][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(1),
      I1 => cos(8),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[1][12]\(8),
      O => \value_out_reg[11]_6\(8)
    );
\shifts[2][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(2),
      I1 => cos(8),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[2][13]\(8),
      O => \value_out_reg[11]_7\(8)
    );
\shifts[2][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(2),
      I1 => cos(9),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[2][13]\(9),
      O => \value_out_reg[11]_7\(9)
    );
\shifts[2][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(2),
      I1 => cos(10),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[2][13]\(10),
      O => \value_out_reg[11]_7\(10)
    );
\shifts[2][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(2),
      I1 => cos(11),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[2][13]\(11),
      O => \value_out_reg[11]_7\(11)
    );
\shifts[2][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(2),
      I1 => cos(0),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[2][13]\(0),
      O => \value_out_reg[11]_7\(0)
    );
\shifts[2][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(2),
      I1 => cos(1),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[2][13]\(1),
      O => \value_out_reg[11]_7\(1)
    );
\shifts[2][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(2),
      I1 => cos(2),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[2][13]\(2),
      O => \value_out_reg[11]_7\(2)
    );
\shifts[2][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(2),
      I1 => cos(3),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[2][13]\(3),
      O => \value_out_reg[11]_7\(3)
    );
\shifts[2][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(2),
      I1 => cos(4),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[2][13]\(4),
      O => \value_out_reg[11]_7\(4)
    );
\shifts[2][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(2),
      I1 => cos(5),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[2][13]\(5),
      O => \value_out_reg[11]_7\(5)
    );
\shifts[2][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(2),
      I1 => cos(6),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[2][13]\(6),
      O => \value_out_reg[11]_7\(6)
    );
\shifts[2][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(2),
      I1 => cos(7),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[2][13]\(7),
      O => \value_out_reg[11]_7\(7)
    );
\shifts[3][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(3),
      I1 => cos(7),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[3][14]\(7),
      O => \value_out_reg[11]_8\(7)
    );
\shifts[3][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(3),
      I1 => cos(8),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[3][14]\(8),
      O => \value_out_reg[11]_8\(8)
    );
\shifts[3][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(3),
      I1 => cos(9),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[3][14]\(9),
      O => \value_out_reg[11]_8\(9)
    );
\shifts[3][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(3),
      I1 => cos(10),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[3][14]\(10),
      O => \value_out_reg[11]_8\(10)
    );
\shifts[3][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(3),
      I1 => cos(11),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[3][14]\(11),
      O => \value_out_reg[11]_8\(11)
    );
\shifts[3][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(3),
      I1 => cos(0),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[3][14]\(0),
      O => \value_out_reg[11]_8\(0)
    );
\shifts[3][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(3),
      I1 => cos(1),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[3][14]\(1),
      O => \value_out_reg[11]_8\(1)
    );
\shifts[3][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(3),
      I1 => cos(2),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[3][14]\(2),
      O => \value_out_reg[11]_8\(2)
    );
\shifts[3][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(3),
      I1 => cos(3),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[3][14]\(3),
      O => \value_out_reg[11]_8\(3)
    );
\shifts[3][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(3),
      I1 => cos(4),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[3][14]\(4),
      O => \value_out_reg[11]_8\(4)
    );
\shifts[3][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(3),
      I1 => cos(5),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[3][14]\(5),
      O => \value_out_reg[11]_8\(5)
    );
\shifts[3][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(3),
      I1 => cos(6),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[3][14]\(6),
      O => \value_out_reg[11]_8\(6)
    );
\shifts[4][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(4),
      I1 => cos(6),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[4][15]\(6),
      O => \value_out_reg[11]_9\(6)
    );
\shifts[4][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(4),
      I1 => cos(7),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[4][15]\(7),
      O => \value_out_reg[11]_9\(7)
    );
\shifts[4][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(4),
      I1 => cos(8),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[4][15]\(8),
      O => \value_out_reg[11]_9\(8)
    );
\shifts[4][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(4),
      I1 => cos(9),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[4][15]\(9),
      O => \value_out_reg[11]_9\(9)
    );
\shifts[4][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(4),
      I1 => cos(10),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[4][15]\(10),
      O => \value_out_reg[11]_9\(10)
    );
\shifts[4][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(4),
      I1 => cos(11),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[4][15]\(11),
      O => \value_out_reg[11]_9\(11)
    );
\shifts[4][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(4),
      I1 => cos(0),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[4][15]\(0),
      O => \value_out_reg[11]_9\(0)
    );
\shifts[4][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(4),
      I1 => cos(1),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[4][15]\(1),
      O => \value_out_reg[11]_9\(1)
    );
\shifts[4][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(4),
      I1 => cos(2),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[4][15]\(2),
      O => \value_out_reg[11]_9\(2)
    );
\shifts[4][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(4),
      I1 => cos(3),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[4][15]\(3),
      O => \value_out_reg[11]_9\(3)
    );
\shifts[4][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(4),
      I1 => cos(4),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[4][15]\(4),
      O => \value_out_reg[11]_9\(4)
    );
\shifts[4][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(4),
      I1 => cos(5),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[4][15]\(5),
      O => \value_out_reg[11]_9\(5)
    );
\shifts[5][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(5),
      I1 => cos(5),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[5][16]\(5),
      O => \value_out_reg[11]_10\(5)
    );
\shifts[5][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(5),
      I1 => cos(6),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[5][16]\(6),
      O => \value_out_reg[11]_10\(6)
    );
\shifts[5][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(5),
      I1 => cos(7),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[5][16]\(7),
      O => \value_out_reg[11]_10\(7)
    );
\shifts[5][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(5),
      I1 => cos(8),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[5][16]\(8),
      O => \value_out_reg[11]_10\(8)
    );
\shifts[5][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(5),
      I1 => cos(9),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[5][16]\(9),
      O => \value_out_reg[11]_10\(9)
    );
\shifts[5][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(5),
      I1 => cos(10),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[5][16]\(10),
      O => \value_out_reg[11]_10\(10)
    );
\shifts[5][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(5),
      I1 => cos(11),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[5][16]\(11),
      O => \value_out_reg[11]_10\(11)
    );
\shifts[5][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(5),
      I1 => cos(0),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[5][16]\(0),
      O => \value_out_reg[11]_10\(0)
    );
\shifts[5][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(5),
      I1 => cos(1),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[5][16]\(1),
      O => \value_out_reg[11]_10\(1)
    );
\shifts[5][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(5),
      I1 => cos(2),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[5][16]\(2),
      O => \value_out_reg[11]_10\(2)
    );
\shifts[5][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(5),
      I1 => cos(3),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[5][16]\(3),
      O => \value_out_reg[11]_10\(3)
    );
\shifts[5][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(5),
      I1 => cos(4),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[5][16]\(4),
      O => \value_out_reg[11]_10\(4)
    );
\shifts[6][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(6),
      I1 => cos(4),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[6][17]\(4),
      O => \value_out_reg[11]_11\(4)
    );
\shifts[6][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(6),
      I1 => cos(5),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[6][17]\(5),
      O => \value_out_reg[11]_11\(5)
    );
\shifts[6][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(6),
      I1 => cos(6),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[6][17]\(6),
      O => \value_out_reg[11]_11\(6)
    );
\shifts[6][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(6),
      I1 => cos(7),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[6][17]\(7),
      O => \value_out_reg[11]_11\(7)
    );
\shifts[6][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(6),
      I1 => cos(8),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[6][17]\(8),
      O => \value_out_reg[11]_11\(8)
    );
\shifts[6][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(6),
      I1 => cos(9),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[6][17]\(9),
      O => \value_out_reg[11]_11\(9)
    );
\shifts[6][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(6),
      I1 => cos(10),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[6][17]\(10),
      O => \value_out_reg[11]_11\(10)
    );
\shifts[6][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(6),
      I1 => cos(11),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[6][17]\(11),
      O => \value_out_reg[11]_11\(11)
    );
\shifts[6][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(6),
      I1 => cos(0),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[6][17]\(0),
      O => \value_out_reg[11]_11\(0)
    );
\shifts[6][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(6),
      I1 => cos(1),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[6][17]\(1),
      O => \value_out_reg[11]_11\(1)
    );
\shifts[6][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(6),
      I1 => cos(2),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[6][17]\(2),
      O => \value_out_reg[11]_11\(2)
    );
\shifts[6][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(6),
      I1 => cos(3),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[6][17]\(3),
      O => \value_out_reg[11]_11\(3)
    );
\shifts[7][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(7),
      I1 => cos(3),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[7][18]\(3),
      O => \value_out_reg[11]_12\(3)
    );
\shifts[7][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(7),
      I1 => cos(4),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[7][18]\(4),
      O => \value_out_reg[11]_12\(4)
    );
\shifts[7][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(7),
      I1 => cos(5),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[7][18]\(5),
      O => \value_out_reg[11]_12\(5)
    );
\shifts[7][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(7),
      I1 => cos(6),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[7][18]\(6),
      O => \value_out_reg[11]_12\(6)
    );
\shifts[7][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(7),
      I1 => cos(7),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[7][18]\(7),
      O => \value_out_reg[11]_12\(7)
    );
\shifts[7][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(7),
      I1 => cos(8),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[7][18]\(8),
      O => \value_out_reg[11]_12\(8)
    );
\shifts[7][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(7),
      I1 => cos(9),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[7][18]\(9),
      O => \value_out_reg[11]_12\(9)
    );
\shifts[7][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(7),
      I1 => cos(10),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[7][18]\(10),
      O => \value_out_reg[11]_12\(10)
    );
\shifts[7][18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(7),
      I1 => cos(11),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[7][18]\(11),
      O => \value_out_reg[11]_12\(11)
    );
\shifts[7][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(7),
      I1 => cos(0),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[7][18]\(0),
      O => \value_out_reg[11]_12\(0)
    );
\shifts[7][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(7),
      I1 => cos(1),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[7][18]\(1),
      O => \value_out_reg[11]_12\(1)
    );
\shifts[7][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(7),
      I1 => cos(2),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[7][18]\(2),
      O => \value_out_reg[11]_12\(2)
    );
\shifts[8][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(8),
      I1 => cos(2),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[8][19]\(2),
      O => \value_out_reg[11]_1\(2)
    );
\shifts[8][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(8),
      I1 => cos(3),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[8][19]\(3),
      O => \value_out_reg[11]_1\(3)
    );
\shifts[8][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(8),
      I1 => cos(4),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[8][19]\(4),
      O => \value_out_reg[11]_1\(4)
    );
\shifts[8][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(8),
      I1 => cos(5),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[8][19]\(5),
      O => \value_out_reg[11]_1\(5)
    );
\shifts[8][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(8),
      I1 => cos(6),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[8][19]\(6),
      O => \value_out_reg[11]_1\(6)
    );
\shifts[8][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(8),
      I1 => cos(7),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[8][19]\(7),
      O => \value_out_reg[11]_1\(7)
    );
\shifts[8][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(8),
      I1 => cos(8),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[8][19]\(8),
      O => \value_out_reg[11]_1\(8)
    );
\shifts[8][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(8),
      I1 => cos(9),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[8][19]\(9),
      O => \value_out_reg[11]_1\(9)
    );
\shifts[8][18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(8),
      I1 => cos(10),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[8][19]\(10),
      O => \value_out_reg[11]_1\(10)
    );
\shifts[8][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(8),
      I1 => cos(11),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[8][19]\(11),
      O => \value_out_reg[11]_1\(11)
    );
\shifts[8][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(8),
      I1 => cos(0),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[8][19]\(0),
      O => \value_out_reg[11]_1\(0)
    );
\shifts[8][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(8),
      I1 => cos(1),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[8][19]\(1),
      O => \value_out_reg[11]_1\(1)
    );
\shifts[9][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(9),
      I1 => cos(1),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[9][20]\(1),
      O => \value_out_reg[11]_2\(1)
    );
\shifts[9][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(9),
      I1 => cos(2),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[9][20]\(2),
      O => \value_out_reg[11]_2\(2)
    );
\shifts[9][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(9),
      I1 => cos(3),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[9][20]\(3),
      O => \value_out_reg[11]_2\(3)
    );
\shifts[9][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(9),
      I1 => cos(4),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[9][20]\(4),
      O => \value_out_reg[11]_2\(4)
    );
\shifts[9][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(9),
      I1 => cos(5),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[9][20]\(5),
      O => \value_out_reg[11]_2\(5)
    );
\shifts[9][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(9),
      I1 => cos(6),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[9][20]\(6),
      O => \value_out_reg[11]_2\(6)
    );
\shifts[9][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(9),
      I1 => cos(7),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[9][20]\(7),
      O => \value_out_reg[11]_2\(7)
    );
\shifts[9][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(9),
      I1 => cos(8),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[9][20]\(8),
      O => \value_out_reg[11]_2\(8)
    );
\shifts[9][18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(9),
      I1 => cos(9),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[9][20]\(9),
      O => \value_out_reg[11]_2\(9)
    );
\shifts[9][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(9),
      I1 => cos(10),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[9][20]\(10),
      O => \value_out_reg[11]_2\(10)
    );
\shifts[9][20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(9),
      I1 => cos(11),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[9][20]\(11),
      O => \value_out_reg[11]_2\(11)
    );
\shifts[9][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(9),
      I1 => cos(0),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[9][20]\(0),
      O => \value_out_reg[11]_2\(0)
    );
val_0_20_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => val_0_20_carry_n_0,
      CO(2) => val_0_20_carry_n_1,
      CO(1) => val_0_20_carry_n_2,
      CO(0) => val_0_20_carry_n_3,
      CYINIT => '1',
      DI(3) => \val_9_reg_n_0_[12]\,
      DI(2) => \val_9_reg_n_0_[11]\,
      DI(1) => \val_9_reg_n_0_[10]\,
      DI(0) => \val_9_reg_n_0_[9]\,
      O(3) => val_0_20_carry_n_4,
      O(2) => val_0_20_carry_n_5,
      O(1) => val_0_20_carry_n_6,
      O(0) => NLW_val_0_20_carry_O_UNCONNECTED(0),
      S(3) => \val_0_20_carry_i_1__0_n_0\,
      S(2) => \val_0_20_carry_i_2__0_n_0\,
      S(1) => val_0_20_carry_i_3_n_0,
      S(0) => val_0_20_carry_i_4_n_0
    );
\val_0_20_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => val_0_20_carry_n_0,
      CO(3) => \val_0_20_carry__0_n_0\,
      CO(2) => \val_0_20_carry__0_n_1\,
      CO(1) => \val_0_20_carry__0_n_2\,
      CO(0) => \val_0_20_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \val_9_reg_n_0_[16]\,
      DI(2) => \val_9_reg_n_0_[15]\,
      DI(1) => \val_9_reg_n_0_[14]\,
      DI(0) => \val_9_reg_n_0_[13]\,
      O(3) => \val_0_20_carry__0_n_4\,
      O(2) => \val_0_20_carry__0_n_5\,
      O(1) => \val_0_20_carry__0_n_6\,
      O(0) => \val_0_20_carry__0_n_7\,
      S(3) => \val_0_20_carry__0_i_1__0_n_0\,
      S(2) => \val_0_20_carry__0_i_2__0_n_0\,
      S(1) => \val_0_20_carry__0_i_3__0_n_0\,
      S(0) => \val_0_20_carry__0_i_4__0_n_0\
    );
\val_0_20_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \val_9_reg_n_0_[14]\,
      I1 => \val_9_reg_n_0_[16]\,
      O => \val_0_20_carry__0_i_1__0_n_0\
    );
\val_0_20_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \val_9_reg_n_0_[13]\,
      I1 => \val_9_reg_n_0_[15]\,
      O => \val_0_20_carry__0_i_2__0_n_0\
    );
\val_0_20_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \val_9_reg_n_0_[12]\,
      I1 => \val_9_reg_n_0_[14]\,
      O => \val_0_20_carry__0_i_3__0_n_0\
    );
\val_0_20_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \val_9_reg_n_0_[11]\,
      I1 => \val_9_reg_n_0_[13]\,
      O => \val_0_20_carry__0_i_4__0_n_0\
    );
\val_0_20_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \val_0_20_carry__0_n_0\,
      CO(3) => \val_0_20_carry__1_n_0\,
      CO(2) => \val_0_20_carry__1_n_1\,
      CO(1) => \val_0_20_carry__1_n_2\,
      CO(0) => \val_0_20_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \val_9_reg_n_0_[18]\,
      DI(2) => \val_9_reg_n_0_[19]\,
      DI(1) => \val_9_reg_n_0_[18]\,
      DI(0) => \val_9_reg_n_0_[17]\,
      O(3) => \val_0_20_carry__1_n_4\,
      O(2) => \val_0_20_carry__1_n_5\,
      O(1) => \val_0_20_carry__1_n_6\,
      O(0) => \val_0_20_carry__1_n_7\,
      S(3) => \val_0_20_carry__1_i_1__0_n_0\,
      S(2) => \val_0_20_carry__1_i_2__0_n_0\,
      S(1) => \val_0_20_carry__1_i_3__0_n_0\,
      S(0) => \val_0_20_carry__1_i_4__0_n_0\
    );
\val_0_20_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \val_9_reg_n_0_[18]\,
      I1 => \val_9_reg_n_0_[21]\,
      O => \val_0_20_carry__1_i_1__0_n_0\
    );
\val_0_20_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \val_9_reg_n_0_[17]\,
      I1 => \val_9_reg_n_0_[19]\,
      O => \val_0_20_carry__1_i_2__0_n_0\
    );
\val_0_20_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \val_9_reg_n_0_[16]\,
      I1 => \val_9_reg_n_0_[18]\,
      O => \val_0_20_carry__1_i_3__0_n_0\
    );
\val_0_20_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \val_9_reg_n_0_[15]\,
      I1 => \val_9_reg_n_0_[17]\,
      O => \val_0_20_carry__1_i_4__0_n_0\
    );
\val_0_20_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \val_0_20_carry__1_n_0\,
      CO(3 downto 2) => \NLW_val_0_20_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \val_0_20_carry__2_n_2\,
      CO(0) => \val_0_20_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \val_9_reg_n_0_[21]\,
      DI(0) => \val_9_reg_n_0_[19]\,
      O(3) => \NLW_val_0_20_carry__2_O_UNCONNECTED\(3),
      O(2) => \val_0_20_carry__2_n_5\,
      O(1) => \val_0_20_carry__2_n_6\,
      O(0) => \val_0_20_carry__2_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \val_0_20_carry__2_i_1__0_n_0\,
      S(0) => \val_0_20_carry__2_i_2__0_n_0\
    );
\val_0_20_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \val_9_reg_n_0_[19]\,
      I1 => \val_9_reg_n_0_[21]\,
      O => \val_0_20_carry__2_i_1__0_n_0\
    );
\val_0_20_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \val_9_reg_n_0_[18]\,
      I1 => \val_9_reg_n_0_[19]\,
      O => \val_0_20_carry__2_i_2__0_n_0\
    );
\val_0_20_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \val_9_reg_n_0_[10]\,
      I1 => \val_9_reg_n_0_[12]\,
      O => \val_0_20_carry_i_1__0_n_0\
    );
\val_0_20_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \val_9_reg_n_0_[9]\,
      I1 => \val_9_reg_n_0_[11]\,
      O => \val_0_20_carry_i_2__0_n_0\
    );
val_0_20_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \val_9_reg_n_0_[10]\,
      O => val_0_20_carry_i_3_n_0
    );
val_0_20_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \val_9_reg_n_0_[9]\,
      O => val_0_20_carry_i_4_n_0
    );
\val_0_2_4_5[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_0_2_reg_n_0_[12]\,
      I1 => \val_4_5_reg_n_0_[12]\,
      O => \val_0_2_4_5[12]_i_2_n_0\
    );
\val_0_2_4_5[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_0_2_reg_n_0_[11]\,
      I1 => \val_4_5_reg_n_0_[11]\,
      O => \val_0_2_4_5[12]_i_3_n_0\
    );
\val_0_2_4_5[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_0_2_reg_n_0_[10]\,
      I1 => \val_4_5_reg_n_0_[10]\,
      O => \val_0_2_4_5[12]_i_4_n_0\
    );
\val_0_2_4_5[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_0_2_reg_n_0_[9]\,
      I1 => \val_4_5_reg_n_0_[9]\,
      O => \val_0_2_4_5[12]_i_5_n_0\
    );
\val_0_2_4_5[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_0_2_reg_n_0_[21]\,
      I1 => \val_4_5_reg_n_0_[21]\,
      O => \val_0_2_4_5[16]_i_2_n_0\
    );
\val_0_2_4_5[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_0_2_reg_n_0_[21]\,
      I1 => \val_4_5_reg_n_0_[15]\,
      O => \val_0_2_4_5[16]_i_3_n_0\
    );
\val_0_2_4_5[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_0_2_reg_n_0_[21]\,
      I1 => \val_4_5_reg_n_0_[14]\,
      O => \val_0_2_4_5[16]_i_4_n_0\
    );
\val_0_2_4_5[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_0_2_reg_n_0_[13]\,
      I1 => \val_4_5_reg_n_0_[13]\,
      O => \val_0_2_4_5[16]_i_5_n_0\
    );
\val_0_2_4_5[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_0_2_reg_n_0_[21]\,
      I1 => \val_4_5_reg_n_0_[21]\,
      O => \val_0_2_4_5[20]_i_2_n_0\
    );
\val_0_2_4_5[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_0_2_reg_n_0_[21]\,
      I1 => \val_4_5_reg_n_0_[21]\,
      O => \val_0_2_4_5[20]_i_3_n_0\
    );
\val_0_2_4_5[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_0_2_reg_n_0_[21]\,
      I1 => \val_4_5_reg_n_0_[21]\,
      O => \val_0_2_4_5[20]_i_4_n_0\
    );
\val_0_2_4_5[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_0_2_reg_n_0_[21]\,
      I1 => \val_4_5_reg_n_0_[21]\,
      O => \val_0_2_4_5[20]_i_5_n_0\
    );
\val_0_2_4_5[21]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_0_2_reg_n_0_[21]\,
      I1 => \val_4_5_reg_n_0_[21]\,
      O => \val_0_2_4_5[21]_i_2_n_0\
    );
\val_0_2_4_5[8]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_0_2_reg_n_0_[1]\,
      I1 => \val_4_5_reg_n_0_[3]\,
      O => \val_0_2_4_5[8]_i_10_n_0\
    );
\val_0_2_4_5[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_0_2_reg_n_0_[8]\,
      I1 => \val_4_5_reg_n_0_[8]\,
      O => \val_0_2_4_5[8]_i_3_n_0\
    );
\val_0_2_4_5[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_0_2_reg_n_0_[7]\,
      I1 => \val_4_5_reg_n_0_[7]\,
      O => \val_0_2_4_5[8]_i_4_n_0\
    );
\val_0_2_4_5[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_0_2_reg_n_0_[6]\,
      I1 => \val_4_5_reg_n_0_[6]\,
      O => \val_0_2_4_5[8]_i_5_n_0\
    );
\val_0_2_4_5[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_0_2_reg_n_0_[5]\,
      I1 => \val_4_5_reg_n_0_[5]\,
      O => \val_0_2_4_5[8]_i_6_n_0\
    );
\val_0_2_4_5[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_0_2_reg_n_0_[4]\,
      I1 => \val_4_5_reg_n_0_[4]\,
      O => \val_0_2_4_5[8]_i_7_n_0\
    );
\val_0_2_4_5[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_0_2_reg_n_0_[3]\,
      I1 => \val_4_5_reg_n_0_[3]\,
      O => \val_0_2_4_5[8]_i_8_n_0\
    );
\val_0_2_4_5[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_0_2_reg_n_0_[2]\,
      I1 => \val_4_5_reg_n_0_[3]\,
      O => \val_0_2_4_5[8]_i_9_n_0\
    );
\val_0_2_4_5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_0_2_4_5_reg[12]_i_1__0_n_6\,
      Q => \val_0_2_4_5_reg_n_0_[10]\,
      R => '0'
    );
\val_0_2_4_5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_0_2_4_5_reg[12]_i_1__0_n_5\,
      Q => \val_0_2_4_5_reg_n_0_[11]\,
      R => '0'
    );
\val_0_2_4_5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_0_2_4_5_reg[12]_i_1__0_n_4\,
      Q => \val_0_2_4_5_reg_n_0_[12]\,
      R => '0'
    );
\val_0_2_4_5_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \val_0_2_4_5_reg[8]_i_1__0_n_0\,
      CO(3) => \val_0_2_4_5_reg[12]_i_1__0_n_0\,
      CO(2) => \val_0_2_4_5_reg[12]_i_1__0_n_1\,
      CO(1) => \val_0_2_4_5_reg[12]_i_1__0_n_2\,
      CO(0) => \val_0_2_4_5_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \val_0_2_reg_n_0_[12]\,
      DI(2) => \val_0_2_reg_n_0_[11]\,
      DI(1) => \val_0_2_reg_n_0_[10]\,
      DI(0) => \val_0_2_reg_n_0_[9]\,
      O(3) => \val_0_2_4_5_reg[12]_i_1__0_n_4\,
      O(2) => \val_0_2_4_5_reg[12]_i_1__0_n_5\,
      O(1) => \val_0_2_4_5_reg[12]_i_1__0_n_6\,
      O(0) => \val_0_2_4_5_reg[12]_i_1__0_n_7\,
      S(3) => \val_0_2_4_5[12]_i_2_n_0\,
      S(2) => \val_0_2_4_5[12]_i_3_n_0\,
      S(1) => \val_0_2_4_5[12]_i_4_n_0\,
      S(0) => \val_0_2_4_5[12]_i_5_n_0\
    );
\val_0_2_4_5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_0_2_4_5_reg[16]_i_1__0_n_7\,
      Q => \val_0_2_4_5_reg_n_0_[13]\,
      R => '0'
    );
\val_0_2_4_5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_0_2_4_5_reg[16]_i_1__0_n_6\,
      Q => \val_0_2_4_5_reg_n_0_[14]\,
      R => '0'
    );
\val_0_2_4_5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_0_2_4_5_reg[16]_i_1__0_n_5\,
      Q => \val_0_2_4_5_reg_n_0_[15]\,
      R => '0'
    );
\val_0_2_4_5_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_0_2_4_5_reg[16]_i_1__0_n_4\,
      Q => \val_0_2_4_5_reg_n_0_[16]\,
      R => '0'
    );
\val_0_2_4_5_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \val_0_2_4_5_reg[12]_i_1__0_n_0\,
      CO(3) => \val_0_2_4_5_reg[16]_i_1__0_n_0\,
      CO(2) => \val_0_2_4_5_reg[16]_i_1__0_n_1\,
      CO(1) => \val_0_2_4_5_reg[16]_i_1__0_n_2\,
      CO(0) => \val_0_2_4_5_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \val_0_2_reg_n_0_[21]\,
      DI(2) => \val_0_2_reg_n_0_[21]\,
      DI(1) => \val_0_2_reg_n_0_[21]\,
      DI(0) => \val_0_2_reg_n_0_[13]\,
      O(3) => \val_0_2_4_5_reg[16]_i_1__0_n_4\,
      O(2) => \val_0_2_4_5_reg[16]_i_1__0_n_5\,
      O(1) => \val_0_2_4_5_reg[16]_i_1__0_n_6\,
      O(0) => \val_0_2_4_5_reg[16]_i_1__0_n_7\,
      S(3) => \val_0_2_4_5[16]_i_2_n_0\,
      S(2) => \val_0_2_4_5[16]_i_3_n_0\,
      S(1) => \val_0_2_4_5[16]_i_4_n_0\,
      S(0) => \val_0_2_4_5[16]_i_5_n_0\
    );
\val_0_2_4_5_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_0_2_4_5_reg[20]_i_1__0_n_7\,
      Q => \val_0_2_4_5_reg_n_0_[17]\,
      R => '0'
    );
\val_0_2_4_5_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_0_2_4_5_reg[20]_i_1__0_n_6\,
      Q => \val_0_2_4_5_reg_n_0_[18]\,
      R => '0'
    );
\val_0_2_4_5_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_0_2_4_5_reg[20]_i_1__0_n_5\,
      Q => \val_0_2_4_5_reg_n_0_[19]\,
      R => '0'
    );
\val_0_2_4_5_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_0_2_4_5_reg[20]_i_1__0_n_4\,
      Q => \val_0_2_4_5_reg_n_0_[20]\,
      R => '0'
    );
\val_0_2_4_5_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \val_0_2_4_5_reg[16]_i_1__0_n_0\,
      CO(3) => \val_0_2_4_5_reg[20]_i_1__0_n_0\,
      CO(2) => \val_0_2_4_5_reg[20]_i_1__0_n_1\,
      CO(1) => \val_0_2_4_5_reg[20]_i_1__0_n_2\,
      CO(0) => \val_0_2_4_5_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \val_0_2_reg_n_0_[21]\,
      DI(2) => \val_0_2_reg_n_0_[21]\,
      DI(1) => \val_0_2_reg_n_0_[21]\,
      DI(0) => \val_0_2_reg_n_0_[21]\,
      O(3) => \val_0_2_4_5_reg[20]_i_1__0_n_4\,
      O(2) => \val_0_2_4_5_reg[20]_i_1__0_n_5\,
      O(1) => \val_0_2_4_5_reg[20]_i_1__0_n_6\,
      O(0) => \val_0_2_4_5_reg[20]_i_1__0_n_7\,
      S(3) => \val_0_2_4_5[20]_i_2_n_0\,
      S(2) => \val_0_2_4_5[20]_i_3_n_0\,
      S(1) => \val_0_2_4_5[20]_i_4_n_0\,
      S(0) => \val_0_2_4_5[20]_i_5_n_0\
    );
\val_0_2_4_5_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_0_2_4_5_reg[21]_i_1__0_n_7\,
      Q => \val_0_2_4_5_reg_n_0_[21]\,
      R => '0'
    );
\val_0_2_4_5_reg[21]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \val_0_2_4_5_reg[20]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_val_0_2_4_5_reg[21]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_val_0_2_4_5_reg[21]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \val_0_2_4_5_reg[21]_i_1__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \val_0_2_4_5[21]_i_2_n_0\
    );
\val_0_2_4_5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_0_2_4_5_reg[8]_i_1__0_n_5\,
      Q => \val_0_2_4_5_reg_n_0_[7]\,
      R => '0'
    );
\val_0_2_4_5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_0_2_4_5_reg[8]_i_1__0_n_4\,
      Q => \val_0_2_4_5_reg_n_0_[8]\,
      R => '0'
    );
\val_0_2_4_5_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \val_0_2_4_5_reg[8]_i_2__0_n_0\,
      CO(3) => \val_0_2_4_5_reg[8]_i_1__0_n_0\,
      CO(2) => \val_0_2_4_5_reg[8]_i_1__0_n_1\,
      CO(1) => \val_0_2_4_5_reg[8]_i_1__0_n_2\,
      CO(0) => \val_0_2_4_5_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \val_0_2_reg_n_0_[8]\,
      DI(2) => \val_0_2_reg_n_0_[7]\,
      DI(1) => \val_0_2_reg_n_0_[6]\,
      DI(0) => \val_0_2_reg_n_0_[5]\,
      O(3) => \val_0_2_4_5_reg[8]_i_1__0_n_4\,
      O(2) => \val_0_2_4_5_reg[8]_i_1__0_n_5\,
      O(1 downto 0) => \NLW_val_0_2_4_5_reg[8]_i_1__0_O_UNCONNECTED\(1 downto 0),
      S(3) => \val_0_2_4_5[8]_i_3_n_0\,
      S(2) => \val_0_2_4_5[8]_i_4_n_0\,
      S(1) => \val_0_2_4_5[8]_i_5_n_0\,
      S(0) => \val_0_2_4_5[8]_i_6_n_0\
    );
\val_0_2_4_5_reg[8]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \val_0_2_4_5_reg[8]_i_2__0_n_0\,
      CO(2) => \val_0_2_4_5_reg[8]_i_2__0_n_1\,
      CO(1) => \val_0_2_4_5_reg[8]_i_2__0_n_2\,
      CO(0) => \val_0_2_4_5_reg[8]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \val_0_2_reg_n_0_[4]\,
      DI(2) => \val_0_2_reg_n_0_[3]\,
      DI(1) => \val_0_2_reg_n_0_[2]\,
      DI(0) => \val_0_2_reg_n_0_[1]\,
      O(3 downto 0) => \NLW_val_0_2_4_5_reg[8]_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \val_0_2_4_5[8]_i_7_n_0\,
      S(2) => \val_0_2_4_5[8]_i_8_n_0\,
      S(1) => \val_0_2_4_5[8]_i_9_n_0\,
      S(0) => \val_0_2_4_5[8]_i_10_n_0\
    );
\val_0_2_4_5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_0_2_4_5_reg[12]_i_1__0_n_7\,
      Q => \val_0_2_4_5_reg_n_0_[9]\,
      R => '0'
    );
\val_0_2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_0_20_carry__1_n_5\,
      Q => \val_0_2_reg_n_0_[10]\,
      R => '0'
    );
\val_0_2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_0_20_carry__1_n_4\,
      Q => \val_0_2_reg_n_0_[11]\,
      R => '0'
    );
\val_0_2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_0_20_carry__2_n_7\,
      Q => \val_0_2_reg_n_0_[12]\,
      R => '0'
    );
\val_0_2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_0_20_carry__2_n_6\,
      Q => \val_0_2_reg_n_0_[13]\,
      R => '0'
    );
\val_0_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_0_20_carry_n_6,
      Q => \val_0_2_reg_n_0_[1]\,
      R => '0'
    );
\val_0_2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_0_20_carry__2_n_5\,
      Q => \val_0_2_reg_n_0_[21]\,
      R => '0'
    );
\val_0_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_0_20_carry_n_5,
      Q => \val_0_2_reg_n_0_[2]\,
      R => '0'
    );
\val_0_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_0_20_carry_n_4,
      Q => \val_0_2_reg_n_0_[3]\,
      R => '0'
    );
\val_0_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_0_20_carry__0_n_7\,
      Q => \val_0_2_reg_n_0_[4]\,
      R => '0'
    );
\val_0_2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_0_20_carry__0_n_6\,
      Q => \val_0_2_reg_n_0_[5]\,
      R => '0'
    );
\val_0_2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_0_20_carry__0_n_5\,
      Q => \val_0_2_reg_n_0_[6]\,
      R => '0'
    );
\val_0_2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_0_20_carry__0_n_4\,
      Q => \val_0_2_reg_n_0_[7]\,
      R => '0'
    );
\val_0_2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_0_20_carry__1_n_7\,
      Q => \val_0_2_reg_n_0_[8]\,
      R => '0'
    );
\val_0_2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_0_20_carry__1_n_6\,
      Q => \val_0_2_reg_n_0_[9]\,
      R => '0'
    );
val_4_50_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => val_4_50_carry_n_0,
      CO(2) => val_4_50_carry_n_1,
      CO(1) => val_4_50_carry_n_2,
      CO(0) => val_4_50_carry_n_3,
      CYINIT => '1',
      DI(3) => \val_9_reg_n_0_[10]\,
      DI(2) => \val_9_reg_n_0_[9]\,
      DI(1 downto 0) => B"00",
      O(3) => val_4_50_carry_n_4,
      O(2) => val_4_50_carry_n_5,
      O(1) => val_4_50_carry_n_6,
      O(0) => NLW_val_4_50_carry_O_UNCONNECTED(0),
      S(3) => \val_4_50_carry_i_1__0_n_0\,
      S(2) => val_4_50_carry_i_2_n_0,
      S(1 downto 0) => B"11"
    );
\val_4_50_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => val_4_50_carry_n_0,
      CO(3) => \val_4_50_carry__0_n_0\,
      CO(2) => \val_4_50_carry__0_n_1\,
      CO(1) => \val_4_50_carry__0_n_2\,
      CO(0) => \val_4_50_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \val_9_reg_n_0_[14]\,
      DI(2) => \val_9_reg_n_0_[13]\,
      DI(1) => \val_9_reg_n_0_[12]\,
      DI(0) => \val_9_reg_n_0_[11]\,
      O(3) => \val_4_50_carry__0_n_4\,
      O(2) => \val_4_50_carry__0_n_5\,
      O(1) => \val_4_50_carry__0_n_6\,
      O(0) => \val_4_50_carry__0_n_7\,
      S(3) => \val_4_50_carry__0_i_1__0_n_0\,
      S(2) => \val_4_50_carry__0_i_2__0_n_0\,
      S(1) => \val_4_50_carry__0_i_3__0_n_0\,
      S(0) => \val_4_50_carry__0_i_4__0_n_0\
    );
\val_4_50_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \val_9_reg_n_0_[14]\,
      I1 => \val_9_reg_n_0_[13]\,
      O => \val_4_50_carry__0_i_1__0_n_0\
    );
\val_4_50_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \val_9_reg_n_0_[13]\,
      I1 => \val_9_reg_n_0_[12]\,
      O => \val_4_50_carry__0_i_2__0_n_0\
    );
\val_4_50_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \val_9_reg_n_0_[12]\,
      I1 => \val_9_reg_n_0_[11]\,
      O => \val_4_50_carry__0_i_3__0_n_0\
    );
\val_4_50_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \val_9_reg_n_0_[11]\,
      I1 => \val_9_reg_n_0_[10]\,
      O => \val_4_50_carry__0_i_4__0_n_0\
    );
\val_4_50_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \val_4_50_carry__0_n_0\,
      CO(3) => \val_4_50_carry__1_n_0\,
      CO(2) => \val_4_50_carry__1_n_1\,
      CO(1) => \val_4_50_carry__1_n_2\,
      CO(0) => \val_4_50_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \val_9_reg_n_0_[18]\,
      DI(2) => \val_9_reg_n_0_[17]\,
      DI(1) => \val_9_reg_n_0_[16]\,
      DI(0) => \val_9_reg_n_0_[15]\,
      O(3) => \val_4_50_carry__1_n_4\,
      O(2) => \val_4_50_carry__1_n_5\,
      O(1) => \val_4_50_carry__1_n_6\,
      O(0) => \val_4_50_carry__1_n_7\,
      S(3) => \val_4_50_carry__1_i_1__0_n_0\,
      S(2) => \val_4_50_carry__1_i_2__0_n_0\,
      S(1) => \val_4_50_carry__1_i_3__0_n_0\,
      S(0) => \val_4_50_carry__1_i_4__0_n_0\
    );
\val_4_50_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \val_9_reg_n_0_[18]\,
      I1 => \val_9_reg_n_0_[17]\,
      O => \val_4_50_carry__1_i_1__0_n_0\
    );
\val_4_50_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \val_9_reg_n_0_[17]\,
      I1 => \val_9_reg_n_0_[16]\,
      O => \val_4_50_carry__1_i_2__0_n_0\
    );
\val_4_50_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \val_9_reg_n_0_[16]\,
      I1 => \val_9_reg_n_0_[15]\,
      O => \val_4_50_carry__1_i_3__0_n_0\
    );
\val_4_50_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \val_9_reg_n_0_[15]\,
      I1 => \val_9_reg_n_0_[14]\,
      O => \val_4_50_carry__1_i_4__0_n_0\
    );
\val_4_50_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \val_4_50_carry__1_n_0\,
      CO(3 downto 2) => \NLW_val_4_50_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \val_4_50_carry__2_n_2\,
      CO(0) => \val_4_50_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \val_9_reg_n_0_[21]\,
      DI(0) => \val_9_reg_n_0_[19]\,
      O(3) => \NLW_val_4_50_carry__2_O_UNCONNECTED\(3),
      O(2) => \val_4_50_carry__2_n_5\,
      O(1) => \val_4_50_carry__2_n_6\,
      O(0) => \val_4_50_carry__2_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \val_4_50_carry__2_i_1__0_n_0\,
      S(0) => \val_4_50_carry__2_i_2__0_n_0\
    );
\val_4_50_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \val_9_reg_n_0_[19]\,
      I1 => \val_9_reg_n_0_[21]\,
      O => \val_4_50_carry__2_i_1__0_n_0\
    );
\val_4_50_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \val_9_reg_n_0_[19]\,
      I1 => \val_9_reg_n_0_[18]\,
      O => \val_4_50_carry__2_i_2__0_n_0\
    );
\val_4_50_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \val_9_reg_n_0_[10]\,
      I1 => \val_9_reg_n_0_[9]\,
      O => \val_4_50_carry_i_1__0_n_0\
    );
val_4_50_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \val_9_reg_n_0_[9]\,
      O => val_4_50_carry_i_2_n_0
    );
\val_4_5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_4_50_carry__1_n_7\,
      Q => \val_4_5_reg_n_0_[10]\,
      R => '0'
    );
\val_4_5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_4_50_carry__1_n_6\,
      Q => \val_4_5_reg_n_0_[11]\,
      R => '0'
    );
\val_4_5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_4_50_carry__1_n_5\,
      Q => \val_4_5_reg_n_0_[12]\,
      R => '0'
    );
\val_4_5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_4_50_carry__1_n_4\,
      Q => \val_4_5_reg_n_0_[13]\,
      R => '0'
    );
\val_4_5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_4_50_carry__2_n_7\,
      Q => \val_4_5_reg_n_0_[14]\,
      R => '0'
    );
\val_4_5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_4_50_carry__2_n_6\,
      Q => \val_4_5_reg_n_0_[15]\,
      R => '0'
    );
\val_4_5_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_4_50_carry__2_n_5\,
      Q => \val_4_5_reg_n_0_[21]\,
      R => '0'
    );
\val_4_5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_4_50_carry_n_6,
      Q => \val_4_5_reg_n_0_[3]\,
      R => '0'
    );
\val_4_5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_4_50_carry_n_5,
      Q => \val_4_5_reg_n_0_[4]\,
      R => '0'
    );
\val_4_5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_4_50_carry_n_4,
      Q => \val_4_5_reg_n_0_[5]\,
      R => '0'
    );
\val_4_5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_4_50_carry__0_n_7\,
      Q => \val_4_5_reg_n_0_[6]\,
      R => '0'
    );
\val_4_5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_4_50_carry__0_n_6\,
      Q => \val_4_5_reg_n_0_[7]\,
      R => '0'
    );
\val_4_5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_4_50_carry__0_n_5\,
      Q => \val_4_5_reg_n_0_[8]\,
      R => '0'
    );
\val_4_5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_4_50_carry__0_n_4\,
      Q => \val_4_5_reg_n_0_[9]\,
      R => '0'
    );
\val_7_9[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_9_reg_n_0_[14]\,
      I1 => \val_9_reg_n_0_[12]\,
      O => \val_7_9[12]_i_2_n_0\
    );
\val_7_9[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_9_reg_n_0_[13]\,
      I1 => \val_9_reg_n_0_[11]\,
      O => \val_7_9[12]_i_3_n_0\
    );
\val_7_9[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_9_reg_n_0_[12]\,
      I1 => \val_9_reg_n_0_[10]\,
      O => \val_7_9[12]_i_4_n_0\
    );
\val_7_9[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_9_reg_n_0_[11]\,
      I1 => \val_9_reg_n_0_[9]\,
      O => \val_7_9[12]_i_5_n_0\
    );
\val_7_9[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_9_reg_n_0_[18]\,
      I1 => \val_9_reg_n_0_[16]\,
      O => \val_7_9[16]_i_2_n_0\
    );
\val_7_9[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_9_reg_n_0_[17]\,
      I1 => \val_9_reg_n_0_[15]\,
      O => \val_7_9[16]_i_3_n_0\
    );
\val_7_9[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_9_reg_n_0_[16]\,
      I1 => \val_9_reg_n_0_[14]\,
      O => \val_7_9[16]_i_4_n_0\
    );
\val_7_9[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_9_reg_n_0_[15]\,
      I1 => \val_9_reg_n_0_[13]\,
      O => \val_7_9[16]_i_5_n_0\
    );
\val_7_9[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_9_reg_n_0_[21]\,
      I1 => \val_9_reg_n_0_[19]\,
      O => \val_7_9[20]_i_2_n_0\
    );
\val_7_9[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_9_reg_n_0_[21]\,
      I1 => \val_9_reg_n_0_[18]\,
      O => \val_7_9[20]_i_3_n_0\
    );
\val_7_9[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_9_reg_n_0_[19]\,
      I1 => \val_9_reg_n_0_[17]\,
      O => \val_7_9[20]_i_4_n_0\
    );
\val_7_9[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_9_reg_n_0_[11]\,
      I1 => \val_9_reg_n_0_[9]\,
      O => \val_7_9[9]_i_1_n_0\
    );
\val_7_9_d_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_7_9_reg_n_0_[10]\,
      Q => \val_7_9_d_reg_n_0_[10]\,
      R => '0'
    );
\val_7_9_d_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_7_9_reg_n_0_[11]\,
      Q => \val_7_9_d_reg_n_0_[11]\,
      R => '0'
    );
\val_7_9_d_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_7_9_reg_n_0_[12]\,
      Q => \val_7_9_d_reg_n_0_[12]\,
      R => '0'
    );
\val_7_9_d_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_7_9_reg_n_0_[13]\,
      Q => \val_7_9_d_reg_n_0_[13]\,
      R => '0'
    );
\val_7_9_d_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_7_9_reg_n_0_[14]\,
      Q => \val_7_9_d_reg_n_0_[14]\,
      R => '0'
    );
\val_7_9_d_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_7_9_reg_n_0_[15]\,
      Q => \val_7_9_d_reg_n_0_[15]\,
      R => '0'
    );
\val_7_9_d_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_7_9_reg_n_0_[16]\,
      Q => \val_7_9_d_reg_n_0_[16]\,
      R => '0'
    );
\val_7_9_d_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_7_9_reg_n_0_[17]\,
      Q => \val_7_9_d_reg_n_0_[17]\,
      R => '0'
    );
\val_7_9_d_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_7_9_reg_n_0_[18]\,
      Q => \val_7_9_d_reg_n_0_[18]\,
      R => '0'
    );
\val_7_9_d_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_7_9_reg_n_0_[19]\,
      Q => \val_7_9_d_reg_n_0_[19]\,
      R => '0'
    );
\val_7_9_d_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_7_9_reg_n_0_[20]\,
      Q => \val_7_9_d_reg_n_0_[20]\,
      R => '0'
    );
\val_7_9_d_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_7_9_reg_n_0_[21]\,
      Q => \val_7_9_d_reg_n_0_[21]\,
      R => '0'
    );
\val_7_9_d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_7_9_reg_n_0_[7]\,
      Q => \val_7_9_d_reg_n_0_[7]\,
      R => '0'
    );
\val_7_9_d_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_7_9_reg_n_0_[8]\,
      Q => \val_7_9_d_reg_n_0_[8]\,
      R => '0'
    );
\val_7_9_d_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_7_9_reg_n_0_[9]\,
      Q => \val_7_9_d_reg_n_0_[9]\,
      R => '0'
    );
\val_7_9_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_7_9_reg[12]_i_1__0_n_6\,
      Q => \val_7_9_reg_n_0_[10]\,
      R => '0'
    );
\val_7_9_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_7_9_reg[12]_i_1__0_n_5\,
      Q => \val_7_9_reg_n_0_[11]\,
      R => '0'
    );
\val_7_9_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_7_9_reg[12]_i_1__0_n_4\,
      Q => \val_7_9_reg_n_0_[12]\,
      R => '0'
    );
\val_7_9_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \val_7_9_reg[12]_i_1__0_n_0\,
      CO(2) => \val_7_9_reg[12]_i_1__0_n_1\,
      CO(1) => \val_7_9_reg[12]_i_1__0_n_2\,
      CO(0) => \val_7_9_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \val_9_reg_n_0_[14]\,
      DI(2) => \val_9_reg_n_0_[13]\,
      DI(1) => \val_9_reg_n_0_[12]\,
      DI(0) => \val_9_reg_n_0_[11]\,
      O(3) => \val_7_9_reg[12]_i_1__0_n_4\,
      O(2) => \val_7_9_reg[12]_i_1__0_n_5\,
      O(1) => \val_7_9_reg[12]_i_1__0_n_6\,
      O(0) => \NLW_val_7_9_reg[12]_i_1__0_O_UNCONNECTED\(0),
      S(3) => \val_7_9[12]_i_2_n_0\,
      S(2) => \val_7_9[12]_i_3_n_0\,
      S(1) => \val_7_9[12]_i_4_n_0\,
      S(0) => \val_7_9[12]_i_5_n_0\
    );
\val_7_9_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_7_9_reg[16]_i_1__0_n_7\,
      Q => \val_7_9_reg_n_0_[13]\,
      R => '0'
    );
\val_7_9_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_7_9_reg[16]_i_1__0_n_6\,
      Q => \val_7_9_reg_n_0_[14]\,
      R => '0'
    );
\val_7_9_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_7_9_reg[16]_i_1__0_n_5\,
      Q => \val_7_9_reg_n_0_[15]\,
      R => '0'
    );
\val_7_9_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_7_9_reg[16]_i_1__0_n_4\,
      Q => \val_7_9_reg_n_0_[16]\,
      R => '0'
    );
\val_7_9_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \val_7_9_reg[12]_i_1__0_n_0\,
      CO(3) => \val_7_9_reg[16]_i_1__0_n_0\,
      CO(2) => \val_7_9_reg[16]_i_1__0_n_1\,
      CO(1) => \val_7_9_reg[16]_i_1__0_n_2\,
      CO(0) => \val_7_9_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \val_9_reg_n_0_[18]\,
      DI(2) => \val_9_reg_n_0_[17]\,
      DI(1) => \val_9_reg_n_0_[16]\,
      DI(0) => \val_9_reg_n_0_[15]\,
      O(3) => \val_7_9_reg[16]_i_1__0_n_4\,
      O(2) => \val_7_9_reg[16]_i_1__0_n_5\,
      O(1) => \val_7_9_reg[16]_i_1__0_n_6\,
      O(0) => \val_7_9_reg[16]_i_1__0_n_7\,
      S(3) => \val_7_9[16]_i_2_n_0\,
      S(2) => \val_7_9[16]_i_3_n_0\,
      S(1) => \val_7_9[16]_i_4_n_0\,
      S(0) => \val_7_9[16]_i_5_n_0\
    );
\val_7_9_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_7_9_reg[20]_i_1__0_n_7\,
      Q => \val_7_9_reg_n_0_[17]\,
      R => '0'
    );
\val_7_9_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_7_9_reg[20]_i_1__0_n_6\,
      Q => \val_7_9_reg_n_0_[18]\,
      R => '0'
    );
\val_7_9_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_7_9_reg[20]_i_1__0_n_5\,
      Q => \val_7_9_reg_n_0_[19]\,
      R => '0'
    );
\val_7_9_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_7_9_reg[20]_i_1__0_n_0\,
      Q => \val_7_9_reg_n_0_[20]\,
      R => '0'
    );
\val_7_9_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \val_7_9_reg[16]_i_1__0_n_0\,
      CO(3) => \val_7_9_reg[20]_i_1__0_n_0\,
      CO(2) => \NLW_val_7_9_reg[20]_i_1__0_CO_UNCONNECTED\(2),
      CO(1) => \val_7_9_reg[20]_i_1__0_n_2\,
      CO(0) => \val_7_9_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \val_9_reg_n_0_[21]\,
      DI(1) => \val_9_reg_n_0_[21]\,
      DI(0) => \val_9_reg_n_0_[19]\,
      O(3) => \NLW_val_7_9_reg[20]_i_1__0_O_UNCONNECTED\(3),
      O(2) => \val_7_9_reg[20]_i_1__0_n_5\,
      O(1) => \val_7_9_reg[20]_i_1__0_n_6\,
      O(0) => \val_7_9_reg[20]_i_1__0_n_7\,
      S(3) => '1',
      S(2) => \val_7_9[20]_i_2_n_0\,
      S(1) => \val_7_9[20]_i_3_n_0\,
      S(0) => \val_7_9[20]_i_4_n_0\
    );
\val_7_9_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_9_reg_n_0_[21]\,
      Q => \val_7_9_reg_n_0_[21]\,
      R => '0'
    );
\val_7_9_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_9_reg_n_0_[9]\,
      Q => \val_7_9_reg_n_0_[7]\,
      R => '0'
    );
\val_7_9_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_9_reg_n_0_[10]\,
      Q => \val_7_9_reg_n_0_[8]\,
      R => '0'
    );
\val_7_9_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_7_9[9]_i_1_n_0\,
      Q => \val_7_9_reg_n_0_[9]\,
      R => '0'
    );
\val_9_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_9_reg[21]_0\(1),
      Q => \val_9_reg_n_0_[10]\,
      R => '0'
    );
\val_9_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_9_reg[21]_0\(2),
      Q => \val_9_reg_n_0_[11]\,
      R => '0'
    );
\val_9_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_9_reg[21]_0\(3),
      Q => \val_9_reg_n_0_[12]\,
      R => '0'
    );
\val_9_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_9_reg[21]_0\(4),
      Q => \val_9_reg_n_0_[13]\,
      R => '0'
    );
\val_9_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_9_reg[21]_0\(5),
      Q => \val_9_reg_n_0_[14]\,
      R => '0'
    );
\val_9_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_9_reg[21]_0\(6),
      Q => \val_9_reg_n_0_[15]\,
      R => '0'
    );
\val_9_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_9_reg[21]_0\(7),
      Q => \val_9_reg_n_0_[16]\,
      R => '0'
    );
\val_9_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_9_reg[21]_0\(8),
      Q => \val_9_reg_n_0_[17]\,
      R => '0'
    );
\val_9_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_9_reg[21]_0\(9),
      Q => \val_9_reg_n_0_[18]\,
      R => '0'
    );
\val_9_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_9_reg[21]_0\(10),
      Q => \val_9_reg_n_0_[19]\,
      R => '0'
    );
\val_9_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_9_reg[21]_0\(11),
      Q => \val_9_reg_n_0_[21]\,
      R => '0'
    );
\val_9_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_9_reg[21]_0\(0),
      Q => \val_9_reg_n_0_[9]\,
      R => '0'
    );
value_out1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => value_out1_carry_n_0,
      CO(2) => value_out1_carry_n_1,
      CO(1) => value_out1_carry_n_2,
      CO(0) => value_out1_carry_n_3,
      CYINIT => '0',
      DI(3) => \val_0_2_4_5_reg_n_0_[10]\,
      DI(2) => \val_0_2_4_5_reg_n_0_[9]\,
      DI(1) => \val_0_2_4_5_reg_n_0_[8]\,
      DI(0) => \val_0_2_4_5_reg_n_0_[7]\,
      O(3) => value_out1_carry_n_4,
      O(2 downto 0) => NLW_value_out1_carry_O_UNCONNECTED(2 downto 0),
      S(3) => \value_out1_carry_i_1__0_n_0\,
      S(2) => \value_out1_carry_i_2__0_n_0\,
      S(1) => \value_out1_carry_i_3__0_n_0\,
      S(0) => \value_out1_carry_i_4__0_n_0\
    );
\value_out1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => value_out1_carry_n_0,
      CO(3) => \value_out1_carry__0_n_0\,
      CO(2) => \value_out1_carry__0_n_1\,
      CO(1) => \value_out1_carry__0_n_2\,
      CO(0) => \value_out1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \val_0_2_4_5_reg_n_0_[14]\,
      DI(2) => \val_0_2_4_5_reg_n_0_[13]\,
      DI(1) => \val_0_2_4_5_reg_n_0_[12]\,
      DI(0) => \val_0_2_4_5_reg_n_0_[11]\,
      O(3) => \value_out1_carry__0_n_4\,
      O(2) => \value_out1_carry__0_n_5\,
      O(1) => \value_out1_carry__0_n_6\,
      O(0) => \value_out1_carry__0_n_7\,
      S(3) => \value_out1_carry__0_i_1__0_n_0\,
      S(2) => \value_out1_carry__0_i_2__0_n_0\,
      S(1) => \value_out1_carry__0_i_3__0_n_0\,
      S(0) => \value_out1_carry__0_i_4__0_n_0\
    );
\value_out1_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_0_2_4_5_reg_n_0_[14]\,
      I1 => \val_7_9_d_reg_n_0_[14]\,
      O => \value_out1_carry__0_i_1__0_n_0\
    );
\value_out1_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_0_2_4_5_reg_n_0_[13]\,
      I1 => \val_7_9_d_reg_n_0_[13]\,
      O => \value_out1_carry__0_i_2__0_n_0\
    );
\value_out1_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_0_2_4_5_reg_n_0_[12]\,
      I1 => \val_7_9_d_reg_n_0_[12]\,
      O => \value_out1_carry__0_i_3__0_n_0\
    );
\value_out1_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_0_2_4_5_reg_n_0_[11]\,
      I1 => \val_7_9_d_reg_n_0_[11]\,
      O => \value_out1_carry__0_i_4__0_n_0\
    );
\value_out1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \value_out1_carry__0_n_0\,
      CO(3) => \value_out1_carry__1_n_0\,
      CO(2) => \value_out1_carry__1_n_1\,
      CO(1) => \value_out1_carry__1_n_2\,
      CO(0) => \value_out1_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \val_0_2_4_5_reg_n_0_[18]\,
      DI(2) => \val_0_2_4_5_reg_n_0_[17]\,
      DI(1) => \val_0_2_4_5_reg_n_0_[16]\,
      DI(0) => \val_0_2_4_5_reg_n_0_[15]\,
      O(3) => \value_out1_carry__1_n_4\,
      O(2) => \value_out1_carry__1_n_5\,
      O(1) => \value_out1_carry__1_n_6\,
      O(0) => \value_out1_carry__1_n_7\,
      S(3) => \value_out1_carry__1_i_1__0_n_0\,
      S(2) => \value_out1_carry__1_i_2__0_n_0\,
      S(1) => \value_out1_carry__1_i_3__0_n_0\,
      S(0) => \value_out1_carry__1_i_4__0_n_0\
    );
\value_out1_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_0_2_4_5_reg_n_0_[18]\,
      I1 => \val_7_9_d_reg_n_0_[18]\,
      O => \value_out1_carry__1_i_1__0_n_0\
    );
\value_out1_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_0_2_4_5_reg_n_0_[17]\,
      I1 => \val_7_9_d_reg_n_0_[17]\,
      O => \value_out1_carry__1_i_2__0_n_0\
    );
\value_out1_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_0_2_4_5_reg_n_0_[16]\,
      I1 => \val_7_9_d_reg_n_0_[16]\,
      O => \value_out1_carry__1_i_3__0_n_0\
    );
\value_out1_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_0_2_4_5_reg_n_0_[15]\,
      I1 => \val_7_9_d_reg_n_0_[15]\,
      O => \value_out1_carry__1_i_4__0_n_0\
    );
\value_out1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \value_out1_carry__1_n_0\,
      CO(3 downto 2) => \NLW_value_out1_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \value_out1_carry__2_n_2\,
      CO(0) => \value_out1_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \val_0_2_4_5_reg_n_0_[20]\,
      DI(0) => \val_0_2_4_5_reg_n_0_[19]\,
      O(3) => \NLW_value_out1_carry__2_O_UNCONNECTED\(3),
      O(2) => \value_out1_carry__2_n_5\,
      O(1) => \value_out1_carry__2_n_6\,
      O(0) => \value_out1_carry__2_n_7\,
      S(3) => '0',
      S(2) => \value_out1_carry__2_i_1__0_n_0\,
      S(1) => \value_out1_carry__2_i_2__0_n_0\,
      S(0) => \value_out1_carry__2_i_3__0_n_0\
    );
\value_out1_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_0_2_4_5_reg_n_0_[21]\,
      I1 => \val_7_9_d_reg_n_0_[21]\,
      O => \value_out1_carry__2_i_1__0_n_0\
    );
\value_out1_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_0_2_4_5_reg_n_0_[20]\,
      I1 => \val_7_9_d_reg_n_0_[20]\,
      O => \value_out1_carry__2_i_2__0_n_0\
    );
\value_out1_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_0_2_4_5_reg_n_0_[19]\,
      I1 => \val_7_9_d_reg_n_0_[19]\,
      O => \value_out1_carry__2_i_3__0_n_0\
    );
\value_out1_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_0_2_4_5_reg_n_0_[10]\,
      I1 => \val_7_9_d_reg_n_0_[10]\,
      O => \value_out1_carry_i_1__0_n_0\
    );
\value_out1_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_0_2_4_5_reg_n_0_[9]\,
      I1 => \val_7_9_d_reg_n_0_[9]\,
      O => \value_out1_carry_i_2__0_n_0\
    );
\value_out1_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_0_2_4_5_reg_n_0_[8]\,
      I1 => \val_7_9_d_reg_n_0_[8]\,
      O => \value_out1_carry_i_3__0_n_0\
    );
\value_out1_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_0_2_4_5_reg_n_0_[7]\,
      I1 => \val_7_9_d_reg_n_0_[7]\,
      O => \value_out1_carry_i_4__0_n_0\
    );
\value_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => value_out1_carry_n_4,
      Q => cos(0),
      R => '0'
    );
\value_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \value_out1_carry__2_n_6\,
      Q => cos(10),
      R => '0'
    );
\value_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \value_out1_carry__2_n_5\,
      Q => cos(11),
      R => '0'
    );
\value_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \value_out1_carry__0_n_7\,
      Q => cos(1),
      R => '0'
    );
\value_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \value_out1_carry__0_n_6\,
      Q => cos(2),
      R => '0'
    );
\value_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \value_out1_carry__0_n_5\,
      Q => cos(3),
      R => '0'
    );
\value_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \value_out1_carry__0_n_4\,
      Q => cos(4),
      R => '0'
    );
\value_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \value_out1_carry__1_n_7\,
      Q => cos(5),
      R => '0'
    );
\value_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \value_out1_carry__1_n_6\,
      Q => cos(6),
      R => '0'
    );
\value_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \value_out1_carry__1_n_5\,
      Q => cos(7),
      R => '0'
    );
\value_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \value_out1_carry__1_n_4\,
      Q => cos(8),
      R => '0'
    );
\value_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \value_out1_carry__2_n_7\,
      Q => cos(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity elipse_accelerated_elipse_coprocessor_0_0_mul_Kn_1 is
  port (
    \value_out_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_1\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_2\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_3\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_4\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_5\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_6\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_7\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_8\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_9\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_10\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_11\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_12\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_13\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \val_9_reg[21]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    \shifts_reg[12][23]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[13][24]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[10][10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \shifts_reg[8][19]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[9][20]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[10][21]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[11][22]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[0][11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[1][12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[2][13]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[3][14]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[4][15]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[5][16]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[6][17]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[7][18]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of elipse_accelerated_elipse_coprocessor_0_0_mul_Kn_1 : entity is "mul_Kn";
end elipse_accelerated_elipse_coprocessor_0_0_mul_Kn_1;

architecture STRUCTURE of elipse_accelerated_elipse_coprocessor_0_0_mul_Kn_1 is
  signal sin : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal val_0_2 : STD_LOGIC_VECTOR ( 21 downto 1 );
  signal val_0_20 : STD_LOGIC_VECTOR ( 21 downto 1 );
  signal \val_0_20_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \val_0_20_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \val_0_20_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \val_0_20_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \val_0_20_carry__0_n_0\ : STD_LOGIC;
  signal \val_0_20_carry__0_n_1\ : STD_LOGIC;
  signal \val_0_20_carry__0_n_2\ : STD_LOGIC;
  signal \val_0_20_carry__0_n_3\ : STD_LOGIC;
  signal \val_0_20_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \val_0_20_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \val_0_20_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \val_0_20_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \val_0_20_carry__1_n_0\ : STD_LOGIC;
  signal \val_0_20_carry__1_n_1\ : STD_LOGIC;
  signal \val_0_20_carry__1_n_2\ : STD_LOGIC;
  signal \val_0_20_carry__1_n_3\ : STD_LOGIC;
  signal \val_0_20_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \val_0_20_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \val_0_20_carry__2_n_2\ : STD_LOGIC;
  signal \val_0_20_carry__2_n_3\ : STD_LOGIC;
  signal val_0_20_carry_i_1_n_0 : STD_LOGIC;
  signal val_0_20_carry_i_2_n_0 : STD_LOGIC;
  signal val_0_20_carry_i_3_n_0 : STD_LOGIC;
  signal val_0_20_carry_i_4_n_0 : STD_LOGIC;
  signal val_0_20_carry_n_0 : STD_LOGIC;
  signal val_0_20_carry_n_1 : STD_LOGIC;
  signal val_0_20_carry_n_2 : STD_LOGIC;
  signal val_0_20_carry_n_3 : STD_LOGIC;
  signal val_0_2_4_5 : STD_LOGIC_VECTOR ( 21 downto 7 );
  signal \val_0_2_4_5[12]_i_2_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5[12]_i_3_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5[12]_i_4_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5[12]_i_5_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5[16]_i_2_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5[16]_i_3_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5[16]_i_4_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5[16]_i_5_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5[20]_i_2_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5[20]_i_3_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5[20]_i_4_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5[20]_i_5_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5[21]_i_2_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5[8]_i_10_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5[8]_i_3_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5[8]_i_4_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5[8]_i_5_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5[8]_i_6_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5[8]_i_7_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5[8]_i_8_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5[8]_i_9_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[21]_i_1_n_7\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \val_0_2_4_5_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal val_4_5 : STD_LOGIC_VECTOR ( 21 downto 3 );
  signal val_4_50 : STD_LOGIC_VECTOR ( 21 downto 3 );
  signal \val_4_50_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \val_4_50_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \val_4_50_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \val_4_50_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \val_4_50_carry__0_n_0\ : STD_LOGIC;
  signal \val_4_50_carry__0_n_1\ : STD_LOGIC;
  signal \val_4_50_carry__0_n_2\ : STD_LOGIC;
  signal \val_4_50_carry__0_n_3\ : STD_LOGIC;
  signal \val_4_50_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \val_4_50_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \val_4_50_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \val_4_50_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \val_4_50_carry__1_n_0\ : STD_LOGIC;
  signal \val_4_50_carry__1_n_1\ : STD_LOGIC;
  signal \val_4_50_carry__1_n_2\ : STD_LOGIC;
  signal \val_4_50_carry__1_n_3\ : STD_LOGIC;
  signal \val_4_50_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \val_4_50_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \val_4_50_carry__2_n_2\ : STD_LOGIC;
  signal \val_4_50_carry__2_n_3\ : STD_LOGIC;
  signal val_4_50_carry_i_1_n_0 : STD_LOGIC;
  signal val_4_50_carry_i_2_n_0 : STD_LOGIC;
  signal val_4_50_carry_n_0 : STD_LOGIC;
  signal val_4_50_carry_n_1 : STD_LOGIC;
  signal val_4_50_carry_n_2 : STD_LOGIC;
  signal val_4_50_carry_n_3 : STD_LOGIC;
  signal val_7_9 : STD_LOGIC_VECTOR ( 21 downto 7 );
  signal \val_7_9[12]_i_2_n_0\ : STD_LOGIC;
  signal \val_7_9[12]_i_3_n_0\ : STD_LOGIC;
  signal \val_7_9[12]_i_4_n_0\ : STD_LOGIC;
  signal \val_7_9[12]_i_5_n_0\ : STD_LOGIC;
  signal \val_7_9[16]_i_2_n_0\ : STD_LOGIC;
  signal \val_7_9[16]_i_3_n_0\ : STD_LOGIC;
  signal \val_7_9[16]_i_4_n_0\ : STD_LOGIC;
  signal \val_7_9[16]_i_5_n_0\ : STD_LOGIC;
  signal \val_7_9[20]_i_2_n_0\ : STD_LOGIC;
  signal \val_7_9[20]_i_3_n_0\ : STD_LOGIC;
  signal \val_7_9[20]_i_4_n_0\ : STD_LOGIC;
  signal \val_7_9[9]_i_1_n_0\ : STD_LOGIC;
  signal val_7_9_d : STD_LOGIC_VECTOR ( 21 downto 7 );
  signal \val_7_9_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \val_7_9_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \val_7_9_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \val_7_9_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \val_7_9_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \val_7_9_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \val_7_9_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \val_7_9_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \val_7_9_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \val_7_9_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \val_7_9_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \val_7_9_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \val_7_9_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \val_7_9_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \val_7_9_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \val_7_9_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \val_7_9_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \val_7_9_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \val_7_9_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \val_7_9_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \val_7_9_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal val_9 : STD_LOGIC_VECTOR ( 21 downto 9 );
  signal value_out1 : STD_LOGIC_VECTOR ( 21 downto 10 );
  signal \value_out1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \value_out1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \value_out1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \value_out1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \value_out1_carry__0_n_0\ : STD_LOGIC;
  signal \value_out1_carry__0_n_1\ : STD_LOGIC;
  signal \value_out1_carry__0_n_2\ : STD_LOGIC;
  signal \value_out1_carry__0_n_3\ : STD_LOGIC;
  signal \value_out1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \value_out1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \value_out1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \value_out1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \value_out1_carry__1_n_0\ : STD_LOGIC;
  signal \value_out1_carry__1_n_1\ : STD_LOGIC;
  signal \value_out1_carry__1_n_2\ : STD_LOGIC;
  signal \value_out1_carry__1_n_3\ : STD_LOGIC;
  signal \value_out1_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \value_out1_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \value_out1_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \value_out1_carry__2_n_2\ : STD_LOGIC;
  signal \value_out1_carry__2_n_3\ : STD_LOGIC;
  signal value_out1_carry_i_1_n_0 : STD_LOGIC;
  signal value_out1_carry_i_2_n_0 : STD_LOGIC;
  signal value_out1_carry_i_3_n_0 : STD_LOGIC;
  signal value_out1_carry_i_4_n_0 : STD_LOGIC;
  signal value_out1_carry_n_0 : STD_LOGIC;
  signal value_out1_carry_n_1 : STD_LOGIC;
  signal value_out1_carry_n_2 : STD_LOGIC;
  signal value_out1_carry_n_3 : STD_LOGIC;
  signal NLW_val_0_20_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_val_0_20_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_val_0_20_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_val_0_2_4_5_reg[21]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_val_0_2_4_5_reg[21]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_val_0_2_4_5_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_val_0_2_4_5_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_val_4_50_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_val_4_50_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_val_4_50_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_val_7_9_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_val_7_9_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_val_7_9_reg[20]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_value_out1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_value_out1_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_value_out1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \shifts[11][11]_i_1__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \shifts[11][12]_i_1__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \shifts[11][13]_i_1__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \shifts[11][14]_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \shifts[11][15]_i_1__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \shifts[11][16]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \shifts[11][17]_i_1__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \shifts[11][18]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \shifts[11][19]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \shifts[11][21]_i_1__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \shifts[11][22]_i_2__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \shifts[12][12]_i_1__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \shifts[12][13]_i_1__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \shifts[12][14]_i_1__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \shifts[12][15]_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \shifts[12][16]_i_1__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \shifts[12][17]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \shifts[12][18]_i_1__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \shifts[12][19]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \shifts[12][20]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \shifts[12][21]_i_1__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \shifts[12][22]_i_1__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \shifts[12][23]_i_2__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \shifts[13][22]_i_1__0\ : label is "soft_lutpair21";
begin
\shifts[0][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(0),
      I1 => sin(0),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[0][11]\(0),
      O => \value_out_reg[11]_6\(0)
    );
\shifts[0][10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(0),
      I1 => sin(10),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[0][11]\(10),
      O => \value_out_reg[11]_6\(10)
    );
\shifts[0][11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(0),
      I1 => sin(11),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[0][11]\(11),
      O => \value_out_reg[11]_6\(11)
    );
\shifts[0][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(0),
      I1 => sin(1),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[0][11]\(1),
      O => \value_out_reg[11]_6\(1)
    );
\shifts[0][2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(0),
      I1 => sin(2),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[0][11]\(2),
      O => \value_out_reg[11]_6\(2)
    );
\shifts[0][3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(0),
      I1 => sin(3),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[0][11]\(3),
      O => \value_out_reg[11]_6\(3)
    );
\shifts[0][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(0),
      I1 => sin(4),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[0][11]\(4),
      O => \value_out_reg[11]_6\(4)
    );
\shifts[0][5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(0),
      I1 => sin(5),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[0][11]\(5),
      O => \value_out_reg[11]_6\(5)
    );
\shifts[0][6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(0),
      I1 => sin(6),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[0][11]\(6),
      O => \value_out_reg[11]_6\(6)
    );
\shifts[0][7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(0),
      I1 => sin(7),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[0][11]\(7),
      O => \value_out_reg[11]_6\(7)
    );
\shifts[0][8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(0),
      I1 => sin(8),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[0][11]\(8),
      O => \value_out_reg[11]_6\(8)
    );
\shifts[0][9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(0),
      I1 => sin(9),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[0][11]\(9),
      O => \value_out_reg[11]_6\(9)
    );
\shifts[10][10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(10),
      I1 => sin(0),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[10][21]\(0),
      O => \value_out_reg[11]_4\(0)
    );
\shifts[10][11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(10),
      I1 => sin(1),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[10][21]\(1),
      O => \value_out_reg[11]_4\(1)
    );
\shifts[10][12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(10),
      I1 => sin(2),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[10][21]\(2),
      O => \value_out_reg[11]_4\(2)
    );
\shifts[10][13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(10),
      I1 => sin(3),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[10][21]\(3),
      O => \value_out_reg[11]_4\(3)
    );
\shifts[10][14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(10),
      I1 => sin(4),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[10][21]\(4),
      O => \value_out_reg[11]_4\(4)
    );
\shifts[10][15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(10),
      I1 => sin(5),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[10][21]\(5),
      O => \value_out_reg[11]_4\(5)
    );
\shifts[10][16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(10),
      I1 => sin(6),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[10][21]\(6),
      O => \value_out_reg[11]_4\(6)
    );
\shifts[10][17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(10),
      I1 => sin(7),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[10][21]\(7),
      O => \value_out_reg[11]_4\(7)
    );
\shifts[10][18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(10),
      I1 => sin(8),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[10][21]\(8),
      O => \value_out_reg[11]_4\(8)
    );
\shifts[10][19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(10),
      I1 => sin(9),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[10][21]\(9),
      O => \value_out_reg[11]_4\(9)
    );
\shifts[10][20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(10),
      I1 => sin(10),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[10][21]\(10),
      O => \value_out_reg[11]_4\(10)
    );
\shifts[10][21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(10),
      I1 => sin(11),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[10][21]\(11),
      O => \value_out_reg[11]_4\(11)
    );
\shifts[11][11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => sin(0),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[11][22]\(0),
      I3 => Q(0),
      O => \value_out_reg[11]_5\(0)
    );
\shifts[11][12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => sin(1),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[11][22]\(1),
      I3 => Q(0),
      O => \value_out_reg[11]_5\(1)
    );
\shifts[11][13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => sin(2),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[11][22]\(2),
      I3 => Q(0),
      O => \value_out_reg[11]_5\(2)
    );
\shifts[11][14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => sin(3),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[11][22]\(3),
      I3 => Q(0),
      O => \value_out_reg[11]_5\(3)
    );
\shifts[11][15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => sin(4),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[11][22]\(4),
      I3 => Q(0),
      O => \value_out_reg[11]_5\(4)
    );
\shifts[11][16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => sin(5),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[11][22]\(5),
      I3 => Q(0),
      O => \value_out_reg[11]_5\(5)
    );
\shifts[11][17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => sin(6),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[11][22]\(6),
      I3 => Q(0),
      O => \value_out_reg[11]_5\(6)
    );
\shifts[11][18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => sin(7),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[11][22]\(7),
      I3 => Q(0),
      O => \value_out_reg[11]_5\(7)
    );
\shifts[11][19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => sin(8),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[11][22]\(8),
      I3 => Q(0),
      O => \value_out_reg[11]_5\(8)
    );
\shifts[11][20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => sin(9),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[11][22]\(9),
      I3 => Q(0),
      O => \value_out_reg[11]_5\(9)
    );
\shifts[11][21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => sin(10),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[11][22]\(10),
      I3 => Q(0),
      O => \value_out_reg[11]_5\(10)
    );
\shifts[11][22]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => sin(11),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[11][22]\(11),
      I3 => Q(0),
      O => \value_out_reg[11]_5\(11)
    );
\shifts[12][12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => sin(0),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[12][23]\(0),
      I3 => Q(0),
      O => \value_out_reg[11]_0\(0)
    );
\shifts[12][13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => sin(1),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[12][23]\(1),
      I3 => Q(0),
      O => \value_out_reg[11]_0\(1)
    );
\shifts[12][14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => sin(2),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[12][23]\(2),
      I3 => Q(0),
      O => \value_out_reg[11]_0\(2)
    );
\shifts[12][15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => sin(3),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[12][23]\(3),
      I3 => Q(0),
      O => \value_out_reg[11]_0\(3)
    );
\shifts[12][16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => sin(4),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[12][23]\(4),
      I3 => Q(0),
      O => \value_out_reg[11]_0\(4)
    );
\shifts[12][17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => sin(5),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[12][23]\(5),
      I3 => Q(0),
      O => \value_out_reg[11]_0\(5)
    );
\shifts[12][18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => sin(6),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[12][23]\(6),
      I3 => Q(0),
      O => \value_out_reg[11]_0\(6)
    );
\shifts[12][19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => sin(7),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[12][23]\(7),
      I3 => Q(0),
      O => \value_out_reg[11]_0\(7)
    );
\shifts[12][20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => sin(8),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[12][23]\(8),
      I3 => Q(0),
      O => \value_out_reg[11]_0\(8)
    );
\shifts[12][21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => sin(9),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[12][23]\(9),
      I3 => Q(0),
      O => \value_out_reg[11]_0\(9)
    );
\shifts[12][22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => sin(10),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[12][23]\(10),
      I3 => Q(0),
      O => \value_out_reg[11]_0\(10)
    );
\shifts[12][23]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => sin(11),
      I1 => s00_axi_aresetn,
      I2 => \shifts_reg[12][23]\(11),
      I3 => Q(0),
      O => \value_out_reg[11]_0\(11)
    );
\shifts[13][13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => sin(0),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \shifts_reg[13][24]\(0),
      O => \value_out_reg[11]_1\(0)
    );
\shifts[13][14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => sin(1),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \shifts_reg[13][24]\(1),
      O => \value_out_reg[11]_1\(1)
    );
\shifts[13][15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => sin(2),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \shifts_reg[13][24]\(2),
      O => \value_out_reg[11]_1\(2)
    );
\shifts[13][16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => sin(3),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \shifts_reg[13][24]\(3),
      O => \value_out_reg[11]_1\(3)
    );
\shifts[13][17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => sin(4),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \shifts_reg[13][24]\(4),
      O => \value_out_reg[11]_1\(4)
    );
\shifts[13][18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => sin(5),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \shifts_reg[13][24]\(5),
      O => \value_out_reg[11]_1\(5)
    );
\shifts[13][19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => sin(6),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \shifts_reg[13][24]\(6),
      O => \value_out_reg[11]_1\(6)
    );
\shifts[13][20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => sin(7),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \shifts_reg[13][24]\(7),
      O => \value_out_reg[11]_1\(7)
    );
\shifts[13][21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => sin(8),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \shifts_reg[13][24]\(8),
      O => \value_out_reg[11]_1\(8)
    );
\shifts[13][22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => sin(9),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \shifts_reg[13][24]\(9),
      O => \value_out_reg[11]_1\(9)
    );
\shifts[13][23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => sin(10),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \shifts_reg[13][24]\(10),
      O => \value_out_reg[11]_1\(10)
    );
\shifts[13][24]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => sin(11),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \shifts_reg[13][24]\(11),
      O => \value_out_reg[11]_1\(11)
    );
\shifts[1][10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(1),
      I1 => sin(9),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[1][12]\(9),
      O => \value_out_reg[11]_7\(9)
    );
\shifts[1][11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(1),
      I1 => sin(10),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[1][12]\(10),
      O => \value_out_reg[11]_7\(10)
    );
\shifts[1][12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(1),
      I1 => sin(11),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[1][12]\(11),
      O => \value_out_reg[11]_7\(11)
    );
\shifts[1][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(1),
      I1 => sin(0),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[1][12]\(0),
      O => \value_out_reg[11]_7\(0)
    );
\shifts[1][2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(1),
      I1 => sin(1),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[1][12]\(1),
      O => \value_out_reg[11]_7\(1)
    );
\shifts[1][3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(1),
      I1 => sin(2),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[1][12]\(2),
      O => \value_out_reg[11]_7\(2)
    );
\shifts[1][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(1),
      I1 => sin(3),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[1][12]\(3),
      O => \value_out_reg[11]_7\(3)
    );
\shifts[1][5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(1),
      I1 => sin(4),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[1][12]\(4),
      O => \value_out_reg[11]_7\(4)
    );
\shifts[1][6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(1),
      I1 => sin(5),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[1][12]\(5),
      O => \value_out_reg[11]_7\(5)
    );
\shifts[1][7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(1),
      I1 => sin(6),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[1][12]\(6),
      O => \value_out_reg[11]_7\(6)
    );
\shifts[1][8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(1),
      I1 => sin(7),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[1][12]\(7),
      O => \value_out_reg[11]_7\(7)
    );
\shifts[1][9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(1),
      I1 => sin(8),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[1][12]\(8),
      O => \value_out_reg[11]_7\(8)
    );
\shifts[2][10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(2),
      I1 => sin(8),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[2][13]\(8),
      O => \value_out_reg[11]_8\(8)
    );
\shifts[2][11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(2),
      I1 => sin(9),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[2][13]\(9),
      O => \value_out_reg[11]_8\(9)
    );
\shifts[2][12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(2),
      I1 => sin(10),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[2][13]\(10),
      O => \value_out_reg[11]_8\(10)
    );
\shifts[2][13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(2),
      I1 => sin(11),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[2][13]\(11),
      O => \value_out_reg[11]_8\(11)
    );
\shifts[2][2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(2),
      I1 => sin(0),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[2][13]\(0),
      O => \value_out_reg[11]_8\(0)
    );
\shifts[2][3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(2),
      I1 => sin(1),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[2][13]\(1),
      O => \value_out_reg[11]_8\(1)
    );
\shifts[2][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(2),
      I1 => sin(2),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[2][13]\(2),
      O => \value_out_reg[11]_8\(2)
    );
\shifts[2][5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(2),
      I1 => sin(3),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[2][13]\(3),
      O => \value_out_reg[11]_8\(3)
    );
\shifts[2][6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(2),
      I1 => sin(4),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[2][13]\(4),
      O => \value_out_reg[11]_8\(4)
    );
\shifts[2][7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(2),
      I1 => sin(5),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[2][13]\(5),
      O => \value_out_reg[11]_8\(5)
    );
\shifts[2][8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(2),
      I1 => sin(6),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[2][13]\(6),
      O => \value_out_reg[11]_8\(6)
    );
\shifts[2][9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(2),
      I1 => sin(7),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[2][13]\(7),
      O => \value_out_reg[11]_8\(7)
    );
\shifts[3][10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(3),
      I1 => sin(7),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[3][14]\(7),
      O => \value_out_reg[11]_9\(7)
    );
\shifts[3][11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(3),
      I1 => sin(8),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[3][14]\(8),
      O => \value_out_reg[11]_9\(8)
    );
\shifts[3][12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(3),
      I1 => sin(9),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[3][14]\(9),
      O => \value_out_reg[11]_9\(9)
    );
\shifts[3][13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(3),
      I1 => sin(10),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[3][14]\(10),
      O => \value_out_reg[11]_9\(10)
    );
\shifts[3][14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(3),
      I1 => sin(11),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[3][14]\(11),
      O => \value_out_reg[11]_9\(11)
    );
\shifts[3][3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(3),
      I1 => sin(0),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[3][14]\(0),
      O => \value_out_reg[11]_9\(0)
    );
\shifts[3][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(3),
      I1 => sin(1),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[3][14]\(1),
      O => \value_out_reg[11]_9\(1)
    );
\shifts[3][5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(3),
      I1 => sin(2),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[3][14]\(2),
      O => \value_out_reg[11]_9\(2)
    );
\shifts[3][6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(3),
      I1 => sin(3),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[3][14]\(3),
      O => \value_out_reg[11]_9\(3)
    );
\shifts[3][7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(3),
      I1 => sin(4),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[3][14]\(4),
      O => \value_out_reg[11]_9\(4)
    );
\shifts[3][8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(3),
      I1 => sin(5),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[3][14]\(5),
      O => \value_out_reg[11]_9\(5)
    );
\shifts[3][9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(3),
      I1 => sin(6),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[3][14]\(6),
      O => \value_out_reg[11]_9\(6)
    );
\shifts[4][10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(4),
      I1 => sin(6),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[4][15]\(6),
      O => \value_out_reg[11]_10\(6)
    );
\shifts[4][11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(4),
      I1 => sin(7),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[4][15]\(7),
      O => \value_out_reg[11]_10\(7)
    );
\shifts[4][12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(4),
      I1 => sin(8),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[4][15]\(8),
      O => \value_out_reg[11]_10\(8)
    );
\shifts[4][13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(4),
      I1 => sin(9),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[4][15]\(9),
      O => \value_out_reg[11]_10\(9)
    );
\shifts[4][14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(4),
      I1 => sin(10),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[4][15]\(10),
      O => \value_out_reg[11]_10\(10)
    );
\shifts[4][15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(4),
      I1 => sin(11),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[4][15]\(11),
      O => \value_out_reg[11]_10\(11)
    );
\shifts[4][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(4),
      I1 => sin(0),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[4][15]\(0),
      O => \value_out_reg[11]_10\(0)
    );
\shifts[4][5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(4),
      I1 => sin(1),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[4][15]\(1),
      O => \value_out_reg[11]_10\(1)
    );
\shifts[4][6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(4),
      I1 => sin(2),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[4][15]\(2),
      O => \value_out_reg[11]_10\(2)
    );
\shifts[4][7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(4),
      I1 => sin(3),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[4][15]\(3),
      O => \value_out_reg[11]_10\(3)
    );
\shifts[4][8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(4),
      I1 => sin(4),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[4][15]\(4),
      O => \value_out_reg[11]_10\(4)
    );
\shifts[4][9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(4),
      I1 => sin(5),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[4][15]\(5),
      O => \value_out_reg[11]_10\(5)
    );
\shifts[5][10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(5),
      I1 => sin(5),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[5][16]\(5),
      O => \value_out_reg[11]_11\(5)
    );
\shifts[5][11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(5),
      I1 => sin(6),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[5][16]\(6),
      O => \value_out_reg[11]_11\(6)
    );
\shifts[5][12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(5),
      I1 => sin(7),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[5][16]\(7),
      O => \value_out_reg[11]_11\(7)
    );
\shifts[5][13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(5),
      I1 => sin(8),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[5][16]\(8),
      O => \value_out_reg[11]_11\(8)
    );
\shifts[5][14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(5),
      I1 => sin(9),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[5][16]\(9),
      O => \value_out_reg[11]_11\(9)
    );
\shifts[5][15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(5),
      I1 => sin(10),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[5][16]\(10),
      O => \value_out_reg[11]_11\(10)
    );
\shifts[5][16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(5),
      I1 => sin(11),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[5][16]\(11),
      O => \value_out_reg[11]_11\(11)
    );
\shifts[5][5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(5),
      I1 => sin(0),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[5][16]\(0),
      O => \value_out_reg[11]_11\(0)
    );
\shifts[5][6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(5),
      I1 => sin(1),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[5][16]\(1),
      O => \value_out_reg[11]_11\(1)
    );
\shifts[5][7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(5),
      I1 => sin(2),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[5][16]\(2),
      O => \value_out_reg[11]_11\(2)
    );
\shifts[5][8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(5),
      I1 => sin(3),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[5][16]\(3),
      O => \value_out_reg[11]_11\(3)
    );
\shifts[5][9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(5),
      I1 => sin(4),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[5][16]\(4),
      O => \value_out_reg[11]_11\(4)
    );
\shifts[6][10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(6),
      I1 => sin(4),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[6][17]\(4),
      O => \value_out_reg[11]_12\(4)
    );
\shifts[6][11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(6),
      I1 => sin(5),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[6][17]\(5),
      O => \value_out_reg[11]_12\(5)
    );
\shifts[6][12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(6),
      I1 => sin(6),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[6][17]\(6),
      O => \value_out_reg[11]_12\(6)
    );
\shifts[6][13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(6),
      I1 => sin(7),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[6][17]\(7),
      O => \value_out_reg[11]_12\(7)
    );
\shifts[6][14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(6),
      I1 => sin(8),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[6][17]\(8),
      O => \value_out_reg[11]_12\(8)
    );
\shifts[6][15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(6),
      I1 => sin(9),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[6][17]\(9),
      O => \value_out_reg[11]_12\(9)
    );
\shifts[6][16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(6),
      I1 => sin(10),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[6][17]\(10),
      O => \value_out_reg[11]_12\(10)
    );
\shifts[6][17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(6),
      I1 => sin(11),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[6][17]\(11),
      O => \value_out_reg[11]_12\(11)
    );
\shifts[6][6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(6),
      I1 => sin(0),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[6][17]\(0),
      O => \value_out_reg[11]_12\(0)
    );
\shifts[6][7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(6),
      I1 => sin(1),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[6][17]\(1),
      O => \value_out_reg[11]_12\(1)
    );
\shifts[6][8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(6),
      I1 => sin(2),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[6][17]\(2),
      O => \value_out_reg[11]_12\(2)
    );
\shifts[6][9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(6),
      I1 => sin(3),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[6][17]\(3),
      O => \value_out_reg[11]_12\(3)
    );
\shifts[7][10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(7),
      I1 => sin(3),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[7][18]\(3),
      O => \value_out_reg[11]_13\(3)
    );
\shifts[7][11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(7),
      I1 => sin(4),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[7][18]\(4),
      O => \value_out_reg[11]_13\(4)
    );
\shifts[7][12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(7),
      I1 => sin(5),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[7][18]\(5),
      O => \value_out_reg[11]_13\(5)
    );
\shifts[7][13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(7),
      I1 => sin(6),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[7][18]\(6),
      O => \value_out_reg[11]_13\(6)
    );
\shifts[7][14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(7),
      I1 => sin(7),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[7][18]\(7),
      O => \value_out_reg[11]_13\(7)
    );
\shifts[7][15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(7),
      I1 => sin(8),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[7][18]\(8),
      O => \value_out_reg[11]_13\(8)
    );
\shifts[7][16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(7),
      I1 => sin(9),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[7][18]\(9),
      O => \value_out_reg[11]_13\(9)
    );
\shifts[7][17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(7),
      I1 => sin(10),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[7][18]\(10),
      O => \value_out_reg[11]_13\(10)
    );
\shifts[7][18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(7),
      I1 => sin(11),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[7][18]\(11),
      O => \value_out_reg[11]_13\(11)
    );
\shifts[7][7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(7),
      I1 => sin(0),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[7][18]\(0),
      O => \value_out_reg[11]_13\(0)
    );
\shifts[7][8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(7),
      I1 => sin(1),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[7][18]\(1),
      O => \value_out_reg[11]_13\(1)
    );
\shifts[7][9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(7),
      I1 => sin(2),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[7][18]\(2),
      O => \value_out_reg[11]_13\(2)
    );
\shifts[8][10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(8),
      I1 => sin(2),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[8][19]\(2),
      O => \value_out_reg[11]_2\(2)
    );
\shifts[8][11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(8),
      I1 => sin(3),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[8][19]\(3),
      O => \value_out_reg[11]_2\(3)
    );
\shifts[8][12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(8),
      I1 => sin(4),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[8][19]\(4),
      O => \value_out_reg[11]_2\(4)
    );
\shifts[8][13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(8),
      I1 => sin(5),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[8][19]\(5),
      O => \value_out_reg[11]_2\(5)
    );
\shifts[8][14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(8),
      I1 => sin(6),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[8][19]\(6),
      O => \value_out_reg[11]_2\(6)
    );
\shifts[8][15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(8),
      I1 => sin(7),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[8][19]\(7),
      O => \value_out_reg[11]_2\(7)
    );
\shifts[8][16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(8),
      I1 => sin(8),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[8][19]\(8),
      O => \value_out_reg[11]_2\(8)
    );
\shifts[8][17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(8),
      I1 => sin(9),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[8][19]\(9),
      O => \value_out_reg[11]_2\(9)
    );
\shifts[8][18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(8),
      I1 => sin(10),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[8][19]\(10),
      O => \value_out_reg[11]_2\(10)
    );
\shifts[8][19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(8),
      I1 => sin(11),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[8][19]\(11),
      O => \value_out_reg[11]_2\(11)
    );
\shifts[8][8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(8),
      I1 => sin(0),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[8][19]\(0),
      O => \value_out_reg[11]_2\(0)
    );
\shifts[8][9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(8),
      I1 => sin(1),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[8][19]\(1),
      O => \value_out_reg[11]_2\(1)
    );
\shifts[9][10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(9),
      I1 => sin(1),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[9][20]\(1),
      O => \value_out_reg[11]_3\(1)
    );
\shifts[9][11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(9),
      I1 => sin(2),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[9][20]\(2),
      O => \value_out_reg[11]_3\(2)
    );
\shifts[9][12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(9),
      I1 => sin(3),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[9][20]\(3),
      O => \value_out_reg[11]_3\(3)
    );
\shifts[9][13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(9),
      I1 => sin(4),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[9][20]\(4),
      O => \value_out_reg[11]_3\(4)
    );
\shifts[9][14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(9),
      I1 => sin(5),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[9][20]\(5),
      O => \value_out_reg[11]_3\(5)
    );
\shifts[9][15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(9),
      I1 => sin(6),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[9][20]\(6),
      O => \value_out_reg[11]_3\(6)
    );
\shifts[9][16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(9),
      I1 => sin(7),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[9][20]\(7),
      O => \value_out_reg[11]_3\(7)
    );
\shifts[9][17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(9),
      I1 => sin(8),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[9][20]\(8),
      O => \value_out_reg[11]_3\(8)
    );
\shifts[9][18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(9),
      I1 => sin(9),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[9][20]\(9),
      O => \value_out_reg[11]_3\(9)
    );
\shifts[9][19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(9),
      I1 => sin(10),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[9][20]\(10),
      O => \value_out_reg[11]_3\(10)
    );
\shifts[9][20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(9),
      I1 => sin(11),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[9][20]\(11),
      O => \value_out_reg[11]_3\(11)
    );
\shifts[9][9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \shifts_reg[10][10]\(9),
      I1 => sin(0),
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      I4 => \shifts_reg[9][20]\(0),
      O => \value_out_reg[11]_3\(0)
    );
val_0_20_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => val_0_20_carry_n_0,
      CO(2) => val_0_20_carry_n_1,
      CO(1) => val_0_20_carry_n_2,
      CO(0) => val_0_20_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => val_9(12 downto 9),
      O(3 downto 1) => val_0_20(3 downto 1),
      O(0) => NLW_val_0_20_carry_O_UNCONNECTED(0),
      S(3) => val_0_20_carry_i_1_n_0,
      S(2) => val_0_20_carry_i_2_n_0,
      S(1) => val_0_20_carry_i_3_n_0,
      S(0) => val_0_20_carry_i_4_n_0
    );
\val_0_20_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => val_0_20_carry_n_0,
      CO(3) => \val_0_20_carry__0_n_0\,
      CO(2) => \val_0_20_carry__0_n_1\,
      CO(1) => \val_0_20_carry__0_n_2\,
      CO(0) => \val_0_20_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => val_9(16 downto 13),
      O(3 downto 0) => val_0_20(7 downto 4),
      S(3) => \val_0_20_carry__0_i_1_n_0\,
      S(2) => \val_0_20_carry__0_i_2_n_0\,
      S(1) => \val_0_20_carry__0_i_3_n_0\,
      S(0) => \val_0_20_carry__0_i_4_n_0\
    );
\val_0_20_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => val_9(14),
      I1 => val_9(16),
      O => \val_0_20_carry__0_i_1_n_0\
    );
\val_0_20_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => val_9(13),
      I1 => val_9(15),
      O => \val_0_20_carry__0_i_2_n_0\
    );
\val_0_20_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => val_9(12),
      I1 => val_9(14),
      O => \val_0_20_carry__0_i_3_n_0\
    );
\val_0_20_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => val_9(11),
      I1 => val_9(13),
      O => \val_0_20_carry__0_i_4_n_0\
    );
\val_0_20_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \val_0_20_carry__0_n_0\,
      CO(3) => \val_0_20_carry__1_n_0\,
      CO(2) => \val_0_20_carry__1_n_1\,
      CO(1) => \val_0_20_carry__1_n_2\,
      CO(0) => \val_0_20_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => val_9(18),
      DI(2 downto 0) => val_9(19 downto 17),
      O(3 downto 0) => val_0_20(11 downto 8),
      S(3) => \val_0_20_carry__1_i_1_n_0\,
      S(2) => \val_0_20_carry__1_i_2_n_0\,
      S(1) => \val_0_20_carry__1_i_3_n_0\,
      S(0) => \val_0_20_carry__1_i_4_n_0\
    );
\val_0_20_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => val_9(18),
      I1 => val_9(21),
      O => \val_0_20_carry__1_i_1_n_0\
    );
\val_0_20_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => val_9(17),
      I1 => val_9(19),
      O => \val_0_20_carry__1_i_2_n_0\
    );
\val_0_20_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => val_9(16),
      I1 => val_9(18),
      O => \val_0_20_carry__1_i_3_n_0\
    );
\val_0_20_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => val_9(15),
      I1 => val_9(17),
      O => \val_0_20_carry__1_i_4_n_0\
    );
\val_0_20_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \val_0_20_carry__1_n_0\,
      CO(3 downto 2) => \NLW_val_0_20_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \val_0_20_carry__2_n_2\,
      CO(0) => \val_0_20_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => val_9(21),
      DI(0) => val_9(19),
      O(3) => \NLW_val_0_20_carry__2_O_UNCONNECTED\(3),
      O(2) => val_0_20(21),
      O(1 downto 0) => val_0_20(13 downto 12),
      S(3 downto 2) => B"01",
      S(1) => \val_0_20_carry__2_i_1_n_0\,
      S(0) => \val_0_20_carry__2_i_2_n_0\
    );
\val_0_20_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => val_9(19),
      I1 => val_9(21),
      O => \val_0_20_carry__2_i_1_n_0\
    );
\val_0_20_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => val_9(18),
      I1 => val_9(19),
      O => \val_0_20_carry__2_i_2_n_0\
    );
val_0_20_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => val_9(10),
      I1 => val_9(12),
      O => val_0_20_carry_i_1_n_0
    );
val_0_20_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => val_9(9),
      I1 => val_9(11),
      O => val_0_20_carry_i_2_n_0
    );
val_0_20_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => val_9(10),
      O => val_0_20_carry_i_3_n_0
    );
val_0_20_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => val_9(9),
      O => val_0_20_carry_i_4_n_0
    );
\val_0_2_4_5[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_0_2(12),
      I1 => val_4_5(12),
      O => \val_0_2_4_5[12]_i_2_n_0\
    );
\val_0_2_4_5[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_0_2(11),
      I1 => val_4_5(11),
      O => \val_0_2_4_5[12]_i_3_n_0\
    );
\val_0_2_4_5[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_0_2(10),
      I1 => val_4_5(10),
      O => \val_0_2_4_5[12]_i_4_n_0\
    );
\val_0_2_4_5[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_0_2(9),
      I1 => val_4_5(9),
      O => \val_0_2_4_5[12]_i_5_n_0\
    );
\val_0_2_4_5[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_0_2(21),
      I1 => val_4_5(21),
      O => \val_0_2_4_5[16]_i_2_n_0\
    );
\val_0_2_4_5[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_0_2(21),
      I1 => val_4_5(15),
      O => \val_0_2_4_5[16]_i_3_n_0\
    );
\val_0_2_4_5[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_0_2(21),
      I1 => val_4_5(14),
      O => \val_0_2_4_5[16]_i_4_n_0\
    );
\val_0_2_4_5[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_0_2(13),
      I1 => val_4_5(13),
      O => \val_0_2_4_5[16]_i_5_n_0\
    );
\val_0_2_4_5[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_0_2(21),
      I1 => val_4_5(21),
      O => \val_0_2_4_5[20]_i_2_n_0\
    );
\val_0_2_4_5[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_0_2(21),
      I1 => val_4_5(21),
      O => \val_0_2_4_5[20]_i_3_n_0\
    );
\val_0_2_4_5[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_0_2(21),
      I1 => val_4_5(21),
      O => \val_0_2_4_5[20]_i_4_n_0\
    );
\val_0_2_4_5[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_0_2(21),
      I1 => val_4_5(21),
      O => \val_0_2_4_5[20]_i_5_n_0\
    );
\val_0_2_4_5[21]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_0_2(21),
      I1 => val_4_5(21),
      O => \val_0_2_4_5[21]_i_2_n_0\
    );
\val_0_2_4_5[8]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_0_2(1),
      I1 => val_4_5(3),
      O => \val_0_2_4_5[8]_i_10_n_0\
    );
\val_0_2_4_5[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_0_2(8),
      I1 => val_4_5(8),
      O => \val_0_2_4_5[8]_i_3_n_0\
    );
\val_0_2_4_5[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_0_2(7),
      I1 => val_4_5(7),
      O => \val_0_2_4_5[8]_i_4_n_0\
    );
\val_0_2_4_5[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_0_2(6),
      I1 => val_4_5(6),
      O => \val_0_2_4_5[8]_i_5_n_0\
    );
\val_0_2_4_5[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_0_2(5),
      I1 => val_4_5(5),
      O => \val_0_2_4_5[8]_i_6_n_0\
    );
\val_0_2_4_5[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_0_2(4),
      I1 => val_4_5(4),
      O => \val_0_2_4_5[8]_i_7_n_0\
    );
\val_0_2_4_5[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_0_2(3),
      I1 => val_4_5(3),
      O => \val_0_2_4_5[8]_i_8_n_0\
    );
\val_0_2_4_5[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_0_2(2),
      I1 => val_4_5(3),
      O => \val_0_2_4_5[8]_i_9_n_0\
    );
\val_0_2_4_5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_0_2_4_5_reg[12]_i_1_n_6\,
      Q => val_0_2_4_5(10),
      R => '0'
    );
\val_0_2_4_5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_0_2_4_5_reg[12]_i_1_n_5\,
      Q => val_0_2_4_5(11),
      R => '0'
    );
\val_0_2_4_5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_0_2_4_5_reg[12]_i_1_n_4\,
      Q => val_0_2_4_5(12),
      R => '0'
    );
\val_0_2_4_5_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \val_0_2_4_5_reg[8]_i_1_n_0\,
      CO(3) => \val_0_2_4_5_reg[12]_i_1_n_0\,
      CO(2) => \val_0_2_4_5_reg[12]_i_1_n_1\,
      CO(1) => \val_0_2_4_5_reg[12]_i_1_n_2\,
      CO(0) => \val_0_2_4_5_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => val_0_2(12 downto 9),
      O(3) => \val_0_2_4_5_reg[12]_i_1_n_4\,
      O(2) => \val_0_2_4_5_reg[12]_i_1_n_5\,
      O(1) => \val_0_2_4_5_reg[12]_i_1_n_6\,
      O(0) => \val_0_2_4_5_reg[12]_i_1_n_7\,
      S(3) => \val_0_2_4_5[12]_i_2_n_0\,
      S(2) => \val_0_2_4_5[12]_i_3_n_0\,
      S(1) => \val_0_2_4_5[12]_i_4_n_0\,
      S(0) => \val_0_2_4_5[12]_i_5_n_0\
    );
\val_0_2_4_5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_0_2_4_5_reg[16]_i_1_n_7\,
      Q => val_0_2_4_5(13),
      R => '0'
    );
\val_0_2_4_5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_0_2_4_5_reg[16]_i_1_n_6\,
      Q => val_0_2_4_5(14),
      R => '0'
    );
\val_0_2_4_5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_0_2_4_5_reg[16]_i_1_n_5\,
      Q => val_0_2_4_5(15),
      R => '0'
    );
\val_0_2_4_5_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_0_2_4_5_reg[16]_i_1_n_4\,
      Q => val_0_2_4_5(16),
      R => '0'
    );
\val_0_2_4_5_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \val_0_2_4_5_reg[12]_i_1_n_0\,
      CO(3) => \val_0_2_4_5_reg[16]_i_1_n_0\,
      CO(2) => \val_0_2_4_5_reg[16]_i_1_n_1\,
      CO(1) => \val_0_2_4_5_reg[16]_i_1_n_2\,
      CO(0) => \val_0_2_4_5_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => val_0_2(21),
      DI(2) => val_0_2(21),
      DI(1) => val_0_2(21),
      DI(0) => val_0_2(13),
      O(3) => \val_0_2_4_5_reg[16]_i_1_n_4\,
      O(2) => \val_0_2_4_5_reg[16]_i_1_n_5\,
      O(1) => \val_0_2_4_5_reg[16]_i_1_n_6\,
      O(0) => \val_0_2_4_5_reg[16]_i_1_n_7\,
      S(3) => \val_0_2_4_5[16]_i_2_n_0\,
      S(2) => \val_0_2_4_5[16]_i_3_n_0\,
      S(1) => \val_0_2_4_5[16]_i_4_n_0\,
      S(0) => \val_0_2_4_5[16]_i_5_n_0\
    );
\val_0_2_4_5_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_0_2_4_5_reg[20]_i_1_n_7\,
      Q => val_0_2_4_5(17),
      R => '0'
    );
\val_0_2_4_5_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_0_2_4_5_reg[20]_i_1_n_6\,
      Q => val_0_2_4_5(18),
      R => '0'
    );
\val_0_2_4_5_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_0_2_4_5_reg[20]_i_1_n_5\,
      Q => val_0_2_4_5(19),
      R => '0'
    );
\val_0_2_4_5_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_0_2_4_5_reg[20]_i_1_n_4\,
      Q => val_0_2_4_5(20),
      R => '0'
    );
\val_0_2_4_5_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \val_0_2_4_5_reg[16]_i_1_n_0\,
      CO(3) => \val_0_2_4_5_reg[20]_i_1_n_0\,
      CO(2) => \val_0_2_4_5_reg[20]_i_1_n_1\,
      CO(1) => \val_0_2_4_5_reg[20]_i_1_n_2\,
      CO(0) => \val_0_2_4_5_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => val_0_2(21),
      DI(2) => val_0_2(21),
      DI(1) => val_0_2(21),
      DI(0) => val_0_2(21),
      O(3) => \val_0_2_4_5_reg[20]_i_1_n_4\,
      O(2) => \val_0_2_4_5_reg[20]_i_1_n_5\,
      O(1) => \val_0_2_4_5_reg[20]_i_1_n_6\,
      O(0) => \val_0_2_4_5_reg[20]_i_1_n_7\,
      S(3) => \val_0_2_4_5[20]_i_2_n_0\,
      S(2) => \val_0_2_4_5[20]_i_3_n_0\,
      S(1) => \val_0_2_4_5[20]_i_4_n_0\,
      S(0) => \val_0_2_4_5[20]_i_5_n_0\
    );
\val_0_2_4_5_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_0_2_4_5_reg[21]_i_1_n_7\,
      Q => val_0_2_4_5(21),
      R => '0'
    );
\val_0_2_4_5_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \val_0_2_4_5_reg[20]_i_1_n_0\,
      CO(3 downto 0) => \NLW_val_0_2_4_5_reg[21]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_val_0_2_4_5_reg[21]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \val_0_2_4_5_reg[21]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \val_0_2_4_5[21]_i_2_n_0\
    );
\val_0_2_4_5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_0_2_4_5_reg[8]_i_1_n_5\,
      Q => val_0_2_4_5(7),
      R => '0'
    );
\val_0_2_4_5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_0_2_4_5_reg[8]_i_1_n_4\,
      Q => val_0_2_4_5(8),
      R => '0'
    );
\val_0_2_4_5_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \val_0_2_4_5_reg[8]_i_2_n_0\,
      CO(3) => \val_0_2_4_5_reg[8]_i_1_n_0\,
      CO(2) => \val_0_2_4_5_reg[8]_i_1_n_1\,
      CO(1) => \val_0_2_4_5_reg[8]_i_1_n_2\,
      CO(0) => \val_0_2_4_5_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => val_0_2(8 downto 5),
      O(3) => \val_0_2_4_5_reg[8]_i_1_n_4\,
      O(2) => \val_0_2_4_5_reg[8]_i_1_n_5\,
      O(1 downto 0) => \NLW_val_0_2_4_5_reg[8]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \val_0_2_4_5[8]_i_3_n_0\,
      S(2) => \val_0_2_4_5[8]_i_4_n_0\,
      S(1) => \val_0_2_4_5[8]_i_5_n_0\,
      S(0) => \val_0_2_4_5[8]_i_6_n_0\
    );
\val_0_2_4_5_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \val_0_2_4_5_reg[8]_i_2_n_0\,
      CO(2) => \val_0_2_4_5_reg[8]_i_2_n_1\,
      CO(1) => \val_0_2_4_5_reg[8]_i_2_n_2\,
      CO(0) => \val_0_2_4_5_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => val_0_2(4 downto 1),
      O(3 downto 0) => \NLW_val_0_2_4_5_reg[8]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \val_0_2_4_5[8]_i_7_n_0\,
      S(2) => \val_0_2_4_5[8]_i_8_n_0\,
      S(1) => \val_0_2_4_5[8]_i_9_n_0\,
      S(0) => \val_0_2_4_5[8]_i_10_n_0\
    );
\val_0_2_4_5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_0_2_4_5_reg[12]_i_1_n_7\,
      Q => val_0_2_4_5(9),
      R => '0'
    );
\val_0_2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_0_20(10),
      Q => val_0_2(10),
      R => '0'
    );
\val_0_2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_0_20(11),
      Q => val_0_2(11),
      R => '0'
    );
\val_0_2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_0_20(12),
      Q => val_0_2(12),
      R => '0'
    );
\val_0_2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_0_20(13),
      Q => val_0_2(13),
      R => '0'
    );
\val_0_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_0_20(1),
      Q => val_0_2(1),
      R => '0'
    );
\val_0_2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_0_20(21),
      Q => val_0_2(21),
      R => '0'
    );
\val_0_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_0_20(2),
      Q => val_0_2(2),
      R => '0'
    );
\val_0_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_0_20(3),
      Q => val_0_2(3),
      R => '0'
    );
\val_0_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_0_20(4),
      Q => val_0_2(4),
      R => '0'
    );
\val_0_2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_0_20(5),
      Q => val_0_2(5),
      R => '0'
    );
\val_0_2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_0_20(6),
      Q => val_0_2(6),
      R => '0'
    );
\val_0_2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_0_20(7),
      Q => val_0_2(7),
      R => '0'
    );
\val_0_2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_0_20(8),
      Q => val_0_2(8),
      R => '0'
    );
\val_0_2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_0_20(9),
      Q => val_0_2(9),
      R => '0'
    );
val_4_50_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => val_4_50_carry_n_0,
      CO(2) => val_4_50_carry_n_1,
      CO(1) => val_4_50_carry_n_2,
      CO(0) => val_4_50_carry_n_3,
      CYINIT => '1',
      DI(3 downto 2) => val_9(10 downto 9),
      DI(1 downto 0) => B"00",
      O(3 downto 1) => val_4_50(5 downto 3),
      O(0) => NLW_val_4_50_carry_O_UNCONNECTED(0),
      S(3) => val_4_50_carry_i_1_n_0,
      S(2) => val_4_50_carry_i_2_n_0,
      S(1 downto 0) => B"11"
    );
\val_4_50_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => val_4_50_carry_n_0,
      CO(3) => \val_4_50_carry__0_n_0\,
      CO(2) => \val_4_50_carry__0_n_1\,
      CO(1) => \val_4_50_carry__0_n_2\,
      CO(0) => \val_4_50_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => val_9(14 downto 11),
      O(3 downto 0) => val_4_50(9 downto 6),
      S(3) => \val_4_50_carry__0_i_1_n_0\,
      S(2) => \val_4_50_carry__0_i_2_n_0\,
      S(1) => \val_4_50_carry__0_i_3_n_0\,
      S(0) => \val_4_50_carry__0_i_4_n_0\
    );
\val_4_50_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => val_9(14),
      I1 => val_9(13),
      O => \val_4_50_carry__0_i_1_n_0\
    );
\val_4_50_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => val_9(13),
      I1 => val_9(12),
      O => \val_4_50_carry__0_i_2_n_0\
    );
\val_4_50_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => val_9(12),
      I1 => val_9(11),
      O => \val_4_50_carry__0_i_3_n_0\
    );
\val_4_50_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => val_9(11),
      I1 => val_9(10),
      O => \val_4_50_carry__0_i_4_n_0\
    );
\val_4_50_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \val_4_50_carry__0_n_0\,
      CO(3) => \val_4_50_carry__1_n_0\,
      CO(2) => \val_4_50_carry__1_n_1\,
      CO(1) => \val_4_50_carry__1_n_2\,
      CO(0) => \val_4_50_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => val_9(18 downto 15),
      O(3 downto 0) => val_4_50(13 downto 10),
      S(3) => \val_4_50_carry__1_i_1_n_0\,
      S(2) => \val_4_50_carry__1_i_2_n_0\,
      S(1) => \val_4_50_carry__1_i_3_n_0\,
      S(0) => \val_4_50_carry__1_i_4_n_0\
    );
\val_4_50_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => val_9(18),
      I1 => val_9(17),
      O => \val_4_50_carry__1_i_1_n_0\
    );
\val_4_50_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => val_9(17),
      I1 => val_9(16),
      O => \val_4_50_carry__1_i_2_n_0\
    );
\val_4_50_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => val_9(16),
      I1 => val_9(15),
      O => \val_4_50_carry__1_i_3_n_0\
    );
\val_4_50_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => val_9(15),
      I1 => val_9(14),
      O => \val_4_50_carry__1_i_4_n_0\
    );
\val_4_50_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \val_4_50_carry__1_n_0\,
      CO(3 downto 2) => \NLW_val_4_50_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \val_4_50_carry__2_n_2\,
      CO(0) => \val_4_50_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => val_9(21),
      DI(0) => val_9(19),
      O(3) => \NLW_val_4_50_carry__2_O_UNCONNECTED\(3),
      O(2) => val_4_50(21),
      O(1 downto 0) => val_4_50(15 downto 14),
      S(3 downto 2) => B"01",
      S(1) => \val_4_50_carry__2_i_1_n_0\,
      S(0) => \val_4_50_carry__2_i_2_n_0\
    );
\val_4_50_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => val_9(19),
      I1 => val_9(21),
      O => \val_4_50_carry__2_i_1_n_0\
    );
\val_4_50_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => val_9(19),
      I1 => val_9(18),
      O => \val_4_50_carry__2_i_2_n_0\
    );
val_4_50_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => val_9(10),
      I1 => val_9(9),
      O => val_4_50_carry_i_1_n_0
    );
val_4_50_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => val_9(9),
      O => val_4_50_carry_i_2_n_0
    );
\val_4_5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_4_50(10),
      Q => val_4_5(10),
      R => '0'
    );
\val_4_5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_4_50(11),
      Q => val_4_5(11),
      R => '0'
    );
\val_4_5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_4_50(12),
      Q => val_4_5(12),
      R => '0'
    );
\val_4_5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_4_50(13),
      Q => val_4_5(13),
      R => '0'
    );
\val_4_5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_4_50(14),
      Q => val_4_5(14),
      R => '0'
    );
\val_4_5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_4_50(15),
      Q => val_4_5(15),
      R => '0'
    );
\val_4_5_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_4_50(21),
      Q => val_4_5(21),
      R => '0'
    );
\val_4_5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_4_50(3),
      Q => val_4_5(3),
      R => '0'
    );
\val_4_5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_4_50(4),
      Q => val_4_5(4),
      R => '0'
    );
\val_4_5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_4_50(5),
      Q => val_4_5(5),
      R => '0'
    );
\val_4_5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_4_50(6),
      Q => val_4_5(6),
      R => '0'
    );
\val_4_5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_4_50(7),
      Q => val_4_5(7),
      R => '0'
    );
\val_4_5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_4_50(8),
      Q => val_4_5(8),
      R => '0'
    );
\val_4_5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_4_50(9),
      Q => val_4_5(9),
      R => '0'
    );
\val_7_9[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_9(14),
      I1 => val_9(12),
      O => \val_7_9[12]_i_2_n_0\
    );
\val_7_9[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_9(13),
      I1 => val_9(11),
      O => \val_7_9[12]_i_3_n_0\
    );
\val_7_9[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_9(12),
      I1 => val_9(10),
      O => \val_7_9[12]_i_4_n_0\
    );
\val_7_9[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_9(11),
      I1 => val_9(9),
      O => \val_7_9[12]_i_5_n_0\
    );
\val_7_9[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_9(18),
      I1 => val_9(16),
      O => \val_7_9[16]_i_2_n_0\
    );
\val_7_9[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_9(17),
      I1 => val_9(15),
      O => \val_7_9[16]_i_3_n_0\
    );
\val_7_9[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_9(16),
      I1 => val_9(14),
      O => \val_7_9[16]_i_4_n_0\
    );
\val_7_9[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_9(15),
      I1 => val_9(13),
      O => \val_7_9[16]_i_5_n_0\
    );
\val_7_9[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_9(21),
      I1 => val_9(19),
      O => \val_7_9[20]_i_2_n_0\
    );
\val_7_9[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_9(21),
      I1 => val_9(18),
      O => \val_7_9[20]_i_3_n_0\
    );
\val_7_9[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_9(19),
      I1 => val_9(17),
      O => \val_7_9[20]_i_4_n_0\
    );
\val_7_9[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_9(11),
      I1 => val_9(9),
      O => \val_7_9[9]_i_1_n_0\
    );
\val_7_9_d_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_7_9(10),
      Q => val_7_9_d(10),
      R => '0'
    );
\val_7_9_d_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_7_9(11),
      Q => val_7_9_d(11),
      R => '0'
    );
\val_7_9_d_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_7_9(12),
      Q => val_7_9_d(12),
      R => '0'
    );
\val_7_9_d_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_7_9(13),
      Q => val_7_9_d(13),
      R => '0'
    );
\val_7_9_d_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_7_9(14),
      Q => val_7_9_d(14),
      R => '0'
    );
\val_7_9_d_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_7_9(15),
      Q => val_7_9_d(15),
      R => '0'
    );
\val_7_9_d_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_7_9(16),
      Q => val_7_9_d(16),
      R => '0'
    );
\val_7_9_d_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_7_9(17),
      Q => val_7_9_d(17),
      R => '0'
    );
\val_7_9_d_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_7_9(18),
      Q => val_7_9_d(18),
      R => '0'
    );
\val_7_9_d_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_7_9(19),
      Q => val_7_9_d(19),
      R => '0'
    );
\val_7_9_d_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_7_9(20),
      Q => val_7_9_d(20),
      R => '0'
    );
\val_7_9_d_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_7_9(21),
      Q => val_7_9_d(21),
      R => '0'
    );
\val_7_9_d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_7_9(7),
      Q => val_7_9_d(7),
      R => '0'
    );
\val_7_9_d_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_7_9(8),
      Q => val_7_9_d(8),
      R => '0'
    );
\val_7_9_d_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_7_9(9),
      Q => val_7_9_d(9),
      R => '0'
    );
\val_7_9_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_7_9_reg[12]_i_1_n_6\,
      Q => val_7_9(10),
      R => '0'
    );
\val_7_9_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_7_9_reg[12]_i_1_n_5\,
      Q => val_7_9(11),
      R => '0'
    );
\val_7_9_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_7_9_reg[12]_i_1_n_4\,
      Q => val_7_9(12),
      R => '0'
    );
\val_7_9_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \val_7_9_reg[12]_i_1_n_0\,
      CO(2) => \val_7_9_reg[12]_i_1_n_1\,
      CO(1) => \val_7_9_reg[12]_i_1_n_2\,
      CO(0) => \val_7_9_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => val_9(14 downto 11),
      O(3) => \val_7_9_reg[12]_i_1_n_4\,
      O(2) => \val_7_9_reg[12]_i_1_n_5\,
      O(1) => \val_7_9_reg[12]_i_1_n_6\,
      O(0) => \NLW_val_7_9_reg[12]_i_1_O_UNCONNECTED\(0),
      S(3) => \val_7_9[12]_i_2_n_0\,
      S(2) => \val_7_9[12]_i_3_n_0\,
      S(1) => \val_7_9[12]_i_4_n_0\,
      S(0) => \val_7_9[12]_i_5_n_0\
    );
\val_7_9_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_7_9_reg[16]_i_1_n_7\,
      Q => val_7_9(13),
      R => '0'
    );
\val_7_9_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_7_9_reg[16]_i_1_n_6\,
      Q => val_7_9(14),
      R => '0'
    );
\val_7_9_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_7_9_reg[16]_i_1_n_5\,
      Q => val_7_9(15),
      R => '0'
    );
\val_7_9_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_7_9_reg[16]_i_1_n_4\,
      Q => val_7_9(16),
      R => '0'
    );
\val_7_9_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \val_7_9_reg[12]_i_1_n_0\,
      CO(3) => \val_7_9_reg[16]_i_1_n_0\,
      CO(2) => \val_7_9_reg[16]_i_1_n_1\,
      CO(1) => \val_7_9_reg[16]_i_1_n_2\,
      CO(0) => \val_7_9_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => val_9(18 downto 15),
      O(3) => \val_7_9_reg[16]_i_1_n_4\,
      O(2) => \val_7_9_reg[16]_i_1_n_5\,
      O(1) => \val_7_9_reg[16]_i_1_n_6\,
      O(0) => \val_7_9_reg[16]_i_1_n_7\,
      S(3) => \val_7_9[16]_i_2_n_0\,
      S(2) => \val_7_9[16]_i_3_n_0\,
      S(1) => \val_7_9[16]_i_4_n_0\,
      S(0) => \val_7_9[16]_i_5_n_0\
    );
\val_7_9_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_7_9_reg[20]_i_1_n_7\,
      Q => val_7_9(17),
      R => '0'
    );
\val_7_9_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_7_9_reg[20]_i_1_n_6\,
      Q => val_7_9(18),
      R => '0'
    );
\val_7_9_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_7_9_reg[20]_i_1_n_5\,
      Q => val_7_9(19),
      R => '0'
    );
\val_7_9_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_7_9_reg[20]_i_1_n_0\,
      Q => val_7_9(20),
      R => '0'
    );
\val_7_9_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \val_7_9_reg[16]_i_1_n_0\,
      CO(3) => \val_7_9_reg[20]_i_1_n_0\,
      CO(2) => \NLW_val_7_9_reg[20]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \val_7_9_reg[20]_i_1_n_2\,
      CO(0) => \val_7_9_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => val_9(21),
      DI(1) => val_9(21),
      DI(0) => val_9(19),
      O(3) => \NLW_val_7_9_reg[20]_i_1_O_UNCONNECTED\(3),
      O(2) => \val_7_9_reg[20]_i_1_n_5\,
      O(1) => \val_7_9_reg[20]_i_1_n_6\,
      O(0) => \val_7_9_reg[20]_i_1_n_7\,
      S(3) => '1',
      S(2) => \val_7_9[20]_i_2_n_0\,
      S(1) => \val_7_9[20]_i_3_n_0\,
      S(0) => \val_7_9[20]_i_4_n_0\
    );
\val_7_9_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_9(21),
      Q => val_7_9(21),
      R => '0'
    );
\val_7_9_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_9(9),
      Q => val_7_9(7),
      R => '0'
    );
\val_7_9_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => val_9(10),
      Q => val_7_9(8),
      R => '0'
    );
\val_7_9_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_7_9[9]_i_1_n_0\,
      Q => val_7_9(9),
      R => '0'
    );
\val_9_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_9_reg[21]_0\(1),
      Q => val_9(10),
      R => '0'
    );
\val_9_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_9_reg[21]_0\(2),
      Q => val_9(11),
      R => '0'
    );
\val_9_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_9_reg[21]_0\(3),
      Q => val_9(12),
      R => '0'
    );
\val_9_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_9_reg[21]_0\(4),
      Q => val_9(13),
      R => '0'
    );
\val_9_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_9_reg[21]_0\(5),
      Q => val_9(14),
      R => '0'
    );
\val_9_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_9_reg[21]_0\(6),
      Q => val_9(15),
      R => '0'
    );
\val_9_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_9_reg[21]_0\(7),
      Q => val_9(16),
      R => '0'
    );
\val_9_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_9_reg[21]_0\(8),
      Q => val_9(17),
      R => '0'
    );
\val_9_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_9_reg[21]_0\(9),
      Q => val_9(18),
      R => '0'
    );
\val_9_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_9_reg[21]_0\(10),
      Q => val_9(19),
      R => '0'
    );
\val_9_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_9_reg[21]_0\(11),
      Q => val_9(21),
      R => '0'
    );
\val_9_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \val_9_reg[21]_0\(0),
      Q => val_9(9),
      R => '0'
    );
value_out1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => value_out1_carry_n_0,
      CO(2) => value_out1_carry_n_1,
      CO(1) => value_out1_carry_n_2,
      CO(0) => value_out1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => val_0_2_4_5(10 downto 7),
      O(3) => value_out1(10),
      O(2 downto 0) => NLW_value_out1_carry_O_UNCONNECTED(2 downto 0),
      S(3) => value_out1_carry_i_1_n_0,
      S(2) => value_out1_carry_i_2_n_0,
      S(1) => value_out1_carry_i_3_n_0,
      S(0) => value_out1_carry_i_4_n_0
    );
\value_out1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => value_out1_carry_n_0,
      CO(3) => \value_out1_carry__0_n_0\,
      CO(2) => \value_out1_carry__0_n_1\,
      CO(1) => \value_out1_carry__0_n_2\,
      CO(0) => \value_out1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => val_0_2_4_5(14 downto 11),
      O(3 downto 0) => value_out1(14 downto 11),
      S(3) => \value_out1_carry__0_i_1_n_0\,
      S(2) => \value_out1_carry__0_i_2_n_0\,
      S(1) => \value_out1_carry__0_i_3_n_0\,
      S(0) => \value_out1_carry__0_i_4_n_0\
    );
\value_out1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_0_2_4_5(14),
      I1 => val_7_9_d(14),
      O => \value_out1_carry__0_i_1_n_0\
    );
\value_out1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_0_2_4_5(13),
      I1 => val_7_9_d(13),
      O => \value_out1_carry__0_i_2_n_0\
    );
\value_out1_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_0_2_4_5(12),
      I1 => val_7_9_d(12),
      O => \value_out1_carry__0_i_3_n_0\
    );
\value_out1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_0_2_4_5(11),
      I1 => val_7_9_d(11),
      O => \value_out1_carry__0_i_4_n_0\
    );
\value_out1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \value_out1_carry__0_n_0\,
      CO(3) => \value_out1_carry__1_n_0\,
      CO(2) => \value_out1_carry__1_n_1\,
      CO(1) => \value_out1_carry__1_n_2\,
      CO(0) => \value_out1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => val_0_2_4_5(18 downto 15),
      O(3 downto 0) => value_out1(18 downto 15),
      S(3) => \value_out1_carry__1_i_1_n_0\,
      S(2) => \value_out1_carry__1_i_2_n_0\,
      S(1) => \value_out1_carry__1_i_3_n_0\,
      S(0) => \value_out1_carry__1_i_4_n_0\
    );
\value_out1_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_0_2_4_5(18),
      I1 => val_7_9_d(18),
      O => \value_out1_carry__1_i_1_n_0\
    );
\value_out1_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_0_2_4_5(17),
      I1 => val_7_9_d(17),
      O => \value_out1_carry__1_i_2_n_0\
    );
\value_out1_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_0_2_4_5(16),
      I1 => val_7_9_d(16),
      O => \value_out1_carry__1_i_3_n_0\
    );
\value_out1_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_0_2_4_5(15),
      I1 => val_7_9_d(15),
      O => \value_out1_carry__1_i_4_n_0\
    );
\value_out1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \value_out1_carry__1_n_0\,
      CO(3 downto 2) => \NLW_value_out1_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \value_out1_carry__2_n_2\,
      CO(0) => \value_out1_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => val_0_2_4_5(20 downto 19),
      O(3) => \NLW_value_out1_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => value_out1(21 downto 19),
      S(3) => '0',
      S(2) => \value_out1_carry__2_i_1_n_0\,
      S(1) => \value_out1_carry__2_i_2_n_0\,
      S(0) => \value_out1_carry__2_i_3_n_0\
    );
\value_out1_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_0_2_4_5(21),
      I1 => val_7_9_d(21),
      O => \value_out1_carry__2_i_1_n_0\
    );
\value_out1_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_0_2_4_5(20),
      I1 => val_7_9_d(20),
      O => \value_out1_carry__2_i_2_n_0\
    );
\value_out1_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_0_2_4_5(19),
      I1 => val_7_9_d(19),
      O => \value_out1_carry__2_i_3_n_0\
    );
value_out1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_0_2_4_5(10),
      I1 => val_7_9_d(10),
      O => value_out1_carry_i_1_n_0
    );
value_out1_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_0_2_4_5(9),
      I1 => val_7_9_d(9),
      O => value_out1_carry_i_2_n_0
    );
value_out1_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_0_2_4_5(8),
      I1 => val_7_9_d(8),
      O => value_out1_carry_i_3_n_0
    );
value_out1_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => val_0_2_4_5(7),
      I1 => val_7_9_d(7),
      O => value_out1_carry_i_4_n_0
    );
\value_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => value_out1(10),
      Q => sin(0),
      R => '0'
    );
\value_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => value_out1(20),
      Q => sin(10),
      R => '0'
    );
\value_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => value_out1(21),
      Q => sin(11),
      R => '0'
    );
\value_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => value_out1(11),
      Q => sin(1),
      R => '0'
    );
\value_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => value_out1(12),
      Q => sin(2),
      R => '0'
    );
\value_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => value_out1(13),
      Q => sin(3),
      R => '0'
    );
\value_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => value_out1(14),
      Q => sin(4),
      R => '0'
    );
\value_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => value_out1(15),
      Q => sin(5),
      R => '0'
    );
\value_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => value_out1(16),
      Q => sin(6),
      R => '0'
    );
\value_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => value_out1(17),
      Q => sin(7),
      R => '0'
    );
\value_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => value_out1(18),
      Q => sin(8),
      R => '0'
    );
\value_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => value_out1(19),
      Q => sin(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity elipse_accelerated_elipse_coprocessor_0_0_multiplier_rtl is
  port (
    \shifts_reg[7][18]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[5][16]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[3][14]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[1][12]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[11][22]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[9][20]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[13][24]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[12][23]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[8][19]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[10][21]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[0][11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[2][13]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[4][15]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[6][17]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    x : out STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \shifts_reg[13][13]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \shifts_reg[13][24]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[8][19]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[9][20]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[10][21]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[11][22]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[0][11]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[1][12]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[2][13]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[3][14]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[4][15]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[5][16]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[6][17]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[7][18]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of elipse_accelerated_elipse_coprocessor_0_0_multiplier_rtl : entity is "multiplier_rtl";
end elipse_accelerated_elipse_coprocessor_0_0_multiplier_rtl;

architecture STRUCTURE of elipse_accelerated_elipse_coprocessor_0_0_multiplier_rtl is
  signal \acumulators[0][11]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[0][11]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[0][11]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[0][11]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[0][11]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[0][11]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[0][11]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[0][11]_i_9_n_0\ : STD_LOGIC;
  signal \acumulators[0][15]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[0][15]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[0][15]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[0][15]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[0][15]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[0][19]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[0][19]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[0][19]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[0][19]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[0][23]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[0][23]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[0][23]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[0][23]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[0][27]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[0][27]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[0][27]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[0][27]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[0][3]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[0][3]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[0][3]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[0][3]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[0][3]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[0][3]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[0][3]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[0][7]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[0][7]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[0][7]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[0][7]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[0][7]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[0][7]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[0][7]_i_9_n_0\ : STD_LOGIC;
  signal \acumulators[10][12]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators[10][13]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators[10][14]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators[10][15]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators[10][16]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators[10][17]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators[10][18]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators[10][19]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators[10][20]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators[10][21]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators[10][22]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators[10][23]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators[10][24]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators[10][25]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators[10][26]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators[10][27]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators[11][11]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[11][11]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[11][11]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[11][11]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[11][11]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[11][11]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[11][11]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[11][11]_i_9_n_0\ : STD_LOGIC;
  signal \acumulators[11][15]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[11][15]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[11][15]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[11][15]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[11][15]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[11][15]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[11][15]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[11][15]_i_9_n_0\ : STD_LOGIC;
  signal \acumulators[11][19]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[11][19]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[11][19]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[11][19]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[11][19]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[11][19]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[11][19]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[11][19]_i_9_n_0\ : STD_LOGIC;
  signal \acumulators[11][23]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[11][23]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[11][23]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[11][23]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[11][23]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[11][23]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[11][23]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[11][23]_i_9_n_0\ : STD_LOGIC;
  signal \acumulators[11][27]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[11][27]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[11][27]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[11][27]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[11][27]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[11][27]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[11][27]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[11][3]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[11][3]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[11][3]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[11][3]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[11][3]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[11][3]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[11][3]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[11][3]_i_9_n_0\ : STD_LOGIC;
  signal \acumulators[11][7]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[11][7]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[11][7]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[11][7]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[11][7]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[11][7]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[11][7]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[11][7]_i_9_n_0\ : STD_LOGIC;
  signal \acumulators[12][11]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[12][11]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[12][11]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[12][11]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[12][11]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[12][11]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[12][11]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[12][11]_i_9_n_0\ : STD_LOGIC;
  signal \acumulators[12][15]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[12][15]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[12][15]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[12][15]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[12][15]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[12][15]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[12][15]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[12][15]_i_9_n_0\ : STD_LOGIC;
  signal \acumulators[12][19]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[12][19]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[12][19]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[12][19]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[12][19]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[12][19]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[12][19]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[12][19]_i_9_n_0\ : STD_LOGIC;
  signal \acumulators[12][23]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[12][23]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[12][23]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[12][23]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[12][23]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[12][23]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[12][23]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[12][23]_i_9_n_0\ : STD_LOGIC;
  signal \acumulators[12][27]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[12][27]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[12][27]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[12][27]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[12][27]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[12][27]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[12][27]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[12][3]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[12][3]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[12][3]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[12][3]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[12][3]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[12][3]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[12][3]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[12][3]_i_9_n_0\ : STD_LOGIC;
  signal \acumulators[12][7]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[12][7]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[12][7]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[12][7]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[12][7]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[12][7]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[12][7]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[12][7]_i_9_n_0\ : STD_LOGIC;
  signal \acumulators[1][11]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[1][11]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[1][11]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[1][11]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[1][11]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[1][11]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[1][11]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[1][11]_i_9_n_0\ : STD_LOGIC;
  signal \acumulators[1][15]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[1][15]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[1][15]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[1][15]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[1][15]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[1][15]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[1][15]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[1][19]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[1][19]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[1][19]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[1][19]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[1][23]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[1][23]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[1][23]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[1][23]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[1][27]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[1][27]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[1][27]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[1][27]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[1][3]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[1][3]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[1][3]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[1][3]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[1][3]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[1][7]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[1][7]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[1][7]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[1][7]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[1][7]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[1][7]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[1][7]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[1][7]_i_9_n_0\ : STD_LOGIC;
  signal \acumulators[2][11]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[2][11]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[2][11]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[2][11]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[2][11]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[2][11]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[2][11]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[2][11]_i_9_n_0\ : STD_LOGIC;
  signal \acumulators[2][15]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[2][15]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[2][15]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[2][15]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[2][15]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[2][15]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[2][15]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[2][15]_i_9_n_0\ : STD_LOGIC;
  signal \acumulators[2][19]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[2][19]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[2][19]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[2][19]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[2][19]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[2][23]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[2][23]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[2][23]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[2][23]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[2][27]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[2][27]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[2][27]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[2][27]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[2][3]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[2][3]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[2][3]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[2][3]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[2][7]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[2][7]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[2][7]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[2][7]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[2][7]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[2][7]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[2][7]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[3][11]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[3][11]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[3][11]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[3][11]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[3][11]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[3][11]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[3][11]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[3][11]_i_9_n_0\ : STD_LOGIC;
  signal \acumulators[3][15]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[3][15]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[3][15]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[3][15]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[3][15]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[3][15]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[3][15]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[3][15]_i_9_n_0\ : STD_LOGIC;
  signal \acumulators[3][19]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[3][19]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[3][19]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[3][19]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[3][19]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[3][19]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[3][19]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[3][23]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[3][23]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[3][23]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[3][23]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[3][27]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[3][27]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[3][27]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[3][27]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[3][3]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[3][3]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[3][3]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[3][3]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[3][7]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[3][7]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[3][7]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[3][7]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[3][7]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[4][11]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[4][11]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[4][11]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[4][11]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[4][11]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[4][11]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[4][11]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[4][15]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[4][15]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[4][15]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[4][15]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[4][15]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[4][15]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[4][15]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[4][15]_i_9_n_0\ : STD_LOGIC;
  signal \acumulators[4][19]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[4][19]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[4][19]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[4][19]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[4][19]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[4][19]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[4][19]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[4][19]_i_9_n_0\ : STD_LOGIC;
  signal \acumulators[4][23]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[4][23]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[4][23]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[4][23]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[4][23]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[4][27]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[4][27]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[4][27]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[4][27]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[4][3]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[4][3]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[4][3]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[4][3]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[4][7]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[4][7]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[4][7]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[4][7]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[5][10]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators[5][11]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators[5][14]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[5][14]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[5][14]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[5][14]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[5][14]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[5][14]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[5][14]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[5][14]_i_9_n_0\ : STD_LOGIC;
  signal \acumulators[5][18]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[5][18]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[5][18]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[5][18]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[5][18]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[5][18]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[5][18]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[5][18]_i_9_n_0\ : STD_LOGIC;
  signal \acumulators[5][22]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[5][22]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[5][22]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[5][22]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[5][22]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[5][22]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[5][22]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[5][22]_i_9_n_0\ : STD_LOGIC;
  signal \acumulators[5][26]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[5][26]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[5][26]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[5][26]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[5][27]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[6][12]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators[6][13]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators[6][16]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[6][16]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[6][16]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[6][16]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[6][16]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[6][16]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[6][16]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[6][16]_i_9_n_0\ : STD_LOGIC;
  signal \acumulators[6][20]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[6][20]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[6][20]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[6][20]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[6][20]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[6][20]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[6][20]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[6][20]_i_9_n_0\ : STD_LOGIC;
  signal \acumulators[6][24]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[6][24]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[6][24]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[6][24]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[6][24]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[6][24]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[6][24]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[6][24]_i_9_n_0\ : STD_LOGIC;
  signal \acumulators[6][27]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[6][27]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[6][27]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][11]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[7][11]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[7][11]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[7][11]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[7][11]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[7][11]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[7][11]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[7][11]_i_9_n_0\ : STD_LOGIC;
  signal \acumulators[7][15]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[7][15]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[7][15]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[7][15]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[7][15]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[7][15]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[7][15]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[7][15]_i_9_n_0\ : STD_LOGIC;
  signal \acumulators[7][19]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[7][19]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[7][19]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[7][19]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[7][19]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[7][19]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[7][19]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[7][19]_i_9_n_0\ : STD_LOGIC;
  signal \acumulators[7][23]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[7][23]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[7][23]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[7][23]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[7][23]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[7][23]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[7][23]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[7][23]_i_9_n_0\ : STD_LOGIC;
  signal \acumulators[7][27]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[7][27]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[7][27]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[7][27]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[7][27]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[7][27]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[7][27]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[7][3]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[7][3]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[7][3]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[7][3]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[7][3]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[7][3]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[7][3]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[7][3]_i_9_n_0\ : STD_LOGIC;
  signal \acumulators[7][7]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[7][7]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[7][7]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[7][7]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[7][7]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[7][7]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[7][7]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[7][7]_i_9_n_0\ : STD_LOGIC;
  signal \acumulators[8][11]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[8][11]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[8][11]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[8][11]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[8][11]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[8][11]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[8][11]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[8][11]_i_9_n_0\ : STD_LOGIC;
  signal \acumulators[8][15]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[8][15]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[8][15]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[8][15]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[8][15]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[8][15]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[8][15]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[8][15]_i_9_n_0\ : STD_LOGIC;
  signal \acumulators[8][19]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[8][19]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[8][19]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[8][19]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[8][19]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[8][19]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[8][19]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[8][19]_i_9_n_0\ : STD_LOGIC;
  signal \acumulators[8][23]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[8][23]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[8][23]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[8][23]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[8][23]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[8][23]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[8][23]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[8][23]_i_9_n_0\ : STD_LOGIC;
  signal \acumulators[8][27]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[8][27]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[8][27]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[8][27]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[8][27]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[8][27]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[8][27]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[8][3]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[8][3]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[8][3]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[8][3]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[8][3]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[8][3]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[8][3]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[8][3]_i_9_n_0\ : STD_LOGIC;
  signal \acumulators[8][7]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[8][7]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[8][7]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[8][7]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[8][7]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[8][7]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[8][7]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[8][7]_i_9_n_0\ : STD_LOGIC;
  signal \acumulators[9][11]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[9][11]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[9][11]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[9][11]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[9][11]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[9][11]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[9][15]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[9][15]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[9][15]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[9][15]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[9][15]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[9][15]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[9][15]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[9][15]_i_9_n_0\ : STD_LOGIC;
  signal \acumulators[9][19]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[9][19]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[9][19]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[9][19]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[9][19]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[9][19]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[9][19]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[9][19]_i_9_n_0\ : STD_LOGIC;
  signal \acumulators[9][23]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[9][23]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[9][23]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[9][23]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[9][23]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[9][23]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[9][23]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[9][23]_i_9_n_0\ : STD_LOGIC;
  signal \acumulators[9][27]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[9][27]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[9][27]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[9][27]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[9][27]_i_6_n_0\ : STD_LOGIC;
  signal \acumulators[9][27]_i_7_n_0\ : STD_LOGIC;
  signal \acumulators[9][27]_i_8_n_0\ : STD_LOGIC;
  signal \acumulators[9][3]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[9][3]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[9][3]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[9][3]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators[9][7]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[9][7]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[9][7]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[9][7]_i_5_n_0\ : STD_LOGIC;
  signal \acumulators_reg[0][11]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[0][11]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[0][11]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[0][11]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[0][11]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[0][11]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[0][11]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[0][11]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[0][15]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[0][15]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[0][15]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[0][15]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[0][15]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[0][15]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[0][15]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[0][15]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[0][19]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[0][19]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[0][19]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[0][19]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[0][19]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[0][19]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[0][19]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[0][19]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[0][23]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[0][23]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[0][23]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[0][23]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[0][23]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[0][23]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[0][23]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[0][23]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[0][27]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[0][27]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[0][27]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[0][27]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[0][27]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[0][27]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[0][27]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[0][3]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[0][3]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[0][3]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[0][3]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[0][3]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[0][3]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[0][3]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[0][7]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[0][7]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[0][7]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[0][7]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[0][7]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[0][7]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[0][7]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[11][11]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[11][11]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[11][11]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[11][11]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[11][11]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[11][11]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[11][11]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[11][11]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[11][15]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[11][15]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[11][15]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[11][15]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[11][15]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[11][15]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[11][15]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[11][15]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[11][19]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[11][19]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[11][19]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[11][19]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[11][19]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[11][19]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[11][19]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[11][19]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[11][23]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[11][23]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[11][23]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[11][23]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[11][23]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[11][23]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[11][23]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[11][23]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[11][27]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[11][27]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[11][27]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[11][27]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[11][27]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[11][27]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[11][27]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[11][3]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[11][3]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[11][3]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[11][3]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[11][3]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[11][3]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[11][3]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[11][3]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[11][7]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[11][7]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[11][7]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[11][7]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[11][7]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[11][7]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[11][7]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[11][7]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[12][11]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[12][11]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[12][11]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[12][11]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[12][11]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[12][11]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[12][11]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[12][11]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[12][15]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[12][15]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[12][15]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[12][15]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[12][15]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[12][15]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[12][15]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[12][15]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[12][19]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[12][19]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[12][19]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[12][19]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[12][19]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[12][19]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[12][19]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[12][19]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[12][23]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[12][23]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[12][23]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[12][23]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[12][23]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[12][23]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[12][23]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[12][23]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[12][27]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[12][27]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[12][27]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[12][27]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[12][27]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[12][27]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[12][27]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[12][3]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[12][3]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[12][3]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[12][3]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[12][3]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[12][3]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[12][3]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[12][3]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[12][7]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[12][7]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[12][7]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[12][7]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[12][7]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[12][7]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[12][7]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[12][7]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[12]_1\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \acumulators_reg[1][11]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[1][11]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[1][11]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[1][11]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[1][11]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[1][11]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[1][11]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[1][11]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[1][15]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[1][15]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[1][15]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[1][15]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[1][15]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[1][15]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[1][15]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[1][15]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[1][19]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[1][19]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[1][19]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[1][19]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[1][19]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[1][19]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[1][19]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[1][19]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[1][23]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[1][23]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[1][23]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[1][23]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[1][23]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[1][23]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[1][23]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[1][23]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[1][27]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[1][27]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[1][27]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[1][27]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[1][27]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[1][27]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[1][27]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[1][3]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[1][3]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[1][3]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[1][3]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[1][3]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[1][3]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[1][3]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[1][7]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[1][7]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[1][7]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[1][7]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[1][7]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[1][7]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[1][7]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[2][11]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[2][11]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[2][11]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[2][11]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[2][11]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[2][11]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[2][11]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[2][11]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[2][15]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[2][15]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[2][15]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[2][15]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[2][15]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[2][15]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[2][15]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[2][15]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[2][19]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[2][19]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[2][19]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[2][19]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[2][19]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[2][19]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[2][19]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[2][19]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[2][23]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[2][23]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[2][23]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[2][23]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[2][23]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[2][23]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[2][23]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[2][23]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[2][27]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[2][27]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[2][27]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[2][27]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[2][27]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[2][27]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[2][27]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[2][3]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[2][3]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[2][3]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[2][3]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[2][3]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[2][3]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[2][3]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[2][3]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[2][7]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[2][7]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[2][7]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[2][7]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[2][7]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[2][7]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[2][7]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[2][7]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[3][11]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[3][11]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[3][11]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[3][11]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[3][11]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[3][11]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[3][11]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[3][11]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[3][15]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[3][15]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[3][15]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[3][15]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[3][15]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[3][15]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[3][15]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[3][15]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[3][19]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[3][19]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[3][19]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[3][19]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[3][19]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[3][19]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[3][19]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[3][19]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[3][23]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[3][23]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[3][23]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[3][23]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[3][23]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[3][23]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[3][23]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[3][23]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[3][27]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[3][27]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[3][27]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[3][27]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[3][27]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[3][27]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[3][27]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[3][3]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[3][3]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[3][3]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[3][3]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[3][3]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[3][3]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[3][3]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[3][3]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[3][7]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[3][7]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[3][7]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[3][7]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[3][7]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[3][7]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[3][7]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[3][7]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[4][11]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[4][11]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[4][11]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[4][11]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[4][11]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[4][11]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[4][11]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[4][11]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[4][15]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[4][15]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[4][15]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[4][15]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[4][15]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[4][15]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[4][15]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[4][15]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[4][19]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[4][19]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[4][19]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[4][19]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[4][19]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[4][19]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[4][19]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[4][19]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[4][23]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[4][23]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[4][23]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[4][23]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[4][23]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[4][23]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[4][23]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[4][23]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[4][27]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[4][27]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[4][27]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[4][27]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[4][27]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[4][27]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[4][27]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[4][3]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[4][3]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[4][3]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[4][3]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[4][3]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[4][3]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[4][3]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[4][3]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[4][7]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[4][7]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[4][7]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[4][7]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[4][7]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[4][7]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[4][7]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[4][7]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[5][14]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[5][14]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[5][14]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[5][14]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[5][14]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[5][14]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[5][14]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[5][18]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[5][18]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[5][18]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[5][18]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[5][18]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[5][18]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[5][18]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[5][18]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[5][22]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[5][22]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[5][22]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[5][22]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[5][22]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[5][22]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[5][22]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[5][22]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[5][26]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[5][26]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[5][26]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[5][26]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[5][26]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[5][26]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[5][26]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[5][26]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[5][27]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[6][16]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[6][16]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[6][16]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[6][16]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[6][16]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[6][16]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[6][16]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[6][20]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[6][20]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[6][20]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[6][20]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[6][20]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[6][20]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[6][20]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[6][20]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[6][24]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[6][24]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[6][24]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[6][24]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[6][24]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[6][24]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[6][24]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[6][24]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[6][27]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[6][27]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[6][27]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[6][27]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[6][27]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[6]_0\ : STD_LOGIC_VECTOR ( 27 downto 12 );
  signal \acumulators_reg[7][11]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[7][11]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[7][11]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[7][11]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[7][11]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[7][11]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[7][11]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[7][11]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[7][15]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[7][15]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[7][15]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[7][15]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[7][15]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[7][15]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[7][15]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[7][15]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[7][19]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[7][19]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[7][19]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[7][19]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[7][19]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[7][19]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[7][19]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[7][19]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[7][23]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[7][23]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[7][23]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[7][23]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[7][23]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[7][23]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[7][23]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[7][23]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[7][27]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[7][27]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[7][27]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[7][27]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[7][27]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[7][27]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[7][27]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[7][3]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[7][3]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[7][3]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[7][3]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[7][3]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[7][3]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[7][3]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[7][3]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[7][7]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[7][7]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[7][7]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[7][7]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[7][7]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[7][7]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[7][7]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[7][7]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[8][11]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[8][11]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[8][11]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[8][11]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[8][11]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[8][11]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[8][11]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[8][11]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[8][15]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[8][15]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[8][15]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[8][15]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[8][15]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[8][15]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[8][15]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[8][15]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[8][19]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[8][19]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[8][19]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[8][19]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[8][19]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[8][19]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[8][19]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[8][19]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[8][23]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[8][23]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[8][23]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[8][23]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[8][23]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[8][23]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[8][23]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[8][23]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[8][27]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[8][27]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[8][27]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[8][27]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[8][27]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[8][27]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[8][27]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[8][3]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[8][3]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[8][3]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[8][3]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[8][3]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[8][3]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[8][3]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[8][3]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[8][7]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[8][7]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[8][7]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[8][7]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[8][7]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[8][7]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[8][7]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[8][7]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[9][11]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[9][11]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[9][11]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[9][11]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[9][11]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[9][11]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[9][11]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[9][11]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[9][15]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[9][15]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[9][15]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[9][15]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[9][15]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[9][15]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[9][15]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[9][15]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[9][19]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[9][19]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[9][19]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[9][19]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[9][19]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[9][19]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[9][19]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[9][19]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[9][23]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[9][23]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[9][23]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[9][23]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[9][23]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[9][23]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[9][23]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[9][23]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[9][27]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[9][27]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[9][27]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[9][27]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[9][27]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[9][27]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[9][27]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[9][3]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[9][3]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[9][3]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[9][3]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[9][3]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[9][3]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[9][3]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[9][3]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg[9][7]_i_1_n_0\ : STD_LOGIC;
  signal \acumulators_reg[9][7]_i_1_n_1\ : STD_LOGIC;
  signal \acumulators_reg[9][7]_i_1_n_2\ : STD_LOGIC;
  signal \acumulators_reg[9][7]_i_1_n_3\ : STD_LOGIC;
  signal \acumulators_reg[9][7]_i_1_n_4\ : STD_LOGIC;
  signal \acumulators_reg[9][7]_i_1_n_5\ : STD_LOGIC;
  signal \acumulators_reg[9][7]_i_1_n_6\ : STD_LOGIC;
  signal \acumulators_reg[9][7]_i_1_n_7\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[10][12]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[10][13]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[10][14]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[10][15]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[10][16]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[10][17]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[10][18]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[10][19]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[10][20]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[10][21]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[10][22]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[10][23]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[10][24]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[10][25]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[10][26]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[10][27]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][0]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][10]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][11]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][12]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][13]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][14]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][15]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][16]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][17]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][18]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][19]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][1]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][20]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][21]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][22]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][23]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][24]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][25]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][26]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][27]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][2]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][3]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][4]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][5]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][6]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][7]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][8]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][9]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][25]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][26]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][27]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][10]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][11]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][12]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][13]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][14]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][15]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][16]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][17]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][18]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][19]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][20]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][21]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][22]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][23]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][24]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][25]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][26]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][27]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][8]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][9]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][10]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][11]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][12]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][13]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][14]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][15]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][16]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][17]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][18]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][19]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][20]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][21]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][22]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][23]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][24]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][25]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][26]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][27]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][8]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][9]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][0]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][10]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][11]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][12]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][13]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][14]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][15]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][16]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][17]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][18]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][19]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][20]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][21]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][22]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][23]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][24]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][25]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][26]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][27]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][2]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][3]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][4]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][5]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][6]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][7]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][8]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][9]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[5][10]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[5][11]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[5][12]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[5][13]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[5][14]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[5][15]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[5][16]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[5][17]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[5][18]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[5][19]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[5][20]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[5][21]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[5][22]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[5][23]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[5][24]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[5][25]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[5][26]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[5][27]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][0]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][10]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][11]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][12]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][13]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][14]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][15]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][16]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][17]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][18]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][19]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][1]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][20]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][21]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][22]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][23]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][24]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][25]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][26]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][27]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][2]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][3]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][4]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][5]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][6]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][7]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][8]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][9]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][0]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][10]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][11]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][12]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][13]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][14]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][15]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][16]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][17]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][18]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][19]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][1]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][20]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][21]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][22]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][23]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][24]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][25]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][26]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][27]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][2]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][3]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][4]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][5]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][6]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][7]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][8]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][9]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][0]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][10]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][11]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][12]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][13]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][14]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][15]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][16]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][17]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][18]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][19]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][1]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][20]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][21]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][22]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][23]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][24]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][25]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][26]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][27]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][2]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][3]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][4]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][5]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][6]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][7]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][8]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][9]\ : STD_LOGIC;
  signal \shifts[11][22]_i_1_n_0\ : STD_LOGIC;
  signal \shifts[12][23]_i_1_n_0\ : STD_LOGIC;
  signal \shifts[13][24]_i_1_n_0\ : STD_LOGIC;
  signal \^shifts_reg[0][11]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^shifts_reg[10][21]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^shifts_reg[11][22]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^shifts_reg[12][23]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^shifts_reg[13][24]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^shifts_reg[1][12]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^shifts_reg[2][13]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^shifts_reg[3][14]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^shifts_reg[4][15]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^shifts_reg[5][16]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^shifts_reg[6][17]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^shifts_reg[7][18]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^shifts_reg[8][19]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^shifts_reg[9][20]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \x_internal[11]_i_10_n_0\ : STD_LOGIC;
  signal \x_internal[11]_i_11_n_0\ : STD_LOGIC;
  signal \x_internal[11]_i_12_n_0\ : STD_LOGIC;
  signal \x_internal[11]_i_13_n_0\ : STD_LOGIC;
  signal \x_internal[11]_i_14_n_0\ : STD_LOGIC;
  signal \x_internal[11]_i_15_n_0\ : STD_LOGIC;
  signal \x_internal[11]_i_3_n_0\ : STD_LOGIC;
  signal \x_internal[11]_i_4_n_0\ : STD_LOGIC;
  signal \x_internal[11]_i_5_n_0\ : STD_LOGIC;
  signal \x_internal[11]_i_6_n_0\ : STD_LOGIC;
  signal \x_internal[11]_i_8_n_0\ : STD_LOGIC;
  signal \x_internal[11]_i_9_n_0\ : STD_LOGIC;
  signal \x_internal[15]_i_2_n_0\ : STD_LOGIC;
  signal \x_internal[15]_i_3_n_0\ : STD_LOGIC;
  signal \x_internal[15]_i_4_n_0\ : STD_LOGIC;
  signal \x_internal[15]_i_5_n_0\ : STD_LOGIC;
  signal \x_internal[19]_i_2_n_0\ : STD_LOGIC;
  signal \x_internal[19]_i_3_n_0\ : STD_LOGIC;
  signal \x_internal[19]_i_4_n_0\ : STD_LOGIC;
  signal \x_internal[19]_i_5_n_0\ : STD_LOGIC;
  signal \x_internal[23]_i_2_n_0\ : STD_LOGIC;
  signal \x_internal[23]_i_3_n_0\ : STD_LOGIC;
  signal \x_internal[23]_i_4_n_0\ : STD_LOGIC;
  signal \x_internal[23]_i_5_n_0\ : STD_LOGIC;
  signal \x_internal[27]_i_2_n_0\ : STD_LOGIC;
  signal \x_internal[27]_i_3_n_0\ : STD_LOGIC;
  signal \x_internal[27]_i_4_n_0\ : STD_LOGIC;
  signal \x_internal[27]_i_5_n_0\ : STD_LOGIC;
  signal \x_internal_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \x_internal_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \x_internal_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \x_internal_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \x_internal_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \x_internal_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \x_internal_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \x_internal_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \x_internal_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \x_internal_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \x_internal_reg[11]_i_7_n_0\ : STD_LOGIC;
  signal \x_internal_reg[11]_i_7_n_1\ : STD_LOGIC;
  signal \x_internal_reg[11]_i_7_n_2\ : STD_LOGIC;
  signal \x_internal_reg[11]_i_7_n_3\ : STD_LOGIC;
  signal \x_internal_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \x_internal_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \x_internal_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \x_internal_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \x_internal_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \x_internal_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \x_internal_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \x_internal_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \x_internal_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \x_internal_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \x_internal_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \x_internal_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \x_internal_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \x_internal_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \x_internal_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \x_internal_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \x_internal_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \x_internal_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \x_internal_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \x_internal_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \x_internal_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \x_internal_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \x_internal_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \x_internal_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \x_internal_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \x_internal_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \x_internal_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \x_internal_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \x_internal_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \x_internal_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \x_internal_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_acumulators_reg[0][27]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_acumulators_reg[11][27]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_acumulators_reg[12][27]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_acumulators_reg[1][27]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_acumulators_reg[2][27]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_acumulators_reg[3][27]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_acumulators_reg[4][27]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_acumulators_reg[5][14]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_acumulators_reg[5][27]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_acumulators_reg[5][27]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_acumulators_reg[6][16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_acumulators_reg[6][27]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_acumulators_reg[6][27]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_acumulators_reg[7][27]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_acumulators_reg[8][27]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_acumulators_reg[9][27]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_x_internal_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_x_internal_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_internal_reg[11]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_internal_reg[27]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acumulators[10][12]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \acumulators[6][12]_i_1\ : label is "soft_lutpair33";
begin
  \shifts_reg[0][11]_0\(11 downto 0) <= \^shifts_reg[0][11]_0\(11 downto 0);
  \shifts_reg[10][21]_0\(11 downto 0) <= \^shifts_reg[10][21]_0\(11 downto 0);
  \shifts_reg[11][22]_0\(11 downto 0) <= \^shifts_reg[11][22]_0\(11 downto 0);
  \shifts_reg[12][23]_0\(11 downto 0) <= \^shifts_reg[12][23]_0\(11 downto 0);
  \shifts_reg[13][24]_0\(11 downto 0) <= \^shifts_reg[13][24]_0\(11 downto 0);
  \shifts_reg[1][12]_0\(11 downto 0) <= \^shifts_reg[1][12]_0\(11 downto 0);
  \shifts_reg[2][13]_0\(11 downto 0) <= \^shifts_reg[2][13]_0\(11 downto 0);
  \shifts_reg[3][14]_0\(11 downto 0) <= \^shifts_reg[3][14]_0\(11 downto 0);
  \shifts_reg[4][15]_0\(11 downto 0) <= \^shifts_reg[4][15]_0\(11 downto 0);
  \shifts_reg[5][16]_0\(11 downto 0) <= \^shifts_reg[5][16]_0\(11 downto 0);
  \shifts_reg[6][17]_0\(11 downto 0) <= \^shifts_reg[6][17]_0\(11 downto 0);
  \shifts_reg[7][18]_0\(11 downto 0) <= \^shifts_reg[7][18]_0\(11 downto 0);
  \shifts_reg[8][19]_0\(11 downto 0) <= \^shifts_reg[8][19]_0\(11 downto 0);
  \shifts_reg[9][20]_0\(11 downto 0) <= \^shifts_reg[9][20]_0\(11 downto 0);
\acumulators[0][11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(10),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][11]_i_2_n_0\
    );
\acumulators[0][11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(9),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][11]_i_3_n_0\
    );
\acumulators[0][11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(8),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][11]_i_4_n_0\
    );
\acumulators[0][11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(7),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][11]_i_5_n_0\
    );
\acumulators[0][11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(10),
      I1 => \acumulators_reg_n_0_[0][11]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[0][11]_0\(11),
      O => \acumulators[0][11]_i_6_n_0\
    );
\acumulators[0][11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(9),
      I1 => \acumulators_reg_n_0_[0][10]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[0][11]_0\(10),
      O => \acumulators[0][11]_i_7_n_0\
    );
\acumulators[0][11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(8),
      I1 => \acumulators_reg_n_0_[0][9]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[0][11]_0\(9),
      O => \acumulators[0][11]_i_8_n_0\
    );
\acumulators[0][11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(7),
      I1 => \acumulators_reg_n_0_[0][8]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[0][11]_0\(8),
      O => \acumulators[0][11]_i_9_n_0\
    );
\acumulators[0][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(11),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][15]_i_2_n_0\
    );
\acumulators[0][15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[0][15]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][15]_i_3_n_0\
    );
\acumulators[0][15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[0][14]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][15]_i_4_n_0\
    );
\acumulators[0][15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[0][13]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][15]_i_5_n_0\
    );
\acumulators[0][15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(11),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[0][12]\,
      O => \acumulators[0][15]_i_6_n_0\
    );
\acumulators[0][19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[0][19]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][19]_i_2_n_0\
    );
\acumulators[0][19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[0][18]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][19]_i_3_n_0\
    );
\acumulators[0][19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[0][17]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][19]_i_4_n_0\
    );
\acumulators[0][19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[0][16]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][19]_i_5_n_0\
    );
\acumulators[0][23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[0][23]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][23]_i_2_n_0\
    );
\acumulators[0][23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[0][22]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][23]_i_3_n_0\
    );
\acumulators[0][23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[0][21]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][23]_i_4_n_0\
    );
\acumulators[0][23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[0][20]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][23]_i_5_n_0\
    );
\acumulators[0][27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[0][27]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][27]_i_2_n_0\
    );
\acumulators[0][27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[0][26]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][27]_i_3_n_0\
    );
\acumulators[0][27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[0][25]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][27]_i_4_n_0\
    );
\acumulators[0][27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[0][24]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][27]_i_5_n_0\
    );
\acumulators[0][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(2),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][3]_i_2_n_0\
    );
\acumulators[0][3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(1),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][3]_i_3_n_0\
    );
\acumulators[0][3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(0),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][3]_i_4_n_0\
    );
\acumulators[0][3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(2),
      I1 => \acumulators_reg_n_0_[0][3]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[0][11]_0\(3),
      O => \acumulators[0][3]_i_5_n_0\
    );
\acumulators[0][3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(1),
      I1 => \acumulators_reg_n_0_[0][2]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[0][11]_0\(2),
      O => \acumulators[0][3]_i_6_n_0\
    );
\acumulators[0][3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(0),
      I1 => \acumulators_reg_n_0_[0][1]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[0][11]_0\(1),
      O => \acumulators[0][3]_i_7_n_0\
    );
\acumulators[0][3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \^shifts_reg[0][11]_0\(0),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[0][0]\,
      O => \acumulators[0][3]_i_8_n_0\
    );
\acumulators[0][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(6),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][7]_i_2_n_0\
    );
\acumulators[0][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(5),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][7]_i_3_n_0\
    );
\acumulators[0][7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(4),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][7]_i_4_n_0\
    );
\acumulators[0][7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(3),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][7]_i_5_n_0\
    );
\acumulators[0][7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(6),
      I1 => \acumulators_reg_n_0_[0][7]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[0][11]_0\(7),
      O => \acumulators[0][7]_i_6_n_0\
    );
\acumulators[0][7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(5),
      I1 => \acumulators_reg_n_0_[0][6]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[0][11]_0\(6),
      O => \acumulators[0][7]_i_7_n_0\
    );
\acumulators[0][7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(4),
      I1 => \acumulators_reg_n_0_[0][5]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[0][11]_0\(5),
      O => \acumulators[0][7]_i_8_n_0\
    );
\acumulators[0][7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(3),
      I1 => \acumulators_reg_n_0_[0][4]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[0][11]_0\(4),
      O => \acumulators[0][7]_i_9_n_0\
    );
\acumulators[10][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \acumulators_reg[6]_0\(12),
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg_n_0_[10][12]\,
      I3 => Q(0),
      O => \acumulators[10][12]_i_1_n_0\
    );
\acumulators[10][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \acumulators_reg[6]_0\(13),
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg_n_0_[10][13]\,
      I3 => Q(0),
      O => \acumulators[10][13]_i_1_n_0\
    );
\acumulators[10][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \acumulators_reg[6]_0\(14),
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg_n_0_[10][14]\,
      I3 => Q(0),
      O => \acumulators[10][14]_i_1_n_0\
    );
\acumulators[10][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \acumulators_reg[6]_0\(15),
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg_n_0_[10][15]\,
      I3 => Q(0),
      O => \acumulators[10][15]_i_1_n_0\
    );
\acumulators[10][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \acumulators_reg[6]_0\(16),
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg_n_0_[10][16]\,
      I3 => Q(0),
      O => \acumulators[10][16]_i_1_n_0\
    );
\acumulators[10][17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \acumulators_reg[6]_0\(17),
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg_n_0_[10][17]\,
      I3 => Q(0),
      O => \acumulators[10][17]_i_1_n_0\
    );
\acumulators[10][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \acumulators_reg[6]_0\(18),
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg_n_0_[10][18]\,
      I3 => Q(0),
      O => \acumulators[10][18]_i_1_n_0\
    );
\acumulators[10][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \acumulators_reg[6]_0\(19),
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg_n_0_[10][19]\,
      I3 => Q(0),
      O => \acumulators[10][19]_i_1_n_0\
    );
\acumulators[10][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \acumulators_reg[6]_0\(20),
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg_n_0_[10][20]\,
      I3 => Q(0),
      O => \acumulators[10][20]_i_1_n_0\
    );
\acumulators[10][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \acumulators_reg[6]_0\(21),
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg_n_0_[10][21]\,
      I3 => Q(0),
      O => \acumulators[10][21]_i_1_n_0\
    );
\acumulators[10][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \acumulators_reg[6]_0\(22),
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg_n_0_[10][22]\,
      I3 => Q(0),
      O => \acumulators[10][22]_i_1_n_0\
    );
\acumulators[10][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \acumulators_reg[6]_0\(23),
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg_n_0_[10][23]\,
      I3 => Q(0),
      O => \acumulators[10][23]_i_1_n_0\
    );
\acumulators[10][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \acumulators_reg[6]_0\(24),
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg_n_0_[10][24]\,
      I3 => Q(0),
      O => \acumulators[10][24]_i_1_n_0\
    );
\acumulators[10][25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \acumulators_reg[6]_0\(25),
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg_n_0_[10][25]\,
      I3 => Q(0),
      O => \acumulators[10][25]_i_1_n_0\
    );
\acumulators[10][26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \acumulators_reg[6]_0\(26),
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg_n_0_[10][26]\,
      I3 => Q(0),
      O => \acumulators[10][26]_i_1_n_0\
    );
\acumulators[10][27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \acumulators_reg[6]_0\(27),
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg_n_0_[10][27]\,
      I3 => Q(0),
      O => \acumulators[10][27]_i_1_n_0\
    );
\acumulators[11][11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][11]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][11]_i_2_n_0\
    );
\acumulators[11][11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][10]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][11]_i_3_n_0\
    );
\acumulators[11][11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][9]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][11]_i_4_n_0\
    );
\acumulators[11][11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][8]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][11]_i_5_n_0\
    );
\acumulators[11][11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][11]\,
      I1 => \acumulators_reg_n_0_[11][11]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][11]\,
      O => \acumulators[11][11]_i_6_n_0\
    );
\acumulators[11][11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][10]\,
      I1 => \acumulators_reg_n_0_[11][10]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][10]\,
      O => \acumulators[11][11]_i_7_n_0\
    );
\acumulators[11][11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][9]\,
      I1 => \acumulators_reg_n_0_[11][9]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][9]\,
      O => \acumulators[11][11]_i_8_n_0\
    );
\acumulators[11][11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][8]\,
      I1 => \acumulators_reg_n_0_[11][8]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][8]\,
      O => \acumulators[11][11]_i_9_n_0\
    );
\acumulators[11][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][15]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][15]_i_2_n_0\
    );
\acumulators[11][15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][14]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][15]_i_3_n_0\
    );
\acumulators[11][15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][13]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][15]_i_4_n_0\
    );
\acumulators[11][15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][12]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][15]_i_5_n_0\
    );
\acumulators[11][15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][15]\,
      I1 => \acumulators_reg_n_0_[11][15]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][15]\,
      O => \acumulators[11][15]_i_6_n_0\
    );
\acumulators[11][15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][14]\,
      I1 => \acumulators_reg_n_0_[11][14]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][14]\,
      O => \acumulators[11][15]_i_7_n_0\
    );
\acumulators[11][15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][13]\,
      I1 => \acumulators_reg_n_0_[11][13]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][13]\,
      O => \acumulators[11][15]_i_8_n_0\
    );
\acumulators[11][15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][12]\,
      I1 => \acumulators_reg_n_0_[11][12]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][12]\,
      O => \acumulators[11][15]_i_9_n_0\
    );
\acumulators[11][19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][19]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][19]_i_2_n_0\
    );
\acumulators[11][19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][18]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][19]_i_3_n_0\
    );
\acumulators[11][19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][17]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][19]_i_4_n_0\
    );
\acumulators[11][19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][16]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][19]_i_5_n_0\
    );
\acumulators[11][19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][19]\,
      I1 => \acumulators_reg_n_0_[11][19]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][19]\,
      O => \acumulators[11][19]_i_6_n_0\
    );
\acumulators[11][19]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][18]\,
      I1 => \acumulators_reg_n_0_[11][18]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][18]\,
      O => \acumulators[11][19]_i_7_n_0\
    );
\acumulators[11][19]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][17]\,
      I1 => \acumulators_reg_n_0_[11][17]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][17]\,
      O => \acumulators[11][19]_i_8_n_0\
    );
\acumulators[11][19]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][16]\,
      I1 => \acumulators_reg_n_0_[11][16]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][16]\,
      O => \acumulators[11][19]_i_9_n_0\
    );
\acumulators[11][23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][23]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][23]_i_2_n_0\
    );
\acumulators[11][23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][22]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][23]_i_3_n_0\
    );
\acumulators[11][23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][21]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][23]_i_4_n_0\
    );
\acumulators[11][23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][20]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][23]_i_5_n_0\
    );
\acumulators[11][23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][23]\,
      I1 => \acumulators_reg_n_0_[11][23]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][23]\,
      O => \acumulators[11][23]_i_6_n_0\
    );
\acumulators[11][23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][22]\,
      I1 => \acumulators_reg_n_0_[11][22]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][22]\,
      O => \acumulators[11][23]_i_7_n_0\
    );
\acumulators[11][23]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][21]\,
      I1 => \acumulators_reg_n_0_[11][21]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][21]\,
      O => \acumulators[11][23]_i_8_n_0\
    );
\acumulators[11][23]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][20]\,
      I1 => \acumulators_reg_n_0_[11][20]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][20]\,
      O => \acumulators[11][23]_i_9_n_0\
    );
\acumulators[11][27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][26]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][27]_i_2_n_0\
    );
\acumulators[11][27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][25]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][27]_i_3_n_0\
    );
\acumulators[11][27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][24]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][27]_i_4_n_0\
    );
\acumulators[11][27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][27]\,
      I1 => \acumulators_reg_n_0_[11][27]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][27]\,
      O => \acumulators[11][27]_i_5_n_0\
    );
\acumulators[11][27]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][26]\,
      I1 => \acumulators_reg_n_0_[11][26]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][26]\,
      O => \acumulators[11][27]_i_6_n_0\
    );
\acumulators[11][27]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][25]\,
      I1 => \acumulators_reg_n_0_[11][25]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][25]\,
      O => \acumulators[11][27]_i_7_n_0\
    );
\acumulators[11][27]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][24]\,
      I1 => \acumulators_reg_n_0_[11][24]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][24]\,
      O => \acumulators[11][27]_i_8_n_0\
    );
\acumulators[11][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][3]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][3]_i_2_n_0\
    );
\acumulators[11][3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][2]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][3]_i_3_n_0\
    );
\acumulators[11][3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][1]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][3]_i_4_n_0\
    );
\acumulators[11][3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][0]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][3]_i_5_n_0\
    );
\acumulators[11][3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][3]\,
      I1 => \acumulators_reg_n_0_[11][3]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][3]\,
      O => \acumulators[11][3]_i_6_n_0\
    );
\acumulators[11][3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][2]\,
      I1 => \acumulators_reg_n_0_[11][2]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][2]\,
      O => \acumulators[11][3]_i_7_n_0\
    );
\acumulators[11][3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][1]\,
      I1 => \acumulators_reg_n_0_[11][1]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][1]\,
      O => \acumulators[11][3]_i_8_n_0\
    );
\acumulators[11][3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][0]\,
      I1 => \acumulators_reg_n_0_[11][0]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][0]\,
      O => \acumulators[11][3]_i_9_n_0\
    );
\acumulators[11][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][7]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][7]_i_2_n_0\
    );
\acumulators[11][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][6]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][7]_i_3_n_0\
    );
\acumulators[11][7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][5]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][7]_i_4_n_0\
    );
\acumulators[11][7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][4]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][7]_i_5_n_0\
    );
\acumulators[11][7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][7]\,
      I1 => \acumulators_reg_n_0_[11][7]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][7]\,
      O => \acumulators[11][7]_i_6_n_0\
    );
\acumulators[11][7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][6]\,
      I1 => \acumulators_reg_n_0_[11][6]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][6]\,
      O => \acumulators[11][7]_i_7_n_0\
    );
\acumulators[11][7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][5]\,
      I1 => \acumulators_reg_n_0_[11][5]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][5]\,
      O => \acumulators[11][7]_i_8_n_0\
    );
\acumulators[11][7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][4]\,
      I1 => \acumulators_reg_n_0_[11][4]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][4]\,
      O => \acumulators[11][7]_i_9_n_0\
    );
\acumulators[12][11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][11]\,
      O => \acumulators[12][11]_i_2_n_0\
    );
\acumulators[12][11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][10]\,
      O => \acumulators[12][11]_i_3_n_0\
    );
\acumulators[12][11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][9]\,
      O => \acumulators[12][11]_i_4_n_0\
    );
\acumulators[12][11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][8]\,
      O => \acumulators[12][11]_i_5_n_0\
    );
\acumulators[12][11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][11]\,
      O => \acumulators[12][11]_i_6_n_0\
    );
\acumulators[12][11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][10]\,
      O => \acumulators[12][11]_i_7_n_0\
    );
\acumulators[12][11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][9]\,
      O => \acumulators[12][11]_i_8_n_0\
    );
\acumulators[12][11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][8]\,
      O => \acumulators[12][11]_i_9_n_0\
    );
\acumulators[12][15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][15]\,
      O => \acumulators[12][15]_i_2_n_0\
    );
\acumulators[12][15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][14]\,
      O => \acumulators[12][15]_i_3_n_0\
    );
\acumulators[12][15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][13]\,
      O => \acumulators[12][15]_i_4_n_0\
    );
\acumulators[12][15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][12]\,
      O => \acumulators[12][15]_i_5_n_0\
    );
\acumulators[12][15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \acumulators_reg_n_0_[9][15]\,
      I1 => \acumulators_reg_n_0_[10][15]\,
      I2 => s00_axi_aresetn,
      O => \acumulators[12][15]_i_6_n_0\
    );
\acumulators[12][15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \acumulators_reg_n_0_[9][14]\,
      I1 => \acumulators_reg_n_0_[10][14]\,
      I2 => s00_axi_aresetn,
      O => \acumulators[12][15]_i_7_n_0\
    );
\acumulators[12][15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \acumulators_reg_n_0_[9][13]\,
      I1 => \acumulators_reg_n_0_[10][13]\,
      I2 => s00_axi_aresetn,
      O => \acumulators[12][15]_i_8_n_0\
    );
\acumulators[12][15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \acumulators_reg_n_0_[9][12]\,
      I1 => \acumulators_reg_n_0_[10][12]\,
      I2 => s00_axi_aresetn,
      O => \acumulators[12][15]_i_9_n_0\
    );
\acumulators[12][19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][19]\,
      O => \acumulators[12][19]_i_2_n_0\
    );
\acumulators[12][19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][18]\,
      O => \acumulators[12][19]_i_3_n_0\
    );
\acumulators[12][19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][17]\,
      O => \acumulators[12][19]_i_4_n_0\
    );
\acumulators[12][19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][16]\,
      O => \acumulators[12][19]_i_5_n_0\
    );
\acumulators[12][19]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \acumulators_reg_n_0_[9][19]\,
      I1 => \acumulators_reg_n_0_[10][19]\,
      I2 => s00_axi_aresetn,
      O => \acumulators[12][19]_i_6_n_0\
    );
\acumulators[12][19]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \acumulators_reg_n_0_[9][18]\,
      I1 => \acumulators_reg_n_0_[10][18]\,
      I2 => s00_axi_aresetn,
      O => \acumulators[12][19]_i_7_n_0\
    );
\acumulators[12][19]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \acumulators_reg_n_0_[9][17]\,
      I1 => \acumulators_reg_n_0_[10][17]\,
      I2 => s00_axi_aresetn,
      O => \acumulators[12][19]_i_8_n_0\
    );
\acumulators[12][19]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \acumulators_reg_n_0_[9][16]\,
      I1 => \acumulators_reg_n_0_[10][16]\,
      I2 => s00_axi_aresetn,
      O => \acumulators[12][19]_i_9_n_0\
    );
\acumulators[12][23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][23]\,
      O => \acumulators[12][23]_i_2_n_0\
    );
\acumulators[12][23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][22]\,
      O => \acumulators[12][23]_i_3_n_0\
    );
\acumulators[12][23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][21]\,
      O => \acumulators[12][23]_i_4_n_0\
    );
\acumulators[12][23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][20]\,
      O => \acumulators[12][23]_i_5_n_0\
    );
\acumulators[12][23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \acumulators_reg_n_0_[9][23]\,
      I1 => \acumulators_reg_n_0_[10][23]\,
      I2 => s00_axi_aresetn,
      O => \acumulators[12][23]_i_6_n_0\
    );
\acumulators[12][23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \acumulators_reg_n_0_[9][22]\,
      I1 => \acumulators_reg_n_0_[10][22]\,
      I2 => s00_axi_aresetn,
      O => \acumulators[12][23]_i_7_n_0\
    );
\acumulators[12][23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \acumulators_reg_n_0_[9][21]\,
      I1 => \acumulators_reg_n_0_[10][21]\,
      I2 => s00_axi_aresetn,
      O => \acumulators[12][23]_i_8_n_0\
    );
\acumulators[12][23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \acumulators_reg_n_0_[9][20]\,
      I1 => \acumulators_reg_n_0_[10][20]\,
      I2 => s00_axi_aresetn,
      O => \acumulators[12][23]_i_9_n_0\
    );
\acumulators[12][27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][26]\,
      O => \acumulators[12][27]_i_2_n_0\
    );
\acumulators[12][27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][25]\,
      O => \acumulators[12][27]_i_3_n_0\
    );
\acumulators[12][27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][24]\,
      O => \acumulators[12][27]_i_4_n_0\
    );
\acumulators[12][27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \acumulators_reg_n_0_[9][27]\,
      I1 => \acumulators_reg_n_0_[10][27]\,
      I2 => s00_axi_aresetn,
      O => \acumulators[12][27]_i_5_n_0\
    );
\acumulators[12][27]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \acumulators_reg_n_0_[9][26]\,
      I1 => \acumulators_reg_n_0_[10][26]\,
      I2 => s00_axi_aresetn,
      O => \acumulators[12][27]_i_6_n_0\
    );
\acumulators[12][27]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \acumulators_reg_n_0_[9][25]\,
      I1 => \acumulators_reg_n_0_[10][25]\,
      I2 => s00_axi_aresetn,
      O => \acumulators[12][27]_i_7_n_0\
    );
\acumulators[12][27]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \acumulators_reg_n_0_[9][24]\,
      I1 => \acumulators_reg_n_0_[10][24]\,
      I2 => s00_axi_aresetn,
      O => \acumulators[12][27]_i_8_n_0\
    );
\acumulators[12][3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][3]\,
      O => \acumulators[12][3]_i_2_n_0\
    );
\acumulators[12][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][2]\,
      O => \acumulators[12][3]_i_3_n_0\
    );
\acumulators[12][3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][1]\,
      O => \acumulators[12][3]_i_4_n_0\
    );
\acumulators[12][3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][0]\,
      O => \acumulators[12][3]_i_5_n_0\
    );
\acumulators[12][3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][3]\,
      O => \acumulators[12][3]_i_6_n_0\
    );
\acumulators[12][3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][2]\,
      O => \acumulators[12][3]_i_7_n_0\
    );
\acumulators[12][3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][1]\,
      O => \acumulators[12][3]_i_8_n_0\
    );
\acumulators[12][3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][0]\,
      O => \acumulators[12][3]_i_9_n_0\
    );
\acumulators[12][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][7]\,
      O => \acumulators[12][7]_i_2_n_0\
    );
\acumulators[12][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][6]\,
      O => \acumulators[12][7]_i_3_n_0\
    );
\acumulators[12][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][5]\,
      O => \acumulators[12][7]_i_4_n_0\
    );
\acumulators[12][7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][4]\,
      O => \acumulators[12][7]_i_5_n_0\
    );
\acumulators[12][7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][7]\,
      O => \acumulators[12][7]_i_6_n_0\
    );
\acumulators[12][7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][6]\,
      O => \acumulators[12][7]_i_7_n_0\
    );
\acumulators[12][7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][5]\,
      O => \acumulators[12][7]_i_8_n_0\
    );
\acumulators[12][7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][4]\,
      O => \acumulators[12][7]_i_9_n_0\
    );
\acumulators[1][11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(8),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][11]_i_2_n_0\
    );
\acumulators[1][11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(7),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][11]_i_3_n_0\
    );
\acumulators[1][11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(6),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][11]_i_4_n_0\
    );
\acumulators[1][11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(5),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][11]_i_5_n_0\
    );
\acumulators[1][11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(8),
      I1 => \acumulators_reg_n_0_[1][11]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[2][13]_0\(9),
      O => \acumulators[1][11]_i_6_n_0\
    );
\acumulators[1][11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(7),
      I1 => \acumulators_reg_n_0_[1][10]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[2][13]_0\(8),
      O => \acumulators[1][11]_i_7_n_0\
    );
\acumulators[1][11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(6),
      I1 => \acumulators_reg_n_0_[1][9]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[2][13]_0\(7),
      O => \acumulators[1][11]_i_8_n_0\
    );
\acumulators[1][11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(5),
      I1 => \acumulators_reg_n_0_[1][8]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[2][13]_0\(6),
      O => \acumulators[1][11]_i_9_n_0\
    );
\acumulators[1][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(11),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][15]_i_2_n_0\
    );
\acumulators[1][15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(10),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][15]_i_3_n_0\
    );
\acumulators[1][15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(9),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][15]_i_4_n_0\
    );
\acumulators[1][15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][15]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][15]_i_5_n_0\
    );
\acumulators[1][15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(11),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[1][14]\,
      O => \acumulators[1][15]_i_6_n_0\
    );
\acumulators[1][15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(10),
      I1 => \acumulators_reg_n_0_[1][13]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[2][13]_0\(11),
      O => \acumulators[1][15]_i_7_n_0\
    );
\acumulators[1][15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(9),
      I1 => \acumulators_reg_n_0_[1][12]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[2][13]_0\(10),
      O => \acumulators[1][15]_i_8_n_0\
    );
\acumulators[1][19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][19]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][19]_i_2_n_0\
    );
\acumulators[1][19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][18]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][19]_i_3_n_0\
    );
\acumulators[1][19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][17]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][19]_i_4_n_0\
    );
\acumulators[1][19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][16]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][19]_i_5_n_0\
    );
\acumulators[1][23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][23]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][23]_i_2_n_0\
    );
\acumulators[1][23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][22]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][23]_i_3_n_0\
    );
\acumulators[1][23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][21]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][23]_i_4_n_0\
    );
\acumulators[1][23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][20]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][23]_i_5_n_0\
    );
\acumulators[1][27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][27]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][27]_i_2_n_0\
    );
\acumulators[1][27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][26]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][27]_i_3_n_0\
    );
\acumulators[1][27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][25]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][27]_i_4_n_0\
    );
\acumulators[1][27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][24]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][27]_i_5_n_0\
    );
\acumulators[1][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(0),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][3]_i_2_n_0\
    );
\acumulators[1][3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(0),
      I1 => \acumulators_reg_n_0_[1][3]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[2][13]_0\(1),
      O => \acumulators[1][3]_i_3_n_0\
    );
\acumulators[1][3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \^shifts_reg[2][13]_0\(0),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[1][2]\,
      O => \acumulators[1][3]_i_4_n_0\
    );
\acumulators[1][3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][1]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][3]_i_5_n_0\
    );
\acumulators[1][3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][0]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][3]_i_6_n_0\
    );
\acumulators[1][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(4),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][7]_i_2_n_0\
    );
\acumulators[1][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(3),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][7]_i_3_n_0\
    );
\acumulators[1][7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(2),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][7]_i_4_n_0\
    );
\acumulators[1][7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(1),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][7]_i_5_n_0\
    );
\acumulators[1][7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(4),
      I1 => \acumulators_reg_n_0_[1][7]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[2][13]_0\(5),
      O => \acumulators[1][7]_i_6_n_0\
    );
\acumulators[1][7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(3),
      I1 => \acumulators_reg_n_0_[1][6]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[2][13]_0\(4),
      O => \acumulators[1][7]_i_7_n_0\
    );
\acumulators[1][7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(2),
      I1 => \acumulators_reg_n_0_[1][5]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[2][13]_0\(3),
      O => \acumulators[1][7]_i_8_n_0\
    );
\acumulators[1][7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(1),
      I1 => \acumulators_reg_n_0_[1][4]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[2][13]_0\(2),
      O => \acumulators[1][7]_i_9_n_0\
    );
\acumulators[2][11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(6),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][11]_i_2_n_0\
    );
\acumulators[2][11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(5),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][11]_i_3_n_0\
    );
\acumulators[2][11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(4),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][11]_i_4_n_0\
    );
\acumulators[2][11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(3),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][11]_i_5_n_0\
    );
\acumulators[2][11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(6),
      I1 => \acumulators_reg_n_0_[2][11]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[4][15]_0\(7),
      O => \acumulators[2][11]_i_6_n_0\
    );
\acumulators[2][11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(5),
      I1 => \acumulators_reg_n_0_[2][10]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[4][15]_0\(6),
      O => \acumulators[2][11]_i_7_n_0\
    );
\acumulators[2][11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(4),
      I1 => \acumulators_reg_n_0_[2][9]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[4][15]_0\(5),
      O => \acumulators[2][11]_i_8_n_0\
    );
\acumulators[2][11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(3),
      I1 => \acumulators_reg_n_0_[2][8]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[4][15]_0\(4),
      O => \acumulators[2][11]_i_9_n_0\
    );
\acumulators[2][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(10),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][15]_i_2_n_0\
    );
\acumulators[2][15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(9),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][15]_i_3_n_0\
    );
\acumulators[2][15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(8),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][15]_i_4_n_0\
    );
\acumulators[2][15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(7),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][15]_i_5_n_0\
    );
\acumulators[2][15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(10),
      I1 => \acumulators_reg_n_0_[2][15]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[4][15]_0\(11),
      O => \acumulators[2][15]_i_6_n_0\
    );
\acumulators[2][15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(9),
      I1 => \acumulators_reg_n_0_[2][14]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[4][15]_0\(10),
      O => \acumulators[2][15]_i_7_n_0\
    );
\acumulators[2][15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(8),
      I1 => \acumulators_reg_n_0_[2][13]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[4][15]_0\(9),
      O => \acumulators[2][15]_i_8_n_0\
    );
\acumulators[2][15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(7),
      I1 => \acumulators_reg_n_0_[2][12]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[4][15]_0\(8),
      O => \acumulators[2][15]_i_9_n_0\
    );
\acumulators[2][19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(11),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][19]_i_2_n_0\
    );
\acumulators[2][19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[2][19]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][19]_i_3_n_0\
    );
\acumulators[2][19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[2][18]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][19]_i_4_n_0\
    );
\acumulators[2][19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[2][17]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][19]_i_5_n_0\
    );
\acumulators[2][19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(11),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[2][16]\,
      O => \acumulators[2][19]_i_6_n_0\
    );
\acumulators[2][23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[2][23]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][23]_i_2_n_0\
    );
\acumulators[2][23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[2][22]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][23]_i_3_n_0\
    );
\acumulators[2][23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[2][21]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][23]_i_4_n_0\
    );
\acumulators[2][23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[2][20]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][23]_i_5_n_0\
    );
\acumulators[2][27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[2][27]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][27]_i_2_n_0\
    );
\acumulators[2][27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[2][26]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][27]_i_3_n_0\
    );
\acumulators[2][27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[2][25]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][27]_i_4_n_0\
    );
\acumulators[2][27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[2][24]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][27]_i_5_n_0\
    );
\acumulators[2][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[2][3]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][3]_i_2_n_0\
    );
\acumulators[2][3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[2][2]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][3]_i_3_n_0\
    );
\acumulators[2][3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[2][1]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][3]_i_4_n_0\
    );
\acumulators[2][3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[2][0]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][3]_i_5_n_0\
    );
\acumulators[2][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(2),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][7]_i_2_n_0\
    );
\acumulators[2][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(1),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][7]_i_3_n_0\
    );
\acumulators[2][7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(0),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][7]_i_4_n_0\
    );
\acumulators[2][7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(2),
      I1 => \acumulators_reg_n_0_[2][7]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[4][15]_0\(3),
      O => \acumulators[2][7]_i_5_n_0\
    );
\acumulators[2][7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(1),
      I1 => \acumulators_reg_n_0_[2][6]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[4][15]_0\(2),
      O => \acumulators[2][7]_i_6_n_0\
    );
\acumulators[2][7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(0),
      I1 => \acumulators_reg_n_0_[2][5]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[4][15]_0\(1),
      O => \acumulators[2][7]_i_7_n_0\
    );
\acumulators[2][7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \^shifts_reg[4][15]_0\(0),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[2][4]\,
      O => \acumulators[2][7]_i_8_n_0\
    );
\acumulators[3][11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(4),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][11]_i_2_n_0\
    );
\acumulators[3][11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(3),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][11]_i_3_n_0\
    );
\acumulators[3][11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(2),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][11]_i_4_n_0\
    );
\acumulators[3][11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(1),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][11]_i_5_n_0\
    );
\acumulators[3][11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(4),
      I1 => \acumulators_reg_n_0_[3][11]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[6][17]_0\(5),
      O => \acumulators[3][11]_i_6_n_0\
    );
\acumulators[3][11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(3),
      I1 => \acumulators_reg_n_0_[3][10]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[6][17]_0\(4),
      O => \acumulators[3][11]_i_7_n_0\
    );
\acumulators[3][11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(2),
      I1 => \acumulators_reg_n_0_[3][9]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[6][17]_0\(3),
      O => \acumulators[3][11]_i_8_n_0\
    );
\acumulators[3][11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(1),
      I1 => \acumulators_reg_n_0_[3][8]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[6][17]_0\(2),
      O => \acumulators[3][11]_i_9_n_0\
    );
\acumulators[3][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(8),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][15]_i_2_n_0\
    );
\acumulators[3][15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(7),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][15]_i_3_n_0\
    );
\acumulators[3][15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(6),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][15]_i_4_n_0\
    );
\acumulators[3][15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(5),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][15]_i_5_n_0\
    );
\acumulators[3][15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(8),
      I1 => \acumulators_reg_n_0_[3][15]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[6][17]_0\(9),
      O => \acumulators[3][15]_i_6_n_0\
    );
\acumulators[3][15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(7),
      I1 => \acumulators_reg_n_0_[3][14]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[6][17]_0\(8),
      O => \acumulators[3][15]_i_7_n_0\
    );
\acumulators[3][15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(6),
      I1 => \acumulators_reg_n_0_[3][13]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[6][17]_0\(7),
      O => \acumulators[3][15]_i_8_n_0\
    );
\acumulators[3][15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(5),
      I1 => \acumulators_reg_n_0_[3][12]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[6][17]_0\(6),
      O => \acumulators[3][15]_i_9_n_0\
    );
\acumulators[3][19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(11),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][19]_i_2_n_0\
    );
\acumulators[3][19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(10),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][19]_i_3_n_0\
    );
\acumulators[3][19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(9),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][19]_i_4_n_0\
    );
\acumulators[3][19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][19]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][19]_i_5_n_0\
    );
\acumulators[3][19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(11),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[3][18]\,
      O => \acumulators[3][19]_i_6_n_0\
    );
\acumulators[3][19]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(10),
      I1 => \acumulators_reg_n_0_[3][17]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[6][17]_0\(11),
      O => \acumulators[3][19]_i_7_n_0\
    );
\acumulators[3][19]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(9),
      I1 => \acumulators_reg_n_0_[3][16]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[6][17]_0\(10),
      O => \acumulators[3][19]_i_8_n_0\
    );
\acumulators[3][23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][23]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][23]_i_2_n_0\
    );
\acumulators[3][23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][22]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][23]_i_3_n_0\
    );
\acumulators[3][23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][21]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][23]_i_4_n_0\
    );
\acumulators[3][23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][20]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][23]_i_5_n_0\
    );
\acumulators[3][27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][27]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][27]_i_2_n_0\
    );
\acumulators[3][27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][26]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][27]_i_3_n_0\
    );
\acumulators[3][27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][25]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][27]_i_4_n_0\
    );
\acumulators[3][27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][24]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][27]_i_5_n_0\
    );
\acumulators[3][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][3]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][3]_i_2_n_0\
    );
\acumulators[3][3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][2]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][3]_i_3_n_0\
    );
\acumulators[3][3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][1]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][3]_i_4_n_0\
    );
\acumulators[3][3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][0]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][3]_i_5_n_0\
    );
\acumulators[3][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(0),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][7]_i_2_n_0\
    );
\acumulators[3][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(0),
      I1 => \acumulators_reg_n_0_[3][7]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[6][17]_0\(1),
      O => \acumulators[3][7]_i_3_n_0\
    );
\acumulators[3][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \^shifts_reg[6][17]_0\(0),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[3][6]\,
      O => \acumulators[3][7]_i_4_n_0\
    );
\acumulators[3][7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][5]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][7]_i_5_n_0\
    );
\acumulators[3][7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][4]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][7]_i_6_n_0\
    );
\acumulators[4][11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(2),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][11]_i_2_n_0\
    );
\acumulators[4][11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(1),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][11]_i_3_n_0\
    );
\acumulators[4][11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(0),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][11]_i_4_n_0\
    );
\acumulators[4][11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(2),
      I1 => \acumulators_reg_n_0_[4][11]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[8][19]_0\(3),
      O => \acumulators[4][11]_i_5_n_0\
    );
\acumulators[4][11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(1),
      I1 => \acumulators_reg_n_0_[4][10]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[8][19]_0\(2),
      O => \acumulators[4][11]_i_6_n_0\
    );
\acumulators[4][11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(0),
      I1 => \acumulators_reg_n_0_[4][9]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[8][19]_0\(1),
      O => \acumulators[4][11]_i_7_n_0\
    );
\acumulators[4][11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \^shifts_reg[8][19]_0\(0),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[4][8]\,
      O => \acumulators[4][11]_i_8_n_0\
    );
\acumulators[4][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(6),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][15]_i_2_n_0\
    );
\acumulators[4][15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(5),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][15]_i_3_n_0\
    );
\acumulators[4][15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(4),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][15]_i_4_n_0\
    );
\acumulators[4][15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(3),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][15]_i_5_n_0\
    );
\acumulators[4][15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(6),
      I1 => \acumulators_reg_n_0_[4][15]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[8][19]_0\(7),
      O => \acumulators[4][15]_i_6_n_0\
    );
\acumulators[4][15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(5),
      I1 => \acumulators_reg_n_0_[4][14]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[8][19]_0\(6),
      O => \acumulators[4][15]_i_7_n_0\
    );
\acumulators[4][15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(4),
      I1 => \acumulators_reg_n_0_[4][13]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[8][19]_0\(5),
      O => \acumulators[4][15]_i_8_n_0\
    );
\acumulators[4][15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(3),
      I1 => \acumulators_reg_n_0_[4][12]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[8][19]_0\(4),
      O => \acumulators[4][15]_i_9_n_0\
    );
\acumulators[4][19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(10),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][19]_i_2_n_0\
    );
\acumulators[4][19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(9),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][19]_i_3_n_0\
    );
\acumulators[4][19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(8),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][19]_i_4_n_0\
    );
\acumulators[4][19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(7),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][19]_i_5_n_0\
    );
\acumulators[4][19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(10),
      I1 => \acumulators_reg_n_0_[4][19]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[8][19]_0\(11),
      O => \acumulators[4][19]_i_6_n_0\
    );
\acumulators[4][19]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(9),
      I1 => \acumulators_reg_n_0_[4][18]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[8][19]_0\(10),
      O => \acumulators[4][19]_i_7_n_0\
    );
\acumulators[4][19]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(8),
      I1 => \acumulators_reg_n_0_[4][17]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[8][19]_0\(9),
      O => \acumulators[4][19]_i_8_n_0\
    );
\acumulators[4][19]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(7),
      I1 => \acumulators_reg_n_0_[4][16]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[8][19]_0\(8),
      O => \acumulators[4][19]_i_9_n_0\
    );
\acumulators[4][23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(11),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][23]_i_2_n_0\
    );
\acumulators[4][23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][23]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][23]_i_3_n_0\
    );
\acumulators[4][23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][22]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][23]_i_4_n_0\
    );
\acumulators[4][23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][21]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][23]_i_5_n_0\
    );
\acumulators[4][23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(11),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[4][20]\,
      O => \acumulators[4][23]_i_6_n_0\
    );
\acumulators[4][27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][27]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][27]_i_2_n_0\
    );
\acumulators[4][27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][26]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][27]_i_3_n_0\
    );
\acumulators[4][27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][25]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][27]_i_4_n_0\
    );
\acumulators[4][27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][24]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][27]_i_5_n_0\
    );
\acumulators[4][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][3]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][3]_i_2_n_0\
    );
\acumulators[4][3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][2]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][3]_i_3_n_0\
    );
\acumulators[4][3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][1]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][3]_i_4_n_0\
    );
\acumulators[4][3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][0]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][3]_i_5_n_0\
    );
\acumulators[4][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][7]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][7]_i_2_n_0\
    );
\acumulators[4][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][6]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][7]_i_3_n_0\
    );
\acumulators[4][7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][5]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][7]_i_4_n_0\
    );
\acumulators[4][7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][4]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][7]_i_5_n_0\
    );
\acumulators[5][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \^shifts_reg[10][21]_0\(0),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[5][10]\,
      O => \acumulators[5][10]_i_1_n_0\
    );
\acumulators[5][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(0),
      I1 => \acumulators_reg_n_0_[5][11]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[10][21]_0\(1),
      O => \acumulators[5][11]_i_1_n_0\
    );
\acumulators[5][14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(3),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[5][14]_i_2_n_0\
    );
\acumulators[5][14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(2),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[5][14]_i_3_n_0\
    );
\acumulators[5][14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(1),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[5][14]_i_4_n_0\
    );
\acumulators[5][14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(0),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[5][14]_i_5_n_0\
    );
\acumulators[5][14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(3),
      I1 => \acumulators_reg_n_0_[5][14]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[10][21]_0\(4),
      O => \acumulators[5][14]_i_6_n_0\
    );
\acumulators[5][14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(2),
      I1 => \acumulators_reg_n_0_[5][13]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[10][21]_0\(3),
      O => \acumulators[5][14]_i_7_n_0\
    );
\acumulators[5][14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(1),
      I1 => \acumulators_reg_n_0_[5][12]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[10][21]_0\(2),
      O => \acumulators[5][14]_i_8_n_0\
    );
\acumulators[5][14]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(0),
      I1 => \acumulators_reg_n_0_[5][11]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[10][21]_0\(1),
      O => \acumulators[5][14]_i_9_n_0\
    );
\acumulators[5][18]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(7),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[5][18]_i_2_n_0\
    );
\acumulators[5][18]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(6),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[5][18]_i_3_n_0\
    );
\acumulators[5][18]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(5),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[5][18]_i_4_n_0\
    );
\acumulators[5][18]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(4),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[5][18]_i_5_n_0\
    );
\acumulators[5][18]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(7),
      I1 => \acumulators_reg_n_0_[5][18]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[10][21]_0\(8),
      O => \acumulators[5][18]_i_6_n_0\
    );
\acumulators[5][18]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(6),
      I1 => \acumulators_reg_n_0_[5][17]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[10][21]_0\(7),
      O => \acumulators[5][18]_i_7_n_0\
    );
\acumulators[5][18]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(5),
      I1 => \acumulators_reg_n_0_[5][16]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[10][21]_0\(6),
      O => \acumulators[5][18]_i_8_n_0\
    );
\acumulators[5][18]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(4),
      I1 => \acumulators_reg_n_0_[5][15]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[10][21]_0\(5),
      O => \acumulators[5][18]_i_9_n_0\
    );
\acumulators[5][22]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(11),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[5][22]_i_2_n_0\
    );
\acumulators[5][22]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(10),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[5][22]_i_3_n_0\
    );
\acumulators[5][22]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(9),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[5][22]_i_4_n_0\
    );
\acumulators[5][22]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(8),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[5][22]_i_5_n_0\
    );
\acumulators[5][22]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(11),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[5][22]\,
      O => \acumulators[5][22]_i_6_n_0\
    );
\acumulators[5][22]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(10),
      I1 => \acumulators_reg_n_0_[5][21]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[10][21]_0\(11),
      O => \acumulators[5][22]_i_7_n_0\
    );
\acumulators[5][22]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(9),
      I1 => \acumulators_reg_n_0_[5][20]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[10][21]_0\(10),
      O => \acumulators[5][22]_i_8_n_0\
    );
\acumulators[5][22]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(8),
      I1 => \acumulators_reg_n_0_[5][19]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[10][21]_0\(9),
      O => \acumulators[5][22]_i_9_n_0\
    );
\acumulators[5][26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][26]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[5][26]_i_2_n_0\
    );
\acumulators[5][26]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][25]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[5][26]_i_3_n_0\
    );
\acumulators[5][26]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][24]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[5][26]_i_4_n_0\
    );
\acumulators[5][26]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][23]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[5][26]_i_5_n_0\
    );
\acumulators[5][27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][27]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[5][27]_i_2_n_0\
    );
\acumulators[6][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \^shifts_reg[12][23]_0\(0),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg[6]_0\(12),
      O => \acumulators[6][12]_i_1_n_0\
    );
\acumulators[6][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(0),
      I1 => \acumulators_reg[6]_0\(13),
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[12][23]_0\(1),
      O => \acumulators[6][13]_i_1_n_0\
    );
\acumulators[6][16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(3),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[6][16]_i_2_n_0\
    );
\acumulators[6][16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(2),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[6][16]_i_3_n_0\
    );
\acumulators[6][16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(1),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[6][16]_i_4_n_0\
    );
\acumulators[6][16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(0),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[6][16]_i_5_n_0\
    );
\acumulators[6][16]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(3),
      I1 => \acumulators_reg[6]_0\(16),
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[12][23]_0\(4),
      O => \acumulators[6][16]_i_6_n_0\
    );
\acumulators[6][16]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(2),
      I1 => \acumulators_reg[6]_0\(15),
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[12][23]_0\(3),
      O => \acumulators[6][16]_i_7_n_0\
    );
\acumulators[6][16]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(1),
      I1 => \acumulators_reg[6]_0\(14),
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[12][23]_0\(2),
      O => \acumulators[6][16]_i_8_n_0\
    );
\acumulators[6][16]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(0),
      I1 => \acumulators_reg[6]_0\(13),
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[12][23]_0\(1),
      O => \acumulators[6][16]_i_9_n_0\
    );
\acumulators[6][20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(7),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[6][20]_i_2_n_0\
    );
\acumulators[6][20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(6),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[6][20]_i_3_n_0\
    );
\acumulators[6][20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(5),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[6][20]_i_4_n_0\
    );
\acumulators[6][20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(4),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[6][20]_i_5_n_0\
    );
\acumulators[6][20]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(7),
      I1 => \acumulators_reg[6]_0\(20),
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[12][23]_0\(8),
      O => \acumulators[6][20]_i_6_n_0\
    );
\acumulators[6][20]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(6),
      I1 => \acumulators_reg[6]_0\(19),
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[12][23]_0\(7),
      O => \acumulators[6][20]_i_7_n_0\
    );
\acumulators[6][20]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(5),
      I1 => \acumulators_reg[6]_0\(18),
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[12][23]_0\(6),
      O => \acumulators[6][20]_i_8_n_0\
    );
\acumulators[6][20]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(4),
      I1 => \acumulators_reg[6]_0\(17),
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[12][23]_0\(5),
      O => \acumulators[6][20]_i_9_n_0\
    );
\acumulators[6][24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(11),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[6][24]_i_2_n_0\
    );
\acumulators[6][24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(10),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[6][24]_i_3_n_0\
    );
\acumulators[6][24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(9),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[6][24]_i_4_n_0\
    );
\acumulators[6][24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(8),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[6][24]_i_5_n_0\
    );
\acumulators[6][24]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(11),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg[6]_0\(24),
      O => \acumulators[6][24]_i_6_n_0\
    );
\acumulators[6][24]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(10),
      I1 => \acumulators_reg[6]_0\(23),
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[12][23]_0\(11),
      O => \acumulators[6][24]_i_7_n_0\
    );
\acumulators[6][24]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(9),
      I1 => \acumulators_reg[6]_0\(22),
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[12][23]_0\(10),
      O => \acumulators[6][24]_i_8_n_0\
    );
\acumulators[6][24]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(8),
      I1 => \acumulators_reg[6]_0\(21),
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[12][23]_0\(9),
      O => \acumulators[6][24]_i_9_n_0\
    );
\acumulators[6][27]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg[6]_0\(27),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[6][27]_i_2__0_n_0\
    );
\acumulators[6][27]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg[6]_0\(26),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[6][27]_i_3__0_n_0\
    );
\acumulators[6][27]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg[6]_0\(25),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[6][27]_i_4__0_n_0\
    );
\acumulators[7][11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][11]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][11]_i_2_n_0\
    );
\acumulators[7][11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][10]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][11]_i_3_n_0\
    );
\acumulators[7][11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][9]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][11]_i_4_n_0\
    );
\acumulators[7][11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][8]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][11]_i_5_n_0\
    );
\acumulators[7][11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][11]\,
      I1 => \acumulators_reg_n_0_[7][11]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][11]\,
      O => \acumulators[7][11]_i_6_n_0\
    );
\acumulators[7][11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][10]\,
      I1 => \acumulators_reg_n_0_[7][10]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][10]\,
      O => \acumulators[7][11]_i_7_n_0\
    );
\acumulators[7][11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][9]\,
      I1 => \acumulators_reg_n_0_[7][9]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][9]\,
      O => \acumulators[7][11]_i_8_n_0\
    );
\acumulators[7][11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][8]\,
      I1 => \acumulators_reg_n_0_[7][8]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][8]\,
      O => \acumulators[7][11]_i_9_n_0\
    );
\acumulators[7][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][15]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][15]_i_2_n_0\
    );
\acumulators[7][15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][14]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][15]_i_3_n_0\
    );
\acumulators[7][15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][13]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][15]_i_4_n_0\
    );
\acumulators[7][15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][12]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][15]_i_5_n_0\
    );
\acumulators[7][15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][15]\,
      I1 => \acumulators_reg_n_0_[7][15]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][15]\,
      O => \acumulators[7][15]_i_6_n_0\
    );
\acumulators[7][15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][14]\,
      I1 => \acumulators_reg_n_0_[7][14]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][14]\,
      O => \acumulators[7][15]_i_7_n_0\
    );
\acumulators[7][15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][13]\,
      I1 => \acumulators_reg_n_0_[7][13]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][13]\,
      O => \acumulators[7][15]_i_8_n_0\
    );
\acumulators[7][15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][12]\,
      I1 => \acumulators_reg_n_0_[7][12]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][12]\,
      O => \acumulators[7][15]_i_9_n_0\
    );
\acumulators[7][19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][19]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][19]_i_2_n_0\
    );
\acumulators[7][19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][18]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][19]_i_3_n_0\
    );
\acumulators[7][19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][17]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][19]_i_4_n_0\
    );
\acumulators[7][19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][16]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][19]_i_5_n_0\
    );
\acumulators[7][19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][19]\,
      I1 => \acumulators_reg_n_0_[7][19]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][19]\,
      O => \acumulators[7][19]_i_6_n_0\
    );
\acumulators[7][19]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][18]\,
      I1 => \acumulators_reg_n_0_[7][18]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][18]\,
      O => \acumulators[7][19]_i_7_n_0\
    );
\acumulators[7][19]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][17]\,
      I1 => \acumulators_reg_n_0_[7][17]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][17]\,
      O => \acumulators[7][19]_i_8_n_0\
    );
\acumulators[7][19]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][16]\,
      I1 => \acumulators_reg_n_0_[7][16]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][16]\,
      O => \acumulators[7][19]_i_9_n_0\
    );
\acumulators[7][23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][23]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][23]_i_2_n_0\
    );
\acumulators[7][23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][22]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][23]_i_3_n_0\
    );
\acumulators[7][23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][21]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][23]_i_4_n_0\
    );
\acumulators[7][23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][20]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][23]_i_5_n_0\
    );
\acumulators[7][23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][23]\,
      I1 => \acumulators_reg_n_0_[7][23]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][23]\,
      O => \acumulators[7][23]_i_6_n_0\
    );
\acumulators[7][23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][22]\,
      I1 => \acumulators_reg_n_0_[7][22]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][22]\,
      O => \acumulators[7][23]_i_7_n_0\
    );
\acumulators[7][23]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][21]\,
      I1 => \acumulators_reg_n_0_[7][21]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][21]\,
      O => \acumulators[7][23]_i_8_n_0\
    );
\acumulators[7][23]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][20]\,
      I1 => \acumulators_reg_n_0_[7][20]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][20]\,
      O => \acumulators[7][23]_i_9_n_0\
    );
\acumulators[7][27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][26]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][27]_i_2_n_0\
    );
\acumulators[7][27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][25]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][27]_i_3_n_0\
    );
\acumulators[7][27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][24]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][27]_i_4_n_0\
    );
\acumulators[7][27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][27]\,
      I1 => \acumulators_reg_n_0_[7][27]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][27]\,
      O => \acumulators[7][27]_i_5_n_0\
    );
\acumulators[7][27]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][26]\,
      I1 => \acumulators_reg_n_0_[7][26]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][26]\,
      O => \acumulators[7][27]_i_6_n_0\
    );
\acumulators[7][27]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][25]\,
      I1 => \acumulators_reg_n_0_[7][25]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][25]\,
      O => \acumulators[7][27]_i_7_n_0\
    );
\acumulators[7][27]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][24]\,
      I1 => \acumulators_reg_n_0_[7][24]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][24]\,
      O => \acumulators[7][27]_i_8_n_0\
    );
\acumulators[7][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][3]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][3]_i_2_n_0\
    );
\acumulators[7][3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][2]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][3]_i_3_n_0\
    );
\acumulators[7][3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][1]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][3]_i_4_n_0\
    );
\acumulators[7][3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][0]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][3]_i_5_n_0\
    );
\acumulators[7][3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][3]\,
      I1 => \acumulators_reg_n_0_[7][3]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][3]\,
      O => \acumulators[7][3]_i_6_n_0\
    );
\acumulators[7][3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][2]\,
      I1 => \acumulators_reg_n_0_[7][2]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][2]\,
      O => \acumulators[7][3]_i_7_n_0\
    );
\acumulators[7][3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][1]\,
      I1 => \acumulators_reg_n_0_[7][1]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][1]\,
      O => \acumulators[7][3]_i_8_n_0\
    );
\acumulators[7][3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][0]\,
      I1 => \acumulators_reg_n_0_[7][0]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][0]\,
      O => \acumulators[7][3]_i_9_n_0\
    );
\acumulators[7][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][7]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][7]_i_2_n_0\
    );
\acumulators[7][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][6]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][7]_i_3_n_0\
    );
\acumulators[7][7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][5]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][7]_i_4_n_0\
    );
\acumulators[7][7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][4]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][7]_i_5_n_0\
    );
\acumulators[7][7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][7]\,
      I1 => \acumulators_reg_n_0_[7][7]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][7]\,
      O => \acumulators[7][7]_i_6_n_0\
    );
\acumulators[7][7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][6]\,
      I1 => \acumulators_reg_n_0_[7][6]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][6]\,
      O => \acumulators[7][7]_i_7_n_0\
    );
\acumulators[7][7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][5]\,
      I1 => \acumulators_reg_n_0_[7][5]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][5]\,
      O => \acumulators[7][7]_i_8_n_0\
    );
\acumulators[7][7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][4]\,
      I1 => \acumulators_reg_n_0_[7][4]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][4]\,
      O => \acumulators[7][7]_i_9_n_0\
    );
\acumulators[8][11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][11]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][11]_i_2_n_0\
    );
\acumulators[8][11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][10]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][11]_i_3_n_0\
    );
\acumulators[8][11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][9]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][11]_i_4_n_0\
    );
\acumulators[8][11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][8]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][11]_i_5_n_0\
    );
\acumulators[8][11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][11]\,
      I1 => \acumulators_reg_n_0_[8][11]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][11]\,
      O => \acumulators[8][11]_i_6_n_0\
    );
\acumulators[8][11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][10]\,
      I1 => \acumulators_reg_n_0_[8][10]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][10]\,
      O => \acumulators[8][11]_i_7_n_0\
    );
\acumulators[8][11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][9]\,
      I1 => \acumulators_reg_n_0_[8][9]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][9]\,
      O => \acumulators[8][11]_i_8_n_0\
    );
\acumulators[8][11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][8]\,
      I1 => \acumulators_reg_n_0_[8][8]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][8]\,
      O => \acumulators[8][11]_i_9_n_0\
    );
\acumulators[8][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][15]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][15]_i_2_n_0\
    );
\acumulators[8][15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][14]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][15]_i_3_n_0\
    );
\acumulators[8][15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][13]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][15]_i_4_n_0\
    );
\acumulators[8][15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][12]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][15]_i_5_n_0\
    );
\acumulators[8][15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][15]\,
      I1 => \acumulators_reg_n_0_[8][15]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][15]\,
      O => \acumulators[8][15]_i_6_n_0\
    );
\acumulators[8][15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][14]\,
      I1 => \acumulators_reg_n_0_[8][14]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][14]\,
      O => \acumulators[8][15]_i_7_n_0\
    );
\acumulators[8][15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][13]\,
      I1 => \acumulators_reg_n_0_[8][13]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][13]\,
      O => \acumulators[8][15]_i_8_n_0\
    );
\acumulators[8][15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][12]\,
      I1 => \acumulators_reg_n_0_[8][12]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][12]\,
      O => \acumulators[8][15]_i_9_n_0\
    );
\acumulators[8][19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][19]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][19]_i_2_n_0\
    );
\acumulators[8][19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][18]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][19]_i_3_n_0\
    );
\acumulators[8][19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][17]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][19]_i_4_n_0\
    );
\acumulators[8][19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][16]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][19]_i_5_n_0\
    );
\acumulators[8][19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][19]\,
      I1 => \acumulators_reg_n_0_[8][19]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][19]\,
      O => \acumulators[8][19]_i_6_n_0\
    );
\acumulators[8][19]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][18]\,
      I1 => \acumulators_reg_n_0_[8][18]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][18]\,
      O => \acumulators[8][19]_i_7_n_0\
    );
\acumulators[8][19]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][17]\,
      I1 => \acumulators_reg_n_0_[8][17]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][17]\,
      O => \acumulators[8][19]_i_8_n_0\
    );
\acumulators[8][19]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][16]\,
      I1 => \acumulators_reg_n_0_[8][16]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][16]\,
      O => \acumulators[8][19]_i_9_n_0\
    );
\acumulators[8][23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][23]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][23]_i_2_n_0\
    );
\acumulators[8][23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][22]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][23]_i_3_n_0\
    );
\acumulators[8][23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][21]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][23]_i_4_n_0\
    );
\acumulators[8][23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][20]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][23]_i_5_n_0\
    );
\acumulators[8][23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][23]\,
      I1 => \acumulators_reg_n_0_[8][23]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][23]\,
      O => \acumulators[8][23]_i_6_n_0\
    );
\acumulators[8][23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][22]\,
      I1 => \acumulators_reg_n_0_[8][22]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][22]\,
      O => \acumulators[8][23]_i_7_n_0\
    );
\acumulators[8][23]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][21]\,
      I1 => \acumulators_reg_n_0_[8][21]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][21]\,
      O => \acumulators[8][23]_i_8_n_0\
    );
\acumulators[8][23]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][20]\,
      I1 => \acumulators_reg_n_0_[8][20]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][20]\,
      O => \acumulators[8][23]_i_9_n_0\
    );
\acumulators[8][27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][26]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][27]_i_2_n_0\
    );
\acumulators[8][27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][25]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][27]_i_3_n_0\
    );
\acumulators[8][27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][24]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][27]_i_4_n_0\
    );
\acumulators[8][27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][27]\,
      I1 => \acumulators_reg_n_0_[8][27]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][27]\,
      O => \acumulators[8][27]_i_5_n_0\
    );
\acumulators[8][27]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][26]\,
      I1 => \acumulators_reg_n_0_[8][26]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][26]\,
      O => \acumulators[8][27]_i_6_n_0\
    );
\acumulators[8][27]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][25]\,
      I1 => \acumulators_reg_n_0_[8][25]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][25]\,
      O => \acumulators[8][27]_i_7_n_0\
    );
\acumulators[8][27]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][24]\,
      I1 => \acumulators_reg_n_0_[8][24]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][24]\,
      O => \acumulators[8][27]_i_8_n_0\
    );
\acumulators[8][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][3]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][3]_i_2_n_0\
    );
\acumulators[8][3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][2]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][3]_i_3_n_0\
    );
\acumulators[8][3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][1]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][3]_i_4_n_0\
    );
\acumulators[8][3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][0]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][3]_i_5_n_0\
    );
\acumulators[8][3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][3]\,
      I1 => \acumulators_reg_n_0_[8][3]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][3]\,
      O => \acumulators[8][3]_i_6_n_0\
    );
\acumulators[8][3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][2]\,
      I1 => \acumulators_reg_n_0_[8][2]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][2]\,
      O => \acumulators[8][3]_i_7_n_0\
    );
\acumulators[8][3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][1]\,
      I1 => \acumulators_reg_n_0_[8][1]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][1]\,
      O => \acumulators[8][3]_i_8_n_0\
    );
\acumulators[8][3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][0]\,
      I1 => \acumulators_reg_n_0_[8][0]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][0]\,
      O => \acumulators[8][3]_i_9_n_0\
    );
\acumulators[8][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][7]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][7]_i_2_n_0\
    );
\acumulators[8][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][6]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][7]_i_3_n_0\
    );
\acumulators[8][7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][5]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][7]_i_4_n_0\
    );
\acumulators[8][7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][4]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][7]_i_5_n_0\
    );
\acumulators[8][7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][7]\,
      I1 => \acumulators_reg_n_0_[8][7]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][7]\,
      O => \acumulators[8][7]_i_6_n_0\
    );
\acumulators[8][7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][6]\,
      I1 => \acumulators_reg_n_0_[8][6]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][6]\,
      O => \acumulators[8][7]_i_7_n_0\
    );
\acumulators[8][7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][5]\,
      I1 => \acumulators_reg_n_0_[8][5]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][5]\,
      O => \acumulators[8][7]_i_8_n_0\
    );
\acumulators[8][7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][4]\,
      I1 => \acumulators_reg_n_0_[8][4]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][4]\,
      O => \acumulators[8][7]_i_9_n_0\
    );
\acumulators[9][11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][11]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[9][11]_i_2_n_0\
    );
\acumulators[9][11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][10]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[9][11]_i_3_n_0\
    );
\acumulators[9][11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][11]\,
      I1 => \acumulators_reg_n_0_[9][11]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[4][11]\,
      O => \acumulators[9][11]_i_4_n_0\
    );
\acumulators[9][11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][10]\,
      I1 => \acumulators_reg_n_0_[9][10]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[4][10]\,
      O => \acumulators[9][11]_i_5_n_0\
    );
\acumulators[9][11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][9]\,
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[9][9]\,
      O => \acumulators[9][11]_i_6_n_0\
    );
\acumulators[9][11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][8]\,
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[9][8]\,
      O => \acumulators[9][11]_i_7_n_0\
    );
\acumulators[9][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][15]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[9][15]_i_2_n_0\
    );
\acumulators[9][15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][14]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[9][15]_i_3_n_0\
    );
\acumulators[9][15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][13]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[9][15]_i_4_n_0\
    );
\acumulators[9][15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][12]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[9][15]_i_5_n_0\
    );
\acumulators[9][15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][15]\,
      I1 => \acumulators_reg_n_0_[9][15]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[4][15]\,
      O => \acumulators[9][15]_i_6_n_0\
    );
\acumulators[9][15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][14]\,
      I1 => \acumulators_reg_n_0_[9][14]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[4][14]\,
      O => \acumulators[9][15]_i_7_n_0\
    );
\acumulators[9][15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][13]\,
      I1 => \acumulators_reg_n_0_[9][13]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[4][13]\,
      O => \acumulators[9][15]_i_8_n_0\
    );
\acumulators[9][15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][12]\,
      I1 => \acumulators_reg_n_0_[9][12]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[4][12]\,
      O => \acumulators[9][15]_i_9_n_0\
    );
\acumulators[9][19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][19]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[9][19]_i_2_n_0\
    );
\acumulators[9][19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][18]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[9][19]_i_3_n_0\
    );
\acumulators[9][19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][17]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[9][19]_i_4_n_0\
    );
\acumulators[9][19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][16]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[9][19]_i_5_n_0\
    );
\acumulators[9][19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][19]\,
      I1 => \acumulators_reg_n_0_[9][19]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[4][19]\,
      O => \acumulators[9][19]_i_6_n_0\
    );
\acumulators[9][19]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][18]\,
      I1 => \acumulators_reg_n_0_[9][18]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[4][18]\,
      O => \acumulators[9][19]_i_7_n_0\
    );
\acumulators[9][19]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][17]\,
      I1 => \acumulators_reg_n_0_[9][17]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[4][17]\,
      O => \acumulators[9][19]_i_8_n_0\
    );
\acumulators[9][19]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][16]\,
      I1 => \acumulators_reg_n_0_[9][16]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[4][16]\,
      O => \acumulators[9][19]_i_9_n_0\
    );
\acumulators[9][23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][23]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[9][23]_i_2_n_0\
    );
\acumulators[9][23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][22]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[9][23]_i_3_n_0\
    );
\acumulators[9][23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][21]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[9][23]_i_4_n_0\
    );
\acumulators[9][23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][20]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[9][23]_i_5_n_0\
    );
\acumulators[9][23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][23]\,
      I1 => \acumulators_reg_n_0_[9][23]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[4][23]\,
      O => \acumulators[9][23]_i_6_n_0\
    );
\acumulators[9][23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][22]\,
      I1 => \acumulators_reg_n_0_[9][22]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[4][22]\,
      O => \acumulators[9][23]_i_7_n_0\
    );
\acumulators[9][23]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][21]\,
      I1 => \acumulators_reg_n_0_[9][21]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[4][21]\,
      O => \acumulators[9][23]_i_8_n_0\
    );
\acumulators[9][23]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][20]\,
      I1 => \acumulators_reg_n_0_[9][20]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[4][20]\,
      O => \acumulators[9][23]_i_9_n_0\
    );
\acumulators[9][27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][26]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[9][27]_i_2_n_0\
    );
\acumulators[9][27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][25]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[9][27]_i_3_n_0\
    );
\acumulators[9][27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][24]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[9][27]_i_4_n_0\
    );
\acumulators[9][27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][27]\,
      I1 => \acumulators_reg_n_0_[9][27]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[4][27]\,
      O => \acumulators[9][27]_i_5_n_0\
    );
\acumulators[9][27]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][26]\,
      I1 => \acumulators_reg_n_0_[9][26]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[4][26]\,
      O => \acumulators[9][27]_i_6_n_0\
    );
\acumulators[9][27]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][25]\,
      I1 => \acumulators_reg_n_0_[9][25]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[4][25]\,
      O => \acumulators[9][27]_i_7_n_0\
    );
\acumulators[9][27]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][24]\,
      I1 => \acumulators_reg_n_0_[9][24]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[4][24]\,
      O => \acumulators[9][27]_i_8_n_0\
    );
\acumulators[9][3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][3]\,
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[9][3]\,
      O => \acumulators[9][3]_i_2_n_0\
    );
\acumulators[9][3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][2]\,
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[9][2]\,
      O => \acumulators[9][3]_i_3_n_0\
    );
\acumulators[9][3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][1]\,
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[9][1]\,
      O => \acumulators[9][3]_i_4_n_0\
    );
\acumulators[9][3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][0]\,
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[9][0]\,
      O => \acumulators[9][3]_i_5_n_0\
    );
\acumulators[9][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][7]\,
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[9][7]\,
      O => \acumulators[9][7]_i_2_n_0\
    );
\acumulators[9][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][6]\,
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[9][6]\,
      O => \acumulators[9][7]_i_3_n_0\
    );
\acumulators[9][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][5]\,
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[9][5]\,
      O => \acumulators[9][7]_i_4_n_0\
    );
\acumulators[9][7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][4]\,
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[9][4]\,
      O => \acumulators[9][7]_i_5_n_0\
    );
\acumulators_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][3]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[0][0]\,
      R => '0'
    );
\acumulators_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][11]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[0][10]\,
      R => '0'
    );
\acumulators_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][11]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[0][11]\,
      R => '0'
    );
\acumulators_reg[0][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[0][7]_i_1_n_0\,
      CO(3) => \acumulators_reg[0][11]_i_1_n_0\,
      CO(2) => \acumulators_reg[0][11]_i_1_n_1\,
      CO(1) => \acumulators_reg[0][11]_i_1_n_2\,
      CO(0) => \acumulators_reg[0][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[0][11]_i_2_n_0\,
      DI(2) => \acumulators[0][11]_i_3_n_0\,
      DI(1) => \acumulators[0][11]_i_4_n_0\,
      DI(0) => \acumulators[0][11]_i_5_n_0\,
      O(3) => \acumulators_reg[0][11]_i_1_n_4\,
      O(2) => \acumulators_reg[0][11]_i_1_n_5\,
      O(1) => \acumulators_reg[0][11]_i_1_n_6\,
      O(0) => \acumulators_reg[0][11]_i_1_n_7\,
      S(3) => \acumulators[0][11]_i_6_n_0\,
      S(2) => \acumulators[0][11]_i_7_n_0\,
      S(1) => \acumulators[0][11]_i_8_n_0\,
      S(0) => \acumulators[0][11]_i_9_n_0\
    );
\acumulators_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][15]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[0][12]\,
      R => '0'
    );
\acumulators_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][15]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[0][13]\,
      R => '0'
    );
\acumulators_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][15]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[0][14]\,
      R => '0'
    );
\acumulators_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][15]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[0][15]\,
      R => '0'
    );
\acumulators_reg[0][15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[0][11]_i_1_n_0\,
      CO(3) => \acumulators_reg[0][15]_i_1_n_0\,
      CO(2) => \acumulators_reg[0][15]_i_1_n_1\,
      CO(1) => \acumulators_reg[0][15]_i_1_n_2\,
      CO(0) => \acumulators_reg[0][15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \acumulators[0][15]_i_2_n_0\,
      O(3) => \acumulators_reg[0][15]_i_1_n_4\,
      O(2) => \acumulators_reg[0][15]_i_1_n_5\,
      O(1) => \acumulators_reg[0][15]_i_1_n_6\,
      O(0) => \acumulators_reg[0][15]_i_1_n_7\,
      S(3) => \acumulators[0][15]_i_3_n_0\,
      S(2) => \acumulators[0][15]_i_4_n_0\,
      S(1) => \acumulators[0][15]_i_5_n_0\,
      S(0) => \acumulators[0][15]_i_6_n_0\
    );
\acumulators_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][19]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[0][16]\,
      R => '0'
    );
\acumulators_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][19]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[0][17]\,
      R => '0'
    );
\acumulators_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][19]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[0][18]\,
      R => '0'
    );
\acumulators_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][19]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[0][19]\,
      R => '0'
    );
\acumulators_reg[0][19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[0][15]_i_1_n_0\,
      CO(3) => \acumulators_reg[0][19]_i_1_n_0\,
      CO(2) => \acumulators_reg[0][19]_i_1_n_1\,
      CO(1) => \acumulators_reg[0][19]_i_1_n_2\,
      CO(0) => \acumulators_reg[0][19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \acumulators_reg[0][19]_i_1_n_4\,
      O(2) => \acumulators_reg[0][19]_i_1_n_5\,
      O(1) => \acumulators_reg[0][19]_i_1_n_6\,
      O(0) => \acumulators_reg[0][19]_i_1_n_7\,
      S(3) => \acumulators[0][19]_i_2_n_0\,
      S(2) => \acumulators[0][19]_i_3_n_0\,
      S(1) => \acumulators[0][19]_i_4_n_0\,
      S(0) => \acumulators[0][19]_i_5_n_0\
    );
\acumulators_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][3]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[0][1]\,
      R => '0'
    );
\acumulators_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][23]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[0][20]\,
      R => '0'
    );
\acumulators_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][23]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[0][21]\,
      R => '0'
    );
\acumulators_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][23]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[0][22]\,
      R => '0'
    );
\acumulators_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][23]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[0][23]\,
      R => '0'
    );
\acumulators_reg[0][23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[0][19]_i_1_n_0\,
      CO(3) => \acumulators_reg[0][23]_i_1_n_0\,
      CO(2) => \acumulators_reg[0][23]_i_1_n_1\,
      CO(1) => \acumulators_reg[0][23]_i_1_n_2\,
      CO(0) => \acumulators_reg[0][23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \acumulators_reg[0][23]_i_1_n_4\,
      O(2) => \acumulators_reg[0][23]_i_1_n_5\,
      O(1) => \acumulators_reg[0][23]_i_1_n_6\,
      O(0) => \acumulators_reg[0][23]_i_1_n_7\,
      S(3) => \acumulators[0][23]_i_2_n_0\,
      S(2) => \acumulators[0][23]_i_3_n_0\,
      S(1) => \acumulators[0][23]_i_4_n_0\,
      S(0) => \acumulators[0][23]_i_5_n_0\
    );
\acumulators_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][27]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[0][24]\,
      R => '0'
    );
\acumulators_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][27]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[0][25]\,
      R => '0'
    );
\acumulators_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][27]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[0][26]\,
      R => '0'
    );
\acumulators_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][27]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[0][27]\,
      R => '0'
    );
\acumulators_reg[0][27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[0][23]_i_1_n_0\,
      CO(3) => \NLW_acumulators_reg[0][27]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \acumulators_reg[0][27]_i_1_n_1\,
      CO(1) => \acumulators_reg[0][27]_i_1_n_2\,
      CO(0) => \acumulators_reg[0][27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \acumulators_reg[0][27]_i_1_n_4\,
      O(2) => \acumulators_reg[0][27]_i_1_n_5\,
      O(1) => \acumulators_reg[0][27]_i_1_n_6\,
      O(0) => \acumulators_reg[0][27]_i_1_n_7\,
      S(3) => \acumulators[0][27]_i_2_n_0\,
      S(2) => \acumulators[0][27]_i_3_n_0\,
      S(1) => \acumulators[0][27]_i_4_n_0\,
      S(0) => \acumulators[0][27]_i_5_n_0\
    );
\acumulators_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][3]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[0][2]\,
      R => '0'
    );
\acumulators_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][3]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[0][3]\,
      R => '0'
    );
\acumulators_reg[0][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \acumulators_reg[0][3]_i_1_n_0\,
      CO(2) => \acumulators_reg[0][3]_i_1_n_1\,
      CO(1) => \acumulators_reg[0][3]_i_1_n_2\,
      CO(0) => \acumulators_reg[0][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[0][3]_i_2_n_0\,
      DI(2) => \acumulators[0][3]_i_3_n_0\,
      DI(1) => \acumulators[0][3]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \acumulators_reg[0][3]_i_1_n_4\,
      O(2) => \acumulators_reg[0][3]_i_1_n_5\,
      O(1) => \acumulators_reg[0][3]_i_1_n_6\,
      O(0) => \acumulators_reg[0][3]_i_1_n_7\,
      S(3) => \acumulators[0][3]_i_5_n_0\,
      S(2) => \acumulators[0][3]_i_6_n_0\,
      S(1) => \acumulators[0][3]_i_7_n_0\,
      S(0) => \acumulators[0][3]_i_8_n_0\
    );
\acumulators_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][7]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[0][4]\,
      R => '0'
    );
\acumulators_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][7]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[0][5]\,
      R => '0'
    );
\acumulators_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][7]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[0][6]\,
      R => '0'
    );
\acumulators_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][7]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[0][7]\,
      R => '0'
    );
\acumulators_reg[0][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[0][3]_i_1_n_0\,
      CO(3) => \acumulators_reg[0][7]_i_1_n_0\,
      CO(2) => \acumulators_reg[0][7]_i_1_n_1\,
      CO(1) => \acumulators_reg[0][7]_i_1_n_2\,
      CO(0) => \acumulators_reg[0][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[0][7]_i_2_n_0\,
      DI(2) => \acumulators[0][7]_i_3_n_0\,
      DI(1) => \acumulators[0][7]_i_4_n_0\,
      DI(0) => \acumulators[0][7]_i_5_n_0\,
      O(3) => \acumulators_reg[0][7]_i_1_n_4\,
      O(2) => \acumulators_reg[0][7]_i_1_n_5\,
      O(1) => \acumulators_reg[0][7]_i_1_n_6\,
      O(0) => \acumulators_reg[0][7]_i_1_n_7\,
      S(3) => \acumulators[0][7]_i_6_n_0\,
      S(2) => \acumulators[0][7]_i_7_n_0\,
      S(1) => \acumulators[0][7]_i_8_n_0\,
      S(0) => \acumulators[0][7]_i_9_n_0\
    );
\acumulators_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][11]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[0][8]\,
      R => '0'
    );
\acumulators_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][11]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[0][9]\,
      R => '0'
    );
\acumulators_reg[10][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators[10][12]_i_1_n_0\,
      Q => \acumulators_reg_n_0_[10][12]\,
      R => '0'
    );
\acumulators_reg[10][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators[10][13]_i_1_n_0\,
      Q => \acumulators_reg_n_0_[10][13]\,
      R => '0'
    );
\acumulators_reg[10][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators[10][14]_i_1_n_0\,
      Q => \acumulators_reg_n_0_[10][14]\,
      R => '0'
    );
\acumulators_reg[10][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators[10][15]_i_1_n_0\,
      Q => \acumulators_reg_n_0_[10][15]\,
      R => '0'
    );
\acumulators_reg[10][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators[10][16]_i_1_n_0\,
      Q => \acumulators_reg_n_0_[10][16]\,
      R => '0'
    );
\acumulators_reg[10][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators[10][17]_i_1_n_0\,
      Q => \acumulators_reg_n_0_[10][17]\,
      R => '0'
    );
\acumulators_reg[10][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators[10][18]_i_1_n_0\,
      Q => \acumulators_reg_n_0_[10][18]\,
      R => '0'
    );
\acumulators_reg[10][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators[10][19]_i_1_n_0\,
      Q => \acumulators_reg_n_0_[10][19]\,
      R => '0'
    );
\acumulators_reg[10][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators[10][20]_i_1_n_0\,
      Q => \acumulators_reg_n_0_[10][20]\,
      R => '0'
    );
\acumulators_reg[10][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators[10][21]_i_1_n_0\,
      Q => \acumulators_reg_n_0_[10][21]\,
      R => '0'
    );
\acumulators_reg[10][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators[10][22]_i_1_n_0\,
      Q => \acumulators_reg_n_0_[10][22]\,
      R => '0'
    );
\acumulators_reg[10][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators[10][23]_i_1_n_0\,
      Q => \acumulators_reg_n_0_[10][23]\,
      R => '0'
    );
\acumulators_reg[10][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators[10][24]_i_1_n_0\,
      Q => \acumulators_reg_n_0_[10][24]\,
      R => '0'
    );
\acumulators_reg[10][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators[10][25]_i_1_n_0\,
      Q => \acumulators_reg_n_0_[10][25]\,
      R => '0'
    );
\acumulators_reg[10][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators[10][26]_i_1_n_0\,
      Q => \acumulators_reg_n_0_[10][26]\,
      R => '0'
    );
\acumulators_reg[10][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators[10][27]_i_1_n_0\,
      Q => \acumulators_reg_n_0_[10][27]\,
      R => '0'
    );
\acumulators_reg[11][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][3]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[11][0]\,
      R => '0'
    );
\acumulators_reg[11][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][11]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[11][10]\,
      R => '0'
    );
\acumulators_reg[11][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][11]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[11][11]\,
      R => '0'
    );
\acumulators_reg[11][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[11][7]_i_1_n_0\,
      CO(3) => \acumulators_reg[11][11]_i_1_n_0\,
      CO(2) => \acumulators_reg[11][11]_i_1_n_1\,
      CO(1) => \acumulators_reg[11][11]_i_1_n_2\,
      CO(0) => \acumulators_reg[11][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[11][11]_i_2_n_0\,
      DI(2) => \acumulators[11][11]_i_3_n_0\,
      DI(1) => \acumulators[11][11]_i_4_n_0\,
      DI(0) => \acumulators[11][11]_i_5_n_0\,
      O(3) => \acumulators_reg[11][11]_i_1_n_4\,
      O(2) => \acumulators_reg[11][11]_i_1_n_5\,
      O(1) => \acumulators_reg[11][11]_i_1_n_6\,
      O(0) => \acumulators_reg[11][11]_i_1_n_7\,
      S(3) => \acumulators[11][11]_i_6_n_0\,
      S(2) => \acumulators[11][11]_i_7_n_0\,
      S(1) => \acumulators[11][11]_i_8_n_0\,
      S(0) => \acumulators[11][11]_i_9_n_0\
    );
\acumulators_reg[11][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][15]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[11][12]\,
      R => '0'
    );
\acumulators_reg[11][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][15]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[11][13]\,
      R => '0'
    );
\acumulators_reg[11][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][15]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[11][14]\,
      R => '0'
    );
\acumulators_reg[11][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][15]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[11][15]\,
      R => '0'
    );
\acumulators_reg[11][15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[11][11]_i_1_n_0\,
      CO(3) => \acumulators_reg[11][15]_i_1_n_0\,
      CO(2) => \acumulators_reg[11][15]_i_1_n_1\,
      CO(1) => \acumulators_reg[11][15]_i_1_n_2\,
      CO(0) => \acumulators_reg[11][15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[11][15]_i_2_n_0\,
      DI(2) => \acumulators[11][15]_i_3_n_0\,
      DI(1) => \acumulators[11][15]_i_4_n_0\,
      DI(0) => \acumulators[11][15]_i_5_n_0\,
      O(3) => \acumulators_reg[11][15]_i_1_n_4\,
      O(2) => \acumulators_reg[11][15]_i_1_n_5\,
      O(1) => \acumulators_reg[11][15]_i_1_n_6\,
      O(0) => \acumulators_reg[11][15]_i_1_n_7\,
      S(3) => \acumulators[11][15]_i_6_n_0\,
      S(2) => \acumulators[11][15]_i_7_n_0\,
      S(1) => \acumulators[11][15]_i_8_n_0\,
      S(0) => \acumulators[11][15]_i_9_n_0\
    );
\acumulators_reg[11][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][19]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[11][16]\,
      R => '0'
    );
\acumulators_reg[11][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][19]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[11][17]\,
      R => '0'
    );
\acumulators_reg[11][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][19]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[11][18]\,
      R => '0'
    );
\acumulators_reg[11][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][19]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[11][19]\,
      R => '0'
    );
\acumulators_reg[11][19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[11][15]_i_1_n_0\,
      CO(3) => \acumulators_reg[11][19]_i_1_n_0\,
      CO(2) => \acumulators_reg[11][19]_i_1_n_1\,
      CO(1) => \acumulators_reg[11][19]_i_1_n_2\,
      CO(0) => \acumulators_reg[11][19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[11][19]_i_2_n_0\,
      DI(2) => \acumulators[11][19]_i_3_n_0\,
      DI(1) => \acumulators[11][19]_i_4_n_0\,
      DI(0) => \acumulators[11][19]_i_5_n_0\,
      O(3) => \acumulators_reg[11][19]_i_1_n_4\,
      O(2) => \acumulators_reg[11][19]_i_1_n_5\,
      O(1) => \acumulators_reg[11][19]_i_1_n_6\,
      O(0) => \acumulators_reg[11][19]_i_1_n_7\,
      S(3) => \acumulators[11][19]_i_6_n_0\,
      S(2) => \acumulators[11][19]_i_7_n_0\,
      S(1) => \acumulators[11][19]_i_8_n_0\,
      S(0) => \acumulators[11][19]_i_9_n_0\
    );
\acumulators_reg[11][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][3]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[11][1]\,
      R => '0'
    );
\acumulators_reg[11][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][23]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[11][20]\,
      R => '0'
    );
\acumulators_reg[11][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][23]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[11][21]\,
      R => '0'
    );
\acumulators_reg[11][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][23]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[11][22]\,
      R => '0'
    );
\acumulators_reg[11][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][23]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[11][23]\,
      R => '0'
    );
\acumulators_reg[11][23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[11][19]_i_1_n_0\,
      CO(3) => \acumulators_reg[11][23]_i_1_n_0\,
      CO(2) => \acumulators_reg[11][23]_i_1_n_1\,
      CO(1) => \acumulators_reg[11][23]_i_1_n_2\,
      CO(0) => \acumulators_reg[11][23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[11][23]_i_2_n_0\,
      DI(2) => \acumulators[11][23]_i_3_n_0\,
      DI(1) => \acumulators[11][23]_i_4_n_0\,
      DI(0) => \acumulators[11][23]_i_5_n_0\,
      O(3) => \acumulators_reg[11][23]_i_1_n_4\,
      O(2) => \acumulators_reg[11][23]_i_1_n_5\,
      O(1) => \acumulators_reg[11][23]_i_1_n_6\,
      O(0) => \acumulators_reg[11][23]_i_1_n_7\,
      S(3) => \acumulators[11][23]_i_6_n_0\,
      S(2) => \acumulators[11][23]_i_7_n_0\,
      S(1) => \acumulators[11][23]_i_8_n_0\,
      S(0) => \acumulators[11][23]_i_9_n_0\
    );
\acumulators_reg[11][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][27]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[11][24]\,
      R => '0'
    );
\acumulators_reg[11][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][27]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[11][25]\,
      R => '0'
    );
\acumulators_reg[11][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][27]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[11][26]\,
      R => '0'
    );
\acumulators_reg[11][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][27]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[11][27]\,
      R => '0'
    );
\acumulators_reg[11][27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[11][23]_i_1_n_0\,
      CO(3) => \NLW_acumulators_reg[11][27]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \acumulators_reg[11][27]_i_1_n_1\,
      CO(1) => \acumulators_reg[11][27]_i_1_n_2\,
      CO(0) => \acumulators_reg[11][27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \acumulators[11][27]_i_2_n_0\,
      DI(1) => \acumulators[11][27]_i_3_n_0\,
      DI(0) => \acumulators[11][27]_i_4_n_0\,
      O(3) => \acumulators_reg[11][27]_i_1_n_4\,
      O(2) => \acumulators_reg[11][27]_i_1_n_5\,
      O(1) => \acumulators_reg[11][27]_i_1_n_6\,
      O(0) => \acumulators_reg[11][27]_i_1_n_7\,
      S(3) => \acumulators[11][27]_i_5_n_0\,
      S(2) => \acumulators[11][27]_i_6_n_0\,
      S(1) => \acumulators[11][27]_i_7_n_0\,
      S(0) => \acumulators[11][27]_i_8_n_0\
    );
\acumulators_reg[11][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][3]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[11][2]\,
      R => '0'
    );
\acumulators_reg[11][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][3]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[11][3]\,
      R => '0'
    );
\acumulators_reg[11][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \acumulators_reg[11][3]_i_1_n_0\,
      CO(2) => \acumulators_reg[11][3]_i_1_n_1\,
      CO(1) => \acumulators_reg[11][3]_i_1_n_2\,
      CO(0) => \acumulators_reg[11][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[11][3]_i_2_n_0\,
      DI(2) => \acumulators[11][3]_i_3_n_0\,
      DI(1) => \acumulators[11][3]_i_4_n_0\,
      DI(0) => \acumulators[11][3]_i_5_n_0\,
      O(3) => \acumulators_reg[11][3]_i_1_n_4\,
      O(2) => \acumulators_reg[11][3]_i_1_n_5\,
      O(1) => \acumulators_reg[11][3]_i_1_n_6\,
      O(0) => \acumulators_reg[11][3]_i_1_n_7\,
      S(3) => \acumulators[11][3]_i_6_n_0\,
      S(2) => \acumulators[11][3]_i_7_n_0\,
      S(1) => \acumulators[11][3]_i_8_n_0\,
      S(0) => \acumulators[11][3]_i_9_n_0\
    );
\acumulators_reg[11][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][7]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[11][4]\,
      R => '0'
    );
\acumulators_reg[11][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][7]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[11][5]\,
      R => '0'
    );
\acumulators_reg[11][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][7]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[11][6]\,
      R => '0'
    );
\acumulators_reg[11][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][7]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[11][7]\,
      R => '0'
    );
\acumulators_reg[11][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[11][3]_i_1_n_0\,
      CO(3) => \acumulators_reg[11][7]_i_1_n_0\,
      CO(2) => \acumulators_reg[11][7]_i_1_n_1\,
      CO(1) => \acumulators_reg[11][7]_i_1_n_2\,
      CO(0) => \acumulators_reg[11][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[11][7]_i_2_n_0\,
      DI(2) => \acumulators[11][7]_i_3_n_0\,
      DI(1) => \acumulators[11][7]_i_4_n_0\,
      DI(0) => \acumulators[11][7]_i_5_n_0\,
      O(3) => \acumulators_reg[11][7]_i_1_n_4\,
      O(2) => \acumulators_reg[11][7]_i_1_n_5\,
      O(1) => \acumulators_reg[11][7]_i_1_n_6\,
      O(0) => \acumulators_reg[11][7]_i_1_n_7\,
      S(3) => \acumulators[11][7]_i_6_n_0\,
      S(2) => \acumulators[11][7]_i_7_n_0\,
      S(1) => \acumulators[11][7]_i_8_n_0\,
      S(0) => \acumulators[11][7]_i_9_n_0\
    );
\acumulators_reg[11][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][11]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[11][8]\,
      R => '0'
    );
\acumulators_reg[11][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][11]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[11][9]\,
      R => '0'
    );
\acumulators_reg[12][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][3]_i_1_n_7\,
      Q => \acumulators_reg[12]_1\(0),
      R => '0'
    );
\acumulators_reg[12][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][11]_i_1_n_5\,
      Q => \acumulators_reg[12]_1\(10),
      R => '0'
    );
\acumulators_reg[12][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][11]_i_1_n_4\,
      Q => \acumulators_reg[12]_1\(11),
      R => '0'
    );
\acumulators_reg[12][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[12][7]_i_1_n_0\,
      CO(3) => \acumulators_reg[12][11]_i_1_n_0\,
      CO(2) => \acumulators_reg[12][11]_i_1_n_1\,
      CO(1) => \acumulators_reg[12][11]_i_1_n_2\,
      CO(0) => \acumulators_reg[12][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[12][11]_i_2_n_0\,
      DI(2) => \acumulators[12][11]_i_3_n_0\,
      DI(1) => \acumulators[12][11]_i_4_n_0\,
      DI(0) => \acumulators[12][11]_i_5_n_0\,
      O(3) => \acumulators_reg[12][11]_i_1_n_4\,
      O(2) => \acumulators_reg[12][11]_i_1_n_5\,
      O(1) => \acumulators_reg[12][11]_i_1_n_6\,
      O(0) => \acumulators_reg[12][11]_i_1_n_7\,
      S(3) => \acumulators[12][11]_i_6_n_0\,
      S(2) => \acumulators[12][11]_i_7_n_0\,
      S(1) => \acumulators[12][11]_i_8_n_0\,
      S(0) => \acumulators[12][11]_i_9_n_0\
    );
\acumulators_reg[12][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][15]_i_1_n_7\,
      Q => \acumulators_reg[12]_1\(12),
      R => '0'
    );
\acumulators_reg[12][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][15]_i_1_n_6\,
      Q => \acumulators_reg[12]_1\(13),
      R => '0'
    );
\acumulators_reg[12][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][15]_i_1_n_5\,
      Q => \acumulators_reg[12]_1\(14),
      R => '0'
    );
\acumulators_reg[12][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][15]_i_1_n_4\,
      Q => \acumulators_reg[12]_1\(15),
      R => '0'
    );
\acumulators_reg[12][15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[12][11]_i_1_n_0\,
      CO(3) => \acumulators_reg[12][15]_i_1_n_0\,
      CO(2) => \acumulators_reg[12][15]_i_1_n_1\,
      CO(1) => \acumulators_reg[12][15]_i_1_n_2\,
      CO(0) => \acumulators_reg[12][15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[12][15]_i_2_n_0\,
      DI(2) => \acumulators[12][15]_i_3_n_0\,
      DI(1) => \acumulators[12][15]_i_4_n_0\,
      DI(0) => \acumulators[12][15]_i_5_n_0\,
      O(3) => \acumulators_reg[12][15]_i_1_n_4\,
      O(2) => \acumulators_reg[12][15]_i_1_n_5\,
      O(1) => \acumulators_reg[12][15]_i_1_n_6\,
      O(0) => \acumulators_reg[12][15]_i_1_n_7\,
      S(3) => \acumulators[12][15]_i_6_n_0\,
      S(2) => \acumulators[12][15]_i_7_n_0\,
      S(1) => \acumulators[12][15]_i_8_n_0\,
      S(0) => \acumulators[12][15]_i_9_n_0\
    );
\acumulators_reg[12][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][19]_i_1_n_7\,
      Q => \acumulators_reg[12]_1\(16),
      R => '0'
    );
\acumulators_reg[12][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][19]_i_1_n_6\,
      Q => \acumulators_reg[12]_1\(17),
      R => '0'
    );
\acumulators_reg[12][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][19]_i_1_n_5\,
      Q => \acumulators_reg[12]_1\(18),
      R => '0'
    );
\acumulators_reg[12][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][19]_i_1_n_4\,
      Q => \acumulators_reg[12]_1\(19),
      R => '0'
    );
\acumulators_reg[12][19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[12][15]_i_1_n_0\,
      CO(3) => \acumulators_reg[12][19]_i_1_n_0\,
      CO(2) => \acumulators_reg[12][19]_i_1_n_1\,
      CO(1) => \acumulators_reg[12][19]_i_1_n_2\,
      CO(0) => \acumulators_reg[12][19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[12][19]_i_2_n_0\,
      DI(2) => \acumulators[12][19]_i_3_n_0\,
      DI(1) => \acumulators[12][19]_i_4_n_0\,
      DI(0) => \acumulators[12][19]_i_5_n_0\,
      O(3) => \acumulators_reg[12][19]_i_1_n_4\,
      O(2) => \acumulators_reg[12][19]_i_1_n_5\,
      O(1) => \acumulators_reg[12][19]_i_1_n_6\,
      O(0) => \acumulators_reg[12][19]_i_1_n_7\,
      S(3) => \acumulators[12][19]_i_6_n_0\,
      S(2) => \acumulators[12][19]_i_7_n_0\,
      S(1) => \acumulators[12][19]_i_8_n_0\,
      S(0) => \acumulators[12][19]_i_9_n_0\
    );
\acumulators_reg[12][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][3]_i_1_n_6\,
      Q => \acumulators_reg[12]_1\(1),
      R => '0'
    );
\acumulators_reg[12][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][23]_i_1_n_7\,
      Q => \acumulators_reg[12]_1\(20),
      R => '0'
    );
\acumulators_reg[12][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][23]_i_1_n_6\,
      Q => \acumulators_reg[12]_1\(21),
      R => '0'
    );
\acumulators_reg[12][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][23]_i_1_n_5\,
      Q => \acumulators_reg[12]_1\(22),
      R => '0'
    );
\acumulators_reg[12][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][23]_i_1_n_4\,
      Q => \acumulators_reg[12]_1\(23),
      R => '0'
    );
\acumulators_reg[12][23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[12][19]_i_1_n_0\,
      CO(3) => \acumulators_reg[12][23]_i_1_n_0\,
      CO(2) => \acumulators_reg[12][23]_i_1_n_1\,
      CO(1) => \acumulators_reg[12][23]_i_1_n_2\,
      CO(0) => \acumulators_reg[12][23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[12][23]_i_2_n_0\,
      DI(2) => \acumulators[12][23]_i_3_n_0\,
      DI(1) => \acumulators[12][23]_i_4_n_0\,
      DI(0) => \acumulators[12][23]_i_5_n_0\,
      O(3) => \acumulators_reg[12][23]_i_1_n_4\,
      O(2) => \acumulators_reg[12][23]_i_1_n_5\,
      O(1) => \acumulators_reg[12][23]_i_1_n_6\,
      O(0) => \acumulators_reg[12][23]_i_1_n_7\,
      S(3) => \acumulators[12][23]_i_6_n_0\,
      S(2) => \acumulators[12][23]_i_7_n_0\,
      S(1) => \acumulators[12][23]_i_8_n_0\,
      S(0) => \acumulators[12][23]_i_9_n_0\
    );
\acumulators_reg[12][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][27]_i_1_n_7\,
      Q => \acumulators_reg[12]_1\(24),
      R => '0'
    );
\acumulators_reg[12][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][27]_i_1_n_6\,
      Q => \acumulators_reg[12]_1\(25),
      R => '0'
    );
\acumulators_reg[12][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][27]_i_1_n_5\,
      Q => \acumulators_reg[12]_1\(26),
      R => '0'
    );
\acumulators_reg[12][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][27]_i_1_n_4\,
      Q => \acumulators_reg[12]_1\(27),
      R => '0'
    );
\acumulators_reg[12][27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[12][23]_i_1_n_0\,
      CO(3) => \NLW_acumulators_reg[12][27]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \acumulators_reg[12][27]_i_1_n_1\,
      CO(1) => \acumulators_reg[12][27]_i_1_n_2\,
      CO(0) => \acumulators_reg[12][27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \acumulators[12][27]_i_2_n_0\,
      DI(1) => \acumulators[12][27]_i_3_n_0\,
      DI(0) => \acumulators[12][27]_i_4_n_0\,
      O(3) => \acumulators_reg[12][27]_i_1_n_4\,
      O(2) => \acumulators_reg[12][27]_i_1_n_5\,
      O(1) => \acumulators_reg[12][27]_i_1_n_6\,
      O(0) => \acumulators_reg[12][27]_i_1_n_7\,
      S(3) => \acumulators[12][27]_i_5_n_0\,
      S(2) => \acumulators[12][27]_i_6_n_0\,
      S(1) => \acumulators[12][27]_i_7_n_0\,
      S(0) => \acumulators[12][27]_i_8_n_0\
    );
\acumulators_reg[12][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][3]_i_1_n_5\,
      Q => \acumulators_reg[12]_1\(2),
      R => '0'
    );
\acumulators_reg[12][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][3]_i_1_n_4\,
      Q => \acumulators_reg[12]_1\(3),
      R => '0'
    );
\acumulators_reg[12][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \acumulators_reg[12][3]_i_1_n_0\,
      CO(2) => \acumulators_reg[12][3]_i_1_n_1\,
      CO(1) => \acumulators_reg[12][3]_i_1_n_2\,
      CO(0) => \acumulators_reg[12][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[12][3]_i_2_n_0\,
      DI(2) => \acumulators[12][3]_i_3_n_0\,
      DI(1) => \acumulators[12][3]_i_4_n_0\,
      DI(0) => \acumulators[12][3]_i_5_n_0\,
      O(3) => \acumulators_reg[12][3]_i_1_n_4\,
      O(2) => \acumulators_reg[12][3]_i_1_n_5\,
      O(1) => \acumulators_reg[12][3]_i_1_n_6\,
      O(0) => \acumulators_reg[12][3]_i_1_n_7\,
      S(3) => \acumulators[12][3]_i_6_n_0\,
      S(2) => \acumulators[12][3]_i_7_n_0\,
      S(1) => \acumulators[12][3]_i_8_n_0\,
      S(0) => \acumulators[12][3]_i_9_n_0\
    );
\acumulators_reg[12][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][7]_i_1_n_7\,
      Q => \acumulators_reg[12]_1\(4),
      R => '0'
    );
\acumulators_reg[12][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][7]_i_1_n_6\,
      Q => \acumulators_reg[12]_1\(5),
      R => '0'
    );
\acumulators_reg[12][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][7]_i_1_n_5\,
      Q => \acumulators_reg[12]_1\(6),
      R => '0'
    );
\acumulators_reg[12][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][7]_i_1_n_4\,
      Q => \acumulators_reg[12]_1\(7),
      R => '0'
    );
\acumulators_reg[12][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[12][3]_i_1_n_0\,
      CO(3) => \acumulators_reg[12][7]_i_1_n_0\,
      CO(2) => \acumulators_reg[12][7]_i_1_n_1\,
      CO(1) => \acumulators_reg[12][7]_i_1_n_2\,
      CO(0) => \acumulators_reg[12][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[12][7]_i_2_n_0\,
      DI(2) => \acumulators[12][7]_i_3_n_0\,
      DI(1) => \acumulators[12][7]_i_4_n_0\,
      DI(0) => \acumulators[12][7]_i_5_n_0\,
      O(3) => \acumulators_reg[12][7]_i_1_n_4\,
      O(2) => \acumulators_reg[12][7]_i_1_n_5\,
      O(1) => \acumulators_reg[12][7]_i_1_n_6\,
      O(0) => \acumulators_reg[12][7]_i_1_n_7\,
      S(3) => \acumulators[12][7]_i_6_n_0\,
      S(2) => \acumulators[12][7]_i_7_n_0\,
      S(1) => \acumulators[12][7]_i_8_n_0\,
      S(0) => \acumulators[12][7]_i_9_n_0\
    );
\acumulators_reg[12][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][11]_i_1_n_7\,
      Q => \acumulators_reg[12]_1\(8),
      R => '0'
    );
\acumulators_reg[12][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][11]_i_1_n_6\,
      Q => \acumulators_reg[12]_1\(9),
      R => '0'
    );
\acumulators_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][3]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[1][0]\,
      R => '0'
    );
\acumulators_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][11]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[1][10]\,
      R => '0'
    );
\acumulators_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][11]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[1][11]\,
      R => '0'
    );
\acumulators_reg[1][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[1][7]_i_1_n_0\,
      CO(3) => \acumulators_reg[1][11]_i_1_n_0\,
      CO(2) => \acumulators_reg[1][11]_i_1_n_1\,
      CO(1) => \acumulators_reg[1][11]_i_1_n_2\,
      CO(0) => \acumulators_reg[1][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[1][11]_i_2_n_0\,
      DI(2) => \acumulators[1][11]_i_3_n_0\,
      DI(1) => \acumulators[1][11]_i_4_n_0\,
      DI(0) => \acumulators[1][11]_i_5_n_0\,
      O(3) => \acumulators_reg[1][11]_i_1_n_4\,
      O(2) => \acumulators_reg[1][11]_i_1_n_5\,
      O(1) => \acumulators_reg[1][11]_i_1_n_6\,
      O(0) => \acumulators_reg[1][11]_i_1_n_7\,
      S(3) => \acumulators[1][11]_i_6_n_0\,
      S(2) => \acumulators[1][11]_i_7_n_0\,
      S(1) => \acumulators[1][11]_i_8_n_0\,
      S(0) => \acumulators[1][11]_i_9_n_0\
    );
\acumulators_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][15]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[1][12]\,
      R => '0'
    );
\acumulators_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][15]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[1][13]\,
      R => '0'
    );
\acumulators_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][15]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[1][14]\,
      R => '0'
    );
\acumulators_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][15]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[1][15]\,
      R => '0'
    );
\acumulators_reg[1][15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[1][11]_i_1_n_0\,
      CO(3) => \acumulators_reg[1][15]_i_1_n_0\,
      CO(2) => \acumulators_reg[1][15]_i_1_n_1\,
      CO(1) => \acumulators_reg[1][15]_i_1_n_2\,
      CO(0) => \acumulators_reg[1][15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \acumulators[1][15]_i_2_n_0\,
      DI(1) => \acumulators[1][15]_i_3_n_0\,
      DI(0) => \acumulators[1][15]_i_4_n_0\,
      O(3) => \acumulators_reg[1][15]_i_1_n_4\,
      O(2) => \acumulators_reg[1][15]_i_1_n_5\,
      O(1) => \acumulators_reg[1][15]_i_1_n_6\,
      O(0) => \acumulators_reg[1][15]_i_1_n_7\,
      S(3) => \acumulators[1][15]_i_5_n_0\,
      S(2) => \acumulators[1][15]_i_6_n_0\,
      S(1) => \acumulators[1][15]_i_7_n_0\,
      S(0) => \acumulators[1][15]_i_8_n_0\
    );
\acumulators_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][19]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[1][16]\,
      R => '0'
    );
\acumulators_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][19]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[1][17]\,
      R => '0'
    );
\acumulators_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][19]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[1][18]\,
      R => '0'
    );
\acumulators_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][19]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[1][19]\,
      R => '0'
    );
\acumulators_reg[1][19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[1][15]_i_1_n_0\,
      CO(3) => \acumulators_reg[1][19]_i_1_n_0\,
      CO(2) => \acumulators_reg[1][19]_i_1_n_1\,
      CO(1) => \acumulators_reg[1][19]_i_1_n_2\,
      CO(0) => \acumulators_reg[1][19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \acumulators_reg[1][19]_i_1_n_4\,
      O(2) => \acumulators_reg[1][19]_i_1_n_5\,
      O(1) => \acumulators_reg[1][19]_i_1_n_6\,
      O(0) => \acumulators_reg[1][19]_i_1_n_7\,
      S(3) => \acumulators[1][19]_i_2_n_0\,
      S(2) => \acumulators[1][19]_i_3_n_0\,
      S(1) => \acumulators[1][19]_i_4_n_0\,
      S(0) => \acumulators[1][19]_i_5_n_0\
    );
\acumulators_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][3]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[1][1]\,
      R => '0'
    );
\acumulators_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][23]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[1][20]\,
      R => '0'
    );
\acumulators_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][23]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[1][21]\,
      R => '0'
    );
\acumulators_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][23]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[1][22]\,
      R => '0'
    );
\acumulators_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][23]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[1][23]\,
      R => '0'
    );
\acumulators_reg[1][23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[1][19]_i_1_n_0\,
      CO(3) => \acumulators_reg[1][23]_i_1_n_0\,
      CO(2) => \acumulators_reg[1][23]_i_1_n_1\,
      CO(1) => \acumulators_reg[1][23]_i_1_n_2\,
      CO(0) => \acumulators_reg[1][23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \acumulators_reg[1][23]_i_1_n_4\,
      O(2) => \acumulators_reg[1][23]_i_1_n_5\,
      O(1) => \acumulators_reg[1][23]_i_1_n_6\,
      O(0) => \acumulators_reg[1][23]_i_1_n_7\,
      S(3) => \acumulators[1][23]_i_2_n_0\,
      S(2) => \acumulators[1][23]_i_3_n_0\,
      S(1) => \acumulators[1][23]_i_4_n_0\,
      S(0) => \acumulators[1][23]_i_5_n_0\
    );
\acumulators_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][27]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[1][24]\,
      R => '0'
    );
\acumulators_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][27]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[1][25]\,
      R => '0'
    );
\acumulators_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][27]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[1][26]\,
      R => '0'
    );
\acumulators_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][27]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[1][27]\,
      R => '0'
    );
\acumulators_reg[1][27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[1][23]_i_1_n_0\,
      CO(3) => \NLW_acumulators_reg[1][27]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \acumulators_reg[1][27]_i_1_n_1\,
      CO(1) => \acumulators_reg[1][27]_i_1_n_2\,
      CO(0) => \acumulators_reg[1][27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \acumulators_reg[1][27]_i_1_n_4\,
      O(2) => \acumulators_reg[1][27]_i_1_n_5\,
      O(1) => \acumulators_reg[1][27]_i_1_n_6\,
      O(0) => \acumulators_reg[1][27]_i_1_n_7\,
      S(3) => \acumulators[1][27]_i_2_n_0\,
      S(2) => \acumulators[1][27]_i_3_n_0\,
      S(1) => \acumulators[1][27]_i_4_n_0\,
      S(0) => \acumulators[1][27]_i_5_n_0\
    );
\acumulators_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][3]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[1][2]\,
      R => '0'
    );
\acumulators_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][3]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[1][3]\,
      R => '0'
    );
\acumulators_reg[1][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \acumulators_reg[1][3]_i_1_n_0\,
      CO(2) => \acumulators_reg[1][3]_i_1_n_1\,
      CO(1) => \acumulators_reg[1][3]_i_1_n_2\,
      CO(0) => \acumulators_reg[1][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[1][3]_i_2_n_0\,
      DI(2 downto 0) => B"000",
      O(3) => \acumulators_reg[1][3]_i_1_n_4\,
      O(2) => \acumulators_reg[1][3]_i_1_n_5\,
      O(1) => \acumulators_reg[1][3]_i_1_n_6\,
      O(0) => \acumulators_reg[1][3]_i_1_n_7\,
      S(3) => \acumulators[1][3]_i_3_n_0\,
      S(2) => \acumulators[1][3]_i_4_n_0\,
      S(1) => \acumulators[1][3]_i_5_n_0\,
      S(0) => \acumulators[1][3]_i_6_n_0\
    );
\acumulators_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][7]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[1][4]\,
      R => '0'
    );
\acumulators_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][7]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[1][5]\,
      R => '0'
    );
\acumulators_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][7]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[1][6]\,
      R => '0'
    );
\acumulators_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][7]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[1][7]\,
      R => '0'
    );
\acumulators_reg[1][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[1][3]_i_1_n_0\,
      CO(3) => \acumulators_reg[1][7]_i_1_n_0\,
      CO(2) => \acumulators_reg[1][7]_i_1_n_1\,
      CO(1) => \acumulators_reg[1][7]_i_1_n_2\,
      CO(0) => \acumulators_reg[1][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[1][7]_i_2_n_0\,
      DI(2) => \acumulators[1][7]_i_3_n_0\,
      DI(1) => \acumulators[1][7]_i_4_n_0\,
      DI(0) => \acumulators[1][7]_i_5_n_0\,
      O(3) => \acumulators_reg[1][7]_i_1_n_4\,
      O(2) => \acumulators_reg[1][7]_i_1_n_5\,
      O(1) => \acumulators_reg[1][7]_i_1_n_6\,
      O(0) => \acumulators_reg[1][7]_i_1_n_7\,
      S(3) => \acumulators[1][7]_i_6_n_0\,
      S(2) => \acumulators[1][7]_i_7_n_0\,
      S(1) => \acumulators[1][7]_i_8_n_0\,
      S(0) => \acumulators[1][7]_i_9_n_0\
    );
\acumulators_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][11]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[1][8]\,
      R => '0'
    );
\acumulators_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][11]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[1][9]\,
      R => '0'
    );
\acumulators_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][3]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[2][0]\,
      R => '0'
    );
\acumulators_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][11]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[2][10]\,
      R => '0'
    );
\acumulators_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][11]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[2][11]\,
      R => '0'
    );
\acumulators_reg[2][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[2][7]_i_1_n_0\,
      CO(3) => \acumulators_reg[2][11]_i_1_n_0\,
      CO(2) => \acumulators_reg[2][11]_i_1_n_1\,
      CO(1) => \acumulators_reg[2][11]_i_1_n_2\,
      CO(0) => \acumulators_reg[2][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[2][11]_i_2_n_0\,
      DI(2) => \acumulators[2][11]_i_3_n_0\,
      DI(1) => \acumulators[2][11]_i_4_n_0\,
      DI(0) => \acumulators[2][11]_i_5_n_0\,
      O(3) => \acumulators_reg[2][11]_i_1_n_4\,
      O(2) => \acumulators_reg[2][11]_i_1_n_5\,
      O(1) => \acumulators_reg[2][11]_i_1_n_6\,
      O(0) => \acumulators_reg[2][11]_i_1_n_7\,
      S(3) => \acumulators[2][11]_i_6_n_0\,
      S(2) => \acumulators[2][11]_i_7_n_0\,
      S(1) => \acumulators[2][11]_i_8_n_0\,
      S(0) => \acumulators[2][11]_i_9_n_0\
    );
\acumulators_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][15]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[2][12]\,
      R => '0'
    );
\acumulators_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][15]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[2][13]\,
      R => '0'
    );
\acumulators_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][15]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[2][14]\,
      R => '0'
    );
\acumulators_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][15]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[2][15]\,
      R => '0'
    );
\acumulators_reg[2][15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[2][11]_i_1_n_0\,
      CO(3) => \acumulators_reg[2][15]_i_1_n_0\,
      CO(2) => \acumulators_reg[2][15]_i_1_n_1\,
      CO(1) => \acumulators_reg[2][15]_i_1_n_2\,
      CO(0) => \acumulators_reg[2][15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[2][15]_i_2_n_0\,
      DI(2) => \acumulators[2][15]_i_3_n_0\,
      DI(1) => \acumulators[2][15]_i_4_n_0\,
      DI(0) => \acumulators[2][15]_i_5_n_0\,
      O(3) => \acumulators_reg[2][15]_i_1_n_4\,
      O(2) => \acumulators_reg[2][15]_i_1_n_5\,
      O(1) => \acumulators_reg[2][15]_i_1_n_6\,
      O(0) => \acumulators_reg[2][15]_i_1_n_7\,
      S(3) => \acumulators[2][15]_i_6_n_0\,
      S(2) => \acumulators[2][15]_i_7_n_0\,
      S(1) => \acumulators[2][15]_i_8_n_0\,
      S(0) => \acumulators[2][15]_i_9_n_0\
    );
\acumulators_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][19]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[2][16]\,
      R => '0'
    );
\acumulators_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][19]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[2][17]\,
      R => '0'
    );
\acumulators_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][19]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[2][18]\,
      R => '0'
    );
\acumulators_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][19]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[2][19]\,
      R => '0'
    );
\acumulators_reg[2][19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[2][15]_i_1_n_0\,
      CO(3) => \acumulators_reg[2][19]_i_1_n_0\,
      CO(2) => \acumulators_reg[2][19]_i_1_n_1\,
      CO(1) => \acumulators_reg[2][19]_i_1_n_2\,
      CO(0) => \acumulators_reg[2][19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \acumulators[2][19]_i_2_n_0\,
      O(3) => \acumulators_reg[2][19]_i_1_n_4\,
      O(2) => \acumulators_reg[2][19]_i_1_n_5\,
      O(1) => \acumulators_reg[2][19]_i_1_n_6\,
      O(0) => \acumulators_reg[2][19]_i_1_n_7\,
      S(3) => \acumulators[2][19]_i_3_n_0\,
      S(2) => \acumulators[2][19]_i_4_n_0\,
      S(1) => \acumulators[2][19]_i_5_n_0\,
      S(0) => \acumulators[2][19]_i_6_n_0\
    );
\acumulators_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][3]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[2][1]\,
      R => '0'
    );
\acumulators_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][23]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[2][20]\,
      R => '0'
    );
\acumulators_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][23]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[2][21]\,
      R => '0'
    );
\acumulators_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][23]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[2][22]\,
      R => '0'
    );
\acumulators_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][23]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[2][23]\,
      R => '0'
    );
\acumulators_reg[2][23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[2][19]_i_1_n_0\,
      CO(3) => \acumulators_reg[2][23]_i_1_n_0\,
      CO(2) => \acumulators_reg[2][23]_i_1_n_1\,
      CO(1) => \acumulators_reg[2][23]_i_1_n_2\,
      CO(0) => \acumulators_reg[2][23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \acumulators_reg[2][23]_i_1_n_4\,
      O(2) => \acumulators_reg[2][23]_i_1_n_5\,
      O(1) => \acumulators_reg[2][23]_i_1_n_6\,
      O(0) => \acumulators_reg[2][23]_i_1_n_7\,
      S(3) => \acumulators[2][23]_i_2_n_0\,
      S(2) => \acumulators[2][23]_i_3_n_0\,
      S(1) => \acumulators[2][23]_i_4_n_0\,
      S(0) => \acumulators[2][23]_i_5_n_0\
    );
\acumulators_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][27]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[2][24]\,
      R => '0'
    );
\acumulators_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][27]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[2][25]\,
      R => '0'
    );
\acumulators_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][27]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[2][26]\,
      R => '0'
    );
\acumulators_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][27]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[2][27]\,
      R => '0'
    );
\acumulators_reg[2][27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[2][23]_i_1_n_0\,
      CO(3) => \NLW_acumulators_reg[2][27]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \acumulators_reg[2][27]_i_1_n_1\,
      CO(1) => \acumulators_reg[2][27]_i_1_n_2\,
      CO(0) => \acumulators_reg[2][27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \acumulators_reg[2][27]_i_1_n_4\,
      O(2) => \acumulators_reg[2][27]_i_1_n_5\,
      O(1) => \acumulators_reg[2][27]_i_1_n_6\,
      O(0) => \acumulators_reg[2][27]_i_1_n_7\,
      S(3) => \acumulators[2][27]_i_2_n_0\,
      S(2) => \acumulators[2][27]_i_3_n_0\,
      S(1) => \acumulators[2][27]_i_4_n_0\,
      S(0) => \acumulators[2][27]_i_5_n_0\
    );
\acumulators_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][3]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[2][2]\,
      R => '0'
    );
\acumulators_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][3]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[2][3]\,
      R => '0'
    );
\acumulators_reg[2][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \acumulators_reg[2][3]_i_1_n_0\,
      CO(2) => \acumulators_reg[2][3]_i_1_n_1\,
      CO(1) => \acumulators_reg[2][3]_i_1_n_2\,
      CO(0) => \acumulators_reg[2][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \acumulators_reg[2][3]_i_1_n_4\,
      O(2) => \acumulators_reg[2][3]_i_1_n_5\,
      O(1) => \acumulators_reg[2][3]_i_1_n_6\,
      O(0) => \acumulators_reg[2][3]_i_1_n_7\,
      S(3) => \acumulators[2][3]_i_2_n_0\,
      S(2) => \acumulators[2][3]_i_3_n_0\,
      S(1) => \acumulators[2][3]_i_4_n_0\,
      S(0) => \acumulators[2][3]_i_5_n_0\
    );
\acumulators_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][7]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[2][4]\,
      R => '0'
    );
\acumulators_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][7]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[2][5]\,
      R => '0'
    );
\acumulators_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][7]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[2][6]\,
      R => '0'
    );
\acumulators_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][7]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[2][7]\,
      R => '0'
    );
\acumulators_reg[2][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[2][3]_i_1_n_0\,
      CO(3) => \acumulators_reg[2][7]_i_1_n_0\,
      CO(2) => \acumulators_reg[2][7]_i_1_n_1\,
      CO(1) => \acumulators_reg[2][7]_i_1_n_2\,
      CO(0) => \acumulators_reg[2][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[2][7]_i_2_n_0\,
      DI(2) => \acumulators[2][7]_i_3_n_0\,
      DI(1) => \acumulators[2][7]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \acumulators_reg[2][7]_i_1_n_4\,
      O(2) => \acumulators_reg[2][7]_i_1_n_5\,
      O(1) => \acumulators_reg[2][7]_i_1_n_6\,
      O(0) => \acumulators_reg[2][7]_i_1_n_7\,
      S(3) => \acumulators[2][7]_i_5_n_0\,
      S(2) => \acumulators[2][7]_i_6_n_0\,
      S(1) => \acumulators[2][7]_i_7_n_0\,
      S(0) => \acumulators[2][7]_i_8_n_0\
    );
\acumulators_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][11]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[2][8]\,
      R => '0'
    );
\acumulators_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][11]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[2][9]\,
      R => '0'
    );
\acumulators_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][3]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[3][0]\,
      R => '0'
    );
\acumulators_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][11]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[3][10]\,
      R => '0'
    );
\acumulators_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][11]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[3][11]\,
      R => '0'
    );
\acumulators_reg[3][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[3][7]_i_1_n_0\,
      CO(3) => \acumulators_reg[3][11]_i_1_n_0\,
      CO(2) => \acumulators_reg[3][11]_i_1_n_1\,
      CO(1) => \acumulators_reg[3][11]_i_1_n_2\,
      CO(0) => \acumulators_reg[3][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[3][11]_i_2_n_0\,
      DI(2) => \acumulators[3][11]_i_3_n_0\,
      DI(1) => \acumulators[3][11]_i_4_n_0\,
      DI(0) => \acumulators[3][11]_i_5_n_0\,
      O(3) => \acumulators_reg[3][11]_i_1_n_4\,
      O(2) => \acumulators_reg[3][11]_i_1_n_5\,
      O(1) => \acumulators_reg[3][11]_i_1_n_6\,
      O(0) => \acumulators_reg[3][11]_i_1_n_7\,
      S(3) => \acumulators[3][11]_i_6_n_0\,
      S(2) => \acumulators[3][11]_i_7_n_0\,
      S(1) => \acumulators[3][11]_i_8_n_0\,
      S(0) => \acumulators[3][11]_i_9_n_0\
    );
\acumulators_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][15]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[3][12]\,
      R => '0'
    );
\acumulators_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][15]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[3][13]\,
      R => '0'
    );
\acumulators_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][15]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[3][14]\,
      R => '0'
    );
\acumulators_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][15]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[3][15]\,
      R => '0'
    );
\acumulators_reg[3][15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[3][11]_i_1_n_0\,
      CO(3) => \acumulators_reg[3][15]_i_1_n_0\,
      CO(2) => \acumulators_reg[3][15]_i_1_n_1\,
      CO(1) => \acumulators_reg[3][15]_i_1_n_2\,
      CO(0) => \acumulators_reg[3][15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[3][15]_i_2_n_0\,
      DI(2) => \acumulators[3][15]_i_3_n_0\,
      DI(1) => \acumulators[3][15]_i_4_n_0\,
      DI(0) => \acumulators[3][15]_i_5_n_0\,
      O(3) => \acumulators_reg[3][15]_i_1_n_4\,
      O(2) => \acumulators_reg[3][15]_i_1_n_5\,
      O(1) => \acumulators_reg[3][15]_i_1_n_6\,
      O(0) => \acumulators_reg[3][15]_i_1_n_7\,
      S(3) => \acumulators[3][15]_i_6_n_0\,
      S(2) => \acumulators[3][15]_i_7_n_0\,
      S(1) => \acumulators[3][15]_i_8_n_0\,
      S(0) => \acumulators[3][15]_i_9_n_0\
    );
\acumulators_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][19]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[3][16]\,
      R => '0'
    );
\acumulators_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][19]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[3][17]\,
      R => '0'
    );
\acumulators_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][19]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[3][18]\,
      R => '0'
    );
\acumulators_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][19]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[3][19]\,
      R => '0'
    );
\acumulators_reg[3][19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[3][15]_i_1_n_0\,
      CO(3) => \acumulators_reg[3][19]_i_1_n_0\,
      CO(2) => \acumulators_reg[3][19]_i_1_n_1\,
      CO(1) => \acumulators_reg[3][19]_i_1_n_2\,
      CO(0) => \acumulators_reg[3][19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \acumulators[3][19]_i_2_n_0\,
      DI(1) => \acumulators[3][19]_i_3_n_0\,
      DI(0) => \acumulators[3][19]_i_4_n_0\,
      O(3) => \acumulators_reg[3][19]_i_1_n_4\,
      O(2) => \acumulators_reg[3][19]_i_1_n_5\,
      O(1) => \acumulators_reg[3][19]_i_1_n_6\,
      O(0) => \acumulators_reg[3][19]_i_1_n_7\,
      S(3) => \acumulators[3][19]_i_5_n_0\,
      S(2) => \acumulators[3][19]_i_6_n_0\,
      S(1) => \acumulators[3][19]_i_7_n_0\,
      S(0) => \acumulators[3][19]_i_8_n_0\
    );
\acumulators_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][3]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[3][1]\,
      R => '0'
    );
\acumulators_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][23]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[3][20]\,
      R => '0'
    );
\acumulators_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][23]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[3][21]\,
      R => '0'
    );
\acumulators_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][23]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[3][22]\,
      R => '0'
    );
\acumulators_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][23]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[3][23]\,
      R => '0'
    );
\acumulators_reg[3][23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[3][19]_i_1_n_0\,
      CO(3) => \acumulators_reg[3][23]_i_1_n_0\,
      CO(2) => \acumulators_reg[3][23]_i_1_n_1\,
      CO(1) => \acumulators_reg[3][23]_i_1_n_2\,
      CO(0) => \acumulators_reg[3][23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \acumulators_reg[3][23]_i_1_n_4\,
      O(2) => \acumulators_reg[3][23]_i_1_n_5\,
      O(1) => \acumulators_reg[3][23]_i_1_n_6\,
      O(0) => \acumulators_reg[3][23]_i_1_n_7\,
      S(3) => \acumulators[3][23]_i_2_n_0\,
      S(2) => \acumulators[3][23]_i_3_n_0\,
      S(1) => \acumulators[3][23]_i_4_n_0\,
      S(0) => \acumulators[3][23]_i_5_n_0\
    );
\acumulators_reg[3][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][27]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[3][24]\,
      R => '0'
    );
\acumulators_reg[3][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][27]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[3][25]\,
      R => '0'
    );
\acumulators_reg[3][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][27]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[3][26]\,
      R => '0'
    );
\acumulators_reg[3][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][27]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[3][27]\,
      R => '0'
    );
\acumulators_reg[3][27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[3][23]_i_1_n_0\,
      CO(3) => \NLW_acumulators_reg[3][27]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \acumulators_reg[3][27]_i_1_n_1\,
      CO(1) => \acumulators_reg[3][27]_i_1_n_2\,
      CO(0) => \acumulators_reg[3][27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \acumulators_reg[3][27]_i_1_n_4\,
      O(2) => \acumulators_reg[3][27]_i_1_n_5\,
      O(1) => \acumulators_reg[3][27]_i_1_n_6\,
      O(0) => \acumulators_reg[3][27]_i_1_n_7\,
      S(3) => \acumulators[3][27]_i_2_n_0\,
      S(2) => \acumulators[3][27]_i_3_n_0\,
      S(1) => \acumulators[3][27]_i_4_n_0\,
      S(0) => \acumulators[3][27]_i_5_n_0\
    );
\acumulators_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][3]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[3][2]\,
      R => '0'
    );
\acumulators_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][3]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[3][3]\,
      R => '0'
    );
\acumulators_reg[3][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \acumulators_reg[3][3]_i_1_n_0\,
      CO(2) => \acumulators_reg[3][3]_i_1_n_1\,
      CO(1) => \acumulators_reg[3][3]_i_1_n_2\,
      CO(0) => \acumulators_reg[3][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \acumulators_reg[3][3]_i_1_n_4\,
      O(2) => \acumulators_reg[3][3]_i_1_n_5\,
      O(1) => \acumulators_reg[3][3]_i_1_n_6\,
      O(0) => \acumulators_reg[3][3]_i_1_n_7\,
      S(3) => \acumulators[3][3]_i_2_n_0\,
      S(2) => \acumulators[3][3]_i_3_n_0\,
      S(1) => \acumulators[3][3]_i_4_n_0\,
      S(0) => \acumulators[3][3]_i_5_n_0\
    );
\acumulators_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][7]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[3][4]\,
      R => '0'
    );
\acumulators_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][7]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[3][5]\,
      R => '0'
    );
\acumulators_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][7]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[3][6]\,
      R => '0'
    );
\acumulators_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][7]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[3][7]\,
      R => '0'
    );
\acumulators_reg[3][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[3][3]_i_1_n_0\,
      CO(3) => \acumulators_reg[3][7]_i_1_n_0\,
      CO(2) => \acumulators_reg[3][7]_i_1_n_1\,
      CO(1) => \acumulators_reg[3][7]_i_1_n_2\,
      CO(0) => \acumulators_reg[3][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[3][7]_i_2_n_0\,
      DI(2 downto 0) => B"000",
      O(3) => \acumulators_reg[3][7]_i_1_n_4\,
      O(2) => \acumulators_reg[3][7]_i_1_n_5\,
      O(1) => \acumulators_reg[3][7]_i_1_n_6\,
      O(0) => \acumulators_reg[3][7]_i_1_n_7\,
      S(3) => \acumulators[3][7]_i_3_n_0\,
      S(2) => \acumulators[3][7]_i_4_n_0\,
      S(1) => \acumulators[3][7]_i_5_n_0\,
      S(0) => \acumulators[3][7]_i_6_n_0\
    );
\acumulators_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][11]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[3][8]\,
      R => '0'
    );
\acumulators_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][11]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[3][9]\,
      R => '0'
    );
\acumulators_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][3]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[4][0]\,
      R => '0'
    );
\acumulators_reg[4][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][11]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[4][10]\,
      R => '0'
    );
\acumulators_reg[4][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][11]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[4][11]\,
      R => '0'
    );
\acumulators_reg[4][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[4][7]_i_1_n_0\,
      CO(3) => \acumulators_reg[4][11]_i_1_n_0\,
      CO(2) => \acumulators_reg[4][11]_i_1_n_1\,
      CO(1) => \acumulators_reg[4][11]_i_1_n_2\,
      CO(0) => \acumulators_reg[4][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[4][11]_i_2_n_0\,
      DI(2) => \acumulators[4][11]_i_3_n_0\,
      DI(1) => \acumulators[4][11]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \acumulators_reg[4][11]_i_1_n_4\,
      O(2) => \acumulators_reg[4][11]_i_1_n_5\,
      O(1) => \acumulators_reg[4][11]_i_1_n_6\,
      O(0) => \acumulators_reg[4][11]_i_1_n_7\,
      S(3) => \acumulators[4][11]_i_5_n_0\,
      S(2) => \acumulators[4][11]_i_6_n_0\,
      S(1) => \acumulators[4][11]_i_7_n_0\,
      S(0) => \acumulators[4][11]_i_8_n_0\
    );
\acumulators_reg[4][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][15]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[4][12]\,
      R => '0'
    );
\acumulators_reg[4][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][15]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[4][13]\,
      R => '0'
    );
\acumulators_reg[4][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][15]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[4][14]\,
      R => '0'
    );
\acumulators_reg[4][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][15]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[4][15]\,
      R => '0'
    );
\acumulators_reg[4][15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[4][11]_i_1_n_0\,
      CO(3) => \acumulators_reg[4][15]_i_1_n_0\,
      CO(2) => \acumulators_reg[4][15]_i_1_n_1\,
      CO(1) => \acumulators_reg[4][15]_i_1_n_2\,
      CO(0) => \acumulators_reg[4][15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[4][15]_i_2_n_0\,
      DI(2) => \acumulators[4][15]_i_3_n_0\,
      DI(1) => \acumulators[4][15]_i_4_n_0\,
      DI(0) => \acumulators[4][15]_i_5_n_0\,
      O(3) => \acumulators_reg[4][15]_i_1_n_4\,
      O(2) => \acumulators_reg[4][15]_i_1_n_5\,
      O(1) => \acumulators_reg[4][15]_i_1_n_6\,
      O(0) => \acumulators_reg[4][15]_i_1_n_7\,
      S(3) => \acumulators[4][15]_i_6_n_0\,
      S(2) => \acumulators[4][15]_i_7_n_0\,
      S(1) => \acumulators[4][15]_i_8_n_0\,
      S(0) => \acumulators[4][15]_i_9_n_0\
    );
\acumulators_reg[4][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][19]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[4][16]\,
      R => '0'
    );
\acumulators_reg[4][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][19]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[4][17]\,
      R => '0'
    );
\acumulators_reg[4][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][19]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[4][18]\,
      R => '0'
    );
\acumulators_reg[4][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][19]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[4][19]\,
      R => '0'
    );
\acumulators_reg[4][19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[4][15]_i_1_n_0\,
      CO(3) => \acumulators_reg[4][19]_i_1_n_0\,
      CO(2) => \acumulators_reg[4][19]_i_1_n_1\,
      CO(1) => \acumulators_reg[4][19]_i_1_n_2\,
      CO(0) => \acumulators_reg[4][19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[4][19]_i_2_n_0\,
      DI(2) => \acumulators[4][19]_i_3_n_0\,
      DI(1) => \acumulators[4][19]_i_4_n_0\,
      DI(0) => \acumulators[4][19]_i_5_n_0\,
      O(3) => \acumulators_reg[4][19]_i_1_n_4\,
      O(2) => \acumulators_reg[4][19]_i_1_n_5\,
      O(1) => \acumulators_reg[4][19]_i_1_n_6\,
      O(0) => \acumulators_reg[4][19]_i_1_n_7\,
      S(3) => \acumulators[4][19]_i_6_n_0\,
      S(2) => \acumulators[4][19]_i_7_n_0\,
      S(1) => \acumulators[4][19]_i_8_n_0\,
      S(0) => \acumulators[4][19]_i_9_n_0\
    );
\acumulators_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][3]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[4][1]\,
      R => '0'
    );
\acumulators_reg[4][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][23]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[4][20]\,
      R => '0'
    );
\acumulators_reg[4][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][23]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[4][21]\,
      R => '0'
    );
\acumulators_reg[4][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][23]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[4][22]\,
      R => '0'
    );
\acumulators_reg[4][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][23]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[4][23]\,
      R => '0'
    );
\acumulators_reg[4][23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[4][19]_i_1_n_0\,
      CO(3) => \acumulators_reg[4][23]_i_1_n_0\,
      CO(2) => \acumulators_reg[4][23]_i_1_n_1\,
      CO(1) => \acumulators_reg[4][23]_i_1_n_2\,
      CO(0) => \acumulators_reg[4][23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \acumulators[4][23]_i_2_n_0\,
      O(3) => \acumulators_reg[4][23]_i_1_n_4\,
      O(2) => \acumulators_reg[4][23]_i_1_n_5\,
      O(1) => \acumulators_reg[4][23]_i_1_n_6\,
      O(0) => \acumulators_reg[4][23]_i_1_n_7\,
      S(3) => \acumulators[4][23]_i_3_n_0\,
      S(2) => \acumulators[4][23]_i_4_n_0\,
      S(1) => \acumulators[4][23]_i_5_n_0\,
      S(0) => \acumulators[4][23]_i_6_n_0\
    );
\acumulators_reg[4][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][27]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[4][24]\,
      R => '0'
    );
\acumulators_reg[4][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][27]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[4][25]\,
      R => '0'
    );
\acumulators_reg[4][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][27]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[4][26]\,
      R => '0'
    );
\acumulators_reg[4][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][27]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[4][27]\,
      R => '0'
    );
\acumulators_reg[4][27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[4][23]_i_1_n_0\,
      CO(3) => \NLW_acumulators_reg[4][27]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \acumulators_reg[4][27]_i_1_n_1\,
      CO(1) => \acumulators_reg[4][27]_i_1_n_2\,
      CO(0) => \acumulators_reg[4][27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \acumulators_reg[4][27]_i_1_n_4\,
      O(2) => \acumulators_reg[4][27]_i_1_n_5\,
      O(1) => \acumulators_reg[4][27]_i_1_n_6\,
      O(0) => \acumulators_reg[4][27]_i_1_n_7\,
      S(3) => \acumulators[4][27]_i_2_n_0\,
      S(2) => \acumulators[4][27]_i_3_n_0\,
      S(1) => \acumulators[4][27]_i_4_n_0\,
      S(0) => \acumulators[4][27]_i_5_n_0\
    );
\acumulators_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][3]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[4][2]\,
      R => '0'
    );
\acumulators_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][3]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[4][3]\,
      R => '0'
    );
\acumulators_reg[4][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \acumulators_reg[4][3]_i_1_n_0\,
      CO(2) => \acumulators_reg[4][3]_i_1_n_1\,
      CO(1) => \acumulators_reg[4][3]_i_1_n_2\,
      CO(0) => \acumulators_reg[4][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \acumulators_reg[4][3]_i_1_n_4\,
      O(2) => \acumulators_reg[4][3]_i_1_n_5\,
      O(1) => \acumulators_reg[4][3]_i_1_n_6\,
      O(0) => \acumulators_reg[4][3]_i_1_n_7\,
      S(3) => \acumulators[4][3]_i_2_n_0\,
      S(2) => \acumulators[4][3]_i_3_n_0\,
      S(1) => \acumulators[4][3]_i_4_n_0\,
      S(0) => \acumulators[4][3]_i_5_n_0\
    );
\acumulators_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][7]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[4][4]\,
      R => '0'
    );
\acumulators_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][7]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[4][5]\,
      R => '0'
    );
\acumulators_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][7]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[4][6]\,
      R => '0'
    );
\acumulators_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][7]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[4][7]\,
      R => '0'
    );
\acumulators_reg[4][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[4][3]_i_1_n_0\,
      CO(3) => \acumulators_reg[4][7]_i_1_n_0\,
      CO(2) => \acumulators_reg[4][7]_i_1_n_1\,
      CO(1) => \acumulators_reg[4][7]_i_1_n_2\,
      CO(0) => \acumulators_reg[4][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \acumulators_reg[4][7]_i_1_n_4\,
      O(2) => \acumulators_reg[4][7]_i_1_n_5\,
      O(1) => \acumulators_reg[4][7]_i_1_n_6\,
      O(0) => \acumulators_reg[4][7]_i_1_n_7\,
      S(3) => \acumulators[4][7]_i_2_n_0\,
      S(2) => \acumulators[4][7]_i_3_n_0\,
      S(1) => \acumulators[4][7]_i_4_n_0\,
      S(0) => \acumulators[4][7]_i_5_n_0\
    );
\acumulators_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][11]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[4][8]\,
      R => '0'
    );
\acumulators_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][11]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[4][9]\,
      R => '0'
    );
\acumulators_reg[5][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators[5][10]_i_1_n_0\,
      Q => \acumulators_reg_n_0_[5][10]\,
      R => '0'
    );
\acumulators_reg[5][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators[5][11]_i_1_n_0\,
      Q => \acumulators_reg_n_0_[5][11]\,
      R => '0'
    );
\acumulators_reg[5][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[5][14]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[5][12]\,
      R => '0'
    );
\acumulators_reg[5][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[5][14]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[5][13]\,
      R => '0'
    );
\acumulators_reg[5][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[5][14]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[5][14]\,
      R => '0'
    );
\acumulators_reg[5][14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \acumulators_reg[5][14]_i_1_n_0\,
      CO(2) => \acumulators_reg[5][14]_i_1_n_1\,
      CO(1) => \acumulators_reg[5][14]_i_1_n_2\,
      CO(0) => \acumulators_reg[5][14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[5][14]_i_2_n_0\,
      DI(2) => \acumulators[5][14]_i_3_n_0\,
      DI(1) => \acumulators[5][14]_i_4_n_0\,
      DI(0) => \acumulators[5][14]_i_5_n_0\,
      O(3) => \acumulators_reg[5][14]_i_1_n_4\,
      O(2) => \acumulators_reg[5][14]_i_1_n_5\,
      O(1) => \acumulators_reg[5][14]_i_1_n_6\,
      O(0) => \NLW_acumulators_reg[5][14]_i_1_O_UNCONNECTED\(0),
      S(3) => \acumulators[5][14]_i_6_n_0\,
      S(2) => \acumulators[5][14]_i_7_n_0\,
      S(1) => \acumulators[5][14]_i_8_n_0\,
      S(0) => \acumulators[5][14]_i_9_n_0\
    );
\acumulators_reg[5][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[5][18]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[5][15]\,
      R => '0'
    );
\acumulators_reg[5][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[5][18]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[5][16]\,
      R => '0'
    );
\acumulators_reg[5][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[5][18]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[5][17]\,
      R => '0'
    );
\acumulators_reg[5][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[5][18]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[5][18]\,
      R => '0'
    );
\acumulators_reg[5][18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[5][14]_i_1_n_0\,
      CO(3) => \acumulators_reg[5][18]_i_1_n_0\,
      CO(2) => \acumulators_reg[5][18]_i_1_n_1\,
      CO(1) => \acumulators_reg[5][18]_i_1_n_2\,
      CO(0) => \acumulators_reg[5][18]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[5][18]_i_2_n_0\,
      DI(2) => \acumulators[5][18]_i_3_n_0\,
      DI(1) => \acumulators[5][18]_i_4_n_0\,
      DI(0) => \acumulators[5][18]_i_5_n_0\,
      O(3) => \acumulators_reg[5][18]_i_1_n_4\,
      O(2) => \acumulators_reg[5][18]_i_1_n_5\,
      O(1) => \acumulators_reg[5][18]_i_1_n_6\,
      O(0) => \acumulators_reg[5][18]_i_1_n_7\,
      S(3) => \acumulators[5][18]_i_6_n_0\,
      S(2) => \acumulators[5][18]_i_7_n_0\,
      S(1) => \acumulators[5][18]_i_8_n_0\,
      S(0) => \acumulators[5][18]_i_9_n_0\
    );
\acumulators_reg[5][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[5][22]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[5][19]\,
      R => '0'
    );
\acumulators_reg[5][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[5][22]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[5][20]\,
      R => '0'
    );
\acumulators_reg[5][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[5][22]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[5][21]\,
      R => '0'
    );
\acumulators_reg[5][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[5][22]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[5][22]\,
      R => '0'
    );
\acumulators_reg[5][22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[5][18]_i_1_n_0\,
      CO(3) => \acumulators_reg[5][22]_i_1_n_0\,
      CO(2) => \acumulators_reg[5][22]_i_1_n_1\,
      CO(1) => \acumulators_reg[5][22]_i_1_n_2\,
      CO(0) => \acumulators_reg[5][22]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[5][22]_i_2_n_0\,
      DI(2) => \acumulators[5][22]_i_3_n_0\,
      DI(1) => \acumulators[5][22]_i_4_n_0\,
      DI(0) => \acumulators[5][22]_i_5_n_0\,
      O(3) => \acumulators_reg[5][22]_i_1_n_4\,
      O(2) => \acumulators_reg[5][22]_i_1_n_5\,
      O(1) => \acumulators_reg[5][22]_i_1_n_6\,
      O(0) => \acumulators_reg[5][22]_i_1_n_7\,
      S(3) => \acumulators[5][22]_i_6_n_0\,
      S(2) => \acumulators[5][22]_i_7_n_0\,
      S(1) => \acumulators[5][22]_i_8_n_0\,
      S(0) => \acumulators[5][22]_i_9_n_0\
    );
\acumulators_reg[5][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[5][26]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[5][23]\,
      R => '0'
    );
\acumulators_reg[5][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[5][26]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[5][24]\,
      R => '0'
    );
\acumulators_reg[5][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[5][26]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[5][25]\,
      R => '0'
    );
\acumulators_reg[5][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[5][26]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[5][26]\,
      R => '0'
    );
\acumulators_reg[5][26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[5][22]_i_1_n_0\,
      CO(3) => \acumulators_reg[5][26]_i_1_n_0\,
      CO(2) => \acumulators_reg[5][26]_i_1_n_1\,
      CO(1) => \acumulators_reg[5][26]_i_1_n_2\,
      CO(0) => \acumulators_reg[5][26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \acumulators_reg[5][26]_i_1_n_4\,
      O(2) => \acumulators_reg[5][26]_i_1_n_5\,
      O(1) => \acumulators_reg[5][26]_i_1_n_6\,
      O(0) => \acumulators_reg[5][26]_i_1_n_7\,
      S(3) => \acumulators[5][26]_i_2_n_0\,
      S(2) => \acumulators[5][26]_i_3_n_0\,
      S(1) => \acumulators[5][26]_i_4_n_0\,
      S(0) => \acumulators[5][26]_i_5_n_0\
    );
\acumulators_reg[5][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[5][27]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[5][27]\,
      R => '0'
    );
\acumulators_reg[5][27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[5][26]_i_1_n_0\,
      CO(3 downto 0) => \NLW_acumulators_reg[5][27]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_acumulators_reg[5][27]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \acumulators_reg[5][27]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \acumulators[5][27]_i_2_n_0\
    );
\acumulators_reg[6][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators[6][12]_i_1_n_0\,
      Q => \acumulators_reg[6]_0\(12),
      R => '0'
    );
\acumulators_reg[6][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators[6][13]_i_1_n_0\,
      Q => \acumulators_reg[6]_0\(13),
      R => '0'
    );
\acumulators_reg[6][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[6][16]_i_1_n_6\,
      Q => \acumulators_reg[6]_0\(14),
      R => '0'
    );
\acumulators_reg[6][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[6][16]_i_1_n_5\,
      Q => \acumulators_reg[6]_0\(15),
      R => '0'
    );
\acumulators_reg[6][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[6][16]_i_1_n_4\,
      Q => \acumulators_reg[6]_0\(16),
      R => '0'
    );
\acumulators_reg[6][16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \acumulators_reg[6][16]_i_1_n_0\,
      CO(2) => \acumulators_reg[6][16]_i_1_n_1\,
      CO(1) => \acumulators_reg[6][16]_i_1_n_2\,
      CO(0) => \acumulators_reg[6][16]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[6][16]_i_2_n_0\,
      DI(2) => \acumulators[6][16]_i_3_n_0\,
      DI(1) => \acumulators[6][16]_i_4_n_0\,
      DI(0) => \acumulators[6][16]_i_5_n_0\,
      O(3) => \acumulators_reg[6][16]_i_1_n_4\,
      O(2) => \acumulators_reg[6][16]_i_1_n_5\,
      O(1) => \acumulators_reg[6][16]_i_1_n_6\,
      O(0) => \NLW_acumulators_reg[6][16]_i_1_O_UNCONNECTED\(0),
      S(3) => \acumulators[6][16]_i_6_n_0\,
      S(2) => \acumulators[6][16]_i_7_n_0\,
      S(1) => \acumulators[6][16]_i_8_n_0\,
      S(0) => \acumulators[6][16]_i_9_n_0\
    );
\acumulators_reg[6][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[6][20]_i_1_n_7\,
      Q => \acumulators_reg[6]_0\(17),
      R => '0'
    );
\acumulators_reg[6][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[6][20]_i_1_n_6\,
      Q => \acumulators_reg[6]_0\(18),
      R => '0'
    );
\acumulators_reg[6][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[6][20]_i_1_n_5\,
      Q => \acumulators_reg[6]_0\(19),
      R => '0'
    );
\acumulators_reg[6][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[6][20]_i_1_n_4\,
      Q => \acumulators_reg[6]_0\(20),
      R => '0'
    );
\acumulators_reg[6][20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[6][16]_i_1_n_0\,
      CO(3) => \acumulators_reg[6][20]_i_1_n_0\,
      CO(2) => \acumulators_reg[6][20]_i_1_n_1\,
      CO(1) => \acumulators_reg[6][20]_i_1_n_2\,
      CO(0) => \acumulators_reg[6][20]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[6][20]_i_2_n_0\,
      DI(2) => \acumulators[6][20]_i_3_n_0\,
      DI(1) => \acumulators[6][20]_i_4_n_0\,
      DI(0) => \acumulators[6][20]_i_5_n_0\,
      O(3) => \acumulators_reg[6][20]_i_1_n_4\,
      O(2) => \acumulators_reg[6][20]_i_1_n_5\,
      O(1) => \acumulators_reg[6][20]_i_1_n_6\,
      O(0) => \acumulators_reg[6][20]_i_1_n_7\,
      S(3) => \acumulators[6][20]_i_6_n_0\,
      S(2) => \acumulators[6][20]_i_7_n_0\,
      S(1) => \acumulators[6][20]_i_8_n_0\,
      S(0) => \acumulators[6][20]_i_9_n_0\
    );
\acumulators_reg[6][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[6][24]_i_1_n_7\,
      Q => \acumulators_reg[6]_0\(21),
      R => '0'
    );
\acumulators_reg[6][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[6][24]_i_1_n_6\,
      Q => \acumulators_reg[6]_0\(22),
      R => '0'
    );
\acumulators_reg[6][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[6][24]_i_1_n_5\,
      Q => \acumulators_reg[6]_0\(23),
      R => '0'
    );
\acumulators_reg[6][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[6][24]_i_1_n_4\,
      Q => \acumulators_reg[6]_0\(24),
      R => '0'
    );
\acumulators_reg[6][24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[6][20]_i_1_n_0\,
      CO(3) => \acumulators_reg[6][24]_i_1_n_0\,
      CO(2) => \acumulators_reg[6][24]_i_1_n_1\,
      CO(1) => \acumulators_reg[6][24]_i_1_n_2\,
      CO(0) => \acumulators_reg[6][24]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[6][24]_i_2_n_0\,
      DI(2) => \acumulators[6][24]_i_3_n_0\,
      DI(1) => \acumulators[6][24]_i_4_n_0\,
      DI(0) => \acumulators[6][24]_i_5_n_0\,
      O(3) => \acumulators_reg[6][24]_i_1_n_4\,
      O(2) => \acumulators_reg[6][24]_i_1_n_5\,
      O(1) => \acumulators_reg[6][24]_i_1_n_6\,
      O(0) => \acumulators_reg[6][24]_i_1_n_7\,
      S(3) => \acumulators[6][24]_i_6_n_0\,
      S(2) => \acumulators[6][24]_i_7_n_0\,
      S(1) => \acumulators[6][24]_i_8_n_0\,
      S(0) => \acumulators[6][24]_i_9_n_0\
    );
\acumulators_reg[6][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[6][27]_i_1_n_7\,
      Q => \acumulators_reg[6]_0\(25),
      R => '0'
    );
\acumulators_reg[6][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[6][27]_i_1_n_6\,
      Q => \acumulators_reg[6]_0\(26),
      R => '0'
    );
\acumulators_reg[6][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[6][27]_i_1_n_5\,
      Q => \acumulators_reg[6]_0\(27),
      R => '0'
    );
\acumulators_reg[6][27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[6][24]_i_1_n_0\,
      CO(3 downto 2) => \NLW_acumulators_reg[6][27]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \acumulators_reg[6][27]_i_1_n_2\,
      CO(0) => \acumulators_reg[6][27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_acumulators_reg[6][27]_i_1_O_UNCONNECTED\(3),
      O(2) => \acumulators_reg[6][27]_i_1_n_5\,
      O(1) => \acumulators_reg[6][27]_i_1_n_6\,
      O(0) => \acumulators_reg[6][27]_i_1_n_7\,
      S(3) => '0',
      S(2) => \acumulators[6][27]_i_2__0_n_0\,
      S(1) => \acumulators[6][27]_i_3__0_n_0\,
      S(0) => \acumulators[6][27]_i_4__0_n_0\
    );
\acumulators_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][3]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[7][0]\,
      R => '0'
    );
\acumulators_reg[7][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][11]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[7][10]\,
      R => '0'
    );
\acumulators_reg[7][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][11]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[7][11]\,
      R => '0'
    );
\acumulators_reg[7][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[7][7]_i_1_n_0\,
      CO(3) => \acumulators_reg[7][11]_i_1_n_0\,
      CO(2) => \acumulators_reg[7][11]_i_1_n_1\,
      CO(1) => \acumulators_reg[7][11]_i_1_n_2\,
      CO(0) => \acumulators_reg[7][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[7][11]_i_2_n_0\,
      DI(2) => \acumulators[7][11]_i_3_n_0\,
      DI(1) => \acumulators[7][11]_i_4_n_0\,
      DI(0) => \acumulators[7][11]_i_5_n_0\,
      O(3) => \acumulators_reg[7][11]_i_1_n_4\,
      O(2) => \acumulators_reg[7][11]_i_1_n_5\,
      O(1) => \acumulators_reg[7][11]_i_1_n_6\,
      O(0) => \acumulators_reg[7][11]_i_1_n_7\,
      S(3) => \acumulators[7][11]_i_6_n_0\,
      S(2) => \acumulators[7][11]_i_7_n_0\,
      S(1) => \acumulators[7][11]_i_8_n_0\,
      S(0) => \acumulators[7][11]_i_9_n_0\
    );
\acumulators_reg[7][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][15]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[7][12]\,
      R => '0'
    );
\acumulators_reg[7][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][15]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[7][13]\,
      R => '0'
    );
\acumulators_reg[7][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][15]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[7][14]\,
      R => '0'
    );
\acumulators_reg[7][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][15]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[7][15]\,
      R => '0'
    );
\acumulators_reg[7][15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[7][11]_i_1_n_0\,
      CO(3) => \acumulators_reg[7][15]_i_1_n_0\,
      CO(2) => \acumulators_reg[7][15]_i_1_n_1\,
      CO(1) => \acumulators_reg[7][15]_i_1_n_2\,
      CO(0) => \acumulators_reg[7][15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[7][15]_i_2_n_0\,
      DI(2) => \acumulators[7][15]_i_3_n_0\,
      DI(1) => \acumulators[7][15]_i_4_n_0\,
      DI(0) => \acumulators[7][15]_i_5_n_0\,
      O(3) => \acumulators_reg[7][15]_i_1_n_4\,
      O(2) => \acumulators_reg[7][15]_i_1_n_5\,
      O(1) => \acumulators_reg[7][15]_i_1_n_6\,
      O(0) => \acumulators_reg[7][15]_i_1_n_7\,
      S(3) => \acumulators[7][15]_i_6_n_0\,
      S(2) => \acumulators[7][15]_i_7_n_0\,
      S(1) => \acumulators[7][15]_i_8_n_0\,
      S(0) => \acumulators[7][15]_i_9_n_0\
    );
\acumulators_reg[7][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][19]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[7][16]\,
      R => '0'
    );
\acumulators_reg[7][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][19]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[7][17]\,
      R => '0'
    );
\acumulators_reg[7][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][19]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[7][18]\,
      R => '0'
    );
\acumulators_reg[7][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][19]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[7][19]\,
      R => '0'
    );
\acumulators_reg[7][19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[7][15]_i_1_n_0\,
      CO(3) => \acumulators_reg[7][19]_i_1_n_0\,
      CO(2) => \acumulators_reg[7][19]_i_1_n_1\,
      CO(1) => \acumulators_reg[7][19]_i_1_n_2\,
      CO(0) => \acumulators_reg[7][19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[7][19]_i_2_n_0\,
      DI(2) => \acumulators[7][19]_i_3_n_0\,
      DI(1) => \acumulators[7][19]_i_4_n_0\,
      DI(0) => \acumulators[7][19]_i_5_n_0\,
      O(3) => \acumulators_reg[7][19]_i_1_n_4\,
      O(2) => \acumulators_reg[7][19]_i_1_n_5\,
      O(1) => \acumulators_reg[7][19]_i_1_n_6\,
      O(0) => \acumulators_reg[7][19]_i_1_n_7\,
      S(3) => \acumulators[7][19]_i_6_n_0\,
      S(2) => \acumulators[7][19]_i_7_n_0\,
      S(1) => \acumulators[7][19]_i_8_n_0\,
      S(0) => \acumulators[7][19]_i_9_n_0\
    );
\acumulators_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][3]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[7][1]\,
      R => '0'
    );
\acumulators_reg[7][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][23]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[7][20]\,
      R => '0'
    );
\acumulators_reg[7][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][23]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[7][21]\,
      R => '0'
    );
\acumulators_reg[7][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][23]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[7][22]\,
      R => '0'
    );
\acumulators_reg[7][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][23]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[7][23]\,
      R => '0'
    );
\acumulators_reg[7][23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[7][19]_i_1_n_0\,
      CO(3) => \acumulators_reg[7][23]_i_1_n_0\,
      CO(2) => \acumulators_reg[7][23]_i_1_n_1\,
      CO(1) => \acumulators_reg[7][23]_i_1_n_2\,
      CO(0) => \acumulators_reg[7][23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[7][23]_i_2_n_0\,
      DI(2) => \acumulators[7][23]_i_3_n_0\,
      DI(1) => \acumulators[7][23]_i_4_n_0\,
      DI(0) => \acumulators[7][23]_i_5_n_0\,
      O(3) => \acumulators_reg[7][23]_i_1_n_4\,
      O(2) => \acumulators_reg[7][23]_i_1_n_5\,
      O(1) => \acumulators_reg[7][23]_i_1_n_6\,
      O(0) => \acumulators_reg[7][23]_i_1_n_7\,
      S(3) => \acumulators[7][23]_i_6_n_0\,
      S(2) => \acumulators[7][23]_i_7_n_0\,
      S(1) => \acumulators[7][23]_i_8_n_0\,
      S(0) => \acumulators[7][23]_i_9_n_0\
    );
\acumulators_reg[7][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][27]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[7][24]\,
      R => '0'
    );
\acumulators_reg[7][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][27]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[7][25]\,
      R => '0'
    );
\acumulators_reg[7][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][27]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[7][26]\,
      R => '0'
    );
\acumulators_reg[7][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][27]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[7][27]\,
      R => '0'
    );
\acumulators_reg[7][27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[7][23]_i_1_n_0\,
      CO(3) => \NLW_acumulators_reg[7][27]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \acumulators_reg[7][27]_i_1_n_1\,
      CO(1) => \acumulators_reg[7][27]_i_1_n_2\,
      CO(0) => \acumulators_reg[7][27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \acumulators[7][27]_i_2_n_0\,
      DI(1) => \acumulators[7][27]_i_3_n_0\,
      DI(0) => \acumulators[7][27]_i_4_n_0\,
      O(3) => \acumulators_reg[7][27]_i_1_n_4\,
      O(2) => \acumulators_reg[7][27]_i_1_n_5\,
      O(1) => \acumulators_reg[7][27]_i_1_n_6\,
      O(0) => \acumulators_reg[7][27]_i_1_n_7\,
      S(3) => \acumulators[7][27]_i_5_n_0\,
      S(2) => \acumulators[7][27]_i_6_n_0\,
      S(1) => \acumulators[7][27]_i_7_n_0\,
      S(0) => \acumulators[7][27]_i_8_n_0\
    );
\acumulators_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][3]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[7][2]\,
      R => '0'
    );
\acumulators_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][3]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[7][3]\,
      R => '0'
    );
\acumulators_reg[7][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \acumulators_reg[7][3]_i_1_n_0\,
      CO(2) => \acumulators_reg[7][3]_i_1_n_1\,
      CO(1) => \acumulators_reg[7][3]_i_1_n_2\,
      CO(0) => \acumulators_reg[7][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[7][3]_i_2_n_0\,
      DI(2) => \acumulators[7][3]_i_3_n_0\,
      DI(1) => \acumulators[7][3]_i_4_n_0\,
      DI(0) => \acumulators[7][3]_i_5_n_0\,
      O(3) => \acumulators_reg[7][3]_i_1_n_4\,
      O(2) => \acumulators_reg[7][3]_i_1_n_5\,
      O(1) => \acumulators_reg[7][3]_i_1_n_6\,
      O(0) => \acumulators_reg[7][3]_i_1_n_7\,
      S(3) => \acumulators[7][3]_i_6_n_0\,
      S(2) => \acumulators[7][3]_i_7_n_0\,
      S(1) => \acumulators[7][3]_i_8_n_0\,
      S(0) => \acumulators[7][3]_i_9_n_0\
    );
\acumulators_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][7]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[7][4]\,
      R => '0'
    );
\acumulators_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][7]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[7][5]\,
      R => '0'
    );
\acumulators_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][7]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[7][6]\,
      R => '0'
    );
\acumulators_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][7]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[7][7]\,
      R => '0'
    );
\acumulators_reg[7][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[7][3]_i_1_n_0\,
      CO(3) => \acumulators_reg[7][7]_i_1_n_0\,
      CO(2) => \acumulators_reg[7][7]_i_1_n_1\,
      CO(1) => \acumulators_reg[7][7]_i_1_n_2\,
      CO(0) => \acumulators_reg[7][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[7][7]_i_2_n_0\,
      DI(2) => \acumulators[7][7]_i_3_n_0\,
      DI(1) => \acumulators[7][7]_i_4_n_0\,
      DI(0) => \acumulators[7][7]_i_5_n_0\,
      O(3) => \acumulators_reg[7][7]_i_1_n_4\,
      O(2) => \acumulators_reg[7][7]_i_1_n_5\,
      O(1) => \acumulators_reg[7][7]_i_1_n_6\,
      O(0) => \acumulators_reg[7][7]_i_1_n_7\,
      S(3) => \acumulators[7][7]_i_6_n_0\,
      S(2) => \acumulators[7][7]_i_7_n_0\,
      S(1) => \acumulators[7][7]_i_8_n_0\,
      S(0) => \acumulators[7][7]_i_9_n_0\
    );
\acumulators_reg[7][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][11]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[7][8]\,
      R => '0'
    );
\acumulators_reg[7][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][11]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[7][9]\,
      R => '0'
    );
\acumulators_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][3]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[8][0]\,
      R => '0'
    );
\acumulators_reg[8][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][11]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[8][10]\,
      R => '0'
    );
\acumulators_reg[8][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][11]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[8][11]\,
      R => '0'
    );
\acumulators_reg[8][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[8][7]_i_1_n_0\,
      CO(3) => \acumulators_reg[8][11]_i_1_n_0\,
      CO(2) => \acumulators_reg[8][11]_i_1_n_1\,
      CO(1) => \acumulators_reg[8][11]_i_1_n_2\,
      CO(0) => \acumulators_reg[8][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[8][11]_i_2_n_0\,
      DI(2) => \acumulators[8][11]_i_3_n_0\,
      DI(1) => \acumulators[8][11]_i_4_n_0\,
      DI(0) => \acumulators[8][11]_i_5_n_0\,
      O(3) => \acumulators_reg[8][11]_i_1_n_4\,
      O(2) => \acumulators_reg[8][11]_i_1_n_5\,
      O(1) => \acumulators_reg[8][11]_i_1_n_6\,
      O(0) => \acumulators_reg[8][11]_i_1_n_7\,
      S(3) => \acumulators[8][11]_i_6_n_0\,
      S(2) => \acumulators[8][11]_i_7_n_0\,
      S(1) => \acumulators[8][11]_i_8_n_0\,
      S(0) => \acumulators[8][11]_i_9_n_0\
    );
\acumulators_reg[8][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][15]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[8][12]\,
      R => '0'
    );
\acumulators_reg[8][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][15]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[8][13]\,
      R => '0'
    );
\acumulators_reg[8][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][15]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[8][14]\,
      R => '0'
    );
\acumulators_reg[8][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][15]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[8][15]\,
      R => '0'
    );
\acumulators_reg[8][15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[8][11]_i_1_n_0\,
      CO(3) => \acumulators_reg[8][15]_i_1_n_0\,
      CO(2) => \acumulators_reg[8][15]_i_1_n_1\,
      CO(1) => \acumulators_reg[8][15]_i_1_n_2\,
      CO(0) => \acumulators_reg[8][15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[8][15]_i_2_n_0\,
      DI(2) => \acumulators[8][15]_i_3_n_0\,
      DI(1) => \acumulators[8][15]_i_4_n_0\,
      DI(0) => \acumulators[8][15]_i_5_n_0\,
      O(3) => \acumulators_reg[8][15]_i_1_n_4\,
      O(2) => \acumulators_reg[8][15]_i_1_n_5\,
      O(1) => \acumulators_reg[8][15]_i_1_n_6\,
      O(0) => \acumulators_reg[8][15]_i_1_n_7\,
      S(3) => \acumulators[8][15]_i_6_n_0\,
      S(2) => \acumulators[8][15]_i_7_n_0\,
      S(1) => \acumulators[8][15]_i_8_n_0\,
      S(0) => \acumulators[8][15]_i_9_n_0\
    );
\acumulators_reg[8][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][19]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[8][16]\,
      R => '0'
    );
\acumulators_reg[8][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][19]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[8][17]\,
      R => '0'
    );
\acumulators_reg[8][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][19]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[8][18]\,
      R => '0'
    );
\acumulators_reg[8][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][19]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[8][19]\,
      R => '0'
    );
\acumulators_reg[8][19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[8][15]_i_1_n_0\,
      CO(3) => \acumulators_reg[8][19]_i_1_n_0\,
      CO(2) => \acumulators_reg[8][19]_i_1_n_1\,
      CO(1) => \acumulators_reg[8][19]_i_1_n_2\,
      CO(0) => \acumulators_reg[8][19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[8][19]_i_2_n_0\,
      DI(2) => \acumulators[8][19]_i_3_n_0\,
      DI(1) => \acumulators[8][19]_i_4_n_0\,
      DI(0) => \acumulators[8][19]_i_5_n_0\,
      O(3) => \acumulators_reg[8][19]_i_1_n_4\,
      O(2) => \acumulators_reg[8][19]_i_1_n_5\,
      O(1) => \acumulators_reg[8][19]_i_1_n_6\,
      O(0) => \acumulators_reg[8][19]_i_1_n_7\,
      S(3) => \acumulators[8][19]_i_6_n_0\,
      S(2) => \acumulators[8][19]_i_7_n_0\,
      S(1) => \acumulators[8][19]_i_8_n_0\,
      S(0) => \acumulators[8][19]_i_9_n_0\
    );
\acumulators_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][3]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[8][1]\,
      R => '0'
    );
\acumulators_reg[8][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][23]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[8][20]\,
      R => '0'
    );
\acumulators_reg[8][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][23]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[8][21]\,
      R => '0'
    );
\acumulators_reg[8][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][23]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[8][22]\,
      R => '0'
    );
\acumulators_reg[8][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][23]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[8][23]\,
      R => '0'
    );
\acumulators_reg[8][23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[8][19]_i_1_n_0\,
      CO(3) => \acumulators_reg[8][23]_i_1_n_0\,
      CO(2) => \acumulators_reg[8][23]_i_1_n_1\,
      CO(1) => \acumulators_reg[8][23]_i_1_n_2\,
      CO(0) => \acumulators_reg[8][23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[8][23]_i_2_n_0\,
      DI(2) => \acumulators[8][23]_i_3_n_0\,
      DI(1) => \acumulators[8][23]_i_4_n_0\,
      DI(0) => \acumulators[8][23]_i_5_n_0\,
      O(3) => \acumulators_reg[8][23]_i_1_n_4\,
      O(2) => \acumulators_reg[8][23]_i_1_n_5\,
      O(1) => \acumulators_reg[8][23]_i_1_n_6\,
      O(0) => \acumulators_reg[8][23]_i_1_n_7\,
      S(3) => \acumulators[8][23]_i_6_n_0\,
      S(2) => \acumulators[8][23]_i_7_n_0\,
      S(1) => \acumulators[8][23]_i_8_n_0\,
      S(0) => \acumulators[8][23]_i_9_n_0\
    );
\acumulators_reg[8][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][27]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[8][24]\,
      R => '0'
    );
\acumulators_reg[8][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][27]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[8][25]\,
      R => '0'
    );
\acumulators_reg[8][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][27]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[8][26]\,
      R => '0'
    );
\acumulators_reg[8][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][27]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[8][27]\,
      R => '0'
    );
\acumulators_reg[8][27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[8][23]_i_1_n_0\,
      CO(3) => \NLW_acumulators_reg[8][27]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \acumulators_reg[8][27]_i_1_n_1\,
      CO(1) => \acumulators_reg[8][27]_i_1_n_2\,
      CO(0) => \acumulators_reg[8][27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \acumulators[8][27]_i_2_n_0\,
      DI(1) => \acumulators[8][27]_i_3_n_0\,
      DI(0) => \acumulators[8][27]_i_4_n_0\,
      O(3) => \acumulators_reg[8][27]_i_1_n_4\,
      O(2) => \acumulators_reg[8][27]_i_1_n_5\,
      O(1) => \acumulators_reg[8][27]_i_1_n_6\,
      O(0) => \acumulators_reg[8][27]_i_1_n_7\,
      S(3) => \acumulators[8][27]_i_5_n_0\,
      S(2) => \acumulators[8][27]_i_6_n_0\,
      S(1) => \acumulators[8][27]_i_7_n_0\,
      S(0) => \acumulators[8][27]_i_8_n_0\
    );
\acumulators_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][3]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[8][2]\,
      R => '0'
    );
\acumulators_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][3]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[8][3]\,
      R => '0'
    );
\acumulators_reg[8][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \acumulators_reg[8][3]_i_1_n_0\,
      CO(2) => \acumulators_reg[8][3]_i_1_n_1\,
      CO(1) => \acumulators_reg[8][3]_i_1_n_2\,
      CO(0) => \acumulators_reg[8][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[8][3]_i_2_n_0\,
      DI(2) => \acumulators[8][3]_i_3_n_0\,
      DI(1) => \acumulators[8][3]_i_4_n_0\,
      DI(0) => \acumulators[8][3]_i_5_n_0\,
      O(3) => \acumulators_reg[8][3]_i_1_n_4\,
      O(2) => \acumulators_reg[8][3]_i_1_n_5\,
      O(1) => \acumulators_reg[8][3]_i_1_n_6\,
      O(0) => \acumulators_reg[8][3]_i_1_n_7\,
      S(3) => \acumulators[8][3]_i_6_n_0\,
      S(2) => \acumulators[8][3]_i_7_n_0\,
      S(1) => \acumulators[8][3]_i_8_n_0\,
      S(0) => \acumulators[8][3]_i_9_n_0\
    );
\acumulators_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][7]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[8][4]\,
      R => '0'
    );
\acumulators_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][7]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[8][5]\,
      R => '0'
    );
\acumulators_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][7]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[8][6]\,
      R => '0'
    );
\acumulators_reg[8][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][7]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[8][7]\,
      R => '0'
    );
\acumulators_reg[8][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[8][3]_i_1_n_0\,
      CO(3) => \acumulators_reg[8][7]_i_1_n_0\,
      CO(2) => \acumulators_reg[8][7]_i_1_n_1\,
      CO(1) => \acumulators_reg[8][7]_i_1_n_2\,
      CO(0) => \acumulators_reg[8][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[8][7]_i_2_n_0\,
      DI(2) => \acumulators[8][7]_i_3_n_0\,
      DI(1) => \acumulators[8][7]_i_4_n_0\,
      DI(0) => \acumulators[8][7]_i_5_n_0\,
      O(3) => \acumulators_reg[8][7]_i_1_n_4\,
      O(2) => \acumulators_reg[8][7]_i_1_n_5\,
      O(1) => \acumulators_reg[8][7]_i_1_n_6\,
      O(0) => \acumulators_reg[8][7]_i_1_n_7\,
      S(3) => \acumulators[8][7]_i_6_n_0\,
      S(2) => \acumulators[8][7]_i_7_n_0\,
      S(1) => \acumulators[8][7]_i_8_n_0\,
      S(0) => \acumulators[8][7]_i_9_n_0\
    );
\acumulators_reg[8][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][11]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[8][8]\,
      R => '0'
    );
\acumulators_reg[8][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][11]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[8][9]\,
      R => '0'
    );
\acumulators_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][3]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[9][0]\,
      R => '0'
    );
\acumulators_reg[9][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][11]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[9][10]\,
      R => '0'
    );
\acumulators_reg[9][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][11]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[9][11]\,
      R => '0'
    );
\acumulators_reg[9][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[9][7]_i_1_n_0\,
      CO(3) => \acumulators_reg[9][11]_i_1_n_0\,
      CO(2) => \acumulators_reg[9][11]_i_1_n_1\,
      CO(1) => \acumulators_reg[9][11]_i_1_n_2\,
      CO(0) => \acumulators_reg[9][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[9][11]_i_2_n_0\,
      DI(2) => \acumulators[9][11]_i_3_n_0\,
      DI(1 downto 0) => B"00",
      O(3) => \acumulators_reg[9][11]_i_1_n_4\,
      O(2) => \acumulators_reg[9][11]_i_1_n_5\,
      O(1) => \acumulators_reg[9][11]_i_1_n_6\,
      O(0) => \acumulators_reg[9][11]_i_1_n_7\,
      S(3) => \acumulators[9][11]_i_4_n_0\,
      S(2) => \acumulators[9][11]_i_5_n_0\,
      S(1) => \acumulators[9][11]_i_6_n_0\,
      S(0) => \acumulators[9][11]_i_7_n_0\
    );
\acumulators_reg[9][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][15]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[9][12]\,
      R => '0'
    );
\acumulators_reg[9][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][15]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[9][13]\,
      R => '0'
    );
\acumulators_reg[9][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][15]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[9][14]\,
      R => '0'
    );
\acumulators_reg[9][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][15]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[9][15]\,
      R => '0'
    );
\acumulators_reg[9][15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[9][11]_i_1_n_0\,
      CO(3) => \acumulators_reg[9][15]_i_1_n_0\,
      CO(2) => \acumulators_reg[9][15]_i_1_n_1\,
      CO(1) => \acumulators_reg[9][15]_i_1_n_2\,
      CO(0) => \acumulators_reg[9][15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[9][15]_i_2_n_0\,
      DI(2) => \acumulators[9][15]_i_3_n_0\,
      DI(1) => \acumulators[9][15]_i_4_n_0\,
      DI(0) => \acumulators[9][15]_i_5_n_0\,
      O(3) => \acumulators_reg[9][15]_i_1_n_4\,
      O(2) => \acumulators_reg[9][15]_i_1_n_5\,
      O(1) => \acumulators_reg[9][15]_i_1_n_6\,
      O(0) => \acumulators_reg[9][15]_i_1_n_7\,
      S(3) => \acumulators[9][15]_i_6_n_0\,
      S(2) => \acumulators[9][15]_i_7_n_0\,
      S(1) => \acumulators[9][15]_i_8_n_0\,
      S(0) => \acumulators[9][15]_i_9_n_0\
    );
\acumulators_reg[9][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][19]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[9][16]\,
      R => '0'
    );
\acumulators_reg[9][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][19]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[9][17]\,
      R => '0'
    );
\acumulators_reg[9][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][19]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[9][18]\,
      R => '0'
    );
\acumulators_reg[9][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][19]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[9][19]\,
      R => '0'
    );
\acumulators_reg[9][19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[9][15]_i_1_n_0\,
      CO(3) => \acumulators_reg[9][19]_i_1_n_0\,
      CO(2) => \acumulators_reg[9][19]_i_1_n_1\,
      CO(1) => \acumulators_reg[9][19]_i_1_n_2\,
      CO(0) => \acumulators_reg[9][19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[9][19]_i_2_n_0\,
      DI(2) => \acumulators[9][19]_i_3_n_0\,
      DI(1) => \acumulators[9][19]_i_4_n_0\,
      DI(0) => \acumulators[9][19]_i_5_n_0\,
      O(3) => \acumulators_reg[9][19]_i_1_n_4\,
      O(2) => \acumulators_reg[9][19]_i_1_n_5\,
      O(1) => \acumulators_reg[9][19]_i_1_n_6\,
      O(0) => \acumulators_reg[9][19]_i_1_n_7\,
      S(3) => \acumulators[9][19]_i_6_n_0\,
      S(2) => \acumulators[9][19]_i_7_n_0\,
      S(1) => \acumulators[9][19]_i_8_n_0\,
      S(0) => \acumulators[9][19]_i_9_n_0\
    );
\acumulators_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][3]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[9][1]\,
      R => '0'
    );
\acumulators_reg[9][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][23]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[9][20]\,
      R => '0'
    );
\acumulators_reg[9][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][23]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[9][21]\,
      R => '0'
    );
\acumulators_reg[9][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][23]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[9][22]\,
      R => '0'
    );
\acumulators_reg[9][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][23]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[9][23]\,
      R => '0'
    );
\acumulators_reg[9][23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[9][19]_i_1_n_0\,
      CO(3) => \acumulators_reg[9][23]_i_1_n_0\,
      CO(2) => \acumulators_reg[9][23]_i_1_n_1\,
      CO(1) => \acumulators_reg[9][23]_i_1_n_2\,
      CO(0) => \acumulators_reg[9][23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[9][23]_i_2_n_0\,
      DI(2) => \acumulators[9][23]_i_3_n_0\,
      DI(1) => \acumulators[9][23]_i_4_n_0\,
      DI(0) => \acumulators[9][23]_i_5_n_0\,
      O(3) => \acumulators_reg[9][23]_i_1_n_4\,
      O(2) => \acumulators_reg[9][23]_i_1_n_5\,
      O(1) => \acumulators_reg[9][23]_i_1_n_6\,
      O(0) => \acumulators_reg[9][23]_i_1_n_7\,
      S(3) => \acumulators[9][23]_i_6_n_0\,
      S(2) => \acumulators[9][23]_i_7_n_0\,
      S(1) => \acumulators[9][23]_i_8_n_0\,
      S(0) => \acumulators[9][23]_i_9_n_0\
    );
\acumulators_reg[9][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][27]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[9][24]\,
      R => '0'
    );
\acumulators_reg[9][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][27]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[9][25]\,
      R => '0'
    );
\acumulators_reg[9][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][27]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[9][26]\,
      R => '0'
    );
\acumulators_reg[9][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][27]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[9][27]\,
      R => '0'
    );
\acumulators_reg[9][27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[9][23]_i_1_n_0\,
      CO(3) => \NLW_acumulators_reg[9][27]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \acumulators_reg[9][27]_i_1_n_1\,
      CO(1) => \acumulators_reg[9][27]_i_1_n_2\,
      CO(0) => \acumulators_reg[9][27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \acumulators[9][27]_i_2_n_0\,
      DI(1) => \acumulators[9][27]_i_3_n_0\,
      DI(0) => \acumulators[9][27]_i_4_n_0\,
      O(3) => \acumulators_reg[9][27]_i_1_n_4\,
      O(2) => \acumulators_reg[9][27]_i_1_n_5\,
      O(1) => \acumulators_reg[9][27]_i_1_n_6\,
      O(0) => \acumulators_reg[9][27]_i_1_n_7\,
      S(3) => \acumulators[9][27]_i_5_n_0\,
      S(2) => \acumulators[9][27]_i_6_n_0\,
      S(1) => \acumulators[9][27]_i_7_n_0\,
      S(0) => \acumulators[9][27]_i_8_n_0\
    );
\acumulators_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][3]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[9][2]\,
      R => '0'
    );
\acumulators_reg[9][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][3]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[9][3]\,
      R => '0'
    );
\acumulators_reg[9][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \acumulators_reg[9][3]_i_1_n_0\,
      CO(2) => \acumulators_reg[9][3]_i_1_n_1\,
      CO(1) => \acumulators_reg[9][3]_i_1_n_2\,
      CO(0) => \acumulators_reg[9][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \acumulators_reg[9][3]_i_1_n_4\,
      O(2) => \acumulators_reg[9][3]_i_1_n_5\,
      O(1) => \acumulators_reg[9][3]_i_1_n_6\,
      O(0) => \acumulators_reg[9][3]_i_1_n_7\,
      S(3) => \acumulators[9][3]_i_2_n_0\,
      S(2) => \acumulators[9][3]_i_3_n_0\,
      S(1) => \acumulators[9][3]_i_4_n_0\,
      S(0) => \acumulators[9][3]_i_5_n_0\
    );
\acumulators_reg[9][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][7]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[9][4]\,
      R => '0'
    );
\acumulators_reg[9][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][7]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[9][5]\,
      R => '0'
    );
\acumulators_reg[9][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][7]_i_1_n_5\,
      Q => \acumulators_reg_n_0_[9][6]\,
      R => '0'
    );
\acumulators_reg[9][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][7]_i_1_n_4\,
      Q => \acumulators_reg_n_0_[9][7]\,
      R => '0'
    );
\acumulators_reg[9][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[9][3]_i_1_n_0\,
      CO(3) => \acumulators_reg[9][7]_i_1_n_0\,
      CO(2) => \acumulators_reg[9][7]_i_1_n_1\,
      CO(1) => \acumulators_reg[9][7]_i_1_n_2\,
      CO(0) => \acumulators_reg[9][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \acumulators_reg[9][7]_i_1_n_4\,
      O(2) => \acumulators_reg[9][7]_i_1_n_5\,
      O(1) => \acumulators_reg[9][7]_i_1_n_6\,
      O(0) => \acumulators_reg[9][7]_i_1_n_7\,
      S(3) => \acumulators[9][7]_i_2_n_0\,
      S(2) => \acumulators[9][7]_i_3_n_0\,
      S(1) => \acumulators[9][7]_i_4_n_0\,
      S(0) => \acumulators[9][7]_i_5_n_0\
    );
\acumulators_reg[9][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][11]_i_1_n_7\,
      Q => \acumulators_reg_n_0_[9][8]\,
      R => '0'
    );
\acumulators_reg[9][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][11]_i_1_n_6\,
      Q => \acumulators_reg_n_0_[9][9]\,
      R => '0'
    );
\shifts[11][22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \shifts_reg[13][13]_0\(0),
      O => \shifts[11][22]_i_1_n_0\
    );
\shifts[12][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \shifts_reg[13][13]_0\(1),
      O => \shifts[12][23]_i_1_n_0\
    );
\shifts[13][24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \shifts_reg[13][13]_0\(2),
      O => \shifts[13][24]_i_1_n_0\
    );
\shifts_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[0][11]_1\(0),
      Q => \^shifts_reg[0][11]_0\(0),
      R => '0'
    );
\shifts_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[0][11]_1\(10),
      Q => \^shifts_reg[0][11]_0\(10),
      R => '0'
    );
\shifts_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[0][11]_1\(11),
      Q => \^shifts_reg[0][11]_0\(11),
      R => '0'
    );
\shifts_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[0][11]_1\(1),
      Q => \^shifts_reg[0][11]_0\(1),
      R => '0'
    );
\shifts_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[0][11]_1\(2),
      Q => \^shifts_reg[0][11]_0\(2),
      R => '0'
    );
\shifts_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[0][11]_1\(3),
      Q => \^shifts_reg[0][11]_0\(3),
      R => '0'
    );
\shifts_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[0][11]_1\(4),
      Q => \^shifts_reg[0][11]_0\(4),
      R => '0'
    );
\shifts_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[0][11]_1\(5),
      Q => \^shifts_reg[0][11]_0\(5),
      R => '0'
    );
\shifts_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[0][11]_1\(6),
      Q => \^shifts_reg[0][11]_0\(6),
      R => '0'
    );
\shifts_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[0][11]_1\(7),
      Q => \^shifts_reg[0][11]_0\(7),
      R => '0'
    );
\shifts_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[0][11]_1\(8),
      Q => \^shifts_reg[0][11]_0\(8),
      R => '0'
    );
\shifts_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[0][11]_1\(9),
      Q => \^shifts_reg[0][11]_0\(9),
      R => '0'
    );
\shifts_reg[10][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[10][21]_1\(0),
      Q => \^shifts_reg[10][21]_0\(0),
      R => '0'
    );
\shifts_reg[10][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[10][21]_1\(1),
      Q => \^shifts_reg[10][21]_0\(1),
      R => '0'
    );
\shifts_reg[10][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[10][21]_1\(2),
      Q => \^shifts_reg[10][21]_0\(2),
      R => '0'
    );
\shifts_reg[10][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[10][21]_1\(3),
      Q => \^shifts_reg[10][21]_0\(3),
      R => '0'
    );
\shifts_reg[10][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[10][21]_1\(4),
      Q => \^shifts_reg[10][21]_0\(4),
      R => '0'
    );
\shifts_reg[10][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[10][21]_1\(5),
      Q => \^shifts_reg[10][21]_0\(5),
      R => '0'
    );
\shifts_reg[10][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[10][21]_1\(6),
      Q => \^shifts_reg[10][21]_0\(6),
      R => '0'
    );
\shifts_reg[10][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[10][21]_1\(7),
      Q => \^shifts_reg[10][21]_0\(7),
      R => '0'
    );
\shifts_reg[10][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[10][21]_1\(8),
      Q => \^shifts_reg[10][21]_0\(8),
      R => '0'
    );
\shifts_reg[10][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[10][21]_1\(9),
      Q => \^shifts_reg[10][21]_0\(9),
      R => '0'
    );
\shifts_reg[10][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[10][21]_1\(10),
      Q => \^shifts_reg[10][21]_0\(10),
      R => '0'
    );
\shifts_reg[10][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[10][21]_1\(11),
      Q => \^shifts_reg[10][21]_0\(11),
      R => '0'
    );
\shifts_reg[11][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[11][22]_1\(0),
      Q => \^shifts_reg[11][22]_0\(0),
      R => \shifts[11][22]_i_1_n_0\
    );
\shifts_reg[11][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[11][22]_1\(1),
      Q => \^shifts_reg[11][22]_0\(1),
      R => \shifts[11][22]_i_1_n_0\
    );
\shifts_reg[11][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[11][22]_1\(2),
      Q => \^shifts_reg[11][22]_0\(2),
      R => \shifts[11][22]_i_1_n_0\
    );
\shifts_reg[11][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[11][22]_1\(3),
      Q => \^shifts_reg[11][22]_0\(3),
      R => \shifts[11][22]_i_1_n_0\
    );
\shifts_reg[11][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[11][22]_1\(4),
      Q => \^shifts_reg[11][22]_0\(4),
      R => \shifts[11][22]_i_1_n_0\
    );
\shifts_reg[11][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[11][22]_1\(5),
      Q => \^shifts_reg[11][22]_0\(5),
      R => \shifts[11][22]_i_1_n_0\
    );
\shifts_reg[11][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[11][22]_1\(6),
      Q => \^shifts_reg[11][22]_0\(6),
      R => \shifts[11][22]_i_1_n_0\
    );
\shifts_reg[11][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[11][22]_1\(7),
      Q => \^shifts_reg[11][22]_0\(7),
      R => \shifts[11][22]_i_1_n_0\
    );
\shifts_reg[11][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[11][22]_1\(8),
      Q => \^shifts_reg[11][22]_0\(8),
      R => \shifts[11][22]_i_1_n_0\
    );
\shifts_reg[11][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[11][22]_1\(9),
      Q => \^shifts_reg[11][22]_0\(9),
      R => \shifts[11][22]_i_1_n_0\
    );
\shifts_reg[11][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[11][22]_1\(10),
      Q => \^shifts_reg[11][22]_0\(10),
      R => \shifts[11][22]_i_1_n_0\
    );
\shifts_reg[11][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[11][22]_1\(11),
      Q => \^shifts_reg[11][22]_0\(11),
      R => \shifts[11][22]_i_1_n_0\
    );
\shifts_reg[12][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \^shifts_reg[12][23]_0\(0),
      R => \shifts[12][23]_i_1_n_0\
    );
\shifts_reg[12][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => \^shifts_reg[12][23]_0\(1),
      R => \shifts[12][23]_i_1_n_0\
    );
\shifts_reg[12][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => \^shifts_reg[12][23]_0\(2),
      R => \shifts[12][23]_i_1_n_0\
    );
\shifts_reg[12][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(3),
      Q => \^shifts_reg[12][23]_0\(3),
      R => \shifts[12][23]_i_1_n_0\
    );
\shifts_reg[12][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(4),
      Q => \^shifts_reg[12][23]_0\(4),
      R => \shifts[12][23]_i_1_n_0\
    );
\shifts_reg[12][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(5),
      Q => \^shifts_reg[12][23]_0\(5),
      R => \shifts[12][23]_i_1_n_0\
    );
\shifts_reg[12][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(6),
      Q => \^shifts_reg[12][23]_0\(6),
      R => \shifts[12][23]_i_1_n_0\
    );
\shifts_reg[12][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(7),
      Q => \^shifts_reg[12][23]_0\(7),
      R => \shifts[12][23]_i_1_n_0\
    );
\shifts_reg[12][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(8),
      Q => \^shifts_reg[12][23]_0\(8),
      R => \shifts[12][23]_i_1_n_0\
    );
\shifts_reg[12][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(9),
      Q => \^shifts_reg[12][23]_0\(9),
      R => \shifts[12][23]_i_1_n_0\
    );
\shifts_reg[12][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(10),
      Q => \^shifts_reg[12][23]_0\(10),
      R => \shifts[12][23]_i_1_n_0\
    );
\shifts_reg[12][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(11),
      Q => \^shifts_reg[12][23]_0\(11),
      R => \shifts[12][23]_i_1_n_0\
    );
\shifts_reg[13][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[13][24]_1\(0),
      Q => \^shifts_reg[13][24]_0\(0),
      R => \shifts[13][24]_i_1_n_0\
    );
\shifts_reg[13][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[13][24]_1\(1),
      Q => \^shifts_reg[13][24]_0\(1),
      R => \shifts[13][24]_i_1_n_0\
    );
\shifts_reg[13][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[13][24]_1\(2),
      Q => \^shifts_reg[13][24]_0\(2),
      R => \shifts[13][24]_i_1_n_0\
    );
\shifts_reg[13][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[13][24]_1\(3),
      Q => \^shifts_reg[13][24]_0\(3),
      R => \shifts[13][24]_i_1_n_0\
    );
\shifts_reg[13][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[13][24]_1\(4),
      Q => \^shifts_reg[13][24]_0\(4),
      R => \shifts[13][24]_i_1_n_0\
    );
\shifts_reg[13][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[13][24]_1\(5),
      Q => \^shifts_reg[13][24]_0\(5),
      R => \shifts[13][24]_i_1_n_0\
    );
\shifts_reg[13][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[13][24]_1\(6),
      Q => \^shifts_reg[13][24]_0\(6),
      R => \shifts[13][24]_i_1_n_0\
    );
\shifts_reg[13][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[13][24]_1\(7),
      Q => \^shifts_reg[13][24]_0\(7),
      R => \shifts[13][24]_i_1_n_0\
    );
\shifts_reg[13][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[13][24]_1\(8),
      Q => \^shifts_reg[13][24]_0\(8),
      R => \shifts[13][24]_i_1_n_0\
    );
\shifts_reg[13][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[13][24]_1\(9),
      Q => \^shifts_reg[13][24]_0\(9),
      R => \shifts[13][24]_i_1_n_0\
    );
\shifts_reg[13][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[13][24]_1\(10),
      Q => \^shifts_reg[13][24]_0\(10),
      R => \shifts[13][24]_i_1_n_0\
    );
\shifts_reg[13][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[13][24]_1\(11),
      Q => \^shifts_reg[13][24]_0\(11),
      R => \shifts[13][24]_i_1_n_0\
    );
\shifts_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[1][12]_1\(9),
      Q => \^shifts_reg[1][12]_0\(9),
      R => '0'
    );
\shifts_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[1][12]_1\(10),
      Q => \^shifts_reg[1][12]_0\(10),
      R => '0'
    );
\shifts_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[1][12]_1\(11),
      Q => \^shifts_reg[1][12]_0\(11),
      R => '0'
    );
\shifts_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[1][12]_1\(0),
      Q => \^shifts_reg[1][12]_0\(0),
      R => '0'
    );
\shifts_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[1][12]_1\(1),
      Q => \^shifts_reg[1][12]_0\(1),
      R => '0'
    );
\shifts_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[1][12]_1\(2),
      Q => \^shifts_reg[1][12]_0\(2),
      R => '0'
    );
\shifts_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[1][12]_1\(3),
      Q => \^shifts_reg[1][12]_0\(3),
      R => '0'
    );
\shifts_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[1][12]_1\(4),
      Q => \^shifts_reg[1][12]_0\(4),
      R => '0'
    );
\shifts_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[1][12]_1\(5),
      Q => \^shifts_reg[1][12]_0\(5),
      R => '0'
    );
\shifts_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[1][12]_1\(6),
      Q => \^shifts_reg[1][12]_0\(6),
      R => '0'
    );
\shifts_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[1][12]_1\(7),
      Q => \^shifts_reg[1][12]_0\(7),
      R => '0'
    );
\shifts_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[1][12]_1\(8),
      Q => \^shifts_reg[1][12]_0\(8),
      R => '0'
    );
\shifts_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[2][13]_1\(8),
      Q => \^shifts_reg[2][13]_0\(8),
      R => '0'
    );
\shifts_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[2][13]_1\(9),
      Q => \^shifts_reg[2][13]_0\(9),
      R => '0'
    );
\shifts_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[2][13]_1\(10),
      Q => \^shifts_reg[2][13]_0\(10),
      R => '0'
    );
\shifts_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[2][13]_1\(11),
      Q => \^shifts_reg[2][13]_0\(11),
      R => '0'
    );
\shifts_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[2][13]_1\(0),
      Q => \^shifts_reg[2][13]_0\(0),
      R => '0'
    );
\shifts_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[2][13]_1\(1),
      Q => \^shifts_reg[2][13]_0\(1),
      R => '0'
    );
\shifts_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[2][13]_1\(2),
      Q => \^shifts_reg[2][13]_0\(2),
      R => '0'
    );
\shifts_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[2][13]_1\(3),
      Q => \^shifts_reg[2][13]_0\(3),
      R => '0'
    );
\shifts_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[2][13]_1\(4),
      Q => \^shifts_reg[2][13]_0\(4),
      R => '0'
    );
\shifts_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[2][13]_1\(5),
      Q => \^shifts_reg[2][13]_0\(5),
      R => '0'
    );
\shifts_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[2][13]_1\(6),
      Q => \^shifts_reg[2][13]_0\(6),
      R => '0'
    );
\shifts_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[2][13]_1\(7),
      Q => \^shifts_reg[2][13]_0\(7),
      R => '0'
    );
\shifts_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[3][14]_1\(7),
      Q => \^shifts_reg[3][14]_0\(7),
      R => '0'
    );
\shifts_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[3][14]_1\(8),
      Q => \^shifts_reg[3][14]_0\(8),
      R => '0'
    );
\shifts_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[3][14]_1\(9),
      Q => \^shifts_reg[3][14]_0\(9),
      R => '0'
    );
\shifts_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[3][14]_1\(10),
      Q => \^shifts_reg[3][14]_0\(10),
      R => '0'
    );
\shifts_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[3][14]_1\(11),
      Q => \^shifts_reg[3][14]_0\(11),
      R => '0'
    );
\shifts_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[3][14]_1\(0),
      Q => \^shifts_reg[3][14]_0\(0),
      R => '0'
    );
\shifts_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[3][14]_1\(1),
      Q => \^shifts_reg[3][14]_0\(1),
      R => '0'
    );
\shifts_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[3][14]_1\(2),
      Q => \^shifts_reg[3][14]_0\(2),
      R => '0'
    );
\shifts_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[3][14]_1\(3),
      Q => \^shifts_reg[3][14]_0\(3),
      R => '0'
    );
\shifts_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[3][14]_1\(4),
      Q => \^shifts_reg[3][14]_0\(4),
      R => '0'
    );
\shifts_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[3][14]_1\(5),
      Q => \^shifts_reg[3][14]_0\(5),
      R => '0'
    );
\shifts_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[3][14]_1\(6),
      Q => \^shifts_reg[3][14]_0\(6),
      R => '0'
    );
\shifts_reg[4][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[4][15]_1\(6),
      Q => \^shifts_reg[4][15]_0\(6),
      R => '0'
    );
\shifts_reg[4][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[4][15]_1\(7),
      Q => \^shifts_reg[4][15]_0\(7),
      R => '0'
    );
\shifts_reg[4][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[4][15]_1\(8),
      Q => \^shifts_reg[4][15]_0\(8),
      R => '0'
    );
\shifts_reg[4][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[4][15]_1\(9),
      Q => \^shifts_reg[4][15]_0\(9),
      R => '0'
    );
\shifts_reg[4][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[4][15]_1\(10),
      Q => \^shifts_reg[4][15]_0\(10),
      R => '0'
    );
\shifts_reg[4][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[4][15]_1\(11),
      Q => \^shifts_reg[4][15]_0\(11),
      R => '0'
    );
\shifts_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[4][15]_1\(0),
      Q => \^shifts_reg[4][15]_0\(0),
      R => '0'
    );
\shifts_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[4][15]_1\(1),
      Q => \^shifts_reg[4][15]_0\(1),
      R => '0'
    );
\shifts_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[4][15]_1\(2),
      Q => \^shifts_reg[4][15]_0\(2),
      R => '0'
    );
\shifts_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[4][15]_1\(3),
      Q => \^shifts_reg[4][15]_0\(3),
      R => '0'
    );
\shifts_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[4][15]_1\(4),
      Q => \^shifts_reg[4][15]_0\(4),
      R => '0'
    );
\shifts_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[4][15]_1\(5),
      Q => \^shifts_reg[4][15]_0\(5),
      R => '0'
    );
\shifts_reg[5][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[5][16]_1\(5),
      Q => \^shifts_reg[5][16]_0\(5),
      R => '0'
    );
\shifts_reg[5][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[5][16]_1\(6),
      Q => \^shifts_reg[5][16]_0\(6),
      R => '0'
    );
\shifts_reg[5][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[5][16]_1\(7),
      Q => \^shifts_reg[5][16]_0\(7),
      R => '0'
    );
\shifts_reg[5][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[5][16]_1\(8),
      Q => \^shifts_reg[5][16]_0\(8),
      R => '0'
    );
\shifts_reg[5][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[5][16]_1\(9),
      Q => \^shifts_reg[5][16]_0\(9),
      R => '0'
    );
\shifts_reg[5][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[5][16]_1\(10),
      Q => \^shifts_reg[5][16]_0\(10),
      R => '0'
    );
\shifts_reg[5][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[5][16]_1\(11),
      Q => \^shifts_reg[5][16]_0\(11),
      R => '0'
    );
\shifts_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[5][16]_1\(0),
      Q => \^shifts_reg[5][16]_0\(0),
      R => '0'
    );
\shifts_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[5][16]_1\(1),
      Q => \^shifts_reg[5][16]_0\(1),
      R => '0'
    );
\shifts_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[5][16]_1\(2),
      Q => \^shifts_reg[5][16]_0\(2),
      R => '0'
    );
\shifts_reg[5][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[5][16]_1\(3),
      Q => \^shifts_reg[5][16]_0\(3),
      R => '0'
    );
\shifts_reg[5][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[5][16]_1\(4),
      Q => \^shifts_reg[5][16]_0\(4),
      R => '0'
    );
\shifts_reg[6][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[6][17]_1\(4),
      Q => \^shifts_reg[6][17]_0\(4),
      R => '0'
    );
\shifts_reg[6][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[6][17]_1\(5),
      Q => \^shifts_reg[6][17]_0\(5),
      R => '0'
    );
\shifts_reg[6][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[6][17]_1\(6),
      Q => \^shifts_reg[6][17]_0\(6),
      R => '0'
    );
\shifts_reg[6][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[6][17]_1\(7),
      Q => \^shifts_reg[6][17]_0\(7),
      R => '0'
    );
\shifts_reg[6][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[6][17]_1\(8),
      Q => \^shifts_reg[6][17]_0\(8),
      R => '0'
    );
\shifts_reg[6][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[6][17]_1\(9),
      Q => \^shifts_reg[6][17]_0\(9),
      R => '0'
    );
\shifts_reg[6][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[6][17]_1\(10),
      Q => \^shifts_reg[6][17]_0\(10),
      R => '0'
    );
\shifts_reg[6][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[6][17]_1\(11),
      Q => \^shifts_reg[6][17]_0\(11),
      R => '0'
    );
\shifts_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[6][17]_1\(0),
      Q => \^shifts_reg[6][17]_0\(0),
      R => '0'
    );
\shifts_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[6][17]_1\(1),
      Q => \^shifts_reg[6][17]_0\(1),
      R => '0'
    );
\shifts_reg[6][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[6][17]_1\(2),
      Q => \^shifts_reg[6][17]_0\(2),
      R => '0'
    );
\shifts_reg[6][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[6][17]_1\(3),
      Q => \^shifts_reg[6][17]_0\(3),
      R => '0'
    );
\shifts_reg[7][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[7][18]_1\(3),
      Q => \^shifts_reg[7][18]_0\(3),
      R => '0'
    );
\shifts_reg[7][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[7][18]_1\(4),
      Q => \^shifts_reg[7][18]_0\(4),
      R => '0'
    );
\shifts_reg[7][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[7][18]_1\(5),
      Q => \^shifts_reg[7][18]_0\(5),
      R => '0'
    );
\shifts_reg[7][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[7][18]_1\(6),
      Q => \^shifts_reg[7][18]_0\(6),
      R => '0'
    );
\shifts_reg[7][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[7][18]_1\(7),
      Q => \^shifts_reg[7][18]_0\(7),
      R => '0'
    );
\shifts_reg[7][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[7][18]_1\(8),
      Q => \^shifts_reg[7][18]_0\(8),
      R => '0'
    );
\shifts_reg[7][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[7][18]_1\(9),
      Q => \^shifts_reg[7][18]_0\(9),
      R => '0'
    );
\shifts_reg[7][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[7][18]_1\(10),
      Q => \^shifts_reg[7][18]_0\(10),
      R => '0'
    );
\shifts_reg[7][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[7][18]_1\(11),
      Q => \^shifts_reg[7][18]_0\(11),
      R => '0'
    );
\shifts_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[7][18]_1\(0),
      Q => \^shifts_reg[7][18]_0\(0),
      R => '0'
    );
\shifts_reg[7][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[7][18]_1\(1),
      Q => \^shifts_reg[7][18]_0\(1),
      R => '0'
    );
\shifts_reg[7][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[7][18]_1\(2),
      Q => \^shifts_reg[7][18]_0\(2),
      R => '0'
    );
\shifts_reg[8][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[8][19]_1\(2),
      Q => \^shifts_reg[8][19]_0\(2),
      R => '0'
    );
\shifts_reg[8][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[8][19]_1\(3),
      Q => \^shifts_reg[8][19]_0\(3),
      R => '0'
    );
\shifts_reg[8][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[8][19]_1\(4),
      Q => \^shifts_reg[8][19]_0\(4),
      R => '0'
    );
\shifts_reg[8][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[8][19]_1\(5),
      Q => \^shifts_reg[8][19]_0\(5),
      R => '0'
    );
\shifts_reg[8][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[8][19]_1\(6),
      Q => \^shifts_reg[8][19]_0\(6),
      R => '0'
    );
\shifts_reg[8][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[8][19]_1\(7),
      Q => \^shifts_reg[8][19]_0\(7),
      R => '0'
    );
\shifts_reg[8][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[8][19]_1\(8),
      Q => \^shifts_reg[8][19]_0\(8),
      R => '0'
    );
\shifts_reg[8][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[8][19]_1\(9),
      Q => \^shifts_reg[8][19]_0\(9),
      R => '0'
    );
\shifts_reg[8][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[8][19]_1\(10),
      Q => \^shifts_reg[8][19]_0\(10),
      R => '0'
    );
\shifts_reg[8][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[8][19]_1\(11),
      Q => \^shifts_reg[8][19]_0\(11),
      R => '0'
    );
\shifts_reg[8][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[8][19]_1\(0),
      Q => \^shifts_reg[8][19]_0\(0),
      R => '0'
    );
\shifts_reg[8][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[8][19]_1\(1),
      Q => \^shifts_reg[8][19]_0\(1),
      R => '0'
    );
\shifts_reg[9][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[9][20]_1\(1),
      Q => \^shifts_reg[9][20]_0\(1),
      R => '0'
    );
\shifts_reg[9][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[9][20]_1\(2),
      Q => \^shifts_reg[9][20]_0\(2),
      R => '0'
    );
\shifts_reg[9][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[9][20]_1\(3),
      Q => \^shifts_reg[9][20]_0\(3),
      R => '0'
    );
\shifts_reg[9][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[9][20]_1\(4),
      Q => \^shifts_reg[9][20]_0\(4),
      R => '0'
    );
\shifts_reg[9][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[9][20]_1\(5),
      Q => \^shifts_reg[9][20]_0\(5),
      R => '0'
    );
\shifts_reg[9][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[9][20]_1\(6),
      Q => \^shifts_reg[9][20]_0\(6),
      R => '0'
    );
\shifts_reg[9][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[9][20]_1\(7),
      Q => \^shifts_reg[9][20]_0\(7),
      R => '0'
    );
\shifts_reg[9][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[9][20]_1\(8),
      Q => \^shifts_reg[9][20]_0\(8),
      R => '0'
    );
\shifts_reg[9][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[9][20]_1\(9),
      Q => \^shifts_reg[9][20]_0\(9),
      R => '0'
    );
\shifts_reg[9][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[9][20]_1\(10),
      Q => \^shifts_reg[9][20]_0\(10),
      R => '0'
    );
\shifts_reg[9][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[9][20]_1\(11),
      Q => \^shifts_reg[9][20]_0\(11),
      R => '0'
    );
\shifts_reg[9][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[9][20]_1\(0),
      Q => \^shifts_reg[9][20]_0\(0),
      R => '0'
    );
\x_internal[11]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][5]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_1\(5),
      O => \x_internal[11]_i_10_n_0\
    );
\x_internal[11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][4]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_1\(4),
      O => \x_internal[11]_i_11_n_0\
    );
\x_internal[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][3]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_1\(3),
      O => \x_internal[11]_i_12_n_0\
    );
\x_internal[11]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][2]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_1\(2),
      O => \x_internal[11]_i_13_n_0\
    );
\x_internal[11]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][1]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_1\(1),
      O => \x_internal[11]_i_14_n_0\
    );
\x_internal[11]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][0]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_1\(0),
      O => \x_internal[11]_i_15_n_0\
    );
\x_internal[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][11]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_1\(11),
      O => \x_internal[11]_i_3_n_0\
    );
\x_internal[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][10]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_1\(10),
      O => \x_internal[11]_i_4_n_0\
    );
\x_internal[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][9]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_1\(9),
      O => \x_internal[11]_i_5_n_0\
    );
\x_internal[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][8]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_1\(8),
      O => \x_internal[11]_i_6_n_0\
    );
\x_internal[11]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][7]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_1\(7),
      O => \x_internal[11]_i_8_n_0\
    );
\x_internal[11]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][6]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_1\(6),
      O => \x_internal[11]_i_9_n_0\
    );
\x_internal[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][15]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_1\(15),
      O => \x_internal[15]_i_2_n_0\
    );
\x_internal[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][14]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_1\(14),
      O => \x_internal[15]_i_3_n_0\
    );
\x_internal[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][13]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_1\(13),
      O => \x_internal[15]_i_4_n_0\
    );
\x_internal[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][12]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_1\(12),
      O => \x_internal[15]_i_5_n_0\
    );
\x_internal[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][19]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_1\(19),
      O => \x_internal[19]_i_2_n_0\
    );
\x_internal[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][18]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_1\(18),
      O => \x_internal[19]_i_3_n_0\
    );
\x_internal[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][17]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_1\(17),
      O => \x_internal[19]_i_4_n_0\
    );
\x_internal[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][16]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_1\(16),
      O => \x_internal[19]_i_5_n_0\
    );
\x_internal[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][23]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_1\(23),
      O => \x_internal[23]_i_2_n_0\
    );
\x_internal[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][22]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_1\(22),
      O => \x_internal[23]_i_3_n_0\
    );
\x_internal[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][21]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_1\(21),
      O => \x_internal[23]_i_4_n_0\
    );
\x_internal[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][20]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_1\(20),
      O => \x_internal[23]_i_5_n_0\
    );
\x_internal[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][27]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_1\(27),
      O => \x_internal[27]_i_2_n_0\
    );
\x_internal[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][26]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_1\(26),
      O => \x_internal[27]_i_3_n_0\
    );
\x_internal[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][25]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_1\(25),
      O => \x_internal[27]_i_4_n_0\
    );
\x_internal[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][24]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_1\(24),
      O => \x_internal[27]_i_5_n_0\
    );
\x_internal_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \x_internal_reg[11]_i_1_n_5\,
      Q => x(0),
      R => '0'
    );
\x_internal_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \x_internal_reg[11]_i_1_n_4\,
      Q => x(1),
      R => '0'
    );
\x_internal_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_internal_reg[11]_i_2_n_0\,
      CO(3) => \x_internal_reg[11]_i_1_n_0\,
      CO(2) => \x_internal_reg[11]_i_1_n_1\,
      CO(1) => \x_internal_reg[11]_i_1_n_2\,
      CO(0) => \x_internal_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \acumulators_reg[12]_1\(11 downto 8),
      O(3) => \x_internal_reg[11]_i_1_n_4\,
      O(2) => \x_internal_reg[11]_i_1_n_5\,
      O(1 downto 0) => \NLW_x_internal_reg[11]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \x_internal[11]_i_3_n_0\,
      S(2) => \x_internal[11]_i_4_n_0\,
      S(1) => \x_internal[11]_i_5_n_0\,
      S(0) => \x_internal[11]_i_6_n_0\
    );
\x_internal_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_internal_reg[11]_i_7_n_0\,
      CO(3) => \x_internal_reg[11]_i_2_n_0\,
      CO(2) => \x_internal_reg[11]_i_2_n_1\,
      CO(1) => \x_internal_reg[11]_i_2_n_2\,
      CO(0) => \x_internal_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \acumulators_reg[12]_1\(7 downto 4),
      O(3 downto 0) => \NLW_x_internal_reg[11]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \x_internal[11]_i_8_n_0\,
      S(2) => \x_internal[11]_i_9_n_0\,
      S(1) => \x_internal[11]_i_10_n_0\,
      S(0) => \x_internal[11]_i_11_n_0\
    );
\x_internal_reg[11]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x_internal_reg[11]_i_7_n_0\,
      CO(2) => \x_internal_reg[11]_i_7_n_1\,
      CO(1) => \x_internal_reg[11]_i_7_n_2\,
      CO(0) => \x_internal_reg[11]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \acumulators_reg[12]_1\(3 downto 0),
      O(3 downto 0) => \NLW_x_internal_reg[11]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \x_internal[11]_i_12_n_0\,
      S(2) => \x_internal[11]_i_13_n_0\,
      S(1) => \x_internal[11]_i_14_n_0\,
      S(0) => \x_internal[11]_i_15_n_0\
    );
\x_internal_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \x_internal_reg[15]_i_1_n_7\,
      Q => x(2),
      R => '0'
    );
\x_internal_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \x_internal_reg[15]_i_1_n_6\,
      Q => x(3),
      R => '0'
    );
\x_internal_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \x_internal_reg[15]_i_1_n_5\,
      Q => x(4),
      R => '0'
    );
\x_internal_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \x_internal_reg[15]_i_1_n_4\,
      Q => x(5),
      R => '0'
    );
\x_internal_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_internal_reg[11]_i_1_n_0\,
      CO(3) => \x_internal_reg[15]_i_1_n_0\,
      CO(2) => \x_internal_reg[15]_i_1_n_1\,
      CO(1) => \x_internal_reg[15]_i_1_n_2\,
      CO(0) => \x_internal_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \acumulators_reg[12]_1\(15 downto 12),
      O(3) => \x_internal_reg[15]_i_1_n_4\,
      O(2) => \x_internal_reg[15]_i_1_n_5\,
      O(1) => \x_internal_reg[15]_i_1_n_6\,
      O(0) => \x_internal_reg[15]_i_1_n_7\,
      S(3) => \x_internal[15]_i_2_n_0\,
      S(2) => \x_internal[15]_i_3_n_0\,
      S(1) => \x_internal[15]_i_4_n_0\,
      S(0) => \x_internal[15]_i_5_n_0\
    );
\x_internal_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \x_internal_reg[19]_i_1_n_7\,
      Q => x(6),
      R => '0'
    );
\x_internal_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \x_internal_reg[19]_i_1_n_6\,
      Q => x(7),
      R => '0'
    );
\x_internal_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \x_internal_reg[19]_i_1_n_5\,
      Q => x(8),
      R => '0'
    );
\x_internal_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \x_internal_reg[19]_i_1_n_4\,
      Q => x(9),
      R => '0'
    );
\x_internal_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_internal_reg[15]_i_1_n_0\,
      CO(3) => \x_internal_reg[19]_i_1_n_0\,
      CO(2) => \x_internal_reg[19]_i_1_n_1\,
      CO(1) => \x_internal_reg[19]_i_1_n_2\,
      CO(0) => \x_internal_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \acumulators_reg[12]_1\(19 downto 16),
      O(3) => \x_internal_reg[19]_i_1_n_4\,
      O(2) => \x_internal_reg[19]_i_1_n_5\,
      O(1) => \x_internal_reg[19]_i_1_n_6\,
      O(0) => \x_internal_reg[19]_i_1_n_7\,
      S(3) => \x_internal[19]_i_2_n_0\,
      S(2) => \x_internal[19]_i_3_n_0\,
      S(1) => \x_internal[19]_i_4_n_0\,
      S(0) => \x_internal[19]_i_5_n_0\
    );
\x_internal_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \x_internal_reg[23]_i_1_n_7\,
      Q => x(10),
      R => '0'
    );
\x_internal_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \x_internal_reg[23]_i_1_n_6\,
      Q => x(11),
      R => '0'
    );
\x_internal_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \x_internal_reg[23]_i_1_n_5\,
      Q => x(12),
      R => '0'
    );
\x_internal_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \x_internal_reg[23]_i_1_n_4\,
      Q => x(13),
      R => '0'
    );
\x_internal_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_internal_reg[19]_i_1_n_0\,
      CO(3) => \x_internal_reg[23]_i_1_n_0\,
      CO(2) => \x_internal_reg[23]_i_1_n_1\,
      CO(1) => \x_internal_reg[23]_i_1_n_2\,
      CO(0) => \x_internal_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \acumulators_reg[12]_1\(23 downto 20),
      O(3) => \x_internal_reg[23]_i_1_n_4\,
      O(2) => \x_internal_reg[23]_i_1_n_5\,
      O(1) => \x_internal_reg[23]_i_1_n_6\,
      O(0) => \x_internal_reg[23]_i_1_n_7\,
      S(3) => \x_internal[23]_i_2_n_0\,
      S(2) => \x_internal[23]_i_3_n_0\,
      S(1) => \x_internal[23]_i_4_n_0\,
      S(0) => \x_internal[23]_i_5_n_0\
    );
\x_internal_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \x_internal_reg[27]_i_1_n_7\,
      Q => x(14),
      R => '0'
    );
\x_internal_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \x_internal_reg[27]_i_1_n_6\,
      Q => x(15),
      R => '0'
    );
\x_internal_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \x_internal_reg[27]_i_1_n_5\,
      Q => x(16),
      R => '0'
    );
\x_internal_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \x_internal_reg[27]_i_1_n_4\,
      Q => x(17),
      R => '0'
    );
\x_internal_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_internal_reg[23]_i_1_n_0\,
      CO(3) => \NLW_x_internal_reg[27]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \x_internal_reg[27]_i_1_n_1\,
      CO(1) => \x_internal_reg[27]_i_1_n_2\,
      CO(0) => \x_internal_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \acumulators_reg[12]_1\(26 downto 24),
      O(3) => \x_internal_reg[27]_i_1_n_4\,
      O(2) => \x_internal_reg[27]_i_1_n_5\,
      O(1) => \x_internal_reg[27]_i_1_n_6\,
      O(0) => \x_internal_reg[27]_i_1_n_7\,
      S(3) => \x_internal[27]_i_2_n_0\,
      S(2) => \x_internal[27]_i_3_n_0\,
      S(1) => \x_internal[27]_i_4_n_0\,
      S(0) => \x_internal[27]_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity elipse_accelerated_elipse_coprocessor_0_0_multiplier_rtl_0 is
  port (
    \shifts_reg[13][24]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[9][20]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[11][22]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[1][12]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[3][14]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[5][16]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[7][18]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[12][23]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[8][19]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[10][21]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[0][11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[2][13]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[4][15]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[6][17]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    y : out STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \shifts_reg[13][13]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \shifts_reg[13][24]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[8][19]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[9][20]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[10][21]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[11][22]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[0][11]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[1][12]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[2][13]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[3][14]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[4][15]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[5][16]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[6][17]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[7][18]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of elipse_accelerated_elipse_coprocessor_0_0_multiplier_rtl_0 : entity is "multiplier_rtl";
end elipse_accelerated_elipse_coprocessor_0_0_multiplier_rtl_0;

architecture STRUCTURE of elipse_accelerated_elipse_coprocessor_0_0_multiplier_rtl_0 is
  signal \acumulators[0][11]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[0][11]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[0][11]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[0][11]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[0][11]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[0][11]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[0][11]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[0][11]_i_9__0_n_0\ : STD_LOGIC;
  signal \acumulators[0][15]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[0][15]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[0][15]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[0][15]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[0][15]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[0][19]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[0][19]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[0][19]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[0][19]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[0][23]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[0][23]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[0][23]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[0][23]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[0][27]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[0][27]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[0][27]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[0][27]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[0][3]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[0][3]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[0][3]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[0][3]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[0][3]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[0][3]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[0][3]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[0][7]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[0][7]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[0][7]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[0][7]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[0][7]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[0][7]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[0][7]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[0][7]_i_9__0_n_0\ : STD_LOGIC;
  signal \acumulators[10][12]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators[10][13]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators[10][14]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators[10][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators[10][16]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators[10][17]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators[10][18]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators[10][19]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators[10][20]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators[10][21]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators[10][22]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators[10][23]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators[10][24]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators[10][25]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators[10][26]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators[10][27]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][11]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][11]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][11]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][11]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][11]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][11]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][11]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][11]_i_9__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][15]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][15]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][15]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][15]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][15]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][15]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][15]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][15]_i_9__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][19]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][19]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][19]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][19]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][19]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][19]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][19]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][19]_i_9__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][23]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][23]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][23]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][23]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][23]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][23]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][23]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][23]_i_9__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][27]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][27]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][27]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][27]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][27]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][27]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][27]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][3]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][3]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][3]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][3]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][3]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][3]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][3]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][3]_i_9__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][7]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][7]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][7]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][7]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][7]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][7]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][7]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[11][7]_i_9__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][11]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][11]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][11]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][11]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][11]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][11]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][11]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][11]_i_9__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][15]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][15]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][15]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][15]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][15]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][15]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][15]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][15]_i_9__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][19]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][19]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][19]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][19]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][19]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][19]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][19]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][19]_i_9__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][23]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][23]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][23]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][23]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][23]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][23]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][23]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][23]_i_9__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][27]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][27]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][27]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][27]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][27]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][27]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][27]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][3]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][3]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][3]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][3]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][3]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][3]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][3]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][3]_i_9__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][7]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][7]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][7]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][7]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][7]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][7]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][7]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[12][7]_i_9__0_n_0\ : STD_LOGIC;
  signal \acumulators[1][11]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[1][11]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[1][11]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[1][11]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[1][11]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[1][11]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[1][11]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[1][11]_i_9__0_n_0\ : STD_LOGIC;
  signal \acumulators[1][15]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[1][15]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[1][15]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[1][15]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[1][15]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[1][15]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[1][15]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[1][19]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[1][19]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[1][19]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[1][19]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[1][23]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[1][23]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[1][23]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[1][23]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[1][27]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[1][27]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[1][27]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[1][27]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[1][3]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[1][3]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[1][3]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[1][3]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[1][3]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[1][7]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[1][7]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[1][7]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[1][7]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[1][7]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[1][7]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[1][7]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[1][7]_i_9__0_n_0\ : STD_LOGIC;
  signal \acumulators[2][11]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[2][11]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[2][11]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[2][11]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[2][11]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[2][11]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[2][11]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[2][11]_i_9__0_n_0\ : STD_LOGIC;
  signal \acumulators[2][15]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[2][15]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[2][15]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[2][15]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[2][15]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[2][15]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[2][15]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[2][15]_i_9__0_n_0\ : STD_LOGIC;
  signal \acumulators[2][19]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[2][19]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[2][19]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[2][19]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[2][19]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[2][23]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[2][23]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[2][23]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[2][23]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[2][27]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[2][27]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[2][27]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[2][27]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[2][3]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[2][3]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[2][3]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[2][3]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[2][7]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[2][7]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[2][7]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[2][7]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[2][7]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[2][7]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[2][7]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[3][11]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[3][11]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[3][11]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[3][11]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[3][11]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[3][11]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[3][11]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[3][11]_i_9__0_n_0\ : STD_LOGIC;
  signal \acumulators[3][15]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[3][15]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[3][15]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[3][15]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[3][15]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[3][15]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[3][15]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[3][15]_i_9__0_n_0\ : STD_LOGIC;
  signal \acumulators[3][19]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[3][19]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[3][19]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[3][19]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[3][19]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[3][19]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[3][19]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[3][23]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[3][23]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[3][23]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[3][23]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[3][27]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[3][27]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[3][27]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[3][27]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[3][3]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[3][3]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[3][3]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[3][3]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[3][7]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[3][7]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[3][7]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[3][7]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[3][7]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[4][11]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[4][11]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[4][11]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[4][11]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[4][11]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[4][11]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[4][11]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[4][15]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[4][15]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[4][15]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[4][15]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[4][15]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[4][15]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[4][15]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[4][15]_i_9__0_n_0\ : STD_LOGIC;
  signal \acumulators[4][19]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[4][19]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[4][19]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[4][19]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[4][19]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[4][19]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[4][19]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[4][19]_i_9__0_n_0\ : STD_LOGIC;
  signal \acumulators[4][23]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[4][23]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[4][23]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[4][23]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[4][23]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[4][27]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[4][27]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[4][27]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[4][27]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[4][3]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[4][3]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[4][3]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[4][3]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[4][7]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[4][7]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[4][7]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[4][7]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[5][10]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators[5][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators[5][14]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[5][14]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[5][14]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[5][14]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[5][14]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[5][14]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[5][14]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[5][14]_i_9__0_n_0\ : STD_LOGIC;
  signal \acumulators[5][18]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[5][18]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[5][18]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[5][18]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[5][18]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[5][18]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[5][18]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[5][18]_i_9__0_n_0\ : STD_LOGIC;
  signal \acumulators[5][22]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[5][22]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[5][22]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[5][22]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[5][22]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[5][22]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[5][22]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[5][22]_i_9__0_n_0\ : STD_LOGIC;
  signal \acumulators[5][26]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[5][26]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[5][26]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[5][26]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[5][27]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[6][12]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators[6][13]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators[6][16]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[6][16]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[6][16]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[6][16]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[6][16]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[6][16]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[6][16]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[6][16]_i_9__0_n_0\ : STD_LOGIC;
  signal \acumulators[6][20]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[6][20]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[6][20]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[6][20]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[6][20]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[6][20]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[6][20]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[6][20]_i_9__0_n_0\ : STD_LOGIC;
  signal \acumulators[6][24]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[6][24]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[6][24]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[6][24]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[6][24]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[6][24]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[6][24]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[6][24]_i_9__0_n_0\ : STD_LOGIC;
  signal \acumulators[6][27]_i_2_n_0\ : STD_LOGIC;
  signal \acumulators[6][27]_i_3_n_0\ : STD_LOGIC;
  signal \acumulators[6][27]_i_4_n_0\ : STD_LOGIC;
  signal \acumulators[7][11]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][11]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][11]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][11]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][11]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][11]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][11]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][11]_i_9__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][15]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][15]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][15]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][15]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][15]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][15]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][15]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][15]_i_9__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][19]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][19]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][19]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][19]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][19]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][19]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][19]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][19]_i_9__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][23]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][23]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][23]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][23]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][23]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][23]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][23]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][23]_i_9__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][27]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][27]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][27]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][27]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][27]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][27]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][27]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][3]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][3]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][3]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][3]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][3]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][3]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][3]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][3]_i_9__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][7]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][7]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][7]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][7]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][7]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][7]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][7]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[7][7]_i_9__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][11]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][11]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][11]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][11]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][11]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][11]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][11]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][11]_i_9__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][15]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][15]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][15]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][15]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][15]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][15]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][15]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][15]_i_9__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][19]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][19]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][19]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][19]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][19]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][19]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][19]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][19]_i_9__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][23]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][23]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][23]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][23]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][23]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][23]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][23]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][23]_i_9__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][27]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][27]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][27]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][27]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][27]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][27]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][27]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][3]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][3]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][3]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][3]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][3]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][3]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][3]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][3]_i_9__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][7]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][7]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][7]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][7]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][7]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][7]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][7]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[8][7]_i_9__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][11]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][11]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][11]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][11]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][11]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][11]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][15]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][15]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][15]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][15]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][15]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][15]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][15]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][15]_i_9__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][19]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][19]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][19]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][19]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][19]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][19]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][19]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][19]_i_9__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][23]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][23]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][23]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][23]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][23]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][23]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][23]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][23]_i_9__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][27]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][27]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][27]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][27]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][27]_i_6__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][27]_i_7__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][27]_i_8__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][3]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][3]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][3]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][3]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][7]_i_2__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][7]_i_3__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][7]_i_4__0_n_0\ : STD_LOGIC;
  signal \acumulators[9][7]_i_5__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[0][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[0][11]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[0][11]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[0][11]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[0][11]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[0][11]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[0][11]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[0][11]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[0][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[0][15]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[0][15]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[0][15]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[0][15]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[0][15]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[0][15]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[0][15]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[0][19]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[0][19]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[0][19]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[0][19]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[0][19]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[0][19]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[0][19]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[0][19]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[0][23]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[0][23]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[0][23]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[0][23]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[0][23]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[0][23]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[0][23]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[0][23]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[0][27]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[0][27]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[0][27]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[0][27]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[0][27]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[0][27]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[0][27]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[0][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[0][3]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[0][3]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[0][3]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[0][3]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[0][3]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[0][3]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[0][3]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[0][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[0][7]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[0][7]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[0][7]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[0][7]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[0][7]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[0][7]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[0][7]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[11][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[11][11]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[11][11]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[11][11]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[11][11]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[11][11]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[11][11]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[11][11]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[11][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[11][15]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[11][15]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[11][15]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[11][15]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[11][15]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[11][15]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[11][15]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[11][19]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[11][19]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[11][19]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[11][19]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[11][19]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[11][19]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[11][19]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[11][19]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[11][23]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[11][23]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[11][23]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[11][23]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[11][23]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[11][23]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[11][23]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[11][23]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[11][27]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[11][27]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[11][27]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[11][27]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[11][27]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[11][27]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[11][27]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[11][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[11][3]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[11][3]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[11][3]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[11][3]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[11][3]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[11][3]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[11][3]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[11][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[11][7]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[11][7]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[11][7]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[11][7]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[11][7]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[11][7]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[11][7]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[12][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[12][11]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[12][11]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[12][11]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[12][11]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[12][11]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[12][11]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[12][11]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[12][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[12][15]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[12][15]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[12][15]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[12][15]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[12][15]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[12][15]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[12][15]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[12][19]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[12][19]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[12][19]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[12][19]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[12][19]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[12][19]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[12][19]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[12][19]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[12][23]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[12][23]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[12][23]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[12][23]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[12][23]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[12][23]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[12][23]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[12][23]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[12][27]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[12][27]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[12][27]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[12][27]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[12][27]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[12][27]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[12][27]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[12][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[12][3]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[12][3]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[12][3]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[12][3]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[12][3]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[12][3]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[12][3]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[12][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[12][7]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[12][7]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[12][7]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[12][7]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[12][7]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[12][7]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[12][7]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[12]_3\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \acumulators_reg[1][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[1][11]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[1][11]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[1][11]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[1][11]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[1][11]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[1][11]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[1][11]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[1][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[1][15]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[1][15]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[1][15]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[1][15]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[1][15]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[1][15]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[1][15]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[1][19]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[1][19]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[1][19]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[1][19]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[1][19]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[1][19]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[1][19]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[1][19]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[1][23]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[1][23]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[1][23]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[1][23]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[1][23]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[1][23]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[1][23]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[1][23]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[1][27]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[1][27]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[1][27]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[1][27]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[1][27]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[1][27]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[1][27]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[1][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[1][3]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[1][3]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[1][3]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[1][3]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[1][3]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[1][3]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[1][3]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[1][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[1][7]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[1][7]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[1][7]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[1][7]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[1][7]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[1][7]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[1][7]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[2][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[2][11]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[2][11]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[2][11]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[2][11]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[2][11]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[2][11]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[2][11]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[2][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[2][15]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[2][15]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[2][15]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[2][15]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[2][15]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[2][15]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[2][15]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[2][19]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[2][19]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[2][19]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[2][19]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[2][19]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[2][19]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[2][19]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[2][19]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[2][23]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[2][23]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[2][23]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[2][23]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[2][23]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[2][23]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[2][23]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[2][23]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[2][27]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[2][27]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[2][27]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[2][27]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[2][27]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[2][27]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[2][27]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[2][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[2][3]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[2][3]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[2][3]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[2][3]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[2][3]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[2][3]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[2][3]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[2][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[2][7]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[2][7]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[2][7]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[2][7]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[2][7]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[2][7]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[2][7]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[3][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[3][11]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[3][11]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[3][11]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[3][11]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[3][11]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[3][11]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[3][11]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[3][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[3][15]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[3][15]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[3][15]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[3][15]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[3][15]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[3][15]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[3][15]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[3][19]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[3][19]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[3][19]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[3][19]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[3][19]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[3][19]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[3][19]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[3][19]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[3][23]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[3][23]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[3][23]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[3][23]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[3][23]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[3][23]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[3][23]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[3][23]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[3][27]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[3][27]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[3][27]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[3][27]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[3][27]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[3][27]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[3][27]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[3][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[3][3]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[3][3]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[3][3]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[3][3]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[3][3]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[3][3]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[3][3]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[3][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[3][7]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[3][7]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[3][7]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[3][7]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[3][7]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[3][7]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[3][7]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[4][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[4][11]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[4][11]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[4][11]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[4][11]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[4][11]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[4][11]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[4][11]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[4][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[4][15]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[4][15]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[4][15]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[4][15]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[4][15]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[4][15]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[4][15]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[4][19]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[4][19]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[4][19]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[4][19]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[4][19]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[4][19]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[4][19]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[4][19]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[4][23]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[4][23]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[4][23]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[4][23]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[4][23]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[4][23]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[4][23]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[4][23]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[4][27]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[4][27]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[4][27]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[4][27]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[4][27]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[4][27]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[4][27]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[4][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[4][3]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[4][3]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[4][3]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[4][3]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[4][3]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[4][3]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[4][3]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[4][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[4][7]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[4][7]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[4][7]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[4][7]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[4][7]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[4][7]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[4][7]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[5][14]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[5][14]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[5][14]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[5][14]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[5][14]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[5][14]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[5][14]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[5][18]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[5][18]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[5][18]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[5][18]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[5][18]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[5][18]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[5][18]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[5][18]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[5][22]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[5][22]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[5][22]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[5][22]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[5][22]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[5][22]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[5][22]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[5][22]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[5][26]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[5][26]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[5][26]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[5][26]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[5][26]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[5][26]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[5][26]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[5][26]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[5][27]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[6][16]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[6][16]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[6][16]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[6][16]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[6][16]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[6][16]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[6][16]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[6][20]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[6][20]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[6][20]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[6][20]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[6][20]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[6][20]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[6][20]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[6][20]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[6][24]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[6][24]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[6][24]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[6][24]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[6][24]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[6][24]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[6][24]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[6][24]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[6][27]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[6][27]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[6][27]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[6][27]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[6][27]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[6]_2\ : STD_LOGIC_VECTOR ( 27 downto 12 );
  signal \acumulators_reg[7][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[7][11]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[7][11]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[7][11]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[7][11]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[7][11]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[7][11]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[7][11]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[7][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[7][15]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[7][15]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[7][15]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[7][15]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[7][15]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[7][15]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[7][15]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[7][19]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[7][19]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[7][19]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[7][19]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[7][19]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[7][19]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[7][19]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[7][19]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[7][23]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[7][23]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[7][23]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[7][23]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[7][23]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[7][23]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[7][23]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[7][23]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[7][27]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[7][27]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[7][27]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[7][27]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[7][27]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[7][27]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[7][27]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[7][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[7][3]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[7][3]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[7][3]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[7][3]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[7][3]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[7][3]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[7][3]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[7][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[7][7]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[7][7]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[7][7]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[7][7]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[7][7]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[7][7]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[7][7]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[8][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[8][11]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[8][11]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[8][11]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[8][11]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[8][11]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[8][11]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[8][11]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[8][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[8][15]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[8][15]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[8][15]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[8][15]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[8][15]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[8][15]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[8][15]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[8][19]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[8][19]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[8][19]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[8][19]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[8][19]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[8][19]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[8][19]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[8][19]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[8][23]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[8][23]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[8][23]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[8][23]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[8][23]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[8][23]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[8][23]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[8][23]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[8][27]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[8][27]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[8][27]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[8][27]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[8][27]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[8][27]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[8][27]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[8][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[8][3]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[8][3]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[8][3]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[8][3]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[8][3]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[8][3]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[8][3]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[8][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[8][7]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[8][7]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[8][7]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[8][7]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[8][7]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[8][7]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[8][7]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[9][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[9][11]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[9][11]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[9][11]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[9][11]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[9][11]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[9][11]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[9][11]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[9][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[9][15]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[9][15]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[9][15]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[9][15]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[9][15]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[9][15]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[9][15]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[9][19]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[9][19]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[9][19]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[9][19]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[9][19]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[9][19]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[9][19]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[9][19]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[9][23]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[9][23]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[9][23]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[9][23]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[9][23]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[9][23]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[9][23]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[9][23]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[9][27]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[9][27]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[9][27]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[9][27]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[9][27]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[9][27]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[9][27]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[9][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[9][3]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[9][3]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[9][3]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[9][3]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[9][3]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[9][3]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[9][3]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg[9][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \acumulators_reg[9][7]_i_1__0_n_1\ : STD_LOGIC;
  signal \acumulators_reg[9][7]_i_1__0_n_2\ : STD_LOGIC;
  signal \acumulators_reg[9][7]_i_1__0_n_3\ : STD_LOGIC;
  signal \acumulators_reg[9][7]_i_1__0_n_4\ : STD_LOGIC;
  signal \acumulators_reg[9][7]_i_1__0_n_5\ : STD_LOGIC;
  signal \acumulators_reg[9][7]_i_1__0_n_6\ : STD_LOGIC;
  signal \acumulators_reg[9][7]_i_1__0_n_7\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[10][12]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[10][13]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[10][14]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[10][15]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[10][16]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[10][17]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[10][18]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[10][19]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[10][20]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[10][21]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[10][22]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[10][23]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[10][24]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[10][25]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[10][26]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[10][27]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][0]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][10]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][11]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][12]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][13]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][14]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][15]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][16]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][17]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][18]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][19]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][1]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][20]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][21]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][22]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][23]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][24]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][25]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][26]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][27]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][2]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][3]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][4]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][5]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][6]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][7]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][8]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[11][9]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][25]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][26]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][27]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][10]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][11]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][12]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][13]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][14]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][15]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][16]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][17]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][18]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][19]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][20]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][21]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][22]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][23]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][24]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][25]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][26]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][27]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][8]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[2][9]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][10]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][11]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][12]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][13]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][14]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][15]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][16]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][17]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][18]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][19]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][20]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][21]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][22]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][23]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][24]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][25]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][26]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][27]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][8]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[3][9]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][0]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][10]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][11]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][12]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][13]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][14]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][15]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][16]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][17]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][18]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][19]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][20]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][21]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][22]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][23]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][24]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][25]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][26]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][27]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][2]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][3]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][4]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][5]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][6]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][7]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][8]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[4][9]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[5][10]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[5][11]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[5][12]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[5][13]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[5][14]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[5][15]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[5][16]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[5][17]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[5][18]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[5][19]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[5][20]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[5][21]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[5][22]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[5][23]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[5][24]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[5][25]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[5][26]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[5][27]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][0]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][10]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][11]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][12]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][13]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][14]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][15]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][16]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][17]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][18]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][19]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][1]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][20]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][21]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][22]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][23]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][24]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][25]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][26]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][27]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][2]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][3]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][4]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][5]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][6]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][7]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][8]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[7][9]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][0]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][10]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][11]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][12]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][13]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][14]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][15]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][16]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][17]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][18]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][19]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][1]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][20]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][21]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][22]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][23]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][24]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][25]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][26]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][27]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][2]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][3]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][4]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][5]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][6]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][7]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][8]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[8][9]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][0]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][10]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][11]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][12]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][13]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][14]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][15]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][16]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][17]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][18]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][19]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][1]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][20]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][21]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][22]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][23]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][24]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][25]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][26]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][27]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][2]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][3]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][4]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][5]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][6]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][7]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][8]\ : STD_LOGIC;
  signal \acumulators_reg_n_0_[9][9]\ : STD_LOGIC;
  signal \shifts[11][22]_i_1__0_n_0\ : STD_LOGIC;
  signal \shifts[12][23]_i_1__0_n_0\ : STD_LOGIC;
  signal \shifts[13][24]_i_1__0_n_0\ : STD_LOGIC;
  signal \^shifts_reg[0][11]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^shifts_reg[10][21]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^shifts_reg[11][22]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^shifts_reg[12][23]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^shifts_reg[13][24]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^shifts_reg[1][12]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^shifts_reg[2][13]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^shifts_reg[3][14]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^shifts_reg[4][15]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^shifts_reg[5][16]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^shifts_reg[6][17]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^shifts_reg[7][18]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^shifts_reg[8][19]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^shifts_reg[9][20]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \x_internal[11]_i_10__0_n_0\ : STD_LOGIC;
  signal \x_internal[11]_i_11__0_n_0\ : STD_LOGIC;
  signal \x_internal[11]_i_12__0_n_0\ : STD_LOGIC;
  signal \x_internal[11]_i_13__0_n_0\ : STD_LOGIC;
  signal \x_internal[11]_i_14__0_n_0\ : STD_LOGIC;
  signal \x_internal[11]_i_15__0_n_0\ : STD_LOGIC;
  signal \x_internal[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \x_internal[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \x_internal[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \x_internal[11]_i_6__0_n_0\ : STD_LOGIC;
  signal \x_internal[11]_i_8__0_n_0\ : STD_LOGIC;
  signal \x_internal[11]_i_9__0_n_0\ : STD_LOGIC;
  signal \x_internal[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \x_internal[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \x_internal[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \x_internal[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \x_internal[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \x_internal[19]_i_3__0_n_0\ : STD_LOGIC;
  signal \x_internal[19]_i_4__0_n_0\ : STD_LOGIC;
  signal \x_internal[19]_i_5__0_n_0\ : STD_LOGIC;
  signal \x_internal[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \x_internal[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \x_internal[23]_i_4__0_n_0\ : STD_LOGIC;
  signal \x_internal[23]_i_5__0_n_0\ : STD_LOGIC;
  signal \x_internal[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \x_internal[27]_i_3__0_n_0\ : STD_LOGIC;
  signal \x_internal[27]_i_4__0_n_0\ : STD_LOGIC;
  signal \x_internal[27]_i_5__0_n_0\ : STD_LOGIC;
  signal \x_internal_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \x_internal_reg[11]_i_1__0_n_1\ : STD_LOGIC;
  signal \x_internal_reg[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \x_internal_reg[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \x_internal_reg[11]_i_1__0_n_4\ : STD_LOGIC;
  signal \x_internal_reg[11]_i_1__0_n_5\ : STD_LOGIC;
  signal \x_internal_reg[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \x_internal_reg[11]_i_2__0_n_1\ : STD_LOGIC;
  signal \x_internal_reg[11]_i_2__0_n_2\ : STD_LOGIC;
  signal \x_internal_reg[11]_i_2__0_n_3\ : STD_LOGIC;
  signal \x_internal_reg[11]_i_7__0_n_0\ : STD_LOGIC;
  signal \x_internal_reg[11]_i_7__0_n_1\ : STD_LOGIC;
  signal \x_internal_reg[11]_i_7__0_n_2\ : STD_LOGIC;
  signal \x_internal_reg[11]_i_7__0_n_3\ : STD_LOGIC;
  signal \x_internal_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \x_internal_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \x_internal_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \x_internal_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \x_internal_reg[15]_i_1__0_n_4\ : STD_LOGIC;
  signal \x_internal_reg[15]_i_1__0_n_5\ : STD_LOGIC;
  signal \x_internal_reg[15]_i_1__0_n_6\ : STD_LOGIC;
  signal \x_internal_reg[15]_i_1__0_n_7\ : STD_LOGIC;
  signal \x_internal_reg[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \x_internal_reg[19]_i_1__0_n_1\ : STD_LOGIC;
  signal \x_internal_reg[19]_i_1__0_n_2\ : STD_LOGIC;
  signal \x_internal_reg[19]_i_1__0_n_3\ : STD_LOGIC;
  signal \x_internal_reg[19]_i_1__0_n_4\ : STD_LOGIC;
  signal \x_internal_reg[19]_i_1__0_n_5\ : STD_LOGIC;
  signal \x_internal_reg[19]_i_1__0_n_6\ : STD_LOGIC;
  signal \x_internal_reg[19]_i_1__0_n_7\ : STD_LOGIC;
  signal \x_internal_reg[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \x_internal_reg[23]_i_1__0_n_1\ : STD_LOGIC;
  signal \x_internal_reg[23]_i_1__0_n_2\ : STD_LOGIC;
  signal \x_internal_reg[23]_i_1__0_n_3\ : STD_LOGIC;
  signal \x_internal_reg[23]_i_1__0_n_4\ : STD_LOGIC;
  signal \x_internal_reg[23]_i_1__0_n_5\ : STD_LOGIC;
  signal \x_internal_reg[23]_i_1__0_n_6\ : STD_LOGIC;
  signal \x_internal_reg[23]_i_1__0_n_7\ : STD_LOGIC;
  signal \x_internal_reg[27]_i_1__0_n_1\ : STD_LOGIC;
  signal \x_internal_reg[27]_i_1__0_n_2\ : STD_LOGIC;
  signal \x_internal_reg[27]_i_1__0_n_3\ : STD_LOGIC;
  signal \x_internal_reg[27]_i_1__0_n_4\ : STD_LOGIC;
  signal \x_internal_reg[27]_i_1__0_n_5\ : STD_LOGIC;
  signal \x_internal_reg[27]_i_1__0_n_6\ : STD_LOGIC;
  signal \x_internal_reg[27]_i_1__0_n_7\ : STD_LOGIC;
  signal \NLW_acumulators_reg[0][27]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_acumulators_reg[11][27]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_acumulators_reg[12][27]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_acumulators_reg[1][27]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_acumulators_reg[2][27]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_acumulators_reg[3][27]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_acumulators_reg[4][27]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_acumulators_reg[5][14]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_acumulators_reg[5][27]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_acumulators_reg[5][27]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_acumulators_reg[6][16]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_acumulators_reg[6][27]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_acumulators_reg[6][27]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_acumulators_reg[7][27]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_acumulators_reg[8][27]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_acumulators_reg[9][27]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_x_internal_reg[11]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_x_internal_reg[11]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_internal_reg[11]_i_7__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_internal_reg[27]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acumulators[10][12]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \acumulators[6][12]_i_1__0\ : label is "soft_lutpair34";
begin
  \shifts_reg[0][11]_0\(11 downto 0) <= \^shifts_reg[0][11]_0\(11 downto 0);
  \shifts_reg[10][21]_0\(11 downto 0) <= \^shifts_reg[10][21]_0\(11 downto 0);
  \shifts_reg[11][22]_0\(11 downto 0) <= \^shifts_reg[11][22]_0\(11 downto 0);
  \shifts_reg[12][23]_0\(11 downto 0) <= \^shifts_reg[12][23]_0\(11 downto 0);
  \shifts_reg[13][24]_0\(11 downto 0) <= \^shifts_reg[13][24]_0\(11 downto 0);
  \shifts_reg[1][12]_0\(11 downto 0) <= \^shifts_reg[1][12]_0\(11 downto 0);
  \shifts_reg[2][13]_0\(11 downto 0) <= \^shifts_reg[2][13]_0\(11 downto 0);
  \shifts_reg[3][14]_0\(11 downto 0) <= \^shifts_reg[3][14]_0\(11 downto 0);
  \shifts_reg[4][15]_0\(11 downto 0) <= \^shifts_reg[4][15]_0\(11 downto 0);
  \shifts_reg[5][16]_0\(11 downto 0) <= \^shifts_reg[5][16]_0\(11 downto 0);
  \shifts_reg[6][17]_0\(11 downto 0) <= \^shifts_reg[6][17]_0\(11 downto 0);
  \shifts_reg[7][18]_0\(11 downto 0) <= \^shifts_reg[7][18]_0\(11 downto 0);
  \shifts_reg[8][19]_0\(11 downto 0) <= \^shifts_reg[8][19]_0\(11 downto 0);
  \shifts_reg[9][20]_0\(11 downto 0) <= \^shifts_reg[9][20]_0\(11 downto 0);
\acumulators[0][11]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(10),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][11]_i_2__0_n_0\
    );
\acumulators[0][11]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(9),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][11]_i_3__0_n_0\
    );
\acumulators[0][11]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(8),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][11]_i_4__0_n_0\
    );
\acumulators[0][11]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(7),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][11]_i_5__0_n_0\
    );
\acumulators[0][11]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(10),
      I1 => \acumulators_reg_n_0_[0][11]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[0][11]_0\(11),
      O => \acumulators[0][11]_i_6__0_n_0\
    );
\acumulators[0][11]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(9),
      I1 => \acumulators_reg_n_0_[0][10]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[0][11]_0\(10),
      O => \acumulators[0][11]_i_7__0_n_0\
    );
\acumulators[0][11]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(8),
      I1 => \acumulators_reg_n_0_[0][9]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[0][11]_0\(9),
      O => \acumulators[0][11]_i_8__0_n_0\
    );
\acumulators[0][11]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(7),
      I1 => \acumulators_reg_n_0_[0][8]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[0][11]_0\(8),
      O => \acumulators[0][11]_i_9__0_n_0\
    );
\acumulators[0][15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(11),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][15]_i_2__0_n_0\
    );
\acumulators[0][15]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[0][15]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][15]_i_3__0_n_0\
    );
\acumulators[0][15]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[0][14]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][15]_i_4__0_n_0\
    );
\acumulators[0][15]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[0][13]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][15]_i_5__0_n_0\
    );
\acumulators[0][15]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(11),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[0][12]\,
      O => \acumulators[0][15]_i_6__0_n_0\
    );
\acumulators[0][19]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[0][19]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][19]_i_2__0_n_0\
    );
\acumulators[0][19]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[0][18]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][19]_i_3__0_n_0\
    );
\acumulators[0][19]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[0][17]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][19]_i_4__0_n_0\
    );
\acumulators[0][19]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[0][16]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][19]_i_5__0_n_0\
    );
\acumulators[0][23]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[0][23]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][23]_i_2__0_n_0\
    );
\acumulators[0][23]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[0][22]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][23]_i_3__0_n_0\
    );
\acumulators[0][23]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[0][21]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][23]_i_4__0_n_0\
    );
\acumulators[0][23]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[0][20]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][23]_i_5__0_n_0\
    );
\acumulators[0][27]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[0][27]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][27]_i_2__0_n_0\
    );
\acumulators[0][27]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[0][26]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][27]_i_3__0_n_0\
    );
\acumulators[0][27]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[0][25]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][27]_i_4__0_n_0\
    );
\acumulators[0][27]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[0][24]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][27]_i_5__0_n_0\
    );
\acumulators[0][3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(2),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][3]_i_2__0_n_0\
    );
\acumulators[0][3]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(1),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][3]_i_3__0_n_0\
    );
\acumulators[0][3]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(0),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][3]_i_4__0_n_0\
    );
\acumulators[0][3]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(2),
      I1 => \acumulators_reg_n_0_[0][3]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[0][11]_0\(3),
      O => \acumulators[0][3]_i_5__0_n_0\
    );
\acumulators[0][3]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(1),
      I1 => \acumulators_reg_n_0_[0][2]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[0][11]_0\(2),
      O => \acumulators[0][3]_i_6__0_n_0\
    );
\acumulators[0][3]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(0),
      I1 => \acumulators_reg_n_0_[0][1]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[0][11]_0\(1),
      O => \acumulators[0][3]_i_7__0_n_0\
    );
\acumulators[0][3]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \^shifts_reg[0][11]_0\(0),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[0][0]\,
      O => \acumulators[0][3]_i_8__0_n_0\
    );
\acumulators[0][7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(6),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][7]_i_2__0_n_0\
    );
\acumulators[0][7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(5),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][7]_i_3__0_n_0\
    );
\acumulators[0][7]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(4),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][7]_i_4__0_n_0\
    );
\acumulators[0][7]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(3),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[0][7]_i_5__0_n_0\
    );
\acumulators[0][7]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(6),
      I1 => \acumulators_reg_n_0_[0][7]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[0][11]_0\(7),
      O => \acumulators[0][7]_i_6__0_n_0\
    );
\acumulators[0][7]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(5),
      I1 => \acumulators_reg_n_0_[0][6]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[0][11]_0\(6),
      O => \acumulators[0][7]_i_7__0_n_0\
    );
\acumulators[0][7]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(4),
      I1 => \acumulators_reg_n_0_[0][5]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[0][11]_0\(5),
      O => \acumulators[0][7]_i_8__0_n_0\
    );
\acumulators[0][7]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[1][12]_0\(3),
      I1 => \acumulators_reg_n_0_[0][4]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[0][11]_0\(4),
      O => \acumulators[0][7]_i_9__0_n_0\
    );
\acumulators[10][12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \acumulators_reg[6]_2\(12),
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg_n_0_[10][12]\,
      I3 => Q(0),
      O => \acumulators[10][12]_i_1__0_n_0\
    );
\acumulators[10][13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \acumulators_reg[6]_2\(13),
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg_n_0_[10][13]\,
      I3 => Q(0),
      O => \acumulators[10][13]_i_1__0_n_0\
    );
\acumulators[10][14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \acumulators_reg[6]_2\(14),
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg_n_0_[10][14]\,
      I3 => Q(0),
      O => \acumulators[10][14]_i_1__0_n_0\
    );
\acumulators[10][15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \acumulators_reg[6]_2\(15),
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg_n_0_[10][15]\,
      I3 => Q(0),
      O => \acumulators[10][15]_i_1__0_n_0\
    );
\acumulators[10][16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \acumulators_reg[6]_2\(16),
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg_n_0_[10][16]\,
      I3 => Q(0),
      O => \acumulators[10][16]_i_1__0_n_0\
    );
\acumulators[10][17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \acumulators_reg[6]_2\(17),
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg_n_0_[10][17]\,
      I3 => Q(0),
      O => \acumulators[10][17]_i_1__0_n_0\
    );
\acumulators[10][18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \acumulators_reg[6]_2\(18),
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg_n_0_[10][18]\,
      I3 => Q(0),
      O => \acumulators[10][18]_i_1__0_n_0\
    );
\acumulators[10][19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \acumulators_reg[6]_2\(19),
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg_n_0_[10][19]\,
      I3 => Q(0),
      O => \acumulators[10][19]_i_1__0_n_0\
    );
\acumulators[10][20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \acumulators_reg[6]_2\(20),
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg_n_0_[10][20]\,
      I3 => Q(0),
      O => \acumulators[10][20]_i_1__0_n_0\
    );
\acumulators[10][21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \acumulators_reg[6]_2\(21),
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg_n_0_[10][21]\,
      I3 => Q(0),
      O => \acumulators[10][21]_i_1__0_n_0\
    );
\acumulators[10][22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \acumulators_reg[6]_2\(22),
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg_n_0_[10][22]\,
      I3 => Q(0),
      O => \acumulators[10][22]_i_1__0_n_0\
    );
\acumulators[10][23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \acumulators_reg[6]_2\(23),
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg_n_0_[10][23]\,
      I3 => Q(0),
      O => \acumulators[10][23]_i_1__0_n_0\
    );
\acumulators[10][24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \acumulators_reg[6]_2\(24),
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg_n_0_[10][24]\,
      I3 => Q(0),
      O => \acumulators[10][24]_i_1__0_n_0\
    );
\acumulators[10][25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \acumulators_reg[6]_2\(25),
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg_n_0_[10][25]\,
      I3 => Q(0),
      O => \acumulators[10][25]_i_1__0_n_0\
    );
\acumulators[10][26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \acumulators_reg[6]_2\(26),
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg_n_0_[10][26]\,
      I3 => Q(0),
      O => \acumulators[10][26]_i_1__0_n_0\
    );
\acumulators[10][27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \acumulators_reg[6]_2\(27),
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg_n_0_[10][27]\,
      I3 => Q(0),
      O => \acumulators[10][27]_i_1__0_n_0\
    );
\acumulators[11][11]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][11]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][11]_i_2__0_n_0\
    );
\acumulators[11][11]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][10]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][11]_i_3__0_n_0\
    );
\acumulators[11][11]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][9]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][11]_i_4__0_n_0\
    );
\acumulators[11][11]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][8]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][11]_i_5__0_n_0\
    );
\acumulators[11][11]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][11]\,
      I1 => \acumulators_reg_n_0_[11][11]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][11]\,
      O => \acumulators[11][11]_i_6__0_n_0\
    );
\acumulators[11][11]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][10]\,
      I1 => \acumulators_reg_n_0_[11][10]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][10]\,
      O => \acumulators[11][11]_i_7__0_n_0\
    );
\acumulators[11][11]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][9]\,
      I1 => \acumulators_reg_n_0_[11][9]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][9]\,
      O => \acumulators[11][11]_i_8__0_n_0\
    );
\acumulators[11][11]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][8]\,
      I1 => \acumulators_reg_n_0_[11][8]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][8]\,
      O => \acumulators[11][11]_i_9__0_n_0\
    );
\acumulators[11][15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][15]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][15]_i_2__0_n_0\
    );
\acumulators[11][15]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][14]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][15]_i_3__0_n_0\
    );
\acumulators[11][15]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][13]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][15]_i_4__0_n_0\
    );
\acumulators[11][15]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][12]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][15]_i_5__0_n_0\
    );
\acumulators[11][15]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][15]\,
      I1 => \acumulators_reg_n_0_[11][15]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][15]\,
      O => \acumulators[11][15]_i_6__0_n_0\
    );
\acumulators[11][15]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][14]\,
      I1 => \acumulators_reg_n_0_[11][14]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][14]\,
      O => \acumulators[11][15]_i_7__0_n_0\
    );
\acumulators[11][15]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][13]\,
      I1 => \acumulators_reg_n_0_[11][13]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][13]\,
      O => \acumulators[11][15]_i_8__0_n_0\
    );
\acumulators[11][15]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][12]\,
      I1 => \acumulators_reg_n_0_[11][12]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][12]\,
      O => \acumulators[11][15]_i_9__0_n_0\
    );
\acumulators[11][19]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][19]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][19]_i_2__0_n_0\
    );
\acumulators[11][19]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][18]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][19]_i_3__0_n_0\
    );
\acumulators[11][19]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][17]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][19]_i_4__0_n_0\
    );
\acumulators[11][19]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][16]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][19]_i_5__0_n_0\
    );
\acumulators[11][19]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][19]\,
      I1 => \acumulators_reg_n_0_[11][19]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][19]\,
      O => \acumulators[11][19]_i_6__0_n_0\
    );
\acumulators[11][19]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][18]\,
      I1 => \acumulators_reg_n_0_[11][18]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][18]\,
      O => \acumulators[11][19]_i_7__0_n_0\
    );
\acumulators[11][19]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][17]\,
      I1 => \acumulators_reg_n_0_[11][17]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][17]\,
      O => \acumulators[11][19]_i_8__0_n_0\
    );
\acumulators[11][19]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][16]\,
      I1 => \acumulators_reg_n_0_[11][16]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][16]\,
      O => \acumulators[11][19]_i_9__0_n_0\
    );
\acumulators[11][23]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][23]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][23]_i_2__0_n_0\
    );
\acumulators[11][23]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][22]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][23]_i_3__0_n_0\
    );
\acumulators[11][23]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][21]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][23]_i_4__0_n_0\
    );
\acumulators[11][23]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][20]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][23]_i_5__0_n_0\
    );
\acumulators[11][23]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][23]\,
      I1 => \acumulators_reg_n_0_[11][23]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][23]\,
      O => \acumulators[11][23]_i_6__0_n_0\
    );
\acumulators[11][23]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][22]\,
      I1 => \acumulators_reg_n_0_[11][22]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][22]\,
      O => \acumulators[11][23]_i_7__0_n_0\
    );
\acumulators[11][23]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][21]\,
      I1 => \acumulators_reg_n_0_[11][21]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][21]\,
      O => \acumulators[11][23]_i_8__0_n_0\
    );
\acumulators[11][23]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][20]\,
      I1 => \acumulators_reg_n_0_[11][20]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][20]\,
      O => \acumulators[11][23]_i_9__0_n_0\
    );
\acumulators[11][27]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][26]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][27]_i_2__0_n_0\
    );
\acumulators[11][27]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][25]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][27]_i_3__0_n_0\
    );
\acumulators[11][27]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][24]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][27]_i_4__0_n_0\
    );
\acumulators[11][27]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][27]\,
      I1 => \acumulators_reg_n_0_[11][27]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][27]\,
      O => \acumulators[11][27]_i_5__0_n_0\
    );
\acumulators[11][27]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][26]\,
      I1 => \acumulators_reg_n_0_[11][26]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][26]\,
      O => \acumulators[11][27]_i_6__0_n_0\
    );
\acumulators[11][27]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][25]\,
      I1 => \acumulators_reg_n_0_[11][25]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][25]\,
      O => \acumulators[11][27]_i_7__0_n_0\
    );
\acumulators[11][27]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][24]\,
      I1 => \acumulators_reg_n_0_[11][24]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][24]\,
      O => \acumulators[11][27]_i_8__0_n_0\
    );
\acumulators[11][3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][3]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][3]_i_2__0_n_0\
    );
\acumulators[11][3]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][2]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][3]_i_3__0_n_0\
    );
\acumulators[11][3]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][1]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][3]_i_4__0_n_0\
    );
\acumulators[11][3]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][0]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][3]_i_5__0_n_0\
    );
\acumulators[11][3]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][3]\,
      I1 => \acumulators_reg_n_0_[11][3]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][3]\,
      O => \acumulators[11][3]_i_6__0_n_0\
    );
\acumulators[11][3]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][2]\,
      I1 => \acumulators_reg_n_0_[11][2]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][2]\,
      O => \acumulators[11][3]_i_7__0_n_0\
    );
\acumulators[11][3]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][1]\,
      I1 => \acumulators_reg_n_0_[11][1]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][1]\,
      O => \acumulators[11][3]_i_8__0_n_0\
    );
\acumulators[11][3]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][0]\,
      I1 => \acumulators_reg_n_0_[11][0]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][0]\,
      O => \acumulators[11][3]_i_9__0_n_0\
    );
\acumulators[11][7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][7]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][7]_i_2__0_n_0\
    );
\acumulators[11][7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][6]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][7]_i_3__0_n_0\
    );
\acumulators[11][7]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][5]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][7]_i_4__0_n_0\
    );
\acumulators[11][7]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][4]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[11][7]_i_5__0_n_0\
    );
\acumulators[11][7]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][7]\,
      I1 => \acumulators_reg_n_0_[11][7]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][7]\,
      O => \acumulators[11][7]_i_6__0_n_0\
    );
\acumulators[11][7]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][6]\,
      I1 => \acumulators_reg_n_0_[11][6]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][6]\,
      O => \acumulators[11][7]_i_7__0_n_0\
    );
\acumulators[11][7]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][5]\,
      I1 => \acumulators_reg_n_0_[11][5]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][5]\,
      O => \acumulators[11][7]_i_8__0_n_0\
    );
\acumulators[11][7]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[8][4]\,
      I1 => \acumulators_reg_n_0_[11][4]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[7][4]\,
      O => \acumulators[11][7]_i_9__0_n_0\
    );
\acumulators[12][11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][11]\,
      O => \acumulators[12][11]_i_2__0_n_0\
    );
\acumulators[12][11]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][10]\,
      O => \acumulators[12][11]_i_3__0_n_0\
    );
\acumulators[12][11]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][9]\,
      O => \acumulators[12][11]_i_4__0_n_0\
    );
\acumulators[12][11]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][8]\,
      O => \acumulators[12][11]_i_5__0_n_0\
    );
\acumulators[12][11]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][11]\,
      O => \acumulators[12][11]_i_6__0_n_0\
    );
\acumulators[12][11]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][10]\,
      O => \acumulators[12][11]_i_7__0_n_0\
    );
\acumulators[12][11]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][9]\,
      O => \acumulators[12][11]_i_8__0_n_0\
    );
\acumulators[12][11]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][8]\,
      O => \acumulators[12][11]_i_9__0_n_0\
    );
\acumulators[12][15]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][15]\,
      O => \acumulators[12][15]_i_2__0_n_0\
    );
\acumulators[12][15]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][14]\,
      O => \acumulators[12][15]_i_3__0_n_0\
    );
\acumulators[12][15]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][13]\,
      O => \acumulators[12][15]_i_4__0_n_0\
    );
\acumulators[12][15]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][12]\,
      O => \acumulators[12][15]_i_5__0_n_0\
    );
\acumulators[12][15]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \acumulators_reg_n_0_[9][15]\,
      I1 => \acumulators_reg_n_0_[10][15]\,
      I2 => s00_axi_aresetn,
      O => \acumulators[12][15]_i_6__0_n_0\
    );
\acumulators[12][15]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \acumulators_reg_n_0_[9][14]\,
      I1 => \acumulators_reg_n_0_[10][14]\,
      I2 => s00_axi_aresetn,
      O => \acumulators[12][15]_i_7__0_n_0\
    );
\acumulators[12][15]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \acumulators_reg_n_0_[9][13]\,
      I1 => \acumulators_reg_n_0_[10][13]\,
      I2 => s00_axi_aresetn,
      O => \acumulators[12][15]_i_8__0_n_0\
    );
\acumulators[12][15]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \acumulators_reg_n_0_[9][12]\,
      I1 => \acumulators_reg_n_0_[10][12]\,
      I2 => s00_axi_aresetn,
      O => \acumulators[12][15]_i_9__0_n_0\
    );
\acumulators[12][19]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][19]\,
      O => \acumulators[12][19]_i_2__0_n_0\
    );
\acumulators[12][19]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][18]\,
      O => \acumulators[12][19]_i_3__0_n_0\
    );
\acumulators[12][19]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][17]\,
      O => \acumulators[12][19]_i_4__0_n_0\
    );
\acumulators[12][19]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][16]\,
      O => \acumulators[12][19]_i_5__0_n_0\
    );
\acumulators[12][19]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \acumulators_reg_n_0_[9][19]\,
      I1 => \acumulators_reg_n_0_[10][19]\,
      I2 => s00_axi_aresetn,
      O => \acumulators[12][19]_i_6__0_n_0\
    );
\acumulators[12][19]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \acumulators_reg_n_0_[9][18]\,
      I1 => \acumulators_reg_n_0_[10][18]\,
      I2 => s00_axi_aresetn,
      O => \acumulators[12][19]_i_7__0_n_0\
    );
\acumulators[12][19]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \acumulators_reg_n_0_[9][17]\,
      I1 => \acumulators_reg_n_0_[10][17]\,
      I2 => s00_axi_aresetn,
      O => \acumulators[12][19]_i_8__0_n_0\
    );
\acumulators[12][19]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \acumulators_reg_n_0_[9][16]\,
      I1 => \acumulators_reg_n_0_[10][16]\,
      I2 => s00_axi_aresetn,
      O => \acumulators[12][19]_i_9__0_n_0\
    );
\acumulators[12][23]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][23]\,
      O => \acumulators[12][23]_i_2__0_n_0\
    );
\acumulators[12][23]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][22]\,
      O => \acumulators[12][23]_i_3__0_n_0\
    );
\acumulators[12][23]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][21]\,
      O => \acumulators[12][23]_i_4__0_n_0\
    );
\acumulators[12][23]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][20]\,
      O => \acumulators[12][23]_i_5__0_n_0\
    );
\acumulators[12][23]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \acumulators_reg_n_0_[9][23]\,
      I1 => \acumulators_reg_n_0_[10][23]\,
      I2 => s00_axi_aresetn,
      O => \acumulators[12][23]_i_6__0_n_0\
    );
\acumulators[12][23]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \acumulators_reg_n_0_[9][22]\,
      I1 => \acumulators_reg_n_0_[10][22]\,
      I2 => s00_axi_aresetn,
      O => \acumulators[12][23]_i_7__0_n_0\
    );
\acumulators[12][23]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \acumulators_reg_n_0_[9][21]\,
      I1 => \acumulators_reg_n_0_[10][21]\,
      I2 => s00_axi_aresetn,
      O => \acumulators[12][23]_i_8__0_n_0\
    );
\acumulators[12][23]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \acumulators_reg_n_0_[9][20]\,
      I1 => \acumulators_reg_n_0_[10][20]\,
      I2 => s00_axi_aresetn,
      O => \acumulators[12][23]_i_9__0_n_0\
    );
\acumulators[12][27]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][26]\,
      O => \acumulators[12][27]_i_2__0_n_0\
    );
\acumulators[12][27]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][25]\,
      O => \acumulators[12][27]_i_3__0_n_0\
    );
\acumulators[12][27]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][24]\,
      O => \acumulators[12][27]_i_4__0_n_0\
    );
\acumulators[12][27]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \acumulators_reg_n_0_[9][27]\,
      I1 => \acumulators_reg_n_0_[10][27]\,
      I2 => s00_axi_aresetn,
      O => \acumulators[12][27]_i_5__0_n_0\
    );
\acumulators[12][27]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \acumulators_reg_n_0_[9][26]\,
      I1 => \acumulators_reg_n_0_[10][26]\,
      I2 => s00_axi_aresetn,
      O => \acumulators[12][27]_i_6__0_n_0\
    );
\acumulators[12][27]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \acumulators_reg_n_0_[9][25]\,
      I1 => \acumulators_reg_n_0_[10][25]\,
      I2 => s00_axi_aresetn,
      O => \acumulators[12][27]_i_7__0_n_0\
    );
\acumulators[12][27]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \acumulators_reg_n_0_[9][24]\,
      I1 => \acumulators_reg_n_0_[10][24]\,
      I2 => s00_axi_aresetn,
      O => \acumulators[12][27]_i_8__0_n_0\
    );
\acumulators[12][3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][3]\,
      O => \acumulators[12][3]_i_2__0_n_0\
    );
\acumulators[12][3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][2]\,
      O => \acumulators[12][3]_i_3__0_n_0\
    );
\acumulators[12][3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][1]\,
      O => \acumulators[12][3]_i_4__0_n_0\
    );
\acumulators[12][3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][0]\,
      O => \acumulators[12][3]_i_5__0_n_0\
    );
\acumulators[12][3]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][3]\,
      O => \acumulators[12][3]_i_6__0_n_0\
    );
\acumulators[12][3]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][2]\,
      O => \acumulators[12][3]_i_7__0_n_0\
    );
\acumulators[12][3]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][1]\,
      O => \acumulators[12][3]_i_8__0_n_0\
    );
\acumulators[12][3]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][0]\,
      O => \acumulators[12][3]_i_9__0_n_0\
    );
\acumulators[12][7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][7]\,
      O => \acumulators[12][7]_i_2__0_n_0\
    );
\acumulators[12][7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][6]\,
      O => \acumulators[12][7]_i_3__0_n_0\
    );
\acumulators[12][7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][5]\,
      O => \acumulators[12][7]_i_4__0_n_0\
    );
\acumulators[12][7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][4]\,
      O => \acumulators[12][7]_i_5__0_n_0\
    );
\acumulators[12][7]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][7]\,
      O => \acumulators[12][7]_i_6__0_n_0\
    );
\acumulators[12][7]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][6]\,
      O => \acumulators[12][7]_i_7__0_n_0\
    );
\acumulators[12][7]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][5]\,
      O => \acumulators[12][7]_i_8__0_n_0\
    );
\acumulators[12][7]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \acumulators_reg_n_0_[9][4]\,
      O => \acumulators[12][7]_i_9__0_n_0\
    );
\acumulators[1][11]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(8),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][11]_i_2__0_n_0\
    );
\acumulators[1][11]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(7),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][11]_i_3__0_n_0\
    );
\acumulators[1][11]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(6),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][11]_i_4__0_n_0\
    );
\acumulators[1][11]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(5),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][11]_i_5__0_n_0\
    );
\acumulators[1][11]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(8),
      I1 => \acumulators_reg_n_0_[1][11]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[2][13]_0\(9),
      O => \acumulators[1][11]_i_6__0_n_0\
    );
\acumulators[1][11]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(7),
      I1 => \acumulators_reg_n_0_[1][10]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[2][13]_0\(8),
      O => \acumulators[1][11]_i_7__0_n_0\
    );
\acumulators[1][11]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(6),
      I1 => \acumulators_reg_n_0_[1][9]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[2][13]_0\(7),
      O => \acumulators[1][11]_i_8__0_n_0\
    );
\acumulators[1][11]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(5),
      I1 => \acumulators_reg_n_0_[1][8]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[2][13]_0\(6),
      O => \acumulators[1][11]_i_9__0_n_0\
    );
\acumulators[1][15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(11),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][15]_i_2__0_n_0\
    );
\acumulators[1][15]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(10),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][15]_i_3__0_n_0\
    );
\acumulators[1][15]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(9),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][15]_i_4__0_n_0\
    );
\acumulators[1][15]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][15]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][15]_i_5__0_n_0\
    );
\acumulators[1][15]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(11),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[1][14]\,
      O => \acumulators[1][15]_i_6__0_n_0\
    );
\acumulators[1][15]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(10),
      I1 => \acumulators_reg_n_0_[1][13]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[2][13]_0\(11),
      O => \acumulators[1][15]_i_7__0_n_0\
    );
\acumulators[1][15]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(9),
      I1 => \acumulators_reg_n_0_[1][12]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[2][13]_0\(10),
      O => \acumulators[1][15]_i_8__0_n_0\
    );
\acumulators[1][19]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][19]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][19]_i_2__0_n_0\
    );
\acumulators[1][19]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][18]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][19]_i_3__0_n_0\
    );
\acumulators[1][19]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][17]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][19]_i_4__0_n_0\
    );
\acumulators[1][19]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][16]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][19]_i_5__0_n_0\
    );
\acumulators[1][23]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][23]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][23]_i_2__0_n_0\
    );
\acumulators[1][23]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][22]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][23]_i_3__0_n_0\
    );
\acumulators[1][23]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][21]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][23]_i_4__0_n_0\
    );
\acumulators[1][23]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][20]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][23]_i_5__0_n_0\
    );
\acumulators[1][27]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][27]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][27]_i_2__0_n_0\
    );
\acumulators[1][27]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][26]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][27]_i_3__0_n_0\
    );
\acumulators[1][27]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][25]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][27]_i_4__0_n_0\
    );
\acumulators[1][27]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][24]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][27]_i_5__0_n_0\
    );
\acumulators[1][3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(0),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][3]_i_2__0_n_0\
    );
\acumulators[1][3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(0),
      I1 => \acumulators_reg_n_0_[1][3]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[2][13]_0\(1),
      O => \acumulators[1][3]_i_3__0_n_0\
    );
\acumulators[1][3]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \^shifts_reg[2][13]_0\(0),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[1][2]\,
      O => \acumulators[1][3]_i_4__0_n_0\
    );
\acumulators[1][3]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][1]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][3]_i_5__0_n_0\
    );
\acumulators[1][3]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][0]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][3]_i_6__0_n_0\
    );
\acumulators[1][7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(4),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][7]_i_2__0_n_0\
    );
\acumulators[1][7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(3),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][7]_i_3__0_n_0\
    );
\acumulators[1][7]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(2),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][7]_i_4__0_n_0\
    );
\acumulators[1][7]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(1),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[1][7]_i_5__0_n_0\
    );
\acumulators[1][7]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(4),
      I1 => \acumulators_reg_n_0_[1][7]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[2][13]_0\(5),
      O => \acumulators[1][7]_i_6__0_n_0\
    );
\acumulators[1][7]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(3),
      I1 => \acumulators_reg_n_0_[1][6]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[2][13]_0\(4),
      O => \acumulators[1][7]_i_7__0_n_0\
    );
\acumulators[1][7]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(2),
      I1 => \acumulators_reg_n_0_[1][5]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[2][13]_0\(3),
      O => \acumulators[1][7]_i_8__0_n_0\
    );
\acumulators[1][7]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[3][14]_0\(1),
      I1 => \acumulators_reg_n_0_[1][4]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[2][13]_0\(2),
      O => \acumulators[1][7]_i_9__0_n_0\
    );
\acumulators[2][11]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(6),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][11]_i_2__0_n_0\
    );
\acumulators[2][11]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(5),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][11]_i_3__0_n_0\
    );
\acumulators[2][11]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(4),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][11]_i_4__0_n_0\
    );
\acumulators[2][11]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(3),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][11]_i_5__0_n_0\
    );
\acumulators[2][11]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(6),
      I1 => \acumulators_reg_n_0_[2][11]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[4][15]_0\(7),
      O => \acumulators[2][11]_i_6__0_n_0\
    );
\acumulators[2][11]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(5),
      I1 => \acumulators_reg_n_0_[2][10]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[4][15]_0\(6),
      O => \acumulators[2][11]_i_7__0_n_0\
    );
\acumulators[2][11]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(4),
      I1 => \acumulators_reg_n_0_[2][9]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[4][15]_0\(5),
      O => \acumulators[2][11]_i_8__0_n_0\
    );
\acumulators[2][11]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(3),
      I1 => \acumulators_reg_n_0_[2][8]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[4][15]_0\(4),
      O => \acumulators[2][11]_i_9__0_n_0\
    );
\acumulators[2][15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(10),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][15]_i_2__0_n_0\
    );
\acumulators[2][15]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(9),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][15]_i_3__0_n_0\
    );
\acumulators[2][15]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(8),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][15]_i_4__0_n_0\
    );
\acumulators[2][15]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(7),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][15]_i_5__0_n_0\
    );
\acumulators[2][15]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(10),
      I1 => \acumulators_reg_n_0_[2][15]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[4][15]_0\(11),
      O => \acumulators[2][15]_i_6__0_n_0\
    );
\acumulators[2][15]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(9),
      I1 => \acumulators_reg_n_0_[2][14]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[4][15]_0\(10),
      O => \acumulators[2][15]_i_7__0_n_0\
    );
\acumulators[2][15]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(8),
      I1 => \acumulators_reg_n_0_[2][13]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[4][15]_0\(9),
      O => \acumulators[2][15]_i_8__0_n_0\
    );
\acumulators[2][15]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(7),
      I1 => \acumulators_reg_n_0_[2][12]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[4][15]_0\(8),
      O => \acumulators[2][15]_i_9__0_n_0\
    );
\acumulators[2][19]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(11),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][19]_i_2__0_n_0\
    );
\acumulators[2][19]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[2][19]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][19]_i_3__0_n_0\
    );
\acumulators[2][19]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[2][18]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][19]_i_4__0_n_0\
    );
\acumulators[2][19]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[2][17]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][19]_i_5__0_n_0\
    );
\acumulators[2][19]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(11),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[2][16]\,
      O => \acumulators[2][19]_i_6__0_n_0\
    );
\acumulators[2][23]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[2][23]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][23]_i_2__0_n_0\
    );
\acumulators[2][23]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[2][22]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][23]_i_3__0_n_0\
    );
\acumulators[2][23]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[2][21]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][23]_i_4__0_n_0\
    );
\acumulators[2][23]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[2][20]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][23]_i_5__0_n_0\
    );
\acumulators[2][27]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[2][27]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][27]_i_2__0_n_0\
    );
\acumulators[2][27]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[2][26]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][27]_i_3__0_n_0\
    );
\acumulators[2][27]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[2][25]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][27]_i_4__0_n_0\
    );
\acumulators[2][27]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[2][24]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][27]_i_5__0_n_0\
    );
\acumulators[2][3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[2][3]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][3]_i_2__0_n_0\
    );
\acumulators[2][3]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[2][2]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][3]_i_3__0_n_0\
    );
\acumulators[2][3]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[2][1]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][3]_i_4__0_n_0\
    );
\acumulators[2][3]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[2][0]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][3]_i_5__0_n_0\
    );
\acumulators[2][7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(2),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][7]_i_2__0_n_0\
    );
\acumulators[2][7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(1),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][7]_i_3__0_n_0\
    );
\acumulators[2][7]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(0),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[2][7]_i_4__0_n_0\
    );
\acumulators[2][7]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(2),
      I1 => \acumulators_reg_n_0_[2][7]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[4][15]_0\(3),
      O => \acumulators[2][7]_i_5__0_n_0\
    );
\acumulators[2][7]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(1),
      I1 => \acumulators_reg_n_0_[2][6]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[4][15]_0\(2),
      O => \acumulators[2][7]_i_6__0_n_0\
    );
\acumulators[2][7]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[5][16]_0\(0),
      I1 => \acumulators_reg_n_0_[2][5]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[4][15]_0\(1),
      O => \acumulators[2][7]_i_7__0_n_0\
    );
\acumulators[2][7]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \^shifts_reg[4][15]_0\(0),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[2][4]\,
      O => \acumulators[2][7]_i_8__0_n_0\
    );
\acumulators[3][11]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(4),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][11]_i_2__0_n_0\
    );
\acumulators[3][11]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(3),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][11]_i_3__0_n_0\
    );
\acumulators[3][11]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(2),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][11]_i_4__0_n_0\
    );
\acumulators[3][11]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(1),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][11]_i_5__0_n_0\
    );
\acumulators[3][11]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(4),
      I1 => \acumulators_reg_n_0_[3][11]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[6][17]_0\(5),
      O => \acumulators[3][11]_i_6__0_n_0\
    );
\acumulators[3][11]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(3),
      I1 => \acumulators_reg_n_0_[3][10]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[6][17]_0\(4),
      O => \acumulators[3][11]_i_7__0_n_0\
    );
\acumulators[3][11]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(2),
      I1 => \acumulators_reg_n_0_[3][9]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[6][17]_0\(3),
      O => \acumulators[3][11]_i_8__0_n_0\
    );
\acumulators[3][11]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(1),
      I1 => \acumulators_reg_n_0_[3][8]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[6][17]_0\(2),
      O => \acumulators[3][11]_i_9__0_n_0\
    );
\acumulators[3][15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(8),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][15]_i_2__0_n_0\
    );
\acumulators[3][15]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(7),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][15]_i_3__0_n_0\
    );
\acumulators[3][15]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(6),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][15]_i_4__0_n_0\
    );
\acumulators[3][15]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(5),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][15]_i_5__0_n_0\
    );
\acumulators[3][15]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(8),
      I1 => \acumulators_reg_n_0_[3][15]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[6][17]_0\(9),
      O => \acumulators[3][15]_i_6__0_n_0\
    );
\acumulators[3][15]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(7),
      I1 => \acumulators_reg_n_0_[3][14]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[6][17]_0\(8),
      O => \acumulators[3][15]_i_7__0_n_0\
    );
\acumulators[3][15]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(6),
      I1 => \acumulators_reg_n_0_[3][13]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[6][17]_0\(7),
      O => \acumulators[3][15]_i_8__0_n_0\
    );
\acumulators[3][15]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(5),
      I1 => \acumulators_reg_n_0_[3][12]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[6][17]_0\(6),
      O => \acumulators[3][15]_i_9__0_n_0\
    );
\acumulators[3][19]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(11),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][19]_i_2__0_n_0\
    );
\acumulators[3][19]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(10),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][19]_i_3__0_n_0\
    );
\acumulators[3][19]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(9),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][19]_i_4__0_n_0\
    );
\acumulators[3][19]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][19]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][19]_i_5__0_n_0\
    );
\acumulators[3][19]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(11),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[3][18]\,
      O => \acumulators[3][19]_i_6__0_n_0\
    );
\acumulators[3][19]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(10),
      I1 => \acumulators_reg_n_0_[3][17]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[6][17]_0\(11),
      O => \acumulators[3][19]_i_7__0_n_0\
    );
\acumulators[3][19]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(9),
      I1 => \acumulators_reg_n_0_[3][16]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[6][17]_0\(10),
      O => \acumulators[3][19]_i_8__0_n_0\
    );
\acumulators[3][23]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][23]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][23]_i_2__0_n_0\
    );
\acumulators[3][23]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][22]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][23]_i_3__0_n_0\
    );
\acumulators[3][23]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][21]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][23]_i_4__0_n_0\
    );
\acumulators[3][23]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][20]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][23]_i_5__0_n_0\
    );
\acumulators[3][27]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][27]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][27]_i_2__0_n_0\
    );
\acumulators[3][27]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][26]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][27]_i_3__0_n_0\
    );
\acumulators[3][27]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][25]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][27]_i_4__0_n_0\
    );
\acumulators[3][27]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][24]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][27]_i_5__0_n_0\
    );
\acumulators[3][3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][3]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][3]_i_2__0_n_0\
    );
\acumulators[3][3]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][2]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][3]_i_3__0_n_0\
    );
\acumulators[3][3]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][1]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][3]_i_4__0_n_0\
    );
\acumulators[3][3]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][0]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][3]_i_5__0_n_0\
    );
\acumulators[3][7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(0),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][7]_i_2__0_n_0\
    );
\acumulators[3][7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[7][18]_0\(0),
      I1 => \acumulators_reg_n_0_[3][7]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[6][17]_0\(1),
      O => \acumulators[3][7]_i_3__0_n_0\
    );
\acumulators[3][7]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \^shifts_reg[6][17]_0\(0),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[3][6]\,
      O => \acumulators[3][7]_i_4__0_n_0\
    );
\acumulators[3][7]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][5]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][7]_i_5__0_n_0\
    );
\acumulators[3][7]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][4]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[3][7]_i_6__0_n_0\
    );
\acumulators[4][11]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(2),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][11]_i_2__0_n_0\
    );
\acumulators[4][11]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(1),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][11]_i_3__0_n_0\
    );
\acumulators[4][11]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(0),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][11]_i_4__0_n_0\
    );
\acumulators[4][11]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(2),
      I1 => \acumulators_reg_n_0_[4][11]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[8][19]_0\(3),
      O => \acumulators[4][11]_i_5__0_n_0\
    );
\acumulators[4][11]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(1),
      I1 => \acumulators_reg_n_0_[4][10]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[8][19]_0\(2),
      O => \acumulators[4][11]_i_6__0_n_0\
    );
\acumulators[4][11]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(0),
      I1 => \acumulators_reg_n_0_[4][9]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[8][19]_0\(1),
      O => \acumulators[4][11]_i_7__0_n_0\
    );
\acumulators[4][11]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \^shifts_reg[8][19]_0\(0),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[4][8]\,
      O => \acumulators[4][11]_i_8__0_n_0\
    );
\acumulators[4][15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(6),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][15]_i_2__0_n_0\
    );
\acumulators[4][15]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(5),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][15]_i_3__0_n_0\
    );
\acumulators[4][15]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(4),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][15]_i_4__0_n_0\
    );
\acumulators[4][15]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(3),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][15]_i_5__0_n_0\
    );
\acumulators[4][15]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(6),
      I1 => \acumulators_reg_n_0_[4][15]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[8][19]_0\(7),
      O => \acumulators[4][15]_i_6__0_n_0\
    );
\acumulators[4][15]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(5),
      I1 => \acumulators_reg_n_0_[4][14]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[8][19]_0\(6),
      O => \acumulators[4][15]_i_7__0_n_0\
    );
\acumulators[4][15]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(4),
      I1 => \acumulators_reg_n_0_[4][13]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[8][19]_0\(5),
      O => \acumulators[4][15]_i_8__0_n_0\
    );
\acumulators[4][15]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(3),
      I1 => \acumulators_reg_n_0_[4][12]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[8][19]_0\(4),
      O => \acumulators[4][15]_i_9__0_n_0\
    );
\acumulators[4][19]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(10),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][19]_i_2__0_n_0\
    );
\acumulators[4][19]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(9),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][19]_i_3__0_n_0\
    );
\acumulators[4][19]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(8),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][19]_i_4__0_n_0\
    );
\acumulators[4][19]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(7),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][19]_i_5__0_n_0\
    );
\acumulators[4][19]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(10),
      I1 => \acumulators_reg_n_0_[4][19]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[8][19]_0\(11),
      O => \acumulators[4][19]_i_6__0_n_0\
    );
\acumulators[4][19]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(9),
      I1 => \acumulators_reg_n_0_[4][18]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[8][19]_0\(10),
      O => \acumulators[4][19]_i_7__0_n_0\
    );
\acumulators[4][19]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(8),
      I1 => \acumulators_reg_n_0_[4][17]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[8][19]_0\(9),
      O => \acumulators[4][19]_i_8__0_n_0\
    );
\acumulators[4][19]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(7),
      I1 => \acumulators_reg_n_0_[4][16]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[8][19]_0\(8),
      O => \acumulators[4][19]_i_9__0_n_0\
    );
\acumulators[4][23]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(11),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][23]_i_2__0_n_0\
    );
\acumulators[4][23]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][23]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][23]_i_3__0_n_0\
    );
\acumulators[4][23]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][22]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][23]_i_4__0_n_0\
    );
\acumulators[4][23]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][21]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][23]_i_5__0_n_0\
    );
\acumulators[4][23]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \^shifts_reg[9][20]_0\(11),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[4][20]\,
      O => \acumulators[4][23]_i_6__0_n_0\
    );
\acumulators[4][27]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][27]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][27]_i_2__0_n_0\
    );
\acumulators[4][27]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][26]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][27]_i_3__0_n_0\
    );
\acumulators[4][27]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][25]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][27]_i_4__0_n_0\
    );
\acumulators[4][27]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][24]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][27]_i_5__0_n_0\
    );
\acumulators[4][3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][3]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][3]_i_2__0_n_0\
    );
\acumulators[4][3]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][2]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][3]_i_3__0_n_0\
    );
\acumulators[4][3]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][1]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][3]_i_4__0_n_0\
    );
\acumulators[4][3]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][0]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][3]_i_5__0_n_0\
    );
\acumulators[4][7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][7]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][7]_i_2__0_n_0\
    );
\acumulators[4][7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][6]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][7]_i_3__0_n_0\
    );
\acumulators[4][7]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][5]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][7]_i_4__0_n_0\
    );
\acumulators[4][7]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][4]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[4][7]_i_5__0_n_0\
    );
\acumulators[5][10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \^shifts_reg[10][21]_0\(0),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[5][10]\,
      O => \acumulators[5][10]_i_1__0_n_0\
    );
\acumulators[5][11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(0),
      I1 => \acumulators_reg_n_0_[5][11]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[10][21]_0\(1),
      O => \acumulators[5][11]_i_1__0_n_0\
    );
\acumulators[5][14]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(3),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[5][14]_i_2__0_n_0\
    );
\acumulators[5][14]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(2),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[5][14]_i_3__0_n_0\
    );
\acumulators[5][14]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(1),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[5][14]_i_4__0_n_0\
    );
\acumulators[5][14]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(0),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[5][14]_i_5__0_n_0\
    );
\acumulators[5][14]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(3),
      I1 => \acumulators_reg_n_0_[5][14]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[10][21]_0\(4),
      O => \acumulators[5][14]_i_6__0_n_0\
    );
\acumulators[5][14]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(2),
      I1 => \acumulators_reg_n_0_[5][13]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[10][21]_0\(3),
      O => \acumulators[5][14]_i_7__0_n_0\
    );
\acumulators[5][14]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(1),
      I1 => \acumulators_reg_n_0_[5][12]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[10][21]_0\(2),
      O => \acumulators[5][14]_i_8__0_n_0\
    );
\acumulators[5][14]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(0),
      I1 => \acumulators_reg_n_0_[5][11]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[10][21]_0\(1),
      O => \acumulators[5][14]_i_9__0_n_0\
    );
\acumulators[5][18]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(7),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[5][18]_i_2__0_n_0\
    );
\acumulators[5][18]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(6),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[5][18]_i_3__0_n_0\
    );
\acumulators[5][18]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(5),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[5][18]_i_4__0_n_0\
    );
\acumulators[5][18]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(4),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[5][18]_i_5__0_n_0\
    );
\acumulators[5][18]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(7),
      I1 => \acumulators_reg_n_0_[5][18]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[10][21]_0\(8),
      O => \acumulators[5][18]_i_6__0_n_0\
    );
\acumulators[5][18]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(6),
      I1 => \acumulators_reg_n_0_[5][17]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[10][21]_0\(7),
      O => \acumulators[5][18]_i_7__0_n_0\
    );
\acumulators[5][18]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(5),
      I1 => \acumulators_reg_n_0_[5][16]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[10][21]_0\(6),
      O => \acumulators[5][18]_i_8__0_n_0\
    );
\acumulators[5][18]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(4),
      I1 => \acumulators_reg_n_0_[5][15]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[10][21]_0\(5),
      O => \acumulators[5][18]_i_9__0_n_0\
    );
\acumulators[5][22]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(11),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[5][22]_i_2__0_n_0\
    );
\acumulators[5][22]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(10),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[5][22]_i_3__0_n_0\
    );
\acumulators[5][22]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(9),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[5][22]_i_4__0_n_0\
    );
\acumulators[5][22]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(8),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[5][22]_i_5__0_n_0\
    );
\acumulators[5][22]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(11),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[5][22]\,
      O => \acumulators[5][22]_i_6__0_n_0\
    );
\acumulators[5][22]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(10),
      I1 => \acumulators_reg_n_0_[5][21]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[10][21]_0\(11),
      O => \acumulators[5][22]_i_7__0_n_0\
    );
\acumulators[5][22]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(9),
      I1 => \acumulators_reg_n_0_[5][20]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[10][21]_0\(10),
      O => \acumulators[5][22]_i_8__0_n_0\
    );
\acumulators[5][22]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[11][22]_0\(8),
      I1 => \acumulators_reg_n_0_[5][19]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[10][21]_0\(9),
      O => \acumulators[5][22]_i_9__0_n_0\
    );
\acumulators[5][26]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][26]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[5][26]_i_2__0_n_0\
    );
\acumulators[5][26]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][25]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[5][26]_i_3__0_n_0\
    );
\acumulators[5][26]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][24]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[5][26]_i_4__0_n_0\
    );
\acumulators[5][26]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][23]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[5][26]_i_5__0_n_0\
    );
\acumulators[5][27]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][27]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[5][27]_i_2__0_n_0\
    );
\acumulators[6][12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \^shifts_reg[12][23]_0\(0),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg[6]_2\(12),
      O => \acumulators[6][12]_i_1__0_n_0\
    );
\acumulators[6][13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(0),
      I1 => \acumulators_reg[6]_2\(13),
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[12][23]_0\(1),
      O => \acumulators[6][13]_i_1__0_n_0\
    );
\acumulators[6][16]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(3),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[6][16]_i_2__0_n_0\
    );
\acumulators[6][16]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(2),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[6][16]_i_3__0_n_0\
    );
\acumulators[6][16]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(1),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[6][16]_i_4__0_n_0\
    );
\acumulators[6][16]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(0),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[6][16]_i_5__0_n_0\
    );
\acumulators[6][16]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(3),
      I1 => \acumulators_reg[6]_2\(16),
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[12][23]_0\(4),
      O => \acumulators[6][16]_i_6__0_n_0\
    );
\acumulators[6][16]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(2),
      I1 => \acumulators_reg[6]_2\(15),
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[12][23]_0\(3),
      O => \acumulators[6][16]_i_7__0_n_0\
    );
\acumulators[6][16]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(1),
      I1 => \acumulators_reg[6]_2\(14),
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[12][23]_0\(2),
      O => \acumulators[6][16]_i_8__0_n_0\
    );
\acumulators[6][16]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(0),
      I1 => \acumulators_reg[6]_2\(13),
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[12][23]_0\(1),
      O => \acumulators[6][16]_i_9__0_n_0\
    );
\acumulators[6][20]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(7),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[6][20]_i_2__0_n_0\
    );
\acumulators[6][20]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(6),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[6][20]_i_3__0_n_0\
    );
\acumulators[6][20]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(5),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[6][20]_i_4__0_n_0\
    );
\acumulators[6][20]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(4),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[6][20]_i_5__0_n_0\
    );
\acumulators[6][20]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(7),
      I1 => \acumulators_reg[6]_2\(20),
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[12][23]_0\(8),
      O => \acumulators[6][20]_i_6__0_n_0\
    );
\acumulators[6][20]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(6),
      I1 => \acumulators_reg[6]_2\(19),
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[12][23]_0\(7),
      O => \acumulators[6][20]_i_7__0_n_0\
    );
\acumulators[6][20]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(5),
      I1 => \acumulators_reg[6]_2\(18),
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[12][23]_0\(6),
      O => \acumulators[6][20]_i_8__0_n_0\
    );
\acumulators[6][20]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(4),
      I1 => \acumulators_reg[6]_2\(17),
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[12][23]_0\(5),
      O => \acumulators[6][20]_i_9__0_n_0\
    );
\acumulators[6][24]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(11),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[6][24]_i_2__0_n_0\
    );
\acumulators[6][24]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(10),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[6][24]_i_3__0_n_0\
    );
\acumulators[6][24]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(9),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[6][24]_i_4__0_n_0\
    );
\acumulators[6][24]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(8),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[6][24]_i_5__0_n_0\
    );
\acumulators[6][24]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(11),
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg[6]_2\(24),
      O => \acumulators[6][24]_i_6__0_n_0\
    );
\acumulators[6][24]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(10),
      I1 => \acumulators_reg[6]_2\(23),
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[12][23]_0\(11),
      O => \acumulators[6][24]_i_7__0_n_0\
    );
\acumulators[6][24]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(9),
      I1 => \acumulators_reg[6]_2\(22),
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[12][23]_0\(10),
      O => \acumulators[6][24]_i_8__0_n_0\
    );
\acumulators[6][24]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \^shifts_reg[13][24]_0\(8),
      I1 => \acumulators_reg[6]_2\(21),
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \^shifts_reg[12][23]_0\(9),
      O => \acumulators[6][24]_i_9__0_n_0\
    );
\acumulators[6][27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg[6]_2\(27),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[6][27]_i_2_n_0\
    );
\acumulators[6][27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg[6]_2\(26),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[6][27]_i_3_n_0\
    );
\acumulators[6][27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \acumulators_reg[6]_2\(25),
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[6][27]_i_4_n_0\
    );
\acumulators[7][11]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][11]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][11]_i_2__0_n_0\
    );
\acumulators[7][11]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][10]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][11]_i_3__0_n_0\
    );
\acumulators[7][11]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][9]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][11]_i_4__0_n_0\
    );
\acumulators[7][11]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][8]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][11]_i_5__0_n_0\
    );
\acumulators[7][11]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][11]\,
      I1 => \acumulators_reg_n_0_[7][11]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][11]\,
      O => \acumulators[7][11]_i_6__0_n_0\
    );
\acumulators[7][11]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][10]\,
      I1 => \acumulators_reg_n_0_[7][10]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][10]\,
      O => \acumulators[7][11]_i_7__0_n_0\
    );
\acumulators[7][11]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][9]\,
      I1 => \acumulators_reg_n_0_[7][9]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][9]\,
      O => \acumulators[7][11]_i_8__0_n_0\
    );
\acumulators[7][11]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][8]\,
      I1 => \acumulators_reg_n_0_[7][8]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][8]\,
      O => \acumulators[7][11]_i_9__0_n_0\
    );
\acumulators[7][15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][15]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][15]_i_2__0_n_0\
    );
\acumulators[7][15]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][14]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][15]_i_3__0_n_0\
    );
\acumulators[7][15]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][13]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][15]_i_4__0_n_0\
    );
\acumulators[7][15]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][12]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][15]_i_5__0_n_0\
    );
\acumulators[7][15]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][15]\,
      I1 => \acumulators_reg_n_0_[7][15]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][15]\,
      O => \acumulators[7][15]_i_6__0_n_0\
    );
\acumulators[7][15]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][14]\,
      I1 => \acumulators_reg_n_0_[7][14]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][14]\,
      O => \acumulators[7][15]_i_7__0_n_0\
    );
\acumulators[7][15]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][13]\,
      I1 => \acumulators_reg_n_0_[7][13]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][13]\,
      O => \acumulators[7][15]_i_8__0_n_0\
    );
\acumulators[7][15]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][12]\,
      I1 => \acumulators_reg_n_0_[7][12]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][12]\,
      O => \acumulators[7][15]_i_9__0_n_0\
    );
\acumulators[7][19]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][19]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][19]_i_2__0_n_0\
    );
\acumulators[7][19]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][18]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][19]_i_3__0_n_0\
    );
\acumulators[7][19]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][17]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][19]_i_4__0_n_0\
    );
\acumulators[7][19]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][16]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][19]_i_5__0_n_0\
    );
\acumulators[7][19]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][19]\,
      I1 => \acumulators_reg_n_0_[7][19]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][19]\,
      O => \acumulators[7][19]_i_6__0_n_0\
    );
\acumulators[7][19]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][18]\,
      I1 => \acumulators_reg_n_0_[7][18]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][18]\,
      O => \acumulators[7][19]_i_7__0_n_0\
    );
\acumulators[7][19]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][17]\,
      I1 => \acumulators_reg_n_0_[7][17]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][17]\,
      O => \acumulators[7][19]_i_8__0_n_0\
    );
\acumulators[7][19]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][16]\,
      I1 => \acumulators_reg_n_0_[7][16]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][16]\,
      O => \acumulators[7][19]_i_9__0_n_0\
    );
\acumulators[7][23]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][23]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][23]_i_2__0_n_0\
    );
\acumulators[7][23]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][22]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][23]_i_3__0_n_0\
    );
\acumulators[7][23]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][21]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][23]_i_4__0_n_0\
    );
\acumulators[7][23]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][20]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][23]_i_5__0_n_0\
    );
\acumulators[7][23]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][23]\,
      I1 => \acumulators_reg_n_0_[7][23]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][23]\,
      O => \acumulators[7][23]_i_6__0_n_0\
    );
\acumulators[7][23]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][22]\,
      I1 => \acumulators_reg_n_0_[7][22]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][22]\,
      O => \acumulators[7][23]_i_7__0_n_0\
    );
\acumulators[7][23]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][21]\,
      I1 => \acumulators_reg_n_0_[7][21]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][21]\,
      O => \acumulators[7][23]_i_8__0_n_0\
    );
\acumulators[7][23]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][20]\,
      I1 => \acumulators_reg_n_0_[7][20]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][20]\,
      O => \acumulators[7][23]_i_9__0_n_0\
    );
\acumulators[7][27]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][26]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][27]_i_2__0_n_0\
    );
\acumulators[7][27]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][25]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][27]_i_3__0_n_0\
    );
\acumulators[7][27]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][24]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][27]_i_4__0_n_0\
    );
\acumulators[7][27]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][27]\,
      I1 => \acumulators_reg_n_0_[7][27]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][27]\,
      O => \acumulators[7][27]_i_5__0_n_0\
    );
\acumulators[7][27]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][26]\,
      I1 => \acumulators_reg_n_0_[7][26]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][26]\,
      O => \acumulators[7][27]_i_6__0_n_0\
    );
\acumulators[7][27]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][25]\,
      I1 => \acumulators_reg_n_0_[7][25]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][25]\,
      O => \acumulators[7][27]_i_7__0_n_0\
    );
\acumulators[7][27]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][24]\,
      I1 => \acumulators_reg_n_0_[7][24]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][24]\,
      O => \acumulators[7][27]_i_8__0_n_0\
    );
\acumulators[7][3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][3]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][3]_i_2__0_n_0\
    );
\acumulators[7][3]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][2]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][3]_i_3__0_n_0\
    );
\acumulators[7][3]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][1]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][3]_i_4__0_n_0\
    );
\acumulators[7][3]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][0]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][3]_i_5__0_n_0\
    );
\acumulators[7][3]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][3]\,
      I1 => \acumulators_reg_n_0_[7][3]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][3]\,
      O => \acumulators[7][3]_i_6__0_n_0\
    );
\acumulators[7][3]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][2]\,
      I1 => \acumulators_reg_n_0_[7][2]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][2]\,
      O => \acumulators[7][3]_i_7__0_n_0\
    );
\acumulators[7][3]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][1]\,
      I1 => \acumulators_reg_n_0_[7][1]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][1]\,
      O => \acumulators[7][3]_i_8__0_n_0\
    );
\acumulators[7][3]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][0]\,
      I1 => \acumulators_reg_n_0_[7][0]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][0]\,
      O => \acumulators[7][3]_i_9__0_n_0\
    );
\acumulators[7][7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][7]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][7]_i_2__0_n_0\
    );
\acumulators[7][7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][6]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][7]_i_3__0_n_0\
    );
\acumulators[7][7]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][5]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][7]_i_4__0_n_0\
    );
\acumulators[7][7]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][4]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[7][7]_i_5__0_n_0\
    );
\acumulators[7][7]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][7]\,
      I1 => \acumulators_reg_n_0_[7][7]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][7]\,
      O => \acumulators[7][7]_i_6__0_n_0\
    );
\acumulators[7][7]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][6]\,
      I1 => \acumulators_reg_n_0_[7][6]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][6]\,
      O => \acumulators[7][7]_i_7__0_n_0\
    );
\acumulators[7][7]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][5]\,
      I1 => \acumulators_reg_n_0_[7][5]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][5]\,
      O => \acumulators[7][7]_i_8__0_n_0\
    );
\acumulators[7][7]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[1][4]\,
      I1 => \acumulators_reg_n_0_[7][4]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[0][4]\,
      O => \acumulators[7][7]_i_9__0_n_0\
    );
\acumulators[8][11]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][11]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][11]_i_2__0_n_0\
    );
\acumulators[8][11]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][10]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][11]_i_3__0_n_0\
    );
\acumulators[8][11]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][9]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][11]_i_4__0_n_0\
    );
\acumulators[8][11]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][8]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][11]_i_5__0_n_0\
    );
\acumulators[8][11]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][11]\,
      I1 => \acumulators_reg_n_0_[8][11]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][11]\,
      O => \acumulators[8][11]_i_6__0_n_0\
    );
\acumulators[8][11]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][10]\,
      I1 => \acumulators_reg_n_0_[8][10]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][10]\,
      O => \acumulators[8][11]_i_7__0_n_0\
    );
\acumulators[8][11]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][9]\,
      I1 => \acumulators_reg_n_0_[8][9]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][9]\,
      O => \acumulators[8][11]_i_8__0_n_0\
    );
\acumulators[8][11]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][8]\,
      I1 => \acumulators_reg_n_0_[8][8]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][8]\,
      O => \acumulators[8][11]_i_9__0_n_0\
    );
\acumulators[8][15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][15]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][15]_i_2__0_n_0\
    );
\acumulators[8][15]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][14]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][15]_i_3__0_n_0\
    );
\acumulators[8][15]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][13]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][15]_i_4__0_n_0\
    );
\acumulators[8][15]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][12]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][15]_i_5__0_n_0\
    );
\acumulators[8][15]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][15]\,
      I1 => \acumulators_reg_n_0_[8][15]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][15]\,
      O => \acumulators[8][15]_i_6__0_n_0\
    );
\acumulators[8][15]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][14]\,
      I1 => \acumulators_reg_n_0_[8][14]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][14]\,
      O => \acumulators[8][15]_i_7__0_n_0\
    );
\acumulators[8][15]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][13]\,
      I1 => \acumulators_reg_n_0_[8][13]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][13]\,
      O => \acumulators[8][15]_i_8__0_n_0\
    );
\acumulators[8][15]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][12]\,
      I1 => \acumulators_reg_n_0_[8][12]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][12]\,
      O => \acumulators[8][15]_i_9__0_n_0\
    );
\acumulators[8][19]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][19]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][19]_i_2__0_n_0\
    );
\acumulators[8][19]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][18]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][19]_i_3__0_n_0\
    );
\acumulators[8][19]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][17]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][19]_i_4__0_n_0\
    );
\acumulators[8][19]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][16]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][19]_i_5__0_n_0\
    );
\acumulators[8][19]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][19]\,
      I1 => \acumulators_reg_n_0_[8][19]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][19]\,
      O => \acumulators[8][19]_i_6__0_n_0\
    );
\acumulators[8][19]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][18]\,
      I1 => \acumulators_reg_n_0_[8][18]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][18]\,
      O => \acumulators[8][19]_i_7__0_n_0\
    );
\acumulators[8][19]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][17]\,
      I1 => \acumulators_reg_n_0_[8][17]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][17]\,
      O => \acumulators[8][19]_i_8__0_n_0\
    );
\acumulators[8][19]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][16]\,
      I1 => \acumulators_reg_n_0_[8][16]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][16]\,
      O => \acumulators[8][19]_i_9__0_n_0\
    );
\acumulators[8][23]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][23]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][23]_i_2__0_n_0\
    );
\acumulators[8][23]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][22]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][23]_i_3__0_n_0\
    );
\acumulators[8][23]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][21]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][23]_i_4__0_n_0\
    );
\acumulators[8][23]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][20]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][23]_i_5__0_n_0\
    );
\acumulators[8][23]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][23]\,
      I1 => \acumulators_reg_n_0_[8][23]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][23]\,
      O => \acumulators[8][23]_i_6__0_n_0\
    );
\acumulators[8][23]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][22]\,
      I1 => \acumulators_reg_n_0_[8][22]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][22]\,
      O => \acumulators[8][23]_i_7__0_n_0\
    );
\acumulators[8][23]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][21]\,
      I1 => \acumulators_reg_n_0_[8][21]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][21]\,
      O => \acumulators[8][23]_i_8__0_n_0\
    );
\acumulators[8][23]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][20]\,
      I1 => \acumulators_reg_n_0_[8][20]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][20]\,
      O => \acumulators[8][23]_i_9__0_n_0\
    );
\acumulators[8][27]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][26]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][27]_i_2__0_n_0\
    );
\acumulators[8][27]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][25]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][27]_i_3__0_n_0\
    );
\acumulators[8][27]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][24]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][27]_i_4__0_n_0\
    );
\acumulators[8][27]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][27]\,
      I1 => \acumulators_reg_n_0_[8][27]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][27]\,
      O => \acumulators[8][27]_i_5__0_n_0\
    );
\acumulators[8][27]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][26]\,
      I1 => \acumulators_reg_n_0_[8][26]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][26]\,
      O => \acumulators[8][27]_i_6__0_n_0\
    );
\acumulators[8][27]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][25]\,
      I1 => \acumulators_reg_n_0_[8][25]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][25]\,
      O => \acumulators[8][27]_i_7__0_n_0\
    );
\acumulators[8][27]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][24]\,
      I1 => \acumulators_reg_n_0_[8][24]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][24]\,
      O => \acumulators[8][27]_i_8__0_n_0\
    );
\acumulators[8][3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][3]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][3]_i_2__0_n_0\
    );
\acumulators[8][3]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][2]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][3]_i_3__0_n_0\
    );
\acumulators[8][3]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][1]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][3]_i_4__0_n_0\
    );
\acumulators[8][3]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][0]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][3]_i_5__0_n_0\
    );
\acumulators[8][3]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][3]\,
      I1 => \acumulators_reg_n_0_[8][3]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][3]\,
      O => \acumulators[8][3]_i_6__0_n_0\
    );
\acumulators[8][3]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][2]\,
      I1 => \acumulators_reg_n_0_[8][2]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][2]\,
      O => \acumulators[8][3]_i_7__0_n_0\
    );
\acumulators[8][3]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][1]\,
      I1 => \acumulators_reg_n_0_[8][1]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][1]\,
      O => \acumulators[8][3]_i_8__0_n_0\
    );
\acumulators[8][3]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][0]\,
      I1 => \acumulators_reg_n_0_[8][0]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][0]\,
      O => \acumulators[8][3]_i_9__0_n_0\
    );
\acumulators[8][7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][7]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][7]_i_2__0_n_0\
    );
\acumulators[8][7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][6]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][7]_i_3__0_n_0\
    );
\acumulators[8][7]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][5]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][7]_i_4__0_n_0\
    );
\acumulators[8][7]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][4]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[8][7]_i_5__0_n_0\
    );
\acumulators[8][7]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][7]\,
      I1 => \acumulators_reg_n_0_[8][7]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][7]\,
      O => \acumulators[8][7]_i_6__0_n_0\
    );
\acumulators[8][7]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][6]\,
      I1 => \acumulators_reg_n_0_[8][6]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][6]\,
      O => \acumulators[8][7]_i_7__0_n_0\
    );
\acumulators[8][7]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][5]\,
      I1 => \acumulators_reg_n_0_[8][5]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][5]\,
      O => \acumulators[8][7]_i_8__0_n_0\
    );
\acumulators[8][7]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[3][4]\,
      I1 => \acumulators_reg_n_0_[8][4]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[2][4]\,
      O => \acumulators[8][7]_i_9__0_n_0\
    );
\acumulators[9][11]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][11]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[9][11]_i_2__0_n_0\
    );
\acumulators[9][11]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][10]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[9][11]_i_3__0_n_0\
    );
\acumulators[9][11]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][11]\,
      I1 => \acumulators_reg_n_0_[9][11]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[4][11]\,
      O => \acumulators[9][11]_i_4__0_n_0\
    );
\acumulators[9][11]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][10]\,
      I1 => \acumulators_reg_n_0_[9][10]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[4][10]\,
      O => \acumulators[9][11]_i_5__0_n_0\
    );
\acumulators[9][11]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][9]\,
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[9][9]\,
      O => \acumulators[9][11]_i_6__0_n_0\
    );
\acumulators[9][11]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][8]\,
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[9][8]\,
      O => \acumulators[9][11]_i_7__0_n_0\
    );
\acumulators[9][15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][15]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[9][15]_i_2__0_n_0\
    );
\acumulators[9][15]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][14]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[9][15]_i_3__0_n_0\
    );
\acumulators[9][15]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][13]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[9][15]_i_4__0_n_0\
    );
\acumulators[9][15]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][12]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[9][15]_i_5__0_n_0\
    );
\acumulators[9][15]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][15]\,
      I1 => \acumulators_reg_n_0_[9][15]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[4][15]\,
      O => \acumulators[9][15]_i_6__0_n_0\
    );
\acumulators[9][15]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][14]\,
      I1 => \acumulators_reg_n_0_[9][14]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[4][14]\,
      O => \acumulators[9][15]_i_7__0_n_0\
    );
\acumulators[9][15]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][13]\,
      I1 => \acumulators_reg_n_0_[9][13]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[4][13]\,
      O => \acumulators[9][15]_i_8__0_n_0\
    );
\acumulators[9][15]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][12]\,
      I1 => \acumulators_reg_n_0_[9][12]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[4][12]\,
      O => \acumulators[9][15]_i_9__0_n_0\
    );
\acumulators[9][19]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][19]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[9][19]_i_2__0_n_0\
    );
\acumulators[9][19]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][18]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[9][19]_i_3__0_n_0\
    );
\acumulators[9][19]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][17]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[9][19]_i_4__0_n_0\
    );
\acumulators[9][19]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][16]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[9][19]_i_5__0_n_0\
    );
\acumulators[9][19]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][19]\,
      I1 => \acumulators_reg_n_0_[9][19]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[4][19]\,
      O => \acumulators[9][19]_i_6__0_n_0\
    );
\acumulators[9][19]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][18]\,
      I1 => \acumulators_reg_n_0_[9][18]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[4][18]\,
      O => \acumulators[9][19]_i_7__0_n_0\
    );
\acumulators[9][19]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][17]\,
      I1 => \acumulators_reg_n_0_[9][17]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[4][17]\,
      O => \acumulators[9][19]_i_8__0_n_0\
    );
\acumulators[9][19]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][16]\,
      I1 => \acumulators_reg_n_0_[9][16]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[4][16]\,
      O => \acumulators[9][19]_i_9__0_n_0\
    );
\acumulators[9][23]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][23]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[9][23]_i_2__0_n_0\
    );
\acumulators[9][23]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][22]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[9][23]_i_3__0_n_0\
    );
\acumulators[9][23]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][21]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[9][23]_i_4__0_n_0\
    );
\acumulators[9][23]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][20]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[9][23]_i_5__0_n_0\
    );
\acumulators[9][23]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][23]\,
      I1 => \acumulators_reg_n_0_[9][23]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[4][23]\,
      O => \acumulators[9][23]_i_6__0_n_0\
    );
\acumulators[9][23]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][22]\,
      I1 => \acumulators_reg_n_0_[9][22]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[4][22]\,
      O => \acumulators[9][23]_i_7__0_n_0\
    );
\acumulators[9][23]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][21]\,
      I1 => \acumulators_reg_n_0_[9][21]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[4][21]\,
      O => \acumulators[9][23]_i_8__0_n_0\
    );
\acumulators[9][23]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][20]\,
      I1 => \acumulators_reg_n_0_[9][20]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[4][20]\,
      O => \acumulators[9][23]_i_9__0_n_0\
    );
\acumulators[9][27]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][26]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[9][27]_i_2__0_n_0\
    );
\acumulators[9][27]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][25]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[9][27]_i_3__0_n_0\
    );
\acumulators[9][27]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][24]\,
      I1 => s00_axi_aresetn,
      I2 => Q(0),
      O => \acumulators[9][27]_i_4__0_n_0\
    );
\acumulators[9][27]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][27]\,
      I1 => \acumulators_reg_n_0_[9][27]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[4][27]\,
      O => \acumulators[9][27]_i_5__0_n_0\
    );
\acumulators[9][27]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][26]\,
      I1 => \acumulators_reg_n_0_[9][26]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[4][26]\,
      O => \acumulators[9][27]_i_6__0_n_0\
    );
\acumulators[9][27]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][25]\,
      I1 => \acumulators_reg_n_0_[9][25]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[4][25]\,
      O => \acumulators[9][27]_i_7__0_n_0\
    );
\acumulators[9][27]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50C0A0C0"
    )
        port map (
      I0 => \acumulators_reg_n_0_[5][24]\,
      I1 => \acumulators_reg_n_0_[9][24]\,
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => \acumulators_reg_n_0_[4][24]\,
      O => \acumulators[9][27]_i_8__0_n_0\
    );
\acumulators[9][3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][3]\,
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[9][3]\,
      O => \acumulators[9][3]_i_2__0_n_0\
    );
\acumulators[9][3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][2]\,
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[9][2]\,
      O => \acumulators[9][3]_i_3__0_n_0\
    );
\acumulators[9][3]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][1]\,
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[9][1]\,
      O => \acumulators[9][3]_i_4__0_n_0\
    );
\acumulators[9][3]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][0]\,
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[9][0]\,
      O => \acumulators[9][3]_i_5__0_n_0\
    );
\acumulators[9][7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][7]\,
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[9][7]\,
      O => \acumulators[9][7]_i_2__0_n_0\
    );
\acumulators[9][7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][6]\,
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[9][6]\,
      O => \acumulators[9][7]_i_3__0_n_0\
    );
\acumulators[9][7]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][5]\,
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[9][5]\,
      O => \acumulators[9][7]_i_4__0_n_0\
    );
\acumulators[9][7]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \acumulators_reg_n_0_[4][4]\,
      I1 => Q(0),
      I2 => s00_axi_aresetn,
      I3 => \acumulators_reg_n_0_[9][4]\,
      O => \acumulators[9][7]_i_5__0_n_0\
    );
\acumulators_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][3]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[0][0]\,
      R => '0'
    );
\acumulators_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][11]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[0][10]\,
      R => '0'
    );
\acumulators_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][11]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[0][11]\,
      R => '0'
    );
\acumulators_reg[0][11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[0][7]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[0][11]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[0][11]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[0][11]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[0][11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[0][11]_i_2__0_n_0\,
      DI(2) => \acumulators[0][11]_i_3__0_n_0\,
      DI(1) => \acumulators[0][11]_i_4__0_n_0\,
      DI(0) => \acumulators[0][11]_i_5__0_n_0\,
      O(3) => \acumulators_reg[0][11]_i_1__0_n_4\,
      O(2) => \acumulators_reg[0][11]_i_1__0_n_5\,
      O(1) => \acumulators_reg[0][11]_i_1__0_n_6\,
      O(0) => \acumulators_reg[0][11]_i_1__0_n_7\,
      S(3) => \acumulators[0][11]_i_6__0_n_0\,
      S(2) => \acumulators[0][11]_i_7__0_n_0\,
      S(1) => \acumulators[0][11]_i_8__0_n_0\,
      S(0) => \acumulators[0][11]_i_9__0_n_0\
    );
\acumulators_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][15]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[0][12]\,
      R => '0'
    );
\acumulators_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][15]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[0][13]\,
      R => '0'
    );
\acumulators_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][15]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[0][14]\,
      R => '0'
    );
\acumulators_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][15]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[0][15]\,
      R => '0'
    );
\acumulators_reg[0][15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[0][11]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[0][15]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[0][15]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[0][15]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[0][15]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \acumulators[0][15]_i_2__0_n_0\,
      O(3) => \acumulators_reg[0][15]_i_1__0_n_4\,
      O(2) => \acumulators_reg[0][15]_i_1__0_n_5\,
      O(1) => \acumulators_reg[0][15]_i_1__0_n_6\,
      O(0) => \acumulators_reg[0][15]_i_1__0_n_7\,
      S(3) => \acumulators[0][15]_i_3__0_n_0\,
      S(2) => \acumulators[0][15]_i_4__0_n_0\,
      S(1) => \acumulators[0][15]_i_5__0_n_0\,
      S(0) => \acumulators[0][15]_i_6__0_n_0\
    );
\acumulators_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][19]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[0][16]\,
      R => '0'
    );
\acumulators_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][19]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[0][17]\,
      R => '0'
    );
\acumulators_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][19]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[0][18]\,
      R => '0'
    );
\acumulators_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][19]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[0][19]\,
      R => '0'
    );
\acumulators_reg[0][19]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[0][15]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[0][19]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[0][19]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[0][19]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[0][19]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \acumulators_reg[0][19]_i_1__0_n_4\,
      O(2) => \acumulators_reg[0][19]_i_1__0_n_5\,
      O(1) => \acumulators_reg[0][19]_i_1__0_n_6\,
      O(0) => \acumulators_reg[0][19]_i_1__0_n_7\,
      S(3) => \acumulators[0][19]_i_2__0_n_0\,
      S(2) => \acumulators[0][19]_i_3__0_n_0\,
      S(1) => \acumulators[0][19]_i_4__0_n_0\,
      S(0) => \acumulators[0][19]_i_5__0_n_0\
    );
\acumulators_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][3]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[0][1]\,
      R => '0'
    );
\acumulators_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][23]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[0][20]\,
      R => '0'
    );
\acumulators_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][23]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[0][21]\,
      R => '0'
    );
\acumulators_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][23]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[0][22]\,
      R => '0'
    );
\acumulators_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][23]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[0][23]\,
      R => '0'
    );
\acumulators_reg[0][23]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[0][19]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[0][23]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[0][23]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[0][23]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[0][23]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \acumulators_reg[0][23]_i_1__0_n_4\,
      O(2) => \acumulators_reg[0][23]_i_1__0_n_5\,
      O(1) => \acumulators_reg[0][23]_i_1__0_n_6\,
      O(0) => \acumulators_reg[0][23]_i_1__0_n_7\,
      S(3) => \acumulators[0][23]_i_2__0_n_0\,
      S(2) => \acumulators[0][23]_i_3__0_n_0\,
      S(1) => \acumulators[0][23]_i_4__0_n_0\,
      S(0) => \acumulators[0][23]_i_5__0_n_0\
    );
\acumulators_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][27]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[0][24]\,
      R => '0'
    );
\acumulators_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][27]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[0][25]\,
      R => '0'
    );
\acumulators_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][27]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[0][26]\,
      R => '0'
    );
\acumulators_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][27]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[0][27]\,
      R => '0'
    );
\acumulators_reg[0][27]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[0][23]_i_1__0_n_0\,
      CO(3) => \NLW_acumulators_reg[0][27]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \acumulators_reg[0][27]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[0][27]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[0][27]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \acumulators_reg[0][27]_i_1__0_n_4\,
      O(2) => \acumulators_reg[0][27]_i_1__0_n_5\,
      O(1) => \acumulators_reg[0][27]_i_1__0_n_6\,
      O(0) => \acumulators_reg[0][27]_i_1__0_n_7\,
      S(3) => \acumulators[0][27]_i_2__0_n_0\,
      S(2) => \acumulators[0][27]_i_3__0_n_0\,
      S(1) => \acumulators[0][27]_i_4__0_n_0\,
      S(0) => \acumulators[0][27]_i_5__0_n_0\
    );
\acumulators_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][3]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[0][2]\,
      R => '0'
    );
\acumulators_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][3]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[0][3]\,
      R => '0'
    );
\acumulators_reg[0][3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \acumulators_reg[0][3]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[0][3]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[0][3]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[0][3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[0][3]_i_2__0_n_0\,
      DI(2) => \acumulators[0][3]_i_3__0_n_0\,
      DI(1) => \acumulators[0][3]_i_4__0_n_0\,
      DI(0) => '0',
      O(3) => \acumulators_reg[0][3]_i_1__0_n_4\,
      O(2) => \acumulators_reg[0][3]_i_1__0_n_5\,
      O(1) => \acumulators_reg[0][3]_i_1__0_n_6\,
      O(0) => \acumulators_reg[0][3]_i_1__0_n_7\,
      S(3) => \acumulators[0][3]_i_5__0_n_0\,
      S(2) => \acumulators[0][3]_i_6__0_n_0\,
      S(1) => \acumulators[0][3]_i_7__0_n_0\,
      S(0) => \acumulators[0][3]_i_8__0_n_0\
    );
\acumulators_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][7]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[0][4]\,
      R => '0'
    );
\acumulators_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][7]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[0][5]\,
      R => '0'
    );
\acumulators_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][7]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[0][6]\,
      R => '0'
    );
\acumulators_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][7]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[0][7]\,
      R => '0'
    );
\acumulators_reg[0][7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[0][3]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[0][7]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[0][7]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[0][7]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[0][7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[0][7]_i_2__0_n_0\,
      DI(2) => \acumulators[0][7]_i_3__0_n_0\,
      DI(1) => \acumulators[0][7]_i_4__0_n_0\,
      DI(0) => \acumulators[0][7]_i_5__0_n_0\,
      O(3) => \acumulators_reg[0][7]_i_1__0_n_4\,
      O(2) => \acumulators_reg[0][7]_i_1__0_n_5\,
      O(1) => \acumulators_reg[0][7]_i_1__0_n_6\,
      O(0) => \acumulators_reg[0][7]_i_1__0_n_7\,
      S(3) => \acumulators[0][7]_i_6__0_n_0\,
      S(2) => \acumulators[0][7]_i_7__0_n_0\,
      S(1) => \acumulators[0][7]_i_8__0_n_0\,
      S(0) => \acumulators[0][7]_i_9__0_n_0\
    );
\acumulators_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][11]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[0][8]\,
      R => '0'
    );
\acumulators_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[0][11]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[0][9]\,
      R => '0'
    );
\acumulators_reg[10][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators[10][12]_i_1__0_n_0\,
      Q => \acumulators_reg_n_0_[10][12]\,
      R => '0'
    );
\acumulators_reg[10][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators[10][13]_i_1__0_n_0\,
      Q => \acumulators_reg_n_0_[10][13]\,
      R => '0'
    );
\acumulators_reg[10][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators[10][14]_i_1__0_n_0\,
      Q => \acumulators_reg_n_0_[10][14]\,
      R => '0'
    );
\acumulators_reg[10][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators[10][15]_i_1__0_n_0\,
      Q => \acumulators_reg_n_0_[10][15]\,
      R => '0'
    );
\acumulators_reg[10][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators[10][16]_i_1__0_n_0\,
      Q => \acumulators_reg_n_0_[10][16]\,
      R => '0'
    );
\acumulators_reg[10][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators[10][17]_i_1__0_n_0\,
      Q => \acumulators_reg_n_0_[10][17]\,
      R => '0'
    );
\acumulators_reg[10][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators[10][18]_i_1__0_n_0\,
      Q => \acumulators_reg_n_0_[10][18]\,
      R => '0'
    );
\acumulators_reg[10][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators[10][19]_i_1__0_n_0\,
      Q => \acumulators_reg_n_0_[10][19]\,
      R => '0'
    );
\acumulators_reg[10][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators[10][20]_i_1__0_n_0\,
      Q => \acumulators_reg_n_0_[10][20]\,
      R => '0'
    );
\acumulators_reg[10][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators[10][21]_i_1__0_n_0\,
      Q => \acumulators_reg_n_0_[10][21]\,
      R => '0'
    );
\acumulators_reg[10][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators[10][22]_i_1__0_n_0\,
      Q => \acumulators_reg_n_0_[10][22]\,
      R => '0'
    );
\acumulators_reg[10][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators[10][23]_i_1__0_n_0\,
      Q => \acumulators_reg_n_0_[10][23]\,
      R => '0'
    );
\acumulators_reg[10][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators[10][24]_i_1__0_n_0\,
      Q => \acumulators_reg_n_0_[10][24]\,
      R => '0'
    );
\acumulators_reg[10][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators[10][25]_i_1__0_n_0\,
      Q => \acumulators_reg_n_0_[10][25]\,
      R => '0'
    );
\acumulators_reg[10][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators[10][26]_i_1__0_n_0\,
      Q => \acumulators_reg_n_0_[10][26]\,
      R => '0'
    );
\acumulators_reg[10][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators[10][27]_i_1__0_n_0\,
      Q => \acumulators_reg_n_0_[10][27]\,
      R => '0'
    );
\acumulators_reg[11][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][3]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[11][0]\,
      R => '0'
    );
\acumulators_reg[11][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][11]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[11][10]\,
      R => '0'
    );
\acumulators_reg[11][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][11]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[11][11]\,
      R => '0'
    );
\acumulators_reg[11][11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[11][7]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[11][11]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[11][11]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[11][11]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[11][11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[11][11]_i_2__0_n_0\,
      DI(2) => \acumulators[11][11]_i_3__0_n_0\,
      DI(1) => \acumulators[11][11]_i_4__0_n_0\,
      DI(0) => \acumulators[11][11]_i_5__0_n_0\,
      O(3) => \acumulators_reg[11][11]_i_1__0_n_4\,
      O(2) => \acumulators_reg[11][11]_i_1__0_n_5\,
      O(1) => \acumulators_reg[11][11]_i_1__0_n_6\,
      O(0) => \acumulators_reg[11][11]_i_1__0_n_7\,
      S(3) => \acumulators[11][11]_i_6__0_n_0\,
      S(2) => \acumulators[11][11]_i_7__0_n_0\,
      S(1) => \acumulators[11][11]_i_8__0_n_0\,
      S(0) => \acumulators[11][11]_i_9__0_n_0\
    );
\acumulators_reg[11][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][15]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[11][12]\,
      R => '0'
    );
\acumulators_reg[11][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][15]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[11][13]\,
      R => '0'
    );
\acumulators_reg[11][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][15]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[11][14]\,
      R => '0'
    );
\acumulators_reg[11][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][15]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[11][15]\,
      R => '0'
    );
\acumulators_reg[11][15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[11][11]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[11][15]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[11][15]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[11][15]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[11][15]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[11][15]_i_2__0_n_0\,
      DI(2) => \acumulators[11][15]_i_3__0_n_0\,
      DI(1) => \acumulators[11][15]_i_4__0_n_0\,
      DI(0) => \acumulators[11][15]_i_5__0_n_0\,
      O(3) => \acumulators_reg[11][15]_i_1__0_n_4\,
      O(2) => \acumulators_reg[11][15]_i_1__0_n_5\,
      O(1) => \acumulators_reg[11][15]_i_1__0_n_6\,
      O(0) => \acumulators_reg[11][15]_i_1__0_n_7\,
      S(3) => \acumulators[11][15]_i_6__0_n_0\,
      S(2) => \acumulators[11][15]_i_7__0_n_0\,
      S(1) => \acumulators[11][15]_i_8__0_n_0\,
      S(0) => \acumulators[11][15]_i_9__0_n_0\
    );
\acumulators_reg[11][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][19]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[11][16]\,
      R => '0'
    );
\acumulators_reg[11][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][19]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[11][17]\,
      R => '0'
    );
\acumulators_reg[11][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][19]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[11][18]\,
      R => '0'
    );
\acumulators_reg[11][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][19]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[11][19]\,
      R => '0'
    );
\acumulators_reg[11][19]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[11][15]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[11][19]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[11][19]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[11][19]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[11][19]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[11][19]_i_2__0_n_0\,
      DI(2) => \acumulators[11][19]_i_3__0_n_0\,
      DI(1) => \acumulators[11][19]_i_4__0_n_0\,
      DI(0) => \acumulators[11][19]_i_5__0_n_0\,
      O(3) => \acumulators_reg[11][19]_i_1__0_n_4\,
      O(2) => \acumulators_reg[11][19]_i_1__0_n_5\,
      O(1) => \acumulators_reg[11][19]_i_1__0_n_6\,
      O(0) => \acumulators_reg[11][19]_i_1__0_n_7\,
      S(3) => \acumulators[11][19]_i_6__0_n_0\,
      S(2) => \acumulators[11][19]_i_7__0_n_0\,
      S(1) => \acumulators[11][19]_i_8__0_n_0\,
      S(0) => \acumulators[11][19]_i_9__0_n_0\
    );
\acumulators_reg[11][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][3]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[11][1]\,
      R => '0'
    );
\acumulators_reg[11][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][23]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[11][20]\,
      R => '0'
    );
\acumulators_reg[11][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][23]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[11][21]\,
      R => '0'
    );
\acumulators_reg[11][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][23]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[11][22]\,
      R => '0'
    );
\acumulators_reg[11][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][23]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[11][23]\,
      R => '0'
    );
\acumulators_reg[11][23]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[11][19]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[11][23]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[11][23]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[11][23]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[11][23]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[11][23]_i_2__0_n_0\,
      DI(2) => \acumulators[11][23]_i_3__0_n_0\,
      DI(1) => \acumulators[11][23]_i_4__0_n_0\,
      DI(0) => \acumulators[11][23]_i_5__0_n_0\,
      O(3) => \acumulators_reg[11][23]_i_1__0_n_4\,
      O(2) => \acumulators_reg[11][23]_i_1__0_n_5\,
      O(1) => \acumulators_reg[11][23]_i_1__0_n_6\,
      O(0) => \acumulators_reg[11][23]_i_1__0_n_7\,
      S(3) => \acumulators[11][23]_i_6__0_n_0\,
      S(2) => \acumulators[11][23]_i_7__0_n_0\,
      S(1) => \acumulators[11][23]_i_8__0_n_0\,
      S(0) => \acumulators[11][23]_i_9__0_n_0\
    );
\acumulators_reg[11][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][27]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[11][24]\,
      R => '0'
    );
\acumulators_reg[11][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][27]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[11][25]\,
      R => '0'
    );
\acumulators_reg[11][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][27]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[11][26]\,
      R => '0'
    );
\acumulators_reg[11][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][27]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[11][27]\,
      R => '0'
    );
\acumulators_reg[11][27]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[11][23]_i_1__0_n_0\,
      CO(3) => \NLW_acumulators_reg[11][27]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \acumulators_reg[11][27]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[11][27]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[11][27]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \acumulators[11][27]_i_2__0_n_0\,
      DI(1) => \acumulators[11][27]_i_3__0_n_0\,
      DI(0) => \acumulators[11][27]_i_4__0_n_0\,
      O(3) => \acumulators_reg[11][27]_i_1__0_n_4\,
      O(2) => \acumulators_reg[11][27]_i_1__0_n_5\,
      O(1) => \acumulators_reg[11][27]_i_1__0_n_6\,
      O(0) => \acumulators_reg[11][27]_i_1__0_n_7\,
      S(3) => \acumulators[11][27]_i_5__0_n_0\,
      S(2) => \acumulators[11][27]_i_6__0_n_0\,
      S(1) => \acumulators[11][27]_i_7__0_n_0\,
      S(0) => \acumulators[11][27]_i_8__0_n_0\
    );
\acumulators_reg[11][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][3]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[11][2]\,
      R => '0'
    );
\acumulators_reg[11][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][3]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[11][3]\,
      R => '0'
    );
\acumulators_reg[11][3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \acumulators_reg[11][3]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[11][3]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[11][3]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[11][3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[11][3]_i_2__0_n_0\,
      DI(2) => \acumulators[11][3]_i_3__0_n_0\,
      DI(1) => \acumulators[11][3]_i_4__0_n_0\,
      DI(0) => \acumulators[11][3]_i_5__0_n_0\,
      O(3) => \acumulators_reg[11][3]_i_1__0_n_4\,
      O(2) => \acumulators_reg[11][3]_i_1__0_n_5\,
      O(1) => \acumulators_reg[11][3]_i_1__0_n_6\,
      O(0) => \acumulators_reg[11][3]_i_1__0_n_7\,
      S(3) => \acumulators[11][3]_i_6__0_n_0\,
      S(2) => \acumulators[11][3]_i_7__0_n_0\,
      S(1) => \acumulators[11][3]_i_8__0_n_0\,
      S(0) => \acumulators[11][3]_i_9__0_n_0\
    );
\acumulators_reg[11][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][7]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[11][4]\,
      R => '0'
    );
\acumulators_reg[11][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][7]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[11][5]\,
      R => '0'
    );
\acumulators_reg[11][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][7]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[11][6]\,
      R => '0'
    );
\acumulators_reg[11][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][7]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[11][7]\,
      R => '0'
    );
\acumulators_reg[11][7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[11][3]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[11][7]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[11][7]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[11][7]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[11][7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[11][7]_i_2__0_n_0\,
      DI(2) => \acumulators[11][7]_i_3__0_n_0\,
      DI(1) => \acumulators[11][7]_i_4__0_n_0\,
      DI(0) => \acumulators[11][7]_i_5__0_n_0\,
      O(3) => \acumulators_reg[11][7]_i_1__0_n_4\,
      O(2) => \acumulators_reg[11][7]_i_1__0_n_5\,
      O(1) => \acumulators_reg[11][7]_i_1__0_n_6\,
      O(0) => \acumulators_reg[11][7]_i_1__0_n_7\,
      S(3) => \acumulators[11][7]_i_6__0_n_0\,
      S(2) => \acumulators[11][7]_i_7__0_n_0\,
      S(1) => \acumulators[11][7]_i_8__0_n_0\,
      S(0) => \acumulators[11][7]_i_9__0_n_0\
    );
\acumulators_reg[11][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][11]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[11][8]\,
      R => '0'
    );
\acumulators_reg[11][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[11][11]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[11][9]\,
      R => '0'
    );
\acumulators_reg[12][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][3]_i_1__0_n_7\,
      Q => \acumulators_reg[12]_3\(0),
      R => '0'
    );
\acumulators_reg[12][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][11]_i_1__0_n_5\,
      Q => \acumulators_reg[12]_3\(10),
      R => '0'
    );
\acumulators_reg[12][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][11]_i_1__0_n_4\,
      Q => \acumulators_reg[12]_3\(11),
      R => '0'
    );
\acumulators_reg[12][11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[12][7]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[12][11]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[12][11]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[12][11]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[12][11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[12][11]_i_2__0_n_0\,
      DI(2) => \acumulators[12][11]_i_3__0_n_0\,
      DI(1) => \acumulators[12][11]_i_4__0_n_0\,
      DI(0) => \acumulators[12][11]_i_5__0_n_0\,
      O(3) => \acumulators_reg[12][11]_i_1__0_n_4\,
      O(2) => \acumulators_reg[12][11]_i_1__0_n_5\,
      O(1) => \acumulators_reg[12][11]_i_1__0_n_6\,
      O(0) => \acumulators_reg[12][11]_i_1__0_n_7\,
      S(3) => \acumulators[12][11]_i_6__0_n_0\,
      S(2) => \acumulators[12][11]_i_7__0_n_0\,
      S(1) => \acumulators[12][11]_i_8__0_n_0\,
      S(0) => \acumulators[12][11]_i_9__0_n_0\
    );
\acumulators_reg[12][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][15]_i_1__0_n_7\,
      Q => \acumulators_reg[12]_3\(12),
      R => '0'
    );
\acumulators_reg[12][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][15]_i_1__0_n_6\,
      Q => \acumulators_reg[12]_3\(13),
      R => '0'
    );
\acumulators_reg[12][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][15]_i_1__0_n_5\,
      Q => \acumulators_reg[12]_3\(14),
      R => '0'
    );
\acumulators_reg[12][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][15]_i_1__0_n_4\,
      Q => \acumulators_reg[12]_3\(15),
      R => '0'
    );
\acumulators_reg[12][15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[12][11]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[12][15]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[12][15]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[12][15]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[12][15]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[12][15]_i_2__0_n_0\,
      DI(2) => \acumulators[12][15]_i_3__0_n_0\,
      DI(1) => \acumulators[12][15]_i_4__0_n_0\,
      DI(0) => \acumulators[12][15]_i_5__0_n_0\,
      O(3) => \acumulators_reg[12][15]_i_1__0_n_4\,
      O(2) => \acumulators_reg[12][15]_i_1__0_n_5\,
      O(1) => \acumulators_reg[12][15]_i_1__0_n_6\,
      O(0) => \acumulators_reg[12][15]_i_1__0_n_7\,
      S(3) => \acumulators[12][15]_i_6__0_n_0\,
      S(2) => \acumulators[12][15]_i_7__0_n_0\,
      S(1) => \acumulators[12][15]_i_8__0_n_0\,
      S(0) => \acumulators[12][15]_i_9__0_n_0\
    );
\acumulators_reg[12][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][19]_i_1__0_n_7\,
      Q => \acumulators_reg[12]_3\(16),
      R => '0'
    );
\acumulators_reg[12][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][19]_i_1__0_n_6\,
      Q => \acumulators_reg[12]_3\(17),
      R => '0'
    );
\acumulators_reg[12][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][19]_i_1__0_n_5\,
      Q => \acumulators_reg[12]_3\(18),
      R => '0'
    );
\acumulators_reg[12][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][19]_i_1__0_n_4\,
      Q => \acumulators_reg[12]_3\(19),
      R => '0'
    );
\acumulators_reg[12][19]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[12][15]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[12][19]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[12][19]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[12][19]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[12][19]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[12][19]_i_2__0_n_0\,
      DI(2) => \acumulators[12][19]_i_3__0_n_0\,
      DI(1) => \acumulators[12][19]_i_4__0_n_0\,
      DI(0) => \acumulators[12][19]_i_5__0_n_0\,
      O(3) => \acumulators_reg[12][19]_i_1__0_n_4\,
      O(2) => \acumulators_reg[12][19]_i_1__0_n_5\,
      O(1) => \acumulators_reg[12][19]_i_1__0_n_6\,
      O(0) => \acumulators_reg[12][19]_i_1__0_n_7\,
      S(3) => \acumulators[12][19]_i_6__0_n_0\,
      S(2) => \acumulators[12][19]_i_7__0_n_0\,
      S(1) => \acumulators[12][19]_i_8__0_n_0\,
      S(0) => \acumulators[12][19]_i_9__0_n_0\
    );
\acumulators_reg[12][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][3]_i_1__0_n_6\,
      Q => \acumulators_reg[12]_3\(1),
      R => '0'
    );
\acumulators_reg[12][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][23]_i_1__0_n_7\,
      Q => \acumulators_reg[12]_3\(20),
      R => '0'
    );
\acumulators_reg[12][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][23]_i_1__0_n_6\,
      Q => \acumulators_reg[12]_3\(21),
      R => '0'
    );
\acumulators_reg[12][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][23]_i_1__0_n_5\,
      Q => \acumulators_reg[12]_3\(22),
      R => '0'
    );
\acumulators_reg[12][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][23]_i_1__0_n_4\,
      Q => \acumulators_reg[12]_3\(23),
      R => '0'
    );
\acumulators_reg[12][23]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[12][19]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[12][23]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[12][23]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[12][23]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[12][23]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[12][23]_i_2__0_n_0\,
      DI(2) => \acumulators[12][23]_i_3__0_n_0\,
      DI(1) => \acumulators[12][23]_i_4__0_n_0\,
      DI(0) => \acumulators[12][23]_i_5__0_n_0\,
      O(3) => \acumulators_reg[12][23]_i_1__0_n_4\,
      O(2) => \acumulators_reg[12][23]_i_1__0_n_5\,
      O(1) => \acumulators_reg[12][23]_i_1__0_n_6\,
      O(0) => \acumulators_reg[12][23]_i_1__0_n_7\,
      S(3) => \acumulators[12][23]_i_6__0_n_0\,
      S(2) => \acumulators[12][23]_i_7__0_n_0\,
      S(1) => \acumulators[12][23]_i_8__0_n_0\,
      S(0) => \acumulators[12][23]_i_9__0_n_0\
    );
\acumulators_reg[12][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][27]_i_1__0_n_7\,
      Q => \acumulators_reg[12]_3\(24),
      R => '0'
    );
\acumulators_reg[12][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][27]_i_1__0_n_6\,
      Q => \acumulators_reg[12]_3\(25),
      R => '0'
    );
\acumulators_reg[12][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][27]_i_1__0_n_5\,
      Q => \acumulators_reg[12]_3\(26),
      R => '0'
    );
\acumulators_reg[12][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][27]_i_1__0_n_4\,
      Q => \acumulators_reg[12]_3\(27),
      R => '0'
    );
\acumulators_reg[12][27]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[12][23]_i_1__0_n_0\,
      CO(3) => \NLW_acumulators_reg[12][27]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \acumulators_reg[12][27]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[12][27]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[12][27]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \acumulators[12][27]_i_2__0_n_0\,
      DI(1) => \acumulators[12][27]_i_3__0_n_0\,
      DI(0) => \acumulators[12][27]_i_4__0_n_0\,
      O(3) => \acumulators_reg[12][27]_i_1__0_n_4\,
      O(2) => \acumulators_reg[12][27]_i_1__0_n_5\,
      O(1) => \acumulators_reg[12][27]_i_1__0_n_6\,
      O(0) => \acumulators_reg[12][27]_i_1__0_n_7\,
      S(3) => \acumulators[12][27]_i_5__0_n_0\,
      S(2) => \acumulators[12][27]_i_6__0_n_0\,
      S(1) => \acumulators[12][27]_i_7__0_n_0\,
      S(0) => \acumulators[12][27]_i_8__0_n_0\
    );
\acumulators_reg[12][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][3]_i_1__0_n_5\,
      Q => \acumulators_reg[12]_3\(2),
      R => '0'
    );
\acumulators_reg[12][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][3]_i_1__0_n_4\,
      Q => \acumulators_reg[12]_3\(3),
      R => '0'
    );
\acumulators_reg[12][3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \acumulators_reg[12][3]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[12][3]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[12][3]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[12][3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[12][3]_i_2__0_n_0\,
      DI(2) => \acumulators[12][3]_i_3__0_n_0\,
      DI(1) => \acumulators[12][3]_i_4__0_n_0\,
      DI(0) => \acumulators[12][3]_i_5__0_n_0\,
      O(3) => \acumulators_reg[12][3]_i_1__0_n_4\,
      O(2) => \acumulators_reg[12][3]_i_1__0_n_5\,
      O(1) => \acumulators_reg[12][3]_i_1__0_n_6\,
      O(0) => \acumulators_reg[12][3]_i_1__0_n_7\,
      S(3) => \acumulators[12][3]_i_6__0_n_0\,
      S(2) => \acumulators[12][3]_i_7__0_n_0\,
      S(1) => \acumulators[12][3]_i_8__0_n_0\,
      S(0) => \acumulators[12][3]_i_9__0_n_0\
    );
\acumulators_reg[12][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][7]_i_1__0_n_7\,
      Q => \acumulators_reg[12]_3\(4),
      R => '0'
    );
\acumulators_reg[12][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][7]_i_1__0_n_6\,
      Q => \acumulators_reg[12]_3\(5),
      R => '0'
    );
\acumulators_reg[12][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][7]_i_1__0_n_5\,
      Q => \acumulators_reg[12]_3\(6),
      R => '0'
    );
\acumulators_reg[12][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][7]_i_1__0_n_4\,
      Q => \acumulators_reg[12]_3\(7),
      R => '0'
    );
\acumulators_reg[12][7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[12][3]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[12][7]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[12][7]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[12][7]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[12][7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[12][7]_i_2__0_n_0\,
      DI(2) => \acumulators[12][7]_i_3__0_n_0\,
      DI(1) => \acumulators[12][7]_i_4__0_n_0\,
      DI(0) => \acumulators[12][7]_i_5__0_n_0\,
      O(3) => \acumulators_reg[12][7]_i_1__0_n_4\,
      O(2) => \acumulators_reg[12][7]_i_1__0_n_5\,
      O(1) => \acumulators_reg[12][7]_i_1__0_n_6\,
      O(0) => \acumulators_reg[12][7]_i_1__0_n_7\,
      S(3) => \acumulators[12][7]_i_6__0_n_0\,
      S(2) => \acumulators[12][7]_i_7__0_n_0\,
      S(1) => \acumulators[12][7]_i_8__0_n_0\,
      S(0) => \acumulators[12][7]_i_9__0_n_0\
    );
\acumulators_reg[12][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][11]_i_1__0_n_7\,
      Q => \acumulators_reg[12]_3\(8),
      R => '0'
    );
\acumulators_reg[12][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \acumulators_reg[12][11]_i_1__0_n_6\,
      Q => \acumulators_reg[12]_3\(9),
      R => '0'
    );
\acumulators_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][3]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[1][0]\,
      R => '0'
    );
\acumulators_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][11]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[1][10]\,
      R => '0'
    );
\acumulators_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][11]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[1][11]\,
      R => '0'
    );
\acumulators_reg[1][11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[1][7]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[1][11]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[1][11]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[1][11]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[1][11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[1][11]_i_2__0_n_0\,
      DI(2) => \acumulators[1][11]_i_3__0_n_0\,
      DI(1) => \acumulators[1][11]_i_4__0_n_0\,
      DI(0) => \acumulators[1][11]_i_5__0_n_0\,
      O(3) => \acumulators_reg[1][11]_i_1__0_n_4\,
      O(2) => \acumulators_reg[1][11]_i_1__0_n_5\,
      O(1) => \acumulators_reg[1][11]_i_1__0_n_6\,
      O(0) => \acumulators_reg[1][11]_i_1__0_n_7\,
      S(3) => \acumulators[1][11]_i_6__0_n_0\,
      S(2) => \acumulators[1][11]_i_7__0_n_0\,
      S(1) => \acumulators[1][11]_i_8__0_n_0\,
      S(0) => \acumulators[1][11]_i_9__0_n_0\
    );
\acumulators_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][15]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[1][12]\,
      R => '0'
    );
\acumulators_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][15]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[1][13]\,
      R => '0'
    );
\acumulators_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][15]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[1][14]\,
      R => '0'
    );
\acumulators_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][15]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[1][15]\,
      R => '0'
    );
\acumulators_reg[1][15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[1][11]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[1][15]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[1][15]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[1][15]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[1][15]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \acumulators[1][15]_i_2__0_n_0\,
      DI(1) => \acumulators[1][15]_i_3__0_n_0\,
      DI(0) => \acumulators[1][15]_i_4__0_n_0\,
      O(3) => \acumulators_reg[1][15]_i_1__0_n_4\,
      O(2) => \acumulators_reg[1][15]_i_1__0_n_5\,
      O(1) => \acumulators_reg[1][15]_i_1__0_n_6\,
      O(0) => \acumulators_reg[1][15]_i_1__0_n_7\,
      S(3) => \acumulators[1][15]_i_5__0_n_0\,
      S(2) => \acumulators[1][15]_i_6__0_n_0\,
      S(1) => \acumulators[1][15]_i_7__0_n_0\,
      S(0) => \acumulators[1][15]_i_8__0_n_0\
    );
\acumulators_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][19]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[1][16]\,
      R => '0'
    );
\acumulators_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][19]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[1][17]\,
      R => '0'
    );
\acumulators_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][19]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[1][18]\,
      R => '0'
    );
\acumulators_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][19]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[1][19]\,
      R => '0'
    );
\acumulators_reg[1][19]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[1][15]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[1][19]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[1][19]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[1][19]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[1][19]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \acumulators_reg[1][19]_i_1__0_n_4\,
      O(2) => \acumulators_reg[1][19]_i_1__0_n_5\,
      O(1) => \acumulators_reg[1][19]_i_1__0_n_6\,
      O(0) => \acumulators_reg[1][19]_i_1__0_n_7\,
      S(3) => \acumulators[1][19]_i_2__0_n_0\,
      S(2) => \acumulators[1][19]_i_3__0_n_0\,
      S(1) => \acumulators[1][19]_i_4__0_n_0\,
      S(0) => \acumulators[1][19]_i_5__0_n_0\
    );
\acumulators_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][3]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[1][1]\,
      R => '0'
    );
\acumulators_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][23]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[1][20]\,
      R => '0'
    );
\acumulators_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][23]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[1][21]\,
      R => '0'
    );
\acumulators_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][23]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[1][22]\,
      R => '0'
    );
\acumulators_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][23]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[1][23]\,
      R => '0'
    );
\acumulators_reg[1][23]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[1][19]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[1][23]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[1][23]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[1][23]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[1][23]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \acumulators_reg[1][23]_i_1__0_n_4\,
      O(2) => \acumulators_reg[1][23]_i_1__0_n_5\,
      O(1) => \acumulators_reg[1][23]_i_1__0_n_6\,
      O(0) => \acumulators_reg[1][23]_i_1__0_n_7\,
      S(3) => \acumulators[1][23]_i_2__0_n_0\,
      S(2) => \acumulators[1][23]_i_3__0_n_0\,
      S(1) => \acumulators[1][23]_i_4__0_n_0\,
      S(0) => \acumulators[1][23]_i_5__0_n_0\
    );
\acumulators_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][27]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[1][24]\,
      R => '0'
    );
\acumulators_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][27]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[1][25]\,
      R => '0'
    );
\acumulators_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][27]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[1][26]\,
      R => '0'
    );
\acumulators_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][27]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[1][27]\,
      R => '0'
    );
\acumulators_reg[1][27]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[1][23]_i_1__0_n_0\,
      CO(3) => \NLW_acumulators_reg[1][27]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \acumulators_reg[1][27]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[1][27]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[1][27]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \acumulators_reg[1][27]_i_1__0_n_4\,
      O(2) => \acumulators_reg[1][27]_i_1__0_n_5\,
      O(1) => \acumulators_reg[1][27]_i_1__0_n_6\,
      O(0) => \acumulators_reg[1][27]_i_1__0_n_7\,
      S(3) => \acumulators[1][27]_i_2__0_n_0\,
      S(2) => \acumulators[1][27]_i_3__0_n_0\,
      S(1) => \acumulators[1][27]_i_4__0_n_0\,
      S(0) => \acumulators[1][27]_i_5__0_n_0\
    );
\acumulators_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][3]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[1][2]\,
      R => '0'
    );
\acumulators_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][3]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[1][3]\,
      R => '0'
    );
\acumulators_reg[1][3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \acumulators_reg[1][3]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[1][3]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[1][3]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[1][3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[1][3]_i_2__0_n_0\,
      DI(2 downto 0) => B"000",
      O(3) => \acumulators_reg[1][3]_i_1__0_n_4\,
      O(2) => \acumulators_reg[1][3]_i_1__0_n_5\,
      O(1) => \acumulators_reg[1][3]_i_1__0_n_6\,
      O(0) => \acumulators_reg[1][3]_i_1__0_n_7\,
      S(3) => \acumulators[1][3]_i_3__0_n_0\,
      S(2) => \acumulators[1][3]_i_4__0_n_0\,
      S(1) => \acumulators[1][3]_i_5__0_n_0\,
      S(0) => \acumulators[1][3]_i_6__0_n_0\
    );
\acumulators_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][7]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[1][4]\,
      R => '0'
    );
\acumulators_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][7]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[1][5]\,
      R => '0'
    );
\acumulators_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][7]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[1][6]\,
      R => '0'
    );
\acumulators_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][7]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[1][7]\,
      R => '0'
    );
\acumulators_reg[1][7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[1][3]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[1][7]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[1][7]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[1][7]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[1][7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[1][7]_i_2__0_n_0\,
      DI(2) => \acumulators[1][7]_i_3__0_n_0\,
      DI(1) => \acumulators[1][7]_i_4__0_n_0\,
      DI(0) => \acumulators[1][7]_i_5__0_n_0\,
      O(3) => \acumulators_reg[1][7]_i_1__0_n_4\,
      O(2) => \acumulators_reg[1][7]_i_1__0_n_5\,
      O(1) => \acumulators_reg[1][7]_i_1__0_n_6\,
      O(0) => \acumulators_reg[1][7]_i_1__0_n_7\,
      S(3) => \acumulators[1][7]_i_6__0_n_0\,
      S(2) => \acumulators[1][7]_i_7__0_n_0\,
      S(1) => \acumulators[1][7]_i_8__0_n_0\,
      S(0) => \acumulators[1][7]_i_9__0_n_0\
    );
\acumulators_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][11]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[1][8]\,
      R => '0'
    );
\acumulators_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[1][11]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[1][9]\,
      R => '0'
    );
\acumulators_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][3]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[2][0]\,
      R => '0'
    );
\acumulators_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][11]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[2][10]\,
      R => '0'
    );
\acumulators_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][11]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[2][11]\,
      R => '0'
    );
\acumulators_reg[2][11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[2][7]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[2][11]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[2][11]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[2][11]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[2][11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[2][11]_i_2__0_n_0\,
      DI(2) => \acumulators[2][11]_i_3__0_n_0\,
      DI(1) => \acumulators[2][11]_i_4__0_n_0\,
      DI(0) => \acumulators[2][11]_i_5__0_n_0\,
      O(3) => \acumulators_reg[2][11]_i_1__0_n_4\,
      O(2) => \acumulators_reg[2][11]_i_1__0_n_5\,
      O(1) => \acumulators_reg[2][11]_i_1__0_n_6\,
      O(0) => \acumulators_reg[2][11]_i_1__0_n_7\,
      S(3) => \acumulators[2][11]_i_6__0_n_0\,
      S(2) => \acumulators[2][11]_i_7__0_n_0\,
      S(1) => \acumulators[2][11]_i_8__0_n_0\,
      S(0) => \acumulators[2][11]_i_9__0_n_0\
    );
\acumulators_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][15]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[2][12]\,
      R => '0'
    );
\acumulators_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][15]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[2][13]\,
      R => '0'
    );
\acumulators_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][15]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[2][14]\,
      R => '0'
    );
\acumulators_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][15]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[2][15]\,
      R => '0'
    );
\acumulators_reg[2][15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[2][11]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[2][15]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[2][15]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[2][15]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[2][15]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[2][15]_i_2__0_n_0\,
      DI(2) => \acumulators[2][15]_i_3__0_n_0\,
      DI(1) => \acumulators[2][15]_i_4__0_n_0\,
      DI(0) => \acumulators[2][15]_i_5__0_n_0\,
      O(3) => \acumulators_reg[2][15]_i_1__0_n_4\,
      O(2) => \acumulators_reg[2][15]_i_1__0_n_5\,
      O(1) => \acumulators_reg[2][15]_i_1__0_n_6\,
      O(0) => \acumulators_reg[2][15]_i_1__0_n_7\,
      S(3) => \acumulators[2][15]_i_6__0_n_0\,
      S(2) => \acumulators[2][15]_i_7__0_n_0\,
      S(1) => \acumulators[2][15]_i_8__0_n_0\,
      S(0) => \acumulators[2][15]_i_9__0_n_0\
    );
\acumulators_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][19]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[2][16]\,
      R => '0'
    );
\acumulators_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][19]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[2][17]\,
      R => '0'
    );
\acumulators_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][19]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[2][18]\,
      R => '0'
    );
\acumulators_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][19]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[2][19]\,
      R => '0'
    );
\acumulators_reg[2][19]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[2][15]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[2][19]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[2][19]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[2][19]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[2][19]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \acumulators[2][19]_i_2__0_n_0\,
      O(3) => \acumulators_reg[2][19]_i_1__0_n_4\,
      O(2) => \acumulators_reg[2][19]_i_1__0_n_5\,
      O(1) => \acumulators_reg[2][19]_i_1__0_n_6\,
      O(0) => \acumulators_reg[2][19]_i_1__0_n_7\,
      S(3) => \acumulators[2][19]_i_3__0_n_0\,
      S(2) => \acumulators[2][19]_i_4__0_n_0\,
      S(1) => \acumulators[2][19]_i_5__0_n_0\,
      S(0) => \acumulators[2][19]_i_6__0_n_0\
    );
\acumulators_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][3]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[2][1]\,
      R => '0'
    );
\acumulators_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][23]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[2][20]\,
      R => '0'
    );
\acumulators_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][23]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[2][21]\,
      R => '0'
    );
\acumulators_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][23]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[2][22]\,
      R => '0'
    );
\acumulators_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][23]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[2][23]\,
      R => '0'
    );
\acumulators_reg[2][23]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[2][19]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[2][23]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[2][23]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[2][23]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[2][23]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \acumulators_reg[2][23]_i_1__0_n_4\,
      O(2) => \acumulators_reg[2][23]_i_1__0_n_5\,
      O(1) => \acumulators_reg[2][23]_i_1__0_n_6\,
      O(0) => \acumulators_reg[2][23]_i_1__0_n_7\,
      S(3) => \acumulators[2][23]_i_2__0_n_0\,
      S(2) => \acumulators[2][23]_i_3__0_n_0\,
      S(1) => \acumulators[2][23]_i_4__0_n_0\,
      S(0) => \acumulators[2][23]_i_5__0_n_0\
    );
\acumulators_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][27]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[2][24]\,
      R => '0'
    );
\acumulators_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][27]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[2][25]\,
      R => '0'
    );
\acumulators_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][27]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[2][26]\,
      R => '0'
    );
\acumulators_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][27]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[2][27]\,
      R => '0'
    );
\acumulators_reg[2][27]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[2][23]_i_1__0_n_0\,
      CO(3) => \NLW_acumulators_reg[2][27]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \acumulators_reg[2][27]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[2][27]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[2][27]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \acumulators_reg[2][27]_i_1__0_n_4\,
      O(2) => \acumulators_reg[2][27]_i_1__0_n_5\,
      O(1) => \acumulators_reg[2][27]_i_1__0_n_6\,
      O(0) => \acumulators_reg[2][27]_i_1__0_n_7\,
      S(3) => \acumulators[2][27]_i_2__0_n_0\,
      S(2) => \acumulators[2][27]_i_3__0_n_0\,
      S(1) => \acumulators[2][27]_i_4__0_n_0\,
      S(0) => \acumulators[2][27]_i_5__0_n_0\
    );
\acumulators_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][3]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[2][2]\,
      R => '0'
    );
\acumulators_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][3]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[2][3]\,
      R => '0'
    );
\acumulators_reg[2][3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \acumulators_reg[2][3]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[2][3]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[2][3]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[2][3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \acumulators_reg[2][3]_i_1__0_n_4\,
      O(2) => \acumulators_reg[2][3]_i_1__0_n_5\,
      O(1) => \acumulators_reg[2][3]_i_1__0_n_6\,
      O(0) => \acumulators_reg[2][3]_i_1__0_n_7\,
      S(3) => \acumulators[2][3]_i_2__0_n_0\,
      S(2) => \acumulators[2][3]_i_3__0_n_0\,
      S(1) => \acumulators[2][3]_i_4__0_n_0\,
      S(0) => \acumulators[2][3]_i_5__0_n_0\
    );
\acumulators_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][7]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[2][4]\,
      R => '0'
    );
\acumulators_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][7]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[2][5]\,
      R => '0'
    );
\acumulators_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][7]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[2][6]\,
      R => '0'
    );
\acumulators_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][7]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[2][7]\,
      R => '0'
    );
\acumulators_reg[2][7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[2][3]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[2][7]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[2][7]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[2][7]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[2][7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[2][7]_i_2__0_n_0\,
      DI(2) => \acumulators[2][7]_i_3__0_n_0\,
      DI(1) => \acumulators[2][7]_i_4__0_n_0\,
      DI(0) => '0',
      O(3) => \acumulators_reg[2][7]_i_1__0_n_4\,
      O(2) => \acumulators_reg[2][7]_i_1__0_n_5\,
      O(1) => \acumulators_reg[2][7]_i_1__0_n_6\,
      O(0) => \acumulators_reg[2][7]_i_1__0_n_7\,
      S(3) => \acumulators[2][7]_i_5__0_n_0\,
      S(2) => \acumulators[2][7]_i_6__0_n_0\,
      S(1) => \acumulators[2][7]_i_7__0_n_0\,
      S(0) => \acumulators[2][7]_i_8__0_n_0\
    );
\acumulators_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][11]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[2][8]\,
      R => '0'
    );
\acumulators_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[2][11]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[2][9]\,
      R => '0'
    );
\acumulators_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][3]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[3][0]\,
      R => '0'
    );
\acumulators_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][11]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[3][10]\,
      R => '0'
    );
\acumulators_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][11]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[3][11]\,
      R => '0'
    );
\acumulators_reg[3][11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[3][7]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[3][11]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[3][11]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[3][11]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[3][11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[3][11]_i_2__0_n_0\,
      DI(2) => \acumulators[3][11]_i_3__0_n_0\,
      DI(1) => \acumulators[3][11]_i_4__0_n_0\,
      DI(0) => \acumulators[3][11]_i_5__0_n_0\,
      O(3) => \acumulators_reg[3][11]_i_1__0_n_4\,
      O(2) => \acumulators_reg[3][11]_i_1__0_n_5\,
      O(1) => \acumulators_reg[3][11]_i_1__0_n_6\,
      O(0) => \acumulators_reg[3][11]_i_1__0_n_7\,
      S(3) => \acumulators[3][11]_i_6__0_n_0\,
      S(2) => \acumulators[3][11]_i_7__0_n_0\,
      S(1) => \acumulators[3][11]_i_8__0_n_0\,
      S(0) => \acumulators[3][11]_i_9__0_n_0\
    );
\acumulators_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][15]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[3][12]\,
      R => '0'
    );
\acumulators_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][15]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[3][13]\,
      R => '0'
    );
\acumulators_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][15]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[3][14]\,
      R => '0'
    );
\acumulators_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][15]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[3][15]\,
      R => '0'
    );
\acumulators_reg[3][15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[3][11]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[3][15]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[3][15]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[3][15]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[3][15]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[3][15]_i_2__0_n_0\,
      DI(2) => \acumulators[3][15]_i_3__0_n_0\,
      DI(1) => \acumulators[3][15]_i_4__0_n_0\,
      DI(0) => \acumulators[3][15]_i_5__0_n_0\,
      O(3) => \acumulators_reg[3][15]_i_1__0_n_4\,
      O(2) => \acumulators_reg[3][15]_i_1__0_n_5\,
      O(1) => \acumulators_reg[3][15]_i_1__0_n_6\,
      O(0) => \acumulators_reg[3][15]_i_1__0_n_7\,
      S(3) => \acumulators[3][15]_i_6__0_n_0\,
      S(2) => \acumulators[3][15]_i_7__0_n_0\,
      S(1) => \acumulators[3][15]_i_8__0_n_0\,
      S(0) => \acumulators[3][15]_i_9__0_n_0\
    );
\acumulators_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][19]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[3][16]\,
      R => '0'
    );
\acumulators_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][19]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[3][17]\,
      R => '0'
    );
\acumulators_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][19]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[3][18]\,
      R => '0'
    );
\acumulators_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][19]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[3][19]\,
      R => '0'
    );
\acumulators_reg[3][19]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[3][15]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[3][19]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[3][19]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[3][19]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[3][19]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \acumulators[3][19]_i_2__0_n_0\,
      DI(1) => \acumulators[3][19]_i_3__0_n_0\,
      DI(0) => \acumulators[3][19]_i_4__0_n_0\,
      O(3) => \acumulators_reg[3][19]_i_1__0_n_4\,
      O(2) => \acumulators_reg[3][19]_i_1__0_n_5\,
      O(1) => \acumulators_reg[3][19]_i_1__0_n_6\,
      O(0) => \acumulators_reg[3][19]_i_1__0_n_7\,
      S(3) => \acumulators[3][19]_i_5__0_n_0\,
      S(2) => \acumulators[3][19]_i_6__0_n_0\,
      S(1) => \acumulators[3][19]_i_7__0_n_0\,
      S(0) => \acumulators[3][19]_i_8__0_n_0\
    );
\acumulators_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][3]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[3][1]\,
      R => '0'
    );
\acumulators_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][23]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[3][20]\,
      R => '0'
    );
\acumulators_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][23]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[3][21]\,
      R => '0'
    );
\acumulators_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][23]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[3][22]\,
      R => '0'
    );
\acumulators_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][23]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[3][23]\,
      R => '0'
    );
\acumulators_reg[3][23]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[3][19]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[3][23]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[3][23]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[3][23]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[3][23]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \acumulators_reg[3][23]_i_1__0_n_4\,
      O(2) => \acumulators_reg[3][23]_i_1__0_n_5\,
      O(1) => \acumulators_reg[3][23]_i_1__0_n_6\,
      O(0) => \acumulators_reg[3][23]_i_1__0_n_7\,
      S(3) => \acumulators[3][23]_i_2__0_n_0\,
      S(2) => \acumulators[3][23]_i_3__0_n_0\,
      S(1) => \acumulators[3][23]_i_4__0_n_0\,
      S(0) => \acumulators[3][23]_i_5__0_n_0\
    );
\acumulators_reg[3][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][27]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[3][24]\,
      R => '0'
    );
\acumulators_reg[3][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][27]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[3][25]\,
      R => '0'
    );
\acumulators_reg[3][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][27]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[3][26]\,
      R => '0'
    );
\acumulators_reg[3][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][27]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[3][27]\,
      R => '0'
    );
\acumulators_reg[3][27]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[3][23]_i_1__0_n_0\,
      CO(3) => \NLW_acumulators_reg[3][27]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \acumulators_reg[3][27]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[3][27]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[3][27]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \acumulators_reg[3][27]_i_1__0_n_4\,
      O(2) => \acumulators_reg[3][27]_i_1__0_n_5\,
      O(1) => \acumulators_reg[3][27]_i_1__0_n_6\,
      O(0) => \acumulators_reg[3][27]_i_1__0_n_7\,
      S(3) => \acumulators[3][27]_i_2__0_n_0\,
      S(2) => \acumulators[3][27]_i_3__0_n_0\,
      S(1) => \acumulators[3][27]_i_4__0_n_0\,
      S(0) => \acumulators[3][27]_i_5__0_n_0\
    );
\acumulators_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][3]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[3][2]\,
      R => '0'
    );
\acumulators_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][3]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[3][3]\,
      R => '0'
    );
\acumulators_reg[3][3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \acumulators_reg[3][3]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[3][3]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[3][3]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[3][3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \acumulators_reg[3][3]_i_1__0_n_4\,
      O(2) => \acumulators_reg[3][3]_i_1__0_n_5\,
      O(1) => \acumulators_reg[3][3]_i_1__0_n_6\,
      O(0) => \acumulators_reg[3][3]_i_1__0_n_7\,
      S(3) => \acumulators[3][3]_i_2__0_n_0\,
      S(2) => \acumulators[3][3]_i_3__0_n_0\,
      S(1) => \acumulators[3][3]_i_4__0_n_0\,
      S(0) => \acumulators[3][3]_i_5__0_n_0\
    );
\acumulators_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][7]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[3][4]\,
      R => '0'
    );
\acumulators_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][7]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[3][5]\,
      R => '0'
    );
\acumulators_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][7]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[3][6]\,
      R => '0'
    );
\acumulators_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][7]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[3][7]\,
      R => '0'
    );
\acumulators_reg[3][7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[3][3]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[3][7]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[3][7]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[3][7]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[3][7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[3][7]_i_2__0_n_0\,
      DI(2 downto 0) => B"000",
      O(3) => \acumulators_reg[3][7]_i_1__0_n_4\,
      O(2) => \acumulators_reg[3][7]_i_1__0_n_5\,
      O(1) => \acumulators_reg[3][7]_i_1__0_n_6\,
      O(0) => \acumulators_reg[3][7]_i_1__0_n_7\,
      S(3) => \acumulators[3][7]_i_3__0_n_0\,
      S(2) => \acumulators[3][7]_i_4__0_n_0\,
      S(1) => \acumulators[3][7]_i_5__0_n_0\,
      S(0) => \acumulators[3][7]_i_6__0_n_0\
    );
\acumulators_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][11]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[3][8]\,
      R => '0'
    );
\acumulators_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[3][11]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[3][9]\,
      R => '0'
    );
\acumulators_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][3]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[4][0]\,
      R => '0'
    );
\acumulators_reg[4][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][11]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[4][10]\,
      R => '0'
    );
\acumulators_reg[4][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][11]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[4][11]\,
      R => '0'
    );
\acumulators_reg[4][11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[4][7]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[4][11]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[4][11]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[4][11]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[4][11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[4][11]_i_2__0_n_0\,
      DI(2) => \acumulators[4][11]_i_3__0_n_0\,
      DI(1) => \acumulators[4][11]_i_4__0_n_0\,
      DI(0) => '0',
      O(3) => \acumulators_reg[4][11]_i_1__0_n_4\,
      O(2) => \acumulators_reg[4][11]_i_1__0_n_5\,
      O(1) => \acumulators_reg[4][11]_i_1__0_n_6\,
      O(0) => \acumulators_reg[4][11]_i_1__0_n_7\,
      S(3) => \acumulators[4][11]_i_5__0_n_0\,
      S(2) => \acumulators[4][11]_i_6__0_n_0\,
      S(1) => \acumulators[4][11]_i_7__0_n_0\,
      S(0) => \acumulators[4][11]_i_8__0_n_0\
    );
\acumulators_reg[4][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][15]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[4][12]\,
      R => '0'
    );
\acumulators_reg[4][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][15]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[4][13]\,
      R => '0'
    );
\acumulators_reg[4][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][15]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[4][14]\,
      R => '0'
    );
\acumulators_reg[4][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][15]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[4][15]\,
      R => '0'
    );
\acumulators_reg[4][15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[4][11]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[4][15]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[4][15]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[4][15]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[4][15]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[4][15]_i_2__0_n_0\,
      DI(2) => \acumulators[4][15]_i_3__0_n_0\,
      DI(1) => \acumulators[4][15]_i_4__0_n_0\,
      DI(0) => \acumulators[4][15]_i_5__0_n_0\,
      O(3) => \acumulators_reg[4][15]_i_1__0_n_4\,
      O(2) => \acumulators_reg[4][15]_i_1__0_n_5\,
      O(1) => \acumulators_reg[4][15]_i_1__0_n_6\,
      O(0) => \acumulators_reg[4][15]_i_1__0_n_7\,
      S(3) => \acumulators[4][15]_i_6__0_n_0\,
      S(2) => \acumulators[4][15]_i_7__0_n_0\,
      S(1) => \acumulators[4][15]_i_8__0_n_0\,
      S(0) => \acumulators[4][15]_i_9__0_n_0\
    );
\acumulators_reg[4][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][19]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[4][16]\,
      R => '0'
    );
\acumulators_reg[4][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][19]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[4][17]\,
      R => '0'
    );
\acumulators_reg[4][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][19]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[4][18]\,
      R => '0'
    );
\acumulators_reg[4][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][19]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[4][19]\,
      R => '0'
    );
\acumulators_reg[4][19]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[4][15]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[4][19]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[4][19]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[4][19]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[4][19]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[4][19]_i_2__0_n_0\,
      DI(2) => \acumulators[4][19]_i_3__0_n_0\,
      DI(1) => \acumulators[4][19]_i_4__0_n_0\,
      DI(0) => \acumulators[4][19]_i_5__0_n_0\,
      O(3) => \acumulators_reg[4][19]_i_1__0_n_4\,
      O(2) => \acumulators_reg[4][19]_i_1__0_n_5\,
      O(1) => \acumulators_reg[4][19]_i_1__0_n_6\,
      O(0) => \acumulators_reg[4][19]_i_1__0_n_7\,
      S(3) => \acumulators[4][19]_i_6__0_n_0\,
      S(2) => \acumulators[4][19]_i_7__0_n_0\,
      S(1) => \acumulators[4][19]_i_8__0_n_0\,
      S(0) => \acumulators[4][19]_i_9__0_n_0\
    );
\acumulators_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][3]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[4][1]\,
      R => '0'
    );
\acumulators_reg[4][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][23]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[4][20]\,
      R => '0'
    );
\acumulators_reg[4][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][23]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[4][21]\,
      R => '0'
    );
\acumulators_reg[4][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][23]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[4][22]\,
      R => '0'
    );
\acumulators_reg[4][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][23]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[4][23]\,
      R => '0'
    );
\acumulators_reg[4][23]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[4][19]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[4][23]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[4][23]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[4][23]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[4][23]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \acumulators[4][23]_i_2__0_n_0\,
      O(3) => \acumulators_reg[4][23]_i_1__0_n_4\,
      O(2) => \acumulators_reg[4][23]_i_1__0_n_5\,
      O(1) => \acumulators_reg[4][23]_i_1__0_n_6\,
      O(0) => \acumulators_reg[4][23]_i_1__0_n_7\,
      S(3) => \acumulators[4][23]_i_3__0_n_0\,
      S(2) => \acumulators[4][23]_i_4__0_n_0\,
      S(1) => \acumulators[4][23]_i_5__0_n_0\,
      S(0) => \acumulators[4][23]_i_6__0_n_0\
    );
\acumulators_reg[4][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][27]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[4][24]\,
      R => '0'
    );
\acumulators_reg[4][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][27]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[4][25]\,
      R => '0'
    );
\acumulators_reg[4][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][27]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[4][26]\,
      R => '0'
    );
\acumulators_reg[4][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][27]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[4][27]\,
      R => '0'
    );
\acumulators_reg[4][27]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[4][23]_i_1__0_n_0\,
      CO(3) => \NLW_acumulators_reg[4][27]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \acumulators_reg[4][27]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[4][27]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[4][27]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \acumulators_reg[4][27]_i_1__0_n_4\,
      O(2) => \acumulators_reg[4][27]_i_1__0_n_5\,
      O(1) => \acumulators_reg[4][27]_i_1__0_n_6\,
      O(0) => \acumulators_reg[4][27]_i_1__0_n_7\,
      S(3) => \acumulators[4][27]_i_2__0_n_0\,
      S(2) => \acumulators[4][27]_i_3__0_n_0\,
      S(1) => \acumulators[4][27]_i_4__0_n_0\,
      S(0) => \acumulators[4][27]_i_5__0_n_0\
    );
\acumulators_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][3]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[4][2]\,
      R => '0'
    );
\acumulators_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][3]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[4][3]\,
      R => '0'
    );
\acumulators_reg[4][3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \acumulators_reg[4][3]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[4][3]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[4][3]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[4][3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \acumulators_reg[4][3]_i_1__0_n_4\,
      O(2) => \acumulators_reg[4][3]_i_1__0_n_5\,
      O(1) => \acumulators_reg[4][3]_i_1__0_n_6\,
      O(0) => \acumulators_reg[4][3]_i_1__0_n_7\,
      S(3) => \acumulators[4][3]_i_2__0_n_0\,
      S(2) => \acumulators[4][3]_i_3__0_n_0\,
      S(1) => \acumulators[4][3]_i_4__0_n_0\,
      S(0) => \acumulators[4][3]_i_5__0_n_0\
    );
\acumulators_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][7]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[4][4]\,
      R => '0'
    );
\acumulators_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][7]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[4][5]\,
      R => '0'
    );
\acumulators_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][7]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[4][6]\,
      R => '0'
    );
\acumulators_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][7]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[4][7]\,
      R => '0'
    );
\acumulators_reg[4][7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[4][3]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[4][7]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[4][7]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[4][7]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[4][7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \acumulators_reg[4][7]_i_1__0_n_4\,
      O(2) => \acumulators_reg[4][7]_i_1__0_n_5\,
      O(1) => \acumulators_reg[4][7]_i_1__0_n_6\,
      O(0) => \acumulators_reg[4][7]_i_1__0_n_7\,
      S(3) => \acumulators[4][7]_i_2__0_n_0\,
      S(2) => \acumulators[4][7]_i_3__0_n_0\,
      S(1) => \acumulators[4][7]_i_4__0_n_0\,
      S(0) => \acumulators[4][7]_i_5__0_n_0\
    );
\acumulators_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][11]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[4][8]\,
      R => '0'
    );
\acumulators_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[4][11]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[4][9]\,
      R => '0'
    );
\acumulators_reg[5][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators[5][10]_i_1__0_n_0\,
      Q => \acumulators_reg_n_0_[5][10]\,
      R => '0'
    );
\acumulators_reg[5][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators[5][11]_i_1__0_n_0\,
      Q => \acumulators_reg_n_0_[5][11]\,
      R => '0'
    );
\acumulators_reg[5][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[5][14]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[5][12]\,
      R => '0'
    );
\acumulators_reg[5][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[5][14]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[5][13]\,
      R => '0'
    );
\acumulators_reg[5][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[5][14]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[5][14]\,
      R => '0'
    );
\acumulators_reg[5][14]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \acumulators_reg[5][14]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[5][14]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[5][14]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[5][14]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[5][14]_i_2__0_n_0\,
      DI(2) => \acumulators[5][14]_i_3__0_n_0\,
      DI(1) => \acumulators[5][14]_i_4__0_n_0\,
      DI(0) => \acumulators[5][14]_i_5__0_n_0\,
      O(3) => \acumulators_reg[5][14]_i_1__0_n_4\,
      O(2) => \acumulators_reg[5][14]_i_1__0_n_5\,
      O(1) => \acumulators_reg[5][14]_i_1__0_n_6\,
      O(0) => \NLW_acumulators_reg[5][14]_i_1__0_O_UNCONNECTED\(0),
      S(3) => \acumulators[5][14]_i_6__0_n_0\,
      S(2) => \acumulators[5][14]_i_7__0_n_0\,
      S(1) => \acumulators[5][14]_i_8__0_n_0\,
      S(0) => \acumulators[5][14]_i_9__0_n_0\
    );
\acumulators_reg[5][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[5][18]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[5][15]\,
      R => '0'
    );
\acumulators_reg[5][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[5][18]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[5][16]\,
      R => '0'
    );
\acumulators_reg[5][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[5][18]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[5][17]\,
      R => '0'
    );
\acumulators_reg[5][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[5][18]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[5][18]\,
      R => '0'
    );
\acumulators_reg[5][18]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[5][14]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[5][18]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[5][18]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[5][18]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[5][18]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[5][18]_i_2__0_n_0\,
      DI(2) => \acumulators[5][18]_i_3__0_n_0\,
      DI(1) => \acumulators[5][18]_i_4__0_n_0\,
      DI(0) => \acumulators[5][18]_i_5__0_n_0\,
      O(3) => \acumulators_reg[5][18]_i_1__0_n_4\,
      O(2) => \acumulators_reg[5][18]_i_1__0_n_5\,
      O(1) => \acumulators_reg[5][18]_i_1__0_n_6\,
      O(0) => \acumulators_reg[5][18]_i_1__0_n_7\,
      S(3) => \acumulators[5][18]_i_6__0_n_0\,
      S(2) => \acumulators[5][18]_i_7__0_n_0\,
      S(1) => \acumulators[5][18]_i_8__0_n_0\,
      S(0) => \acumulators[5][18]_i_9__0_n_0\
    );
\acumulators_reg[5][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[5][22]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[5][19]\,
      R => '0'
    );
\acumulators_reg[5][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[5][22]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[5][20]\,
      R => '0'
    );
\acumulators_reg[5][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[5][22]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[5][21]\,
      R => '0'
    );
\acumulators_reg[5][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[5][22]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[5][22]\,
      R => '0'
    );
\acumulators_reg[5][22]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[5][18]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[5][22]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[5][22]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[5][22]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[5][22]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[5][22]_i_2__0_n_0\,
      DI(2) => \acumulators[5][22]_i_3__0_n_0\,
      DI(1) => \acumulators[5][22]_i_4__0_n_0\,
      DI(0) => \acumulators[5][22]_i_5__0_n_0\,
      O(3) => \acumulators_reg[5][22]_i_1__0_n_4\,
      O(2) => \acumulators_reg[5][22]_i_1__0_n_5\,
      O(1) => \acumulators_reg[5][22]_i_1__0_n_6\,
      O(0) => \acumulators_reg[5][22]_i_1__0_n_7\,
      S(3) => \acumulators[5][22]_i_6__0_n_0\,
      S(2) => \acumulators[5][22]_i_7__0_n_0\,
      S(1) => \acumulators[5][22]_i_8__0_n_0\,
      S(0) => \acumulators[5][22]_i_9__0_n_0\
    );
\acumulators_reg[5][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[5][26]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[5][23]\,
      R => '0'
    );
\acumulators_reg[5][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[5][26]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[5][24]\,
      R => '0'
    );
\acumulators_reg[5][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[5][26]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[5][25]\,
      R => '0'
    );
\acumulators_reg[5][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[5][26]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[5][26]\,
      R => '0'
    );
\acumulators_reg[5][26]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[5][22]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[5][26]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[5][26]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[5][26]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[5][26]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \acumulators_reg[5][26]_i_1__0_n_4\,
      O(2) => \acumulators_reg[5][26]_i_1__0_n_5\,
      O(1) => \acumulators_reg[5][26]_i_1__0_n_6\,
      O(0) => \acumulators_reg[5][26]_i_1__0_n_7\,
      S(3) => \acumulators[5][26]_i_2__0_n_0\,
      S(2) => \acumulators[5][26]_i_3__0_n_0\,
      S(1) => \acumulators[5][26]_i_4__0_n_0\,
      S(0) => \acumulators[5][26]_i_5__0_n_0\
    );
\acumulators_reg[5][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[5][27]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[5][27]\,
      R => '0'
    );
\acumulators_reg[5][27]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[5][26]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_acumulators_reg[5][27]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_acumulators_reg[5][27]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \acumulators_reg[5][27]_i_1__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \acumulators[5][27]_i_2__0_n_0\
    );
\acumulators_reg[6][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators[6][12]_i_1__0_n_0\,
      Q => \acumulators_reg[6]_2\(12),
      R => '0'
    );
\acumulators_reg[6][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators[6][13]_i_1__0_n_0\,
      Q => \acumulators_reg[6]_2\(13),
      R => '0'
    );
\acumulators_reg[6][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[6][16]_i_1__0_n_6\,
      Q => \acumulators_reg[6]_2\(14),
      R => '0'
    );
\acumulators_reg[6][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[6][16]_i_1__0_n_5\,
      Q => \acumulators_reg[6]_2\(15),
      R => '0'
    );
\acumulators_reg[6][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[6][16]_i_1__0_n_4\,
      Q => \acumulators_reg[6]_2\(16),
      R => '0'
    );
\acumulators_reg[6][16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \acumulators_reg[6][16]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[6][16]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[6][16]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[6][16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[6][16]_i_2__0_n_0\,
      DI(2) => \acumulators[6][16]_i_3__0_n_0\,
      DI(1) => \acumulators[6][16]_i_4__0_n_0\,
      DI(0) => \acumulators[6][16]_i_5__0_n_0\,
      O(3) => \acumulators_reg[6][16]_i_1__0_n_4\,
      O(2) => \acumulators_reg[6][16]_i_1__0_n_5\,
      O(1) => \acumulators_reg[6][16]_i_1__0_n_6\,
      O(0) => \NLW_acumulators_reg[6][16]_i_1__0_O_UNCONNECTED\(0),
      S(3) => \acumulators[6][16]_i_6__0_n_0\,
      S(2) => \acumulators[6][16]_i_7__0_n_0\,
      S(1) => \acumulators[6][16]_i_8__0_n_0\,
      S(0) => \acumulators[6][16]_i_9__0_n_0\
    );
\acumulators_reg[6][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[6][20]_i_1__0_n_7\,
      Q => \acumulators_reg[6]_2\(17),
      R => '0'
    );
\acumulators_reg[6][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[6][20]_i_1__0_n_6\,
      Q => \acumulators_reg[6]_2\(18),
      R => '0'
    );
\acumulators_reg[6][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[6][20]_i_1__0_n_5\,
      Q => \acumulators_reg[6]_2\(19),
      R => '0'
    );
\acumulators_reg[6][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[6][20]_i_1__0_n_4\,
      Q => \acumulators_reg[6]_2\(20),
      R => '0'
    );
\acumulators_reg[6][20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[6][16]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[6][20]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[6][20]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[6][20]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[6][20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[6][20]_i_2__0_n_0\,
      DI(2) => \acumulators[6][20]_i_3__0_n_0\,
      DI(1) => \acumulators[6][20]_i_4__0_n_0\,
      DI(0) => \acumulators[6][20]_i_5__0_n_0\,
      O(3) => \acumulators_reg[6][20]_i_1__0_n_4\,
      O(2) => \acumulators_reg[6][20]_i_1__0_n_5\,
      O(1) => \acumulators_reg[6][20]_i_1__0_n_6\,
      O(0) => \acumulators_reg[6][20]_i_1__0_n_7\,
      S(3) => \acumulators[6][20]_i_6__0_n_0\,
      S(2) => \acumulators[6][20]_i_7__0_n_0\,
      S(1) => \acumulators[6][20]_i_8__0_n_0\,
      S(0) => \acumulators[6][20]_i_9__0_n_0\
    );
\acumulators_reg[6][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[6][24]_i_1__0_n_7\,
      Q => \acumulators_reg[6]_2\(21),
      R => '0'
    );
\acumulators_reg[6][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[6][24]_i_1__0_n_6\,
      Q => \acumulators_reg[6]_2\(22),
      R => '0'
    );
\acumulators_reg[6][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[6][24]_i_1__0_n_5\,
      Q => \acumulators_reg[6]_2\(23),
      R => '0'
    );
\acumulators_reg[6][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[6][24]_i_1__0_n_4\,
      Q => \acumulators_reg[6]_2\(24),
      R => '0'
    );
\acumulators_reg[6][24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[6][20]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[6][24]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[6][24]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[6][24]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[6][24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[6][24]_i_2__0_n_0\,
      DI(2) => \acumulators[6][24]_i_3__0_n_0\,
      DI(1) => \acumulators[6][24]_i_4__0_n_0\,
      DI(0) => \acumulators[6][24]_i_5__0_n_0\,
      O(3) => \acumulators_reg[6][24]_i_1__0_n_4\,
      O(2) => \acumulators_reg[6][24]_i_1__0_n_5\,
      O(1) => \acumulators_reg[6][24]_i_1__0_n_6\,
      O(0) => \acumulators_reg[6][24]_i_1__0_n_7\,
      S(3) => \acumulators[6][24]_i_6__0_n_0\,
      S(2) => \acumulators[6][24]_i_7__0_n_0\,
      S(1) => \acumulators[6][24]_i_8__0_n_0\,
      S(0) => \acumulators[6][24]_i_9__0_n_0\
    );
\acumulators_reg[6][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[6][27]_i_1__0_n_7\,
      Q => \acumulators_reg[6]_2\(25),
      R => '0'
    );
\acumulators_reg[6][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[6][27]_i_1__0_n_6\,
      Q => \acumulators_reg[6]_2\(26),
      R => '0'
    );
\acumulators_reg[6][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[6][27]_i_1__0_n_5\,
      Q => \acumulators_reg[6]_2\(27),
      R => '0'
    );
\acumulators_reg[6][27]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[6][24]_i_1__0_n_0\,
      CO(3 downto 2) => \NLW_acumulators_reg[6][27]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \acumulators_reg[6][27]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[6][27]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_acumulators_reg[6][27]_i_1__0_O_UNCONNECTED\(3),
      O(2) => \acumulators_reg[6][27]_i_1__0_n_5\,
      O(1) => \acumulators_reg[6][27]_i_1__0_n_6\,
      O(0) => \acumulators_reg[6][27]_i_1__0_n_7\,
      S(3) => '0',
      S(2) => \acumulators[6][27]_i_2_n_0\,
      S(1) => \acumulators[6][27]_i_3_n_0\,
      S(0) => \acumulators[6][27]_i_4_n_0\
    );
\acumulators_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][3]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[7][0]\,
      R => '0'
    );
\acumulators_reg[7][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][11]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[7][10]\,
      R => '0'
    );
\acumulators_reg[7][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][11]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[7][11]\,
      R => '0'
    );
\acumulators_reg[7][11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[7][7]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[7][11]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[7][11]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[7][11]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[7][11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[7][11]_i_2__0_n_0\,
      DI(2) => \acumulators[7][11]_i_3__0_n_0\,
      DI(1) => \acumulators[7][11]_i_4__0_n_0\,
      DI(0) => \acumulators[7][11]_i_5__0_n_0\,
      O(3) => \acumulators_reg[7][11]_i_1__0_n_4\,
      O(2) => \acumulators_reg[7][11]_i_1__0_n_5\,
      O(1) => \acumulators_reg[7][11]_i_1__0_n_6\,
      O(0) => \acumulators_reg[7][11]_i_1__0_n_7\,
      S(3) => \acumulators[7][11]_i_6__0_n_0\,
      S(2) => \acumulators[7][11]_i_7__0_n_0\,
      S(1) => \acumulators[7][11]_i_8__0_n_0\,
      S(0) => \acumulators[7][11]_i_9__0_n_0\
    );
\acumulators_reg[7][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][15]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[7][12]\,
      R => '0'
    );
\acumulators_reg[7][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][15]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[7][13]\,
      R => '0'
    );
\acumulators_reg[7][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][15]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[7][14]\,
      R => '0'
    );
\acumulators_reg[7][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][15]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[7][15]\,
      R => '0'
    );
\acumulators_reg[7][15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[7][11]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[7][15]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[7][15]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[7][15]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[7][15]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[7][15]_i_2__0_n_0\,
      DI(2) => \acumulators[7][15]_i_3__0_n_0\,
      DI(1) => \acumulators[7][15]_i_4__0_n_0\,
      DI(0) => \acumulators[7][15]_i_5__0_n_0\,
      O(3) => \acumulators_reg[7][15]_i_1__0_n_4\,
      O(2) => \acumulators_reg[7][15]_i_1__0_n_5\,
      O(1) => \acumulators_reg[7][15]_i_1__0_n_6\,
      O(0) => \acumulators_reg[7][15]_i_1__0_n_7\,
      S(3) => \acumulators[7][15]_i_6__0_n_0\,
      S(2) => \acumulators[7][15]_i_7__0_n_0\,
      S(1) => \acumulators[7][15]_i_8__0_n_0\,
      S(0) => \acumulators[7][15]_i_9__0_n_0\
    );
\acumulators_reg[7][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][19]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[7][16]\,
      R => '0'
    );
\acumulators_reg[7][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][19]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[7][17]\,
      R => '0'
    );
\acumulators_reg[7][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][19]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[7][18]\,
      R => '0'
    );
\acumulators_reg[7][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][19]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[7][19]\,
      R => '0'
    );
\acumulators_reg[7][19]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[7][15]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[7][19]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[7][19]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[7][19]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[7][19]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[7][19]_i_2__0_n_0\,
      DI(2) => \acumulators[7][19]_i_3__0_n_0\,
      DI(1) => \acumulators[7][19]_i_4__0_n_0\,
      DI(0) => \acumulators[7][19]_i_5__0_n_0\,
      O(3) => \acumulators_reg[7][19]_i_1__0_n_4\,
      O(2) => \acumulators_reg[7][19]_i_1__0_n_5\,
      O(1) => \acumulators_reg[7][19]_i_1__0_n_6\,
      O(0) => \acumulators_reg[7][19]_i_1__0_n_7\,
      S(3) => \acumulators[7][19]_i_6__0_n_0\,
      S(2) => \acumulators[7][19]_i_7__0_n_0\,
      S(1) => \acumulators[7][19]_i_8__0_n_0\,
      S(0) => \acumulators[7][19]_i_9__0_n_0\
    );
\acumulators_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][3]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[7][1]\,
      R => '0'
    );
\acumulators_reg[7][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][23]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[7][20]\,
      R => '0'
    );
\acumulators_reg[7][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][23]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[7][21]\,
      R => '0'
    );
\acumulators_reg[7][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][23]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[7][22]\,
      R => '0'
    );
\acumulators_reg[7][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][23]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[7][23]\,
      R => '0'
    );
\acumulators_reg[7][23]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[7][19]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[7][23]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[7][23]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[7][23]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[7][23]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[7][23]_i_2__0_n_0\,
      DI(2) => \acumulators[7][23]_i_3__0_n_0\,
      DI(1) => \acumulators[7][23]_i_4__0_n_0\,
      DI(0) => \acumulators[7][23]_i_5__0_n_0\,
      O(3) => \acumulators_reg[7][23]_i_1__0_n_4\,
      O(2) => \acumulators_reg[7][23]_i_1__0_n_5\,
      O(1) => \acumulators_reg[7][23]_i_1__0_n_6\,
      O(0) => \acumulators_reg[7][23]_i_1__0_n_7\,
      S(3) => \acumulators[7][23]_i_6__0_n_0\,
      S(2) => \acumulators[7][23]_i_7__0_n_0\,
      S(1) => \acumulators[7][23]_i_8__0_n_0\,
      S(0) => \acumulators[7][23]_i_9__0_n_0\
    );
\acumulators_reg[7][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][27]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[7][24]\,
      R => '0'
    );
\acumulators_reg[7][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][27]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[7][25]\,
      R => '0'
    );
\acumulators_reg[7][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][27]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[7][26]\,
      R => '0'
    );
\acumulators_reg[7][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][27]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[7][27]\,
      R => '0'
    );
\acumulators_reg[7][27]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[7][23]_i_1__0_n_0\,
      CO(3) => \NLW_acumulators_reg[7][27]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \acumulators_reg[7][27]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[7][27]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[7][27]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \acumulators[7][27]_i_2__0_n_0\,
      DI(1) => \acumulators[7][27]_i_3__0_n_0\,
      DI(0) => \acumulators[7][27]_i_4__0_n_0\,
      O(3) => \acumulators_reg[7][27]_i_1__0_n_4\,
      O(2) => \acumulators_reg[7][27]_i_1__0_n_5\,
      O(1) => \acumulators_reg[7][27]_i_1__0_n_6\,
      O(0) => \acumulators_reg[7][27]_i_1__0_n_7\,
      S(3) => \acumulators[7][27]_i_5__0_n_0\,
      S(2) => \acumulators[7][27]_i_6__0_n_0\,
      S(1) => \acumulators[7][27]_i_7__0_n_0\,
      S(0) => \acumulators[7][27]_i_8__0_n_0\
    );
\acumulators_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][3]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[7][2]\,
      R => '0'
    );
\acumulators_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][3]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[7][3]\,
      R => '0'
    );
\acumulators_reg[7][3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \acumulators_reg[7][3]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[7][3]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[7][3]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[7][3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[7][3]_i_2__0_n_0\,
      DI(2) => \acumulators[7][3]_i_3__0_n_0\,
      DI(1) => \acumulators[7][3]_i_4__0_n_0\,
      DI(0) => \acumulators[7][3]_i_5__0_n_0\,
      O(3) => \acumulators_reg[7][3]_i_1__0_n_4\,
      O(2) => \acumulators_reg[7][3]_i_1__0_n_5\,
      O(1) => \acumulators_reg[7][3]_i_1__0_n_6\,
      O(0) => \acumulators_reg[7][3]_i_1__0_n_7\,
      S(3) => \acumulators[7][3]_i_6__0_n_0\,
      S(2) => \acumulators[7][3]_i_7__0_n_0\,
      S(1) => \acumulators[7][3]_i_8__0_n_0\,
      S(0) => \acumulators[7][3]_i_9__0_n_0\
    );
\acumulators_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][7]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[7][4]\,
      R => '0'
    );
\acumulators_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][7]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[7][5]\,
      R => '0'
    );
\acumulators_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][7]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[7][6]\,
      R => '0'
    );
\acumulators_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][7]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[7][7]\,
      R => '0'
    );
\acumulators_reg[7][7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[7][3]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[7][7]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[7][7]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[7][7]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[7][7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[7][7]_i_2__0_n_0\,
      DI(2) => \acumulators[7][7]_i_3__0_n_0\,
      DI(1) => \acumulators[7][7]_i_4__0_n_0\,
      DI(0) => \acumulators[7][7]_i_5__0_n_0\,
      O(3) => \acumulators_reg[7][7]_i_1__0_n_4\,
      O(2) => \acumulators_reg[7][7]_i_1__0_n_5\,
      O(1) => \acumulators_reg[7][7]_i_1__0_n_6\,
      O(0) => \acumulators_reg[7][7]_i_1__0_n_7\,
      S(3) => \acumulators[7][7]_i_6__0_n_0\,
      S(2) => \acumulators[7][7]_i_7__0_n_0\,
      S(1) => \acumulators[7][7]_i_8__0_n_0\,
      S(0) => \acumulators[7][7]_i_9__0_n_0\
    );
\acumulators_reg[7][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][11]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[7][8]\,
      R => '0'
    );
\acumulators_reg[7][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[7][11]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[7][9]\,
      R => '0'
    );
\acumulators_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][3]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[8][0]\,
      R => '0'
    );
\acumulators_reg[8][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][11]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[8][10]\,
      R => '0'
    );
\acumulators_reg[8][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][11]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[8][11]\,
      R => '0'
    );
\acumulators_reg[8][11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[8][7]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[8][11]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[8][11]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[8][11]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[8][11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[8][11]_i_2__0_n_0\,
      DI(2) => \acumulators[8][11]_i_3__0_n_0\,
      DI(1) => \acumulators[8][11]_i_4__0_n_0\,
      DI(0) => \acumulators[8][11]_i_5__0_n_0\,
      O(3) => \acumulators_reg[8][11]_i_1__0_n_4\,
      O(2) => \acumulators_reg[8][11]_i_1__0_n_5\,
      O(1) => \acumulators_reg[8][11]_i_1__0_n_6\,
      O(0) => \acumulators_reg[8][11]_i_1__0_n_7\,
      S(3) => \acumulators[8][11]_i_6__0_n_0\,
      S(2) => \acumulators[8][11]_i_7__0_n_0\,
      S(1) => \acumulators[8][11]_i_8__0_n_0\,
      S(0) => \acumulators[8][11]_i_9__0_n_0\
    );
\acumulators_reg[8][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][15]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[8][12]\,
      R => '0'
    );
\acumulators_reg[8][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][15]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[8][13]\,
      R => '0'
    );
\acumulators_reg[8][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][15]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[8][14]\,
      R => '0'
    );
\acumulators_reg[8][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][15]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[8][15]\,
      R => '0'
    );
\acumulators_reg[8][15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[8][11]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[8][15]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[8][15]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[8][15]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[8][15]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[8][15]_i_2__0_n_0\,
      DI(2) => \acumulators[8][15]_i_3__0_n_0\,
      DI(1) => \acumulators[8][15]_i_4__0_n_0\,
      DI(0) => \acumulators[8][15]_i_5__0_n_0\,
      O(3) => \acumulators_reg[8][15]_i_1__0_n_4\,
      O(2) => \acumulators_reg[8][15]_i_1__0_n_5\,
      O(1) => \acumulators_reg[8][15]_i_1__0_n_6\,
      O(0) => \acumulators_reg[8][15]_i_1__0_n_7\,
      S(3) => \acumulators[8][15]_i_6__0_n_0\,
      S(2) => \acumulators[8][15]_i_7__0_n_0\,
      S(1) => \acumulators[8][15]_i_8__0_n_0\,
      S(0) => \acumulators[8][15]_i_9__0_n_0\
    );
\acumulators_reg[8][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][19]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[8][16]\,
      R => '0'
    );
\acumulators_reg[8][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][19]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[8][17]\,
      R => '0'
    );
\acumulators_reg[8][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][19]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[8][18]\,
      R => '0'
    );
\acumulators_reg[8][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][19]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[8][19]\,
      R => '0'
    );
\acumulators_reg[8][19]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[8][15]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[8][19]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[8][19]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[8][19]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[8][19]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[8][19]_i_2__0_n_0\,
      DI(2) => \acumulators[8][19]_i_3__0_n_0\,
      DI(1) => \acumulators[8][19]_i_4__0_n_0\,
      DI(0) => \acumulators[8][19]_i_5__0_n_0\,
      O(3) => \acumulators_reg[8][19]_i_1__0_n_4\,
      O(2) => \acumulators_reg[8][19]_i_1__0_n_5\,
      O(1) => \acumulators_reg[8][19]_i_1__0_n_6\,
      O(0) => \acumulators_reg[8][19]_i_1__0_n_7\,
      S(3) => \acumulators[8][19]_i_6__0_n_0\,
      S(2) => \acumulators[8][19]_i_7__0_n_0\,
      S(1) => \acumulators[8][19]_i_8__0_n_0\,
      S(0) => \acumulators[8][19]_i_9__0_n_0\
    );
\acumulators_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][3]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[8][1]\,
      R => '0'
    );
\acumulators_reg[8][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][23]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[8][20]\,
      R => '0'
    );
\acumulators_reg[8][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][23]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[8][21]\,
      R => '0'
    );
\acumulators_reg[8][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][23]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[8][22]\,
      R => '0'
    );
\acumulators_reg[8][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][23]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[8][23]\,
      R => '0'
    );
\acumulators_reg[8][23]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[8][19]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[8][23]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[8][23]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[8][23]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[8][23]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[8][23]_i_2__0_n_0\,
      DI(2) => \acumulators[8][23]_i_3__0_n_0\,
      DI(1) => \acumulators[8][23]_i_4__0_n_0\,
      DI(0) => \acumulators[8][23]_i_5__0_n_0\,
      O(3) => \acumulators_reg[8][23]_i_1__0_n_4\,
      O(2) => \acumulators_reg[8][23]_i_1__0_n_5\,
      O(1) => \acumulators_reg[8][23]_i_1__0_n_6\,
      O(0) => \acumulators_reg[8][23]_i_1__0_n_7\,
      S(3) => \acumulators[8][23]_i_6__0_n_0\,
      S(2) => \acumulators[8][23]_i_7__0_n_0\,
      S(1) => \acumulators[8][23]_i_8__0_n_0\,
      S(0) => \acumulators[8][23]_i_9__0_n_0\
    );
\acumulators_reg[8][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][27]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[8][24]\,
      R => '0'
    );
\acumulators_reg[8][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][27]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[8][25]\,
      R => '0'
    );
\acumulators_reg[8][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][27]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[8][26]\,
      R => '0'
    );
\acumulators_reg[8][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][27]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[8][27]\,
      R => '0'
    );
\acumulators_reg[8][27]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[8][23]_i_1__0_n_0\,
      CO(3) => \NLW_acumulators_reg[8][27]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \acumulators_reg[8][27]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[8][27]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[8][27]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \acumulators[8][27]_i_2__0_n_0\,
      DI(1) => \acumulators[8][27]_i_3__0_n_0\,
      DI(0) => \acumulators[8][27]_i_4__0_n_0\,
      O(3) => \acumulators_reg[8][27]_i_1__0_n_4\,
      O(2) => \acumulators_reg[8][27]_i_1__0_n_5\,
      O(1) => \acumulators_reg[8][27]_i_1__0_n_6\,
      O(0) => \acumulators_reg[8][27]_i_1__0_n_7\,
      S(3) => \acumulators[8][27]_i_5__0_n_0\,
      S(2) => \acumulators[8][27]_i_6__0_n_0\,
      S(1) => \acumulators[8][27]_i_7__0_n_0\,
      S(0) => \acumulators[8][27]_i_8__0_n_0\
    );
\acumulators_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][3]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[8][2]\,
      R => '0'
    );
\acumulators_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][3]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[8][3]\,
      R => '0'
    );
\acumulators_reg[8][3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \acumulators_reg[8][3]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[8][3]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[8][3]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[8][3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[8][3]_i_2__0_n_0\,
      DI(2) => \acumulators[8][3]_i_3__0_n_0\,
      DI(1) => \acumulators[8][3]_i_4__0_n_0\,
      DI(0) => \acumulators[8][3]_i_5__0_n_0\,
      O(3) => \acumulators_reg[8][3]_i_1__0_n_4\,
      O(2) => \acumulators_reg[8][3]_i_1__0_n_5\,
      O(1) => \acumulators_reg[8][3]_i_1__0_n_6\,
      O(0) => \acumulators_reg[8][3]_i_1__0_n_7\,
      S(3) => \acumulators[8][3]_i_6__0_n_0\,
      S(2) => \acumulators[8][3]_i_7__0_n_0\,
      S(1) => \acumulators[8][3]_i_8__0_n_0\,
      S(0) => \acumulators[8][3]_i_9__0_n_0\
    );
\acumulators_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][7]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[8][4]\,
      R => '0'
    );
\acumulators_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][7]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[8][5]\,
      R => '0'
    );
\acumulators_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][7]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[8][6]\,
      R => '0'
    );
\acumulators_reg[8][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][7]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[8][7]\,
      R => '0'
    );
\acumulators_reg[8][7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[8][3]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[8][7]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[8][7]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[8][7]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[8][7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[8][7]_i_2__0_n_0\,
      DI(2) => \acumulators[8][7]_i_3__0_n_0\,
      DI(1) => \acumulators[8][7]_i_4__0_n_0\,
      DI(0) => \acumulators[8][7]_i_5__0_n_0\,
      O(3) => \acumulators_reg[8][7]_i_1__0_n_4\,
      O(2) => \acumulators_reg[8][7]_i_1__0_n_5\,
      O(1) => \acumulators_reg[8][7]_i_1__0_n_6\,
      O(0) => \acumulators_reg[8][7]_i_1__0_n_7\,
      S(3) => \acumulators[8][7]_i_6__0_n_0\,
      S(2) => \acumulators[8][7]_i_7__0_n_0\,
      S(1) => \acumulators[8][7]_i_8__0_n_0\,
      S(0) => \acumulators[8][7]_i_9__0_n_0\
    );
\acumulators_reg[8][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][11]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[8][8]\,
      R => '0'
    );
\acumulators_reg[8][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[8][11]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[8][9]\,
      R => '0'
    );
\acumulators_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][3]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[9][0]\,
      R => '0'
    );
\acumulators_reg[9][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][11]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[9][10]\,
      R => '0'
    );
\acumulators_reg[9][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][11]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[9][11]\,
      R => '0'
    );
\acumulators_reg[9][11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[9][7]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[9][11]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[9][11]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[9][11]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[9][11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[9][11]_i_2__0_n_0\,
      DI(2) => \acumulators[9][11]_i_3__0_n_0\,
      DI(1 downto 0) => B"00",
      O(3) => \acumulators_reg[9][11]_i_1__0_n_4\,
      O(2) => \acumulators_reg[9][11]_i_1__0_n_5\,
      O(1) => \acumulators_reg[9][11]_i_1__0_n_6\,
      O(0) => \acumulators_reg[9][11]_i_1__0_n_7\,
      S(3) => \acumulators[9][11]_i_4__0_n_0\,
      S(2) => \acumulators[9][11]_i_5__0_n_0\,
      S(1) => \acumulators[9][11]_i_6__0_n_0\,
      S(0) => \acumulators[9][11]_i_7__0_n_0\
    );
\acumulators_reg[9][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][15]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[9][12]\,
      R => '0'
    );
\acumulators_reg[9][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][15]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[9][13]\,
      R => '0'
    );
\acumulators_reg[9][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][15]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[9][14]\,
      R => '0'
    );
\acumulators_reg[9][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][15]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[9][15]\,
      R => '0'
    );
\acumulators_reg[9][15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[9][11]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[9][15]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[9][15]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[9][15]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[9][15]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[9][15]_i_2__0_n_0\,
      DI(2) => \acumulators[9][15]_i_3__0_n_0\,
      DI(1) => \acumulators[9][15]_i_4__0_n_0\,
      DI(0) => \acumulators[9][15]_i_5__0_n_0\,
      O(3) => \acumulators_reg[9][15]_i_1__0_n_4\,
      O(2) => \acumulators_reg[9][15]_i_1__0_n_5\,
      O(1) => \acumulators_reg[9][15]_i_1__0_n_6\,
      O(0) => \acumulators_reg[9][15]_i_1__0_n_7\,
      S(3) => \acumulators[9][15]_i_6__0_n_0\,
      S(2) => \acumulators[9][15]_i_7__0_n_0\,
      S(1) => \acumulators[9][15]_i_8__0_n_0\,
      S(0) => \acumulators[9][15]_i_9__0_n_0\
    );
\acumulators_reg[9][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][19]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[9][16]\,
      R => '0'
    );
\acumulators_reg[9][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][19]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[9][17]\,
      R => '0'
    );
\acumulators_reg[9][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][19]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[9][18]\,
      R => '0'
    );
\acumulators_reg[9][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][19]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[9][19]\,
      R => '0'
    );
\acumulators_reg[9][19]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[9][15]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[9][19]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[9][19]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[9][19]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[9][19]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[9][19]_i_2__0_n_0\,
      DI(2) => \acumulators[9][19]_i_3__0_n_0\,
      DI(1) => \acumulators[9][19]_i_4__0_n_0\,
      DI(0) => \acumulators[9][19]_i_5__0_n_0\,
      O(3) => \acumulators_reg[9][19]_i_1__0_n_4\,
      O(2) => \acumulators_reg[9][19]_i_1__0_n_5\,
      O(1) => \acumulators_reg[9][19]_i_1__0_n_6\,
      O(0) => \acumulators_reg[9][19]_i_1__0_n_7\,
      S(3) => \acumulators[9][19]_i_6__0_n_0\,
      S(2) => \acumulators[9][19]_i_7__0_n_0\,
      S(1) => \acumulators[9][19]_i_8__0_n_0\,
      S(0) => \acumulators[9][19]_i_9__0_n_0\
    );
\acumulators_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][3]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[9][1]\,
      R => '0'
    );
\acumulators_reg[9][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][23]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[9][20]\,
      R => '0'
    );
\acumulators_reg[9][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][23]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[9][21]\,
      R => '0'
    );
\acumulators_reg[9][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][23]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[9][22]\,
      R => '0'
    );
\acumulators_reg[9][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][23]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[9][23]\,
      R => '0'
    );
\acumulators_reg[9][23]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[9][19]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[9][23]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[9][23]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[9][23]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[9][23]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \acumulators[9][23]_i_2__0_n_0\,
      DI(2) => \acumulators[9][23]_i_3__0_n_0\,
      DI(1) => \acumulators[9][23]_i_4__0_n_0\,
      DI(0) => \acumulators[9][23]_i_5__0_n_0\,
      O(3) => \acumulators_reg[9][23]_i_1__0_n_4\,
      O(2) => \acumulators_reg[9][23]_i_1__0_n_5\,
      O(1) => \acumulators_reg[9][23]_i_1__0_n_6\,
      O(0) => \acumulators_reg[9][23]_i_1__0_n_7\,
      S(3) => \acumulators[9][23]_i_6__0_n_0\,
      S(2) => \acumulators[9][23]_i_7__0_n_0\,
      S(1) => \acumulators[9][23]_i_8__0_n_0\,
      S(0) => \acumulators[9][23]_i_9__0_n_0\
    );
\acumulators_reg[9][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][27]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[9][24]\,
      R => '0'
    );
\acumulators_reg[9][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][27]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[9][25]\,
      R => '0'
    );
\acumulators_reg[9][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][27]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[9][26]\,
      R => '0'
    );
\acumulators_reg[9][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][27]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[9][27]\,
      R => '0'
    );
\acumulators_reg[9][27]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[9][23]_i_1__0_n_0\,
      CO(3) => \NLW_acumulators_reg[9][27]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \acumulators_reg[9][27]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[9][27]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[9][27]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \acumulators[9][27]_i_2__0_n_0\,
      DI(1) => \acumulators[9][27]_i_3__0_n_0\,
      DI(0) => \acumulators[9][27]_i_4__0_n_0\,
      O(3) => \acumulators_reg[9][27]_i_1__0_n_4\,
      O(2) => \acumulators_reg[9][27]_i_1__0_n_5\,
      O(1) => \acumulators_reg[9][27]_i_1__0_n_6\,
      O(0) => \acumulators_reg[9][27]_i_1__0_n_7\,
      S(3) => \acumulators[9][27]_i_5__0_n_0\,
      S(2) => \acumulators[9][27]_i_6__0_n_0\,
      S(1) => \acumulators[9][27]_i_7__0_n_0\,
      S(0) => \acumulators[9][27]_i_8__0_n_0\
    );
\acumulators_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][3]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[9][2]\,
      R => '0'
    );
\acumulators_reg[9][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][3]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[9][3]\,
      R => '0'
    );
\acumulators_reg[9][3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \acumulators_reg[9][3]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[9][3]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[9][3]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[9][3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \acumulators_reg[9][3]_i_1__0_n_4\,
      O(2) => \acumulators_reg[9][3]_i_1__0_n_5\,
      O(1) => \acumulators_reg[9][3]_i_1__0_n_6\,
      O(0) => \acumulators_reg[9][3]_i_1__0_n_7\,
      S(3) => \acumulators[9][3]_i_2__0_n_0\,
      S(2) => \acumulators[9][3]_i_3__0_n_0\,
      S(1) => \acumulators[9][3]_i_4__0_n_0\,
      S(0) => \acumulators[9][3]_i_5__0_n_0\
    );
\acumulators_reg[9][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][7]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[9][4]\,
      R => '0'
    );
\acumulators_reg[9][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][7]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[9][5]\,
      R => '0'
    );
\acumulators_reg[9][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][7]_i_1__0_n_5\,
      Q => \acumulators_reg_n_0_[9][6]\,
      R => '0'
    );
\acumulators_reg[9][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][7]_i_1__0_n_4\,
      Q => \acumulators_reg_n_0_[9][7]\,
      R => '0'
    );
\acumulators_reg[9][7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acumulators_reg[9][3]_i_1__0_n_0\,
      CO(3) => \acumulators_reg[9][7]_i_1__0_n_0\,
      CO(2) => \acumulators_reg[9][7]_i_1__0_n_1\,
      CO(1) => \acumulators_reg[9][7]_i_1__0_n_2\,
      CO(0) => \acumulators_reg[9][7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \acumulators_reg[9][7]_i_1__0_n_4\,
      O(2) => \acumulators_reg[9][7]_i_1__0_n_5\,
      O(1) => \acumulators_reg[9][7]_i_1__0_n_6\,
      O(0) => \acumulators_reg[9][7]_i_1__0_n_7\,
      S(3) => \acumulators[9][7]_i_2__0_n_0\,
      S(2) => \acumulators[9][7]_i_3__0_n_0\,
      S(1) => \acumulators[9][7]_i_4__0_n_0\,
      S(0) => \acumulators[9][7]_i_5__0_n_0\
    );
\acumulators_reg[9][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][11]_i_1__0_n_7\,
      Q => \acumulators_reg_n_0_[9][8]\,
      R => '0'
    );
\acumulators_reg[9][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \acumulators_reg[9][11]_i_1__0_n_6\,
      Q => \acumulators_reg_n_0_[9][9]\,
      R => '0'
    );
\shifts[11][22]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \shifts_reg[13][13]_0\(0),
      O => \shifts[11][22]_i_1__0_n_0\
    );
\shifts[12][23]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \shifts_reg[13][13]_0\(1),
      O => \shifts[12][23]_i_1__0_n_0\
    );
\shifts[13][24]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \shifts_reg[13][13]_0\(2),
      O => \shifts[13][24]_i_1__0_n_0\
    );
\shifts_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[0][11]_1\(0),
      Q => \^shifts_reg[0][11]_0\(0),
      R => '0'
    );
\shifts_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[0][11]_1\(10),
      Q => \^shifts_reg[0][11]_0\(10),
      R => '0'
    );
\shifts_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[0][11]_1\(11),
      Q => \^shifts_reg[0][11]_0\(11),
      R => '0'
    );
\shifts_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[0][11]_1\(1),
      Q => \^shifts_reg[0][11]_0\(1),
      R => '0'
    );
\shifts_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[0][11]_1\(2),
      Q => \^shifts_reg[0][11]_0\(2),
      R => '0'
    );
\shifts_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[0][11]_1\(3),
      Q => \^shifts_reg[0][11]_0\(3),
      R => '0'
    );
\shifts_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[0][11]_1\(4),
      Q => \^shifts_reg[0][11]_0\(4),
      R => '0'
    );
\shifts_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[0][11]_1\(5),
      Q => \^shifts_reg[0][11]_0\(5),
      R => '0'
    );
\shifts_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[0][11]_1\(6),
      Q => \^shifts_reg[0][11]_0\(6),
      R => '0'
    );
\shifts_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[0][11]_1\(7),
      Q => \^shifts_reg[0][11]_0\(7),
      R => '0'
    );
\shifts_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[0][11]_1\(8),
      Q => \^shifts_reg[0][11]_0\(8),
      R => '0'
    );
\shifts_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[0][11]_1\(9),
      Q => \^shifts_reg[0][11]_0\(9),
      R => '0'
    );
\shifts_reg[10][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[10][21]_1\(0),
      Q => \^shifts_reg[10][21]_0\(0),
      R => '0'
    );
\shifts_reg[10][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[10][21]_1\(1),
      Q => \^shifts_reg[10][21]_0\(1),
      R => '0'
    );
\shifts_reg[10][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[10][21]_1\(2),
      Q => \^shifts_reg[10][21]_0\(2),
      R => '0'
    );
\shifts_reg[10][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[10][21]_1\(3),
      Q => \^shifts_reg[10][21]_0\(3),
      R => '0'
    );
\shifts_reg[10][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[10][21]_1\(4),
      Q => \^shifts_reg[10][21]_0\(4),
      R => '0'
    );
\shifts_reg[10][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[10][21]_1\(5),
      Q => \^shifts_reg[10][21]_0\(5),
      R => '0'
    );
\shifts_reg[10][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[10][21]_1\(6),
      Q => \^shifts_reg[10][21]_0\(6),
      R => '0'
    );
\shifts_reg[10][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[10][21]_1\(7),
      Q => \^shifts_reg[10][21]_0\(7),
      R => '0'
    );
\shifts_reg[10][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[10][21]_1\(8),
      Q => \^shifts_reg[10][21]_0\(8),
      R => '0'
    );
\shifts_reg[10][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[10][21]_1\(9),
      Q => \^shifts_reg[10][21]_0\(9),
      R => '0'
    );
\shifts_reg[10][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[10][21]_1\(10),
      Q => \^shifts_reg[10][21]_0\(10),
      R => '0'
    );
\shifts_reg[10][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[10][21]_1\(11),
      Q => \^shifts_reg[10][21]_0\(11),
      R => '0'
    );
\shifts_reg[11][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[11][22]_1\(0),
      Q => \^shifts_reg[11][22]_0\(0),
      R => \shifts[11][22]_i_1__0_n_0\
    );
\shifts_reg[11][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[11][22]_1\(1),
      Q => \^shifts_reg[11][22]_0\(1),
      R => \shifts[11][22]_i_1__0_n_0\
    );
\shifts_reg[11][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[11][22]_1\(2),
      Q => \^shifts_reg[11][22]_0\(2),
      R => \shifts[11][22]_i_1__0_n_0\
    );
\shifts_reg[11][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[11][22]_1\(3),
      Q => \^shifts_reg[11][22]_0\(3),
      R => \shifts[11][22]_i_1__0_n_0\
    );
\shifts_reg[11][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[11][22]_1\(4),
      Q => \^shifts_reg[11][22]_0\(4),
      R => \shifts[11][22]_i_1__0_n_0\
    );
\shifts_reg[11][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[11][22]_1\(5),
      Q => \^shifts_reg[11][22]_0\(5),
      R => \shifts[11][22]_i_1__0_n_0\
    );
\shifts_reg[11][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[11][22]_1\(6),
      Q => \^shifts_reg[11][22]_0\(6),
      R => \shifts[11][22]_i_1__0_n_0\
    );
\shifts_reg[11][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[11][22]_1\(7),
      Q => \^shifts_reg[11][22]_0\(7),
      R => \shifts[11][22]_i_1__0_n_0\
    );
\shifts_reg[11][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[11][22]_1\(8),
      Q => \^shifts_reg[11][22]_0\(8),
      R => \shifts[11][22]_i_1__0_n_0\
    );
\shifts_reg[11][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[11][22]_1\(9),
      Q => \^shifts_reg[11][22]_0\(9),
      R => \shifts[11][22]_i_1__0_n_0\
    );
\shifts_reg[11][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[11][22]_1\(10),
      Q => \^shifts_reg[11][22]_0\(10),
      R => \shifts[11][22]_i_1__0_n_0\
    );
\shifts_reg[11][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[11][22]_1\(11),
      Q => \^shifts_reg[11][22]_0\(11),
      R => \shifts[11][22]_i_1__0_n_0\
    );
\shifts_reg[12][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \^shifts_reg[12][23]_0\(0),
      R => \shifts[12][23]_i_1__0_n_0\
    );
\shifts_reg[12][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => \^shifts_reg[12][23]_0\(1),
      R => \shifts[12][23]_i_1__0_n_0\
    );
\shifts_reg[12][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => \^shifts_reg[12][23]_0\(2),
      R => \shifts[12][23]_i_1__0_n_0\
    );
\shifts_reg[12][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(3),
      Q => \^shifts_reg[12][23]_0\(3),
      R => \shifts[12][23]_i_1__0_n_0\
    );
\shifts_reg[12][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(4),
      Q => \^shifts_reg[12][23]_0\(4),
      R => \shifts[12][23]_i_1__0_n_0\
    );
\shifts_reg[12][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(5),
      Q => \^shifts_reg[12][23]_0\(5),
      R => \shifts[12][23]_i_1__0_n_0\
    );
\shifts_reg[12][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(6),
      Q => \^shifts_reg[12][23]_0\(6),
      R => \shifts[12][23]_i_1__0_n_0\
    );
\shifts_reg[12][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(7),
      Q => \^shifts_reg[12][23]_0\(7),
      R => \shifts[12][23]_i_1__0_n_0\
    );
\shifts_reg[12][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(8),
      Q => \^shifts_reg[12][23]_0\(8),
      R => \shifts[12][23]_i_1__0_n_0\
    );
\shifts_reg[12][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(9),
      Q => \^shifts_reg[12][23]_0\(9),
      R => \shifts[12][23]_i_1__0_n_0\
    );
\shifts_reg[12][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(10),
      Q => \^shifts_reg[12][23]_0\(10),
      R => \shifts[12][23]_i_1__0_n_0\
    );
\shifts_reg[12][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(11),
      Q => \^shifts_reg[12][23]_0\(11),
      R => \shifts[12][23]_i_1__0_n_0\
    );
\shifts_reg[13][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[13][24]_1\(0),
      Q => \^shifts_reg[13][24]_0\(0),
      R => \shifts[13][24]_i_1__0_n_0\
    );
\shifts_reg[13][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[13][24]_1\(1),
      Q => \^shifts_reg[13][24]_0\(1),
      R => \shifts[13][24]_i_1__0_n_0\
    );
\shifts_reg[13][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[13][24]_1\(2),
      Q => \^shifts_reg[13][24]_0\(2),
      R => \shifts[13][24]_i_1__0_n_0\
    );
\shifts_reg[13][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[13][24]_1\(3),
      Q => \^shifts_reg[13][24]_0\(3),
      R => \shifts[13][24]_i_1__0_n_0\
    );
\shifts_reg[13][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[13][24]_1\(4),
      Q => \^shifts_reg[13][24]_0\(4),
      R => \shifts[13][24]_i_1__0_n_0\
    );
\shifts_reg[13][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[13][24]_1\(5),
      Q => \^shifts_reg[13][24]_0\(5),
      R => \shifts[13][24]_i_1__0_n_0\
    );
\shifts_reg[13][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[13][24]_1\(6),
      Q => \^shifts_reg[13][24]_0\(6),
      R => \shifts[13][24]_i_1__0_n_0\
    );
\shifts_reg[13][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[13][24]_1\(7),
      Q => \^shifts_reg[13][24]_0\(7),
      R => \shifts[13][24]_i_1__0_n_0\
    );
\shifts_reg[13][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[13][24]_1\(8),
      Q => \^shifts_reg[13][24]_0\(8),
      R => \shifts[13][24]_i_1__0_n_0\
    );
\shifts_reg[13][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[13][24]_1\(9),
      Q => \^shifts_reg[13][24]_0\(9),
      R => \shifts[13][24]_i_1__0_n_0\
    );
\shifts_reg[13][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[13][24]_1\(10),
      Q => \^shifts_reg[13][24]_0\(10),
      R => \shifts[13][24]_i_1__0_n_0\
    );
\shifts_reg[13][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[13][24]_1\(11),
      Q => \^shifts_reg[13][24]_0\(11),
      R => \shifts[13][24]_i_1__0_n_0\
    );
\shifts_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[1][12]_1\(9),
      Q => \^shifts_reg[1][12]_0\(9),
      R => '0'
    );
\shifts_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[1][12]_1\(10),
      Q => \^shifts_reg[1][12]_0\(10),
      R => '0'
    );
\shifts_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[1][12]_1\(11),
      Q => \^shifts_reg[1][12]_0\(11),
      R => '0'
    );
\shifts_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[1][12]_1\(0),
      Q => \^shifts_reg[1][12]_0\(0),
      R => '0'
    );
\shifts_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[1][12]_1\(1),
      Q => \^shifts_reg[1][12]_0\(1),
      R => '0'
    );
\shifts_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[1][12]_1\(2),
      Q => \^shifts_reg[1][12]_0\(2),
      R => '0'
    );
\shifts_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[1][12]_1\(3),
      Q => \^shifts_reg[1][12]_0\(3),
      R => '0'
    );
\shifts_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[1][12]_1\(4),
      Q => \^shifts_reg[1][12]_0\(4),
      R => '0'
    );
\shifts_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[1][12]_1\(5),
      Q => \^shifts_reg[1][12]_0\(5),
      R => '0'
    );
\shifts_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[1][12]_1\(6),
      Q => \^shifts_reg[1][12]_0\(6),
      R => '0'
    );
\shifts_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[1][12]_1\(7),
      Q => \^shifts_reg[1][12]_0\(7),
      R => '0'
    );
\shifts_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[1][12]_1\(8),
      Q => \^shifts_reg[1][12]_0\(8),
      R => '0'
    );
\shifts_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[2][13]_1\(8),
      Q => \^shifts_reg[2][13]_0\(8),
      R => '0'
    );
\shifts_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[2][13]_1\(9),
      Q => \^shifts_reg[2][13]_0\(9),
      R => '0'
    );
\shifts_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[2][13]_1\(10),
      Q => \^shifts_reg[2][13]_0\(10),
      R => '0'
    );
\shifts_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[2][13]_1\(11),
      Q => \^shifts_reg[2][13]_0\(11),
      R => '0'
    );
\shifts_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[2][13]_1\(0),
      Q => \^shifts_reg[2][13]_0\(0),
      R => '0'
    );
\shifts_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[2][13]_1\(1),
      Q => \^shifts_reg[2][13]_0\(1),
      R => '0'
    );
\shifts_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[2][13]_1\(2),
      Q => \^shifts_reg[2][13]_0\(2),
      R => '0'
    );
\shifts_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[2][13]_1\(3),
      Q => \^shifts_reg[2][13]_0\(3),
      R => '0'
    );
\shifts_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[2][13]_1\(4),
      Q => \^shifts_reg[2][13]_0\(4),
      R => '0'
    );
\shifts_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[2][13]_1\(5),
      Q => \^shifts_reg[2][13]_0\(5),
      R => '0'
    );
\shifts_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[2][13]_1\(6),
      Q => \^shifts_reg[2][13]_0\(6),
      R => '0'
    );
\shifts_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[2][13]_1\(7),
      Q => \^shifts_reg[2][13]_0\(7),
      R => '0'
    );
\shifts_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[3][14]_1\(7),
      Q => \^shifts_reg[3][14]_0\(7),
      R => '0'
    );
\shifts_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[3][14]_1\(8),
      Q => \^shifts_reg[3][14]_0\(8),
      R => '0'
    );
\shifts_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[3][14]_1\(9),
      Q => \^shifts_reg[3][14]_0\(9),
      R => '0'
    );
\shifts_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[3][14]_1\(10),
      Q => \^shifts_reg[3][14]_0\(10),
      R => '0'
    );
\shifts_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[3][14]_1\(11),
      Q => \^shifts_reg[3][14]_0\(11),
      R => '0'
    );
\shifts_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[3][14]_1\(0),
      Q => \^shifts_reg[3][14]_0\(0),
      R => '0'
    );
\shifts_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[3][14]_1\(1),
      Q => \^shifts_reg[3][14]_0\(1),
      R => '0'
    );
\shifts_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[3][14]_1\(2),
      Q => \^shifts_reg[3][14]_0\(2),
      R => '0'
    );
\shifts_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[3][14]_1\(3),
      Q => \^shifts_reg[3][14]_0\(3),
      R => '0'
    );
\shifts_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[3][14]_1\(4),
      Q => \^shifts_reg[3][14]_0\(4),
      R => '0'
    );
\shifts_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[3][14]_1\(5),
      Q => \^shifts_reg[3][14]_0\(5),
      R => '0'
    );
\shifts_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[3][14]_1\(6),
      Q => \^shifts_reg[3][14]_0\(6),
      R => '0'
    );
\shifts_reg[4][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[4][15]_1\(6),
      Q => \^shifts_reg[4][15]_0\(6),
      R => '0'
    );
\shifts_reg[4][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[4][15]_1\(7),
      Q => \^shifts_reg[4][15]_0\(7),
      R => '0'
    );
\shifts_reg[4][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[4][15]_1\(8),
      Q => \^shifts_reg[4][15]_0\(8),
      R => '0'
    );
\shifts_reg[4][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[4][15]_1\(9),
      Q => \^shifts_reg[4][15]_0\(9),
      R => '0'
    );
\shifts_reg[4][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[4][15]_1\(10),
      Q => \^shifts_reg[4][15]_0\(10),
      R => '0'
    );
\shifts_reg[4][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[4][15]_1\(11),
      Q => \^shifts_reg[4][15]_0\(11),
      R => '0'
    );
\shifts_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[4][15]_1\(0),
      Q => \^shifts_reg[4][15]_0\(0),
      R => '0'
    );
\shifts_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[4][15]_1\(1),
      Q => \^shifts_reg[4][15]_0\(1),
      R => '0'
    );
\shifts_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[4][15]_1\(2),
      Q => \^shifts_reg[4][15]_0\(2),
      R => '0'
    );
\shifts_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[4][15]_1\(3),
      Q => \^shifts_reg[4][15]_0\(3),
      R => '0'
    );
\shifts_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[4][15]_1\(4),
      Q => \^shifts_reg[4][15]_0\(4),
      R => '0'
    );
\shifts_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[4][15]_1\(5),
      Q => \^shifts_reg[4][15]_0\(5),
      R => '0'
    );
\shifts_reg[5][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[5][16]_1\(5),
      Q => \^shifts_reg[5][16]_0\(5),
      R => '0'
    );
\shifts_reg[5][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[5][16]_1\(6),
      Q => \^shifts_reg[5][16]_0\(6),
      R => '0'
    );
\shifts_reg[5][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[5][16]_1\(7),
      Q => \^shifts_reg[5][16]_0\(7),
      R => '0'
    );
\shifts_reg[5][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[5][16]_1\(8),
      Q => \^shifts_reg[5][16]_0\(8),
      R => '0'
    );
\shifts_reg[5][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[5][16]_1\(9),
      Q => \^shifts_reg[5][16]_0\(9),
      R => '0'
    );
\shifts_reg[5][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[5][16]_1\(10),
      Q => \^shifts_reg[5][16]_0\(10),
      R => '0'
    );
\shifts_reg[5][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[5][16]_1\(11),
      Q => \^shifts_reg[5][16]_0\(11),
      R => '0'
    );
\shifts_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[5][16]_1\(0),
      Q => \^shifts_reg[5][16]_0\(0),
      R => '0'
    );
\shifts_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[5][16]_1\(1),
      Q => \^shifts_reg[5][16]_0\(1),
      R => '0'
    );
\shifts_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[5][16]_1\(2),
      Q => \^shifts_reg[5][16]_0\(2),
      R => '0'
    );
\shifts_reg[5][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[5][16]_1\(3),
      Q => \^shifts_reg[5][16]_0\(3),
      R => '0'
    );
\shifts_reg[5][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[5][16]_1\(4),
      Q => \^shifts_reg[5][16]_0\(4),
      R => '0'
    );
\shifts_reg[6][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[6][17]_1\(4),
      Q => \^shifts_reg[6][17]_0\(4),
      R => '0'
    );
\shifts_reg[6][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[6][17]_1\(5),
      Q => \^shifts_reg[6][17]_0\(5),
      R => '0'
    );
\shifts_reg[6][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[6][17]_1\(6),
      Q => \^shifts_reg[6][17]_0\(6),
      R => '0'
    );
\shifts_reg[6][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[6][17]_1\(7),
      Q => \^shifts_reg[6][17]_0\(7),
      R => '0'
    );
\shifts_reg[6][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[6][17]_1\(8),
      Q => \^shifts_reg[6][17]_0\(8),
      R => '0'
    );
\shifts_reg[6][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[6][17]_1\(9),
      Q => \^shifts_reg[6][17]_0\(9),
      R => '0'
    );
\shifts_reg[6][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[6][17]_1\(10),
      Q => \^shifts_reg[6][17]_0\(10),
      R => '0'
    );
\shifts_reg[6][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[6][17]_1\(11),
      Q => \^shifts_reg[6][17]_0\(11),
      R => '0'
    );
\shifts_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[6][17]_1\(0),
      Q => \^shifts_reg[6][17]_0\(0),
      R => '0'
    );
\shifts_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[6][17]_1\(1),
      Q => \^shifts_reg[6][17]_0\(1),
      R => '0'
    );
\shifts_reg[6][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[6][17]_1\(2),
      Q => \^shifts_reg[6][17]_0\(2),
      R => '0'
    );
\shifts_reg[6][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[6][17]_1\(3),
      Q => \^shifts_reg[6][17]_0\(3),
      R => '0'
    );
\shifts_reg[7][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[7][18]_1\(3),
      Q => \^shifts_reg[7][18]_0\(3),
      R => '0'
    );
\shifts_reg[7][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[7][18]_1\(4),
      Q => \^shifts_reg[7][18]_0\(4),
      R => '0'
    );
\shifts_reg[7][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[7][18]_1\(5),
      Q => \^shifts_reg[7][18]_0\(5),
      R => '0'
    );
\shifts_reg[7][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[7][18]_1\(6),
      Q => \^shifts_reg[7][18]_0\(6),
      R => '0'
    );
\shifts_reg[7][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[7][18]_1\(7),
      Q => \^shifts_reg[7][18]_0\(7),
      R => '0'
    );
\shifts_reg[7][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[7][18]_1\(8),
      Q => \^shifts_reg[7][18]_0\(8),
      R => '0'
    );
\shifts_reg[7][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[7][18]_1\(9),
      Q => \^shifts_reg[7][18]_0\(9),
      R => '0'
    );
\shifts_reg[7][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[7][18]_1\(10),
      Q => \^shifts_reg[7][18]_0\(10),
      R => '0'
    );
\shifts_reg[7][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[7][18]_1\(11),
      Q => \^shifts_reg[7][18]_0\(11),
      R => '0'
    );
\shifts_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[7][18]_1\(0),
      Q => \^shifts_reg[7][18]_0\(0),
      R => '0'
    );
\shifts_reg[7][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[7][18]_1\(1),
      Q => \^shifts_reg[7][18]_0\(1),
      R => '0'
    );
\shifts_reg[7][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[7][18]_1\(2),
      Q => \^shifts_reg[7][18]_0\(2),
      R => '0'
    );
\shifts_reg[8][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[8][19]_1\(2),
      Q => \^shifts_reg[8][19]_0\(2),
      R => '0'
    );
\shifts_reg[8][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[8][19]_1\(3),
      Q => \^shifts_reg[8][19]_0\(3),
      R => '0'
    );
\shifts_reg[8][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[8][19]_1\(4),
      Q => \^shifts_reg[8][19]_0\(4),
      R => '0'
    );
\shifts_reg[8][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[8][19]_1\(5),
      Q => \^shifts_reg[8][19]_0\(5),
      R => '0'
    );
\shifts_reg[8][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[8][19]_1\(6),
      Q => \^shifts_reg[8][19]_0\(6),
      R => '0'
    );
\shifts_reg[8][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[8][19]_1\(7),
      Q => \^shifts_reg[8][19]_0\(7),
      R => '0'
    );
\shifts_reg[8][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[8][19]_1\(8),
      Q => \^shifts_reg[8][19]_0\(8),
      R => '0'
    );
\shifts_reg[8][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[8][19]_1\(9),
      Q => \^shifts_reg[8][19]_0\(9),
      R => '0'
    );
\shifts_reg[8][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[8][19]_1\(10),
      Q => \^shifts_reg[8][19]_0\(10),
      R => '0'
    );
\shifts_reg[8][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[8][19]_1\(11),
      Q => \^shifts_reg[8][19]_0\(11),
      R => '0'
    );
\shifts_reg[8][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[8][19]_1\(0),
      Q => \^shifts_reg[8][19]_0\(0),
      R => '0'
    );
\shifts_reg[8][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[8][19]_1\(1),
      Q => \^shifts_reg[8][19]_0\(1),
      R => '0'
    );
\shifts_reg[9][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[9][20]_1\(1),
      Q => \^shifts_reg[9][20]_0\(1),
      R => '0'
    );
\shifts_reg[9][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[9][20]_1\(2),
      Q => \^shifts_reg[9][20]_0\(2),
      R => '0'
    );
\shifts_reg[9][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[9][20]_1\(3),
      Q => \^shifts_reg[9][20]_0\(3),
      R => '0'
    );
\shifts_reg[9][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[9][20]_1\(4),
      Q => \^shifts_reg[9][20]_0\(4),
      R => '0'
    );
\shifts_reg[9][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[9][20]_1\(5),
      Q => \^shifts_reg[9][20]_0\(5),
      R => '0'
    );
\shifts_reg[9][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[9][20]_1\(6),
      Q => \^shifts_reg[9][20]_0\(6),
      R => '0'
    );
\shifts_reg[9][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[9][20]_1\(7),
      Q => \^shifts_reg[9][20]_0\(7),
      R => '0'
    );
\shifts_reg[9][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[9][20]_1\(8),
      Q => \^shifts_reg[9][20]_0\(8),
      R => '0'
    );
\shifts_reg[9][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[9][20]_1\(9),
      Q => \^shifts_reg[9][20]_0\(9),
      R => '0'
    );
\shifts_reg[9][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[9][20]_1\(10),
      Q => \^shifts_reg[9][20]_0\(10),
      R => '0'
    );
\shifts_reg[9][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[9][20]_1\(11),
      Q => \^shifts_reg[9][20]_0\(11),
      R => '0'
    );
\shifts_reg[9][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \shifts_reg[9][20]_1\(0),
      Q => \^shifts_reg[9][20]_0\(0),
      R => '0'
    );
\x_internal[11]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][5]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_3\(5),
      O => \x_internal[11]_i_10__0_n_0\
    );
\x_internal[11]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][4]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_3\(4),
      O => \x_internal[11]_i_11__0_n_0\
    );
\x_internal[11]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][3]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_3\(3),
      O => \x_internal[11]_i_12__0_n_0\
    );
\x_internal[11]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][2]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_3\(2),
      O => \x_internal[11]_i_13__0_n_0\
    );
\x_internal[11]_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][1]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_3\(1),
      O => \x_internal[11]_i_14__0_n_0\
    );
\x_internal[11]_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][0]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_3\(0),
      O => \x_internal[11]_i_15__0_n_0\
    );
\x_internal[11]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][11]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_3\(11),
      O => \x_internal[11]_i_3__0_n_0\
    );
\x_internal[11]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][10]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_3\(10),
      O => \x_internal[11]_i_4__0_n_0\
    );
\x_internal[11]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][9]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_3\(9),
      O => \x_internal[11]_i_5__0_n_0\
    );
\x_internal[11]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][8]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_3\(8),
      O => \x_internal[11]_i_6__0_n_0\
    );
\x_internal[11]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][7]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_3\(7),
      O => \x_internal[11]_i_8__0_n_0\
    );
\x_internal[11]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][6]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_3\(6),
      O => \x_internal[11]_i_9__0_n_0\
    );
\x_internal[15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][15]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_3\(15),
      O => \x_internal[15]_i_2__0_n_0\
    );
\x_internal[15]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][14]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_3\(14),
      O => \x_internal[15]_i_3__0_n_0\
    );
\x_internal[15]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][13]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_3\(13),
      O => \x_internal[15]_i_4__0_n_0\
    );
\x_internal[15]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][12]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_3\(12),
      O => \x_internal[15]_i_5__0_n_0\
    );
\x_internal[19]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][19]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_3\(19),
      O => \x_internal[19]_i_2__0_n_0\
    );
\x_internal[19]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][18]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_3\(18),
      O => \x_internal[19]_i_3__0_n_0\
    );
\x_internal[19]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][17]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_3\(17),
      O => \x_internal[19]_i_4__0_n_0\
    );
\x_internal[19]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][16]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_3\(16),
      O => \x_internal[19]_i_5__0_n_0\
    );
\x_internal[23]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][23]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_3\(23),
      O => \x_internal[23]_i_2__0_n_0\
    );
\x_internal[23]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][22]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_3\(22),
      O => \x_internal[23]_i_3__0_n_0\
    );
\x_internal[23]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][21]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_3\(21),
      O => \x_internal[23]_i_4__0_n_0\
    );
\x_internal[23]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][20]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_3\(20),
      O => \x_internal[23]_i_5__0_n_0\
    );
\x_internal[27]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][27]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_3\(27),
      O => \x_internal[27]_i_2__0_n_0\
    );
\x_internal[27]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][26]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_3\(26),
      O => \x_internal[27]_i_3__0_n_0\
    );
\x_internal[27]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][25]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_3\(25),
      O => \x_internal[27]_i_4__0_n_0\
    );
\x_internal[27]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \acumulators_reg_n_0_[11][24]\,
      I1 => s00_axi_aresetn,
      I2 => \acumulators_reg[12]_3\(24),
      O => \x_internal[27]_i_5__0_n_0\
    );
\x_internal_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \x_internal_reg[11]_i_1__0_n_5\,
      Q => y(0),
      R => '0'
    );
\x_internal_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \x_internal_reg[11]_i_1__0_n_4\,
      Q => y(1),
      R => '0'
    );
\x_internal_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_internal_reg[11]_i_2__0_n_0\,
      CO(3) => \x_internal_reg[11]_i_1__0_n_0\,
      CO(2) => \x_internal_reg[11]_i_1__0_n_1\,
      CO(1) => \x_internal_reg[11]_i_1__0_n_2\,
      CO(0) => \x_internal_reg[11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \acumulators_reg[12]_3\(11 downto 8),
      O(3) => \x_internal_reg[11]_i_1__0_n_4\,
      O(2) => \x_internal_reg[11]_i_1__0_n_5\,
      O(1 downto 0) => \NLW_x_internal_reg[11]_i_1__0_O_UNCONNECTED\(1 downto 0),
      S(3) => \x_internal[11]_i_3__0_n_0\,
      S(2) => \x_internal[11]_i_4__0_n_0\,
      S(1) => \x_internal[11]_i_5__0_n_0\,
      S(0) => \x_internal[11]_i_6__0_n_0\
    );
\x_internal_reg[11]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_internal_reg[11]_i_7__0_n_0\,
      CO(3) => \x_internal_reg[11]_i_2__0_n_0\,
      CO(2) => \x_internal_reg[11]_i_2__0_n_1\,
      CO(1) => \x_internal_reg[11]_i_2__0_n_2\,
      CO(0) => \x_internal_reg[11]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \acumulators_reg[12]_3\(7 downto 4),
      O(3 downto 0) => \NLW_x_internal_reg[11]_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \x_internal[11]_i_8__0_n_0\,
      S(2) => \x_internal[11]_i_9__0_n_0\,
      S(1) => \x_internal[11]_i_10__0_n_0\,
      S(0) => \x_internal[11]_i_11__0_n_0\
    );
\x_internal_reg[11]_i_7__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x_internal_reg[11]_i_7__0_n_0\,
      CO(2) => \x_internal_reg[11]_i_7__0_n_1\,
      CO(1) => \x_internal_reg[11]_i_7__0_n_2\,
      CO(0) => \x_internal_reg[11]_i_7__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \acumulators_reg[12]_3\(3 downto 0),
      O(3 downto 0) => \NLW_x_internal_reg[11]_i_7__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \x_internal[11]_i_12__0_n_0\,
      S(2) => \x_internal[11]_i_13__0_n_0\,
      S(1) => \x_internal[11]_i_14__0_n_0\,
      S(0) => \x_internal[11]_i_15__0_n_0\
    );
\x_internal_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \x_internal_reg[15]_i_1__0_n_7\,
      Q => y(2),
      R => '0'
    );
\x_internal_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \x_internal_reg[15]_i_1__0_n_6\,
      Q => y(3),
      R => '0'
    );
\x_internal_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \x_internal_reg[15]_i_1__0_n_5\,
      Q => y(4),
      R => '0'
    );
\x_internal_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \x_internal_reg[15]_i_1__0_n_4\,
      Q => y(5),
      R => '0'
    );
\x_internal_reg[15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_internal_reg[11]_i_1__0_n_0\,
      CO(3) => \x_internal_reg[15]_i_1__0_n_0\,
      CO(2) => \x_internal_reg[15]_i_1__0_n_1\,
      CO(1) => \x_internal_reg[15]_i_1__0_n_2\,
      CO(0) => \x_internal_reg[15]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \acumulators_reg[12]_3\(15 downto 12),
      O(3) => \x_internal_reg[15]_i_1__0_n_4\,
      O(2) => \x_internal_reg[15]_i_1__0_n_5\,
      O(1) => \x_internal_reg[15]_i_1__0_n_6\,
      O(0) => \x_internal_reg[15]_i_1__0_n_7\,
      S(3) => \x_internal[15]_i_2__0_n_0\,
      S(2) => \x_internal[15]_i_3__0_n_0\,
      S(1) => \x_internal[15]_i_4__0_n_0\,
      S(0) => \x_internal[15]_i_5__0_n_0\
    );
\x_internal_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \x_internal_reg[19]_i_1__0_n_7\,
      Q => y(6),
      R => '0'
    );
\x_internal_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \x_internal_reg[19]_i_1__0_n_6\,
      Q => y(7),
      R => '0'
    );
\x_internal_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \x_internal_reg[19]_i_1__0_n_5\,
      Q => y(8),
      R => '0'
    );
\x_internal_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \x_internal_reg[19]_i_1__0_n_4\,
      Q => y(9),
      R => '0'
    );
\x_internal_reg[19]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_internal_reg[15]_i_1__0_n_0\,
      CO(3) => \x_internal_reg[19]_i_1__0_n_0\,
      CO(2) => \x_internal_reg[19]_i_1__0_n_1\,
      CO(1) => \x_internal_reg[19]_i_1__0_n_2\,
      CO(0) => \x_internal_reg[19]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \acumulators_reg[12]_3\(19 downto 16),
      O(3) => \x_internal_reg[19]_i_1__0_n_4\,
      O(2) => \x_internal_reg[19]_i_1__0_n_5\,
      O(1) => \x_internal_reg[19]_i_1__0_n_6\,
      O(0) => \x_internal_reg[19]_i_1__0_n_7\,
      S(3) => \x_internal[19]_i_2__0_n_0\,
      S(2) => \x_internal[19]_i_3__0_n_0\,
      S(1) => \x_internal[19]_i_4__0_n_0\,
      S(0) => \x_internal[19]_i_5__0_n_0\
    );
\x_internal_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \x_internal_reg[23]_i_1__0_n_7\,
      Q => y(10),
      R => '0'
    );
\x_internal_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \x_internal_reg[23]_i_1__0_n_6\,
      Q => y(11),
      R => '0'
    );
\x_internal_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \x_internal_reg[23]_i_1__0_n_5\,
      Q => y(12),
      R => '0'
    );
\x_internal_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \x_internal_reg[23]_i_1__0_n_4\,
      Q => y(13),
      R => '0'
    );
\x_internal_reg[23]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_internal_reg[19]_i_1__0_n_0\,
      CO(3) => \x_internal_reg[23]_i_1__0_n_0\,
      CO(2) => \x_internal_reg[23]_i_1__0_n_1\,
      CO(1) => \x_internal_reg[23]_i_1__0_n_2\,
      CO(0) => \x_internal_reg[23]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \acumulators_reg[12]_3\(23 downto 20),
      O(3) => \x_internal_reg[23]_i_1__0_n_4\,
      O(2) => \x_internal_reg[23]_i_1__0_n_5\,
      O(1) => \x_internal_reg[23]_i_1__0_n_6\,
      O(0) => \x_internal_reg[23]_i_1__0_n_7\,
      S(3) => \x_internal[23]_i_2__0_n_0\,
      S(2) => \x_internal[23]_i_3__0_n_0\,
      S(1) => \x_internal[23]_i_4__0_n_0\,
      S(0) => \x_internal[23]_i_5__0_n_0\
    );
\x_internal_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \x_internal_reg[27]_i_1__0_n_7\,
      Q => y(14),
      R => '0'
    );
\x_internal_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \x_internal_reg[27]_i_1__0_n_6\,
      Q => y(15),
      R => '0'
    );
\x_internal_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \x_internal_reg[27]_i_1__0_n_5\,
      Q => y(16),
      R => '0'
    );
\x_internal_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => \x_internal_reg[27]_i_1__0_n_4\,
      Q => y(17),
      R => '0'
    );
\x_internal_reg[27]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_internal_reg[23]_i_1__0_n_0\,
      CO(3) => \NLW_x_internal_reg[27]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \x_internal_reg[27]_i_1__0_n_1\,
      CO(1) => \x_internal_reg[27]_i_1__0_n_2\,
      CO(0) => \x_internal_reg[27]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \acumulators_reg[12]_3\(26 downto 24),
      O(3) => \x_internal_reg[27]_i_1__0_n_4\,
      O(2) => \x_internal_reg[27]_i_1__0_n_5\,
      O(1) => \x_internal_reg[27]_i_1__0_n_6\,
      O(0) => \x_internal_reg[27]_i_1__0_n_7\,
      S(3) => \x_internal[27]_i_2__0_n_0\,
      S(2) => \x_internal[27]_i_3__0_n_0\,
      S(1) => \x_internal[27]_i_4__0_n_0\,
      S(0) => \x_internal[27]_i_5__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity elipse_accelerated_elipse_coprocessor_0_0_cordic_pipe_rtl is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_1\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_2\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_3\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_4\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_5\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_6\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_7\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_8\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_9\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_10\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_11\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_12\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_13\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_14\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_15\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_16\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_17\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_18\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_19\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_20\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_21\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_22\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_23\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_24\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \value_out_reg[11]_25\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \t_angle_out_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    \shifts_reg[12][23]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[13][24]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[10][10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \shifts_reg[8][19]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[9][20]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[10][21]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[11][22]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[0][11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[1][12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[2][13]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[3][14]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[4][15]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[5][16]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[6][17]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[7][18]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[12][23]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[13][24]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[10][10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \shifts_reg[8][19]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[9][20]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[10][21]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[11][22]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[0][11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[1][12]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[2][13]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[3][14]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[4][15]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[5][16]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[6][17]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \shifts_reg[7][18]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of elipse_accelerated_elipse_coprocessor_0_0_cordic_pipe_rtl : entity is "cordic_pipe_rtl";
end elipse_accelerated_elipse_coprocessor_0_0_cordic_pipe_rtl;

architecture STRUCTURE of elipse_accelerated_elipse_coprocessor_0_0_cordic_pipe_rtl is
  signal angle_out : STD_LOGIC_VECTOR ( 11 downto 7 );
  signal \cordic_step_loop[0].cordic_step_instance_n_0\ : STD_LOGIC;
  signal \cordic_step_loop[0].cordic_step_instance_n_1\ : STD_LOGIC;
  signal \cordic_step_loop[0].cordic_step_instance_n_19\ : STD_LOGIC;
  signal \cordic_step_loop[0].cordic_step_instance_n_2\ : STD_LOGIC;
  signal \cordic_step_loop[0].cordic_step_instance_n_20\ : STD_LOGIC;
  signal \cordic_step_loop[0].cordic_step_instance_n_21\ : STD_LOGIC;
  signal \cordic_step_loop[0].cordic_step_instance_n_22\ : STD_LOGIC;
  signal \cordic_step_loop[0].cordic_step_instance_n_23\ : STD_LOGIC;
  signal \cordic_step_loop[0].cordic_step_instance_n_29\ : STD_LOGIC;
  signal \cordic_step_loop[0].cordic_step_instance_n_3\ : STD_LOGIC;
  signal \cordic_step_loop[0].cordic_step_instance_n_30\ : STD_LOGIC;
  signal \cordic_step_loop[0].cordic_step_instance_n_31\ : STD_LOGIC;
  signal \cordic_step_loop[0].cordic_step_instance_n_32\ : STD_LOGIC;
  signal \cordic_step_loop[0].cordic_step_instance_n_4\ : STD_LOGIC;
  signal \cordic_step_loop[0].cordic_step_instance_n_5\ : STD_LOGIC;
  signal \cordic_step_loop[0].cordic_step_instance_n_6\ : STD_LOGIC;
  signal \cordic_step_loop[10].cordic_step_instance_n_0\ : STD_LOGIC;
  signal \cordic_step_loop[10].cordic_step_instance_n_1\ : STD_LOGIC;
  signal \cordic_step_loop[10].cordic_step_instance_n_10\ : STD_LOGIC;
  signal \cordic_step_loop[10].cordic_step_instance_n_11\ : STD_LOGIC;
  signal \cordic_step_loop[10].cordic_step_instance_n_12\ : STD_LOGIC;
  signal \cordic_step_loop[10].cordic_step_instance_n_13\ : STD_LOGIC;
  signal \cordic_step_loop[10].cordic_step_instance_n_14\ : STD_LOGIC;
  signal \cordic_step_loop[10].cordic_step_instance_n_15\ : STD_LOGIC;
  signal \cordic_step_loop[10].cordic_step_instance_n_16\ : STD_LOGIC;
  signal \cordic_step_loop[10].cordic_step_instance_n_17\ : STD_LOGIC;
  signal \cordic_step_loop[10].cordic_step_instance_n_18\ : STD_LOGIC;
  signal \cordic_step_loop[10].cordic_step_instance_n_19\ : STD_LOGIC;
  signal \cordic_step_loop[10].cordic_step_instance_n_20\ : STD_LOGIC;
  signal \cordic_step_loop[10].cordic_step_instance_n_21\ : STD_LOGIC;
  signal \cordic_step_loop[10].cordic_step_instance_n_22\ : STD_LOGIC;
  signal \cordic_step_loop[10].cordic_step_instance_n_23\ : STD_LOGIC;
  signal \cordic_step_loop[10].cordic_step_instance_n_24\ : STD_LOGIC;
  signal \cordic_step_loop[10].cordic_step_instance_n_25\ : STD_LOGIC;
  signal \cordic_step_loop[10].cordic_step_instance_n_3\ : STD_LOGIC;
  signal \cordic_step_loop[10].cordic_step_instance_n_4\ : STD_LOGIC;
  signal \cordic_step_loop[10].cordic_step_instance_n_5\ : STD_LOGIC;
  signal \cordic_step_loop[10].cordic_step_instance_n_6\ : STD_LOGIC;
  signal \cordic_step_loop[10].cordic_step_instance_n_7\ : STD_LOGIC;
  signal \cordic_step_loop[10].cordic_step_instance_n_8\ : STD_LOGIC;
  signal \cordic_step_loop[10].cordic_step_instance_n_9\ : STD_LOGIC;
  signal \cordic_step_loop[1].cordic_step_instance_n_0\ : STD_LOGIC;
  signal \cordic_step_loop[1].cordic_step_instance_n_1\ : STD_LOGIC;
  signal \cordic_step_loop[1].cordic_step_instance_n_10\ : STD_LOGIC;
  signal \cordic_step_loop[1].cordic_step_instance_n_11\ : STD_LOGIC;
  signal \cordic_step_loop[1].cordic_step_instance_n_12\ : STD_LOGIC;
  signal \cordic_step_loop[1].cordic_step_instance_n_13\ : STD_LOGIC;
  signal \cordic_step_loop[1].cordic_step_instance_n_14\ : STD_LOGIC;
  signal \cordic_step_loop[1].cordic_step_instance_n_15\ : STD_LOGIC;
  signal \cordic_step_loop[1].cordic_step_instance_n_16\ : STD_LOGIC;
  signal \cordic_step_loop[1].cordic_step_instance_n_17\ : STD_LOGIC;
  signal \cordic_step_loop[1].cordic_step_instance_n_18\ : STD_LOGIC;
  signal \cordic_step_loop[1].cordic_step_instance_n_19\ : STD_LOGIC;
  signal \cordic_step_loop[1].cordic_step_instance_n_2\ : STD_LOGIC;
  signal \cordic_step_loop[1].cordic_step_instance_n_20\ : STD_LOGIC;
  signal \cordic_step_loop[1].cordic_step_instance_n_21\ : STD_LOGIC;
  signal \cordic_step_loop[1].cordic_step_instance_n_22\ : STD_LOGIC;
  signal \cordic_step_loop[1].cordic_step_instance_n_23\ : STD_LOGIC;
  signal \cordic_step_loop[1].cordic_step_instance_n_24\ : STD_LOGIC;
  signal \cordic_step_loop[1].cordic_step_instance_n_25\ : STD_LOGIC;
  signal \cordic_step_loop[1].cordic_step_instance_n_26\ : STD_LOGIC;
  signal \cordic_step_loop[1].cordic_step_instance_n_27\ : STD_LOGIC;
  signal \cordic_step_loop[1].cordic_step_instance_n_28\ : STD_LOGIC;
  signal \cordic_step_loop[1].cordic_step_instance_n_29\ : STD_LOGIC;
  signal \cordic_step_loop[1].cordic_step_instance_n_3\ : STD_LOGIC;
  signal \cordic_step_loop[1].cordic_step_instance_n_30\ : STD_LOGIC;
  signal \cordic_step_loop[1].cordic_step_instance_n_31\ : STD_LOGIC;
  signal \cordic_step_loop[1].cordic_step_instance_n_32\ : STD_LOGIC;
  signal \cordic_step_loop[1].cordic_step_instance_n_33\ : STD_LOGIC;
  signal \cordic_step_loop[1].cordic_step_instance_n_34\ : STD_LOGIC;
  signal \cordic_step_loop[1].cordic_step_instance_n_35\ : STD_LOGIC;
  signal \cordic_step_loop[1].cordic_step_instance_n_36\ : STD_LOGIC;
  signal \cordic_step_loop[1].cordic_step_instance_n_37\ : STD_LOGIC;
  signal \cordic_step_loop[1].cordic_step_instance_n_38\ : STD_LOGIC;
  signal \cordic_step_loop[1].cordic_step_instance_n_39\ : STD_LOGIC;
  signal \cordic_step_loop[1].cordic_step_instance_n_4\ : STD_LOGIC;
  signal \cordic_step_loop[1].cordic_step_instance_n_40\ : STD_LOGIC;
  signal \cordic_step_loop[1].cordic_step_instance_n_5\ : STD_LOGIC;
  signal \cordic_step_loop[1].cordic_step_instance_n_6\ : STD_LOGIC;
  signal \cordic_step_loop[1].cordic_step_instance_n_7\ : STD_LOGIC;
  signal \cordic_step_loop[1].cordic_step_instance_n_8\ : STD_LOGIC;
  signal \cordic_step_loop[1].cordic_step_instance_n_9\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_0\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_1\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_10\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_11\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_12\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_13\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_14\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_15\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_16\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_17\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_18\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_19\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_2\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_20\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_21\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_22\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_23\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_24\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_25\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_26\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_27\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_28\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_29\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_3\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_30\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_31\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_32\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_33\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_34\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_35\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_36\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_37\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_38\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_39\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_4\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_40\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_41\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_42\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_43\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_44\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_45\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_46\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_47\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_48\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_49\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_5\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_50\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_51\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_52\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_53\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_6\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_7\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_8\ : STD_LOGIC;
  signal \cordic_step_loop[2].cordic_step_instance_n_9\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_0\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_1\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_10\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_11\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_12\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_13\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_14\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_15\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_16\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_17\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_18\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_19\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_2\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_20\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_21\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_22\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_23\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_24\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_25\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_26\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_27\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_28\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_29\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_3\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_30\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_31\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_32\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_33\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_34\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_35\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_36\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_37\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_38\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_39\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_4\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_40\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_41\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_42\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_43\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_44\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_45\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_46\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_47\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_48\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_49\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_5\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_50\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_51\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_52\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_53\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_54\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_55\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_56\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_57\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_58\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_59\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_6\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_60\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_61\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_62\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_63\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_64\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_7\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_8\ : STD_LOGIC;
  signal \cordic_step_loop[3].cordic_step_instance_n_9\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_0\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_1\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_10\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_11\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_12\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_13\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_14\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_15\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_16\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_17\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_18\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_19\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_2\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_20\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_21\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_22\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_23\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_24\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_25\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_26\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_27\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_28\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_29\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_3\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_30\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_31\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_32\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_33\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_34\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_35\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_36\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_37\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_38\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_39\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_4\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_40\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_41\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_42\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_43\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_44\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_45\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_46\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_47\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_48\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_49\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_5\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_50\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_51\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_52\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_53\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_54\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_55\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_56\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_57\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_58\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_59\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_6\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_60\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_61\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_62\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_63\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_7\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_8\ : STD_LOGIC;
  signal \cordic_step_loop[4].cordic_step_instance_n_9\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_0\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_1\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_10\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_11\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_12\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_13\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_14\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_15\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_16\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_17\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_18\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_19\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_2\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_20\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_21\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_22\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_23\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_24\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_25\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_26\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_27\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_28\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_29\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_3\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_30\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_31\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_32\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_33\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_34\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_35\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_36\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_37\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_38\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_39\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_4\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_40\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_41\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_42\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_43\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_44\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_45\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_46\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_47\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_48\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_49\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_5\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_50\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_51\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_52\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_53\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_54\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_55\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_56\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_57\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_58\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_59\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_6\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_60\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_61\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_62\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_7\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_8\ : STD_LOGIC;
  signal \cordic_step_loop[5].cordic_step_instance_n_9\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_0\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_1\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_10\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_11\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_12\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_13\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_14\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_15\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_16\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_17\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_18\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_19\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_2\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_20\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_21\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_22\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_23\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_24\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_25\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_26\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_27\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_28\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_29\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_3\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_30\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_31\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_32\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_33\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_34\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_35\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_36\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_37\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_38\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_39\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_4\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_40\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_41\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_42\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_43\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_44\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_45\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_46\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_47\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_48\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_49\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_5\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_50\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_51\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_52\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_53\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_54\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_55\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_56\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_57\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_58\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_59\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_6\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_60\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_7\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_8\ : STD_LOGIC;
  signal \cordic_step_loop[6].cordic_step_instance_n_9\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_0\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_1\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_10\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_11\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_12\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_13\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_14\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_15\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_16\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_17\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_18\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_19\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_2\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_20\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_21\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_22\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_23\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_24\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_25\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_26\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_27\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_28\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_29\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_3\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_30\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_31\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_32\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_33\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_34\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_35\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_36\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_37\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_38\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_39\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_4\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_40\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_41\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_42\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_43\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_44\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_45\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_46\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_47\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_48\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_49\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_5\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_50\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_51\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_52\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_53\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_54\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_55\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_56\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_57\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_58\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_59\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_6\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_60\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_7\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_8\ : STD_LOGIC;
  signal \cordic_step_loop[7].cordic_step_instance_n_9\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_0\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_1\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_10\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_11\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_12\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_13\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_14\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_15\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_16\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_17\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_18\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_19\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_2\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_20\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_21\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_22\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_23\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_24\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_25\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_26\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_27\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_28\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_29\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_3\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_30\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_31\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_32\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_33\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_34\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_35\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_36\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_37\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_38\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_39\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_4\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_40\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_41\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_42\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_43\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_44\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_45\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_46\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_47\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_48\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_49\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_5\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_50\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_51\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_52\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_53\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_54\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_55\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_56\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_57\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_58\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_59\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_6\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_60\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_7\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_8\ : STD_LOGIC;
  signal \cordic_step_loop[8].cordic_step_instance_n_9\ : STD_LOGIC;
  signal \cordic_step_loop[9].cordic_step_instance_n_0\ : STD_LOGIC;
  signal \cordic_step_loop[9].cordic_step_instance_n_1\ : STD_LOGIC;
  signal \cordic_step_loop[9].cordic_step_instance_n_10\ : STD_LOGIC;
  signal \cordic_step_loop[9].cordic_step_instance_n_11\ : STD_LOGIC;
  signal \cordic_step_loop[9].cordic_step_instance_n_12\ : STD_LOGIC;
  signal \cordic_step_loop[9].cordic_step_instance_n_13\ : STD_LOGIC;
  signal \cordic_step_loop[9].cordic_step_instance_n_14\ : STD_LOGIC;
  signal \cordic_step_loop[9].cordic_step_instance_n_15\ : STD_LOGIC;
  signal \cordic_step_loop[9].cordic_step_instance_n_16\ : STD_LOGIC;
  signal \cordic_step_loop[9].cordic_step_instance_n_17\ : STD_LOGIC;
  signal \cordic_step_loop[9].cordic_step_instance_n_18\ : STD_LOGIC;
  signal \cordic_step_loop[9].cordic_step_instance_n_19\ : STD_LOGIC;
  signal \cordic_step_loop[9].cordic_step_instance_n_2\ : STD_LOGIC;
  signal \cordic_step_loop[9].cordic_step_instance_n_20\ : STD_LOGIC;
  signal \cordic_step_loop[9].cordic_step_instance_n_21\ : STD_LOGIC;
  signal \cordic_step_loop[9].cordic_step_instance_n_22\ : STD_LOGIC;
  signal \cordic_step_loop[9].cordic_step_instance_n_23\ : STD_LOGIC;
  signal \cordic_step_loop[9].cordic_step_instance_n_24\ : STD_LOGIC;
  signal \cordic_step_loop[9].cordic_step_instance_n_25\ : STD_LOGIC;
  signal \cordic_step_loop[9].cordic_step_instance_n_26\ : STD_LOGIC;
  signal \cordic_step_loop[9].cordic_step_instance_n_27\ : STD_LOGIC;
  signal \cordic_step_loop[9].cordic_step_instance_n_28\ : STD_LOGIC;
  signal \cordic_step_loop[9].cordic_step_instance_n_29\ : STD_LOGIC;
  signal \cordic_step_loop[9].cordic_step_instance_n_3\ : STD_LOGIC;
  signal \cordic_step_loop[9].cordic_step_instance_n_30\ : STD_LOGIC;
  signal \cordic_step_loop[9].cordic_step_instance_n_31\ : STD_LOGIC;
  signal \cordic_step_loop[9].cordic_step_instance_n_32\ : STD_LOGIC;
  signal \cordic_step_loop[9].cordic_step_instance_n_33\ : STD_LOGIC;
  signal \cordic_step_loop[9].cordic_step_instance_n_34\ : STD_LOGIC;
  signal \cordic_step_loop[9].cordic_step_instance_n_35\ : STD_LOGIC;
  signal \cordic_step_loop[9].cordic_step_instance_n_36\ : STD_LOGIC;
  signal \cordic_step_loop[9].cordic_step_instance_n_37\ : STD_LOGIC;
  signal \cordic_step_loop[9].cordic_step_instance_n_4\ : STD_LOGIC;
  signal \cordic_step_loop[9].cordic_step_instance_n_5\ : STD_LOGIC;
  signal \cordic_step_loop[9].cordic_step_instance_n_6\ : STD_LOGIC;
  signal \cordic_step_loop[9].cordic_step_instance_n_7\ : STD_LOGIC;
  signal \cordic_step_loop[9].cordic_step_instance_n_8\ : STD_LOGIC;
  signal \cordic_step_loop[9].cordic_step_instance_n_9\ : STD_LOGIC;
  signal p_0_in0 : STD_LOGIC;
  signal t_angle : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
\cordic_step_loop[0].cordic_step_instance\: entity work.elipse_accelerated_elipse_coprocessor_0_0_cordic_step
     port map (
      CO(0) => \cordic_step_loop[1].cordic_step_instance_n_3\,
      D(4 downto 0) => angle_out(11 downto 7),
      DI(3) => \cordic_step_loop[0].cordic_step_instance_n_19\,
      DI(2) => \cordic_step_loop[0].cordic_step_instance_n_20\,
      DI(1) => \cordic_step_loop[0].cordic_step_instance_n_21\,
      DI(0) => \cordic_step_loop[0].cordic_step_instance_n_22\,
      Q(0) => Q(0),
      S(1) => \cordic_step_loop[0].cordic_step_instance_n_1\,
      S(0) => \cordic_step_loop[0].cordic_step_instance_n_2\,
      \angle_out_reg[11]_0\ => \cordic_step_loop[0].cordic_step_instance_n_23\,
      \angle_out_reg[9]_0\ => \cordic_step_loop[0].cordic_step_instance_n_0\,
      \angle_out_reg[9]_1\(0) => \cordic_step_loop[1].cordic_step_instance_n_23\,
      s00_axi_aclk => s00_axi_aclk,
      \t_angle_out_reg[10]_0\(1) => \cordic_step_loop[0].cordic_step_instance_n_29\,
      \t_angle_out_reg[10]_0\(0) => \cordic_step_loop[0].cordic_step_instance_n_30\,
      \t_angle_out_reg[10]_1\(1) => \cordic_step_loop[0].cordic_step_instance_n_31\,
      \t_angle_out_reg[10]_1\(0) => \cordic_step_loop[0].cordic_step_instance_n_32\,
      \t_angle_out_reg[11]_0\(11 downto 0) => t_angle(11 downto 0),
      \t_angle_out_reg[11]_1\(11 downto 0) => \t_angle_out_reg[11]\(11 downto 0),
      \t_angle_out_reg[6]_0\(3) => \cordic_step_loop[0].cordic_step_instance_n_3\,
      \t_angle_out_reg[6]_0\(2) => \cordic_step_loop[0].cordic_step_instance_n_4\,
      \t_angle_out_reg[6]_0\(1) => \cordic_step_loop[0].cordic_step_instance_n_5\,
      \t_angle_out_reg[6]_0\(0) => \cordic_step_loop[0].cordic_step_instance_n_6\
    );
\cordic_step_loop[10].cordic_step_instance\: entity work.\elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized9\
     port map (
      CO(0) => \cordic_step_loop[10].cordic_step_instance_n_0\,
      D(11) => \cordic_step_loop[9].cordic_step_instance_n_6\,
      D(10) => \cordic_step_loop[9].cordic_step_instance_n_7\,
      D(9) => \cordic_step_loop[9].cordic_step_instance_n_8\,
      D(8) => \cordic_step_loop[9].cordic_step_instance_n_9\,
      D(7) => \cordic_step_loop[9].cordic_step_instance_n_10\,
      D(6) => \cordic_step_loop[9].cordic_step_instance_n_11\,
      D(5) => \cordic_step_loop[9].cordic_step_instance_n_12\,
      D(4) => \cordic_step_loop[9].cordic_step_instance_n_13\,
      D(3) => \cordic_step_loop[9].cordic_step_instance_n_14\,
      D(2) => \cordic_step_loop[9].cordic_step_instance_n_15\,
      D(1) => \cordic_step_loop[9].cordic_step_instance_n_16\,
      D(0) => \cordic_step_loop[9].cordic_step_instance_n_17\,
      DI(3) => \cordic_step_loop[9].cordic_step_instance_n_1\,
      DI(2) => \cordic_step_loop[9].cordic_step_instance_n_2\,
      DI(1) => \cordic_step_loop[9].cordic_step_instance_n_3\,
      DI(0) => \cordic_step_loop[9].cordic_step_instance_n_4\,
      Q(11) => p_0_in0,
      Q(10) => \cordic_step_loop[10].cordic_step_instance_n_3\,
      Q(9) => \cordic_step_loop[10].cordic_step_instance_n_4\,
      Q(8) => \cordic_step_loop[10].cordic_step_instance_n_5\,
      Q(7) => \cordic_step_loop[10].cordic_step_instance_n_6\,
      Q(6) => \cordic_step_loop[10].cordic_step_instance_n_7\,
      Q(5) => \cordic_step_loop[10].cordic_step_instance_n_8\,
      Q(4) => \cordic_step_loop[10].cordic_step_instance_n_9\,
      Q(3) => \cordic_step_loop[10].cordic_step_instance_n_10\,
      Q(2) => \cordic_step_loop[10].cordic_step_instance_n_11\,
      Q(1) => \cordic_step_loop[10].cordic_step_instance_n_12\,
      Q(0) => \cordic_step_loop[10].cordic_step_instance_n_13\,
      S(3) => \cordic_step_loop[9].cordic_step_instance_n_30\,
      S(2) => \cordic_step_loop[9].cordic_step_instance_n_31\,
      S(1) => \cordic_step_loop[9].cordic_step_instance_n_32\,
      S(0) => \cordic_step_loop[9].cordic_step_instance_n_33\,
      \cos_out1_carry__0_0\ => \cordic_step_loop[10].cordic_step_instance_n_1\,
      \cos_out_reg[11]_0\(11) => \cordic_step_loop[10].cordic_step_instance_n_14\,
      \cos_out_reg[11]_0\(10) => \cordic_step_loop[10].cordic_step_instance_n_15\,
      \cos_out_reg[11]_0\(9) => \cordic_step_loop[10].cordic_step_instance_n_16\,
      \cos_out_reg[11]_0\(8) => \cordic_step_loop[10].cordic_step_instance_n_17\,
      \cos_out_reg[11]_0\(7) => \cordic_step_loop[10].cordic_step_instance_n_18\,
      \cos_out_reg[11]_0\(6) => \cordic_step_loop[10].cordic_step_instance_n_19\,
      \cos_out_reg[11]_0\(5) => \cordic_step_loop[10].cordic_step_instance_n_20\,
      \cos_out_reg[11]_0\(4) => \cordic_step_loop[10].cordic_step_instance_n_21\,
      \cos_out_reg[11]_0\(3) => \cordic_step_loop[10].cordic_step_instance_n_22\,
      \cos_out_reg[11]_0\(2) => \cordic_step_loop[10].cordic_step_instance_n_23\,
      \cos_out_reg[11]_0\(1) => \cordic_step_loop[10].cordic_step_instance_n_24\,
      \cos_out_reg[11]_0\(0) => \cordic_step_loop[10].cordic_step_instance_n_25\,
      \cos_out_reg[11]_1\(11) => \cordic_step_loop[9].cordic_step_instance_n_18\,
      \cos_out_reg[11]_1\(10) => \cordic_step_loop[9].cordic_step_instance_n_19\,
      \cos_out_reg[11]_1\(9) => \cordic_step_loop[9].cordic_step_instance_n_20\,
      \cos_out_reg[11]_1\(8) => \cordic_step_loop[9].cordic_step_instance_n_21\,
      \cos_out_reg[11]_1\(7) => \cordic_step_loop[9].cordic_step_instance_n_22\,
      \cos_out_reg[11]_1\(6) => \cordic_step_loop[9].cordic_step_instance_n_23\,
      \cos_out_reg[11]_1\(5) => \cordic_step_loop[9].cordic_step_instance_n_24\,
      \cos_out_reg[11]_1\(4) => \cordic_step_loop[9].cordic_step_instance_n_25\,
      \cos_out_reg[11]_1\(3) => \cordic_step_loop[9].cordic_step_instance_n_26\,
      \cos_out_reg[11]_1\(2) => \cordic_step_loop[9].cordic_step_instance_n_27\,
      \cos_out_reg[11]_1\(1) => \cordic_step_loop[9].cordic_step_instance_n_28\,
      \cos_out_reg[11]_1\(0) => \cordic_step_loop[9].cordic_step_instance_n_29\,
      \cos_out_reg[2]_0\(1) => \cordic_step_loop[9].cordic_step_instance_n_36\,
      \cos_out_reg[2]_0\(0) => \cordic_step_loop[9].cordic_step_instance_n_37\,
      \cos_out_reg[2]_1\(1) => \cordic_step_loop[9].cordic_step_instance_n_34\,
      \cos_out_reg[2]_1\(0) => \cordic_step_loop[9].cordic_step_instance_n_35\,
      s00_axi_aclk => s00_axi_aclk,
      \sin_out_reg[0]_0\(0) => Q(0)
    );
\cordic_step_loop[1].cordic_step_instance\: entity work.\elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized0\
     port map (
      CO(0) => \cordic_step_loop[1].cordic_step_instance_n_3\,
      D(0) => \cordic_step_loop[1].cordic_step_instance_n_22\,
      DI(0) => \cordic_step_loop[1].cordic_step_instance_n_1\,
      Q(0) => Q(0),
      S(1) => \cordic_step_loop[0].cordic_step_instance_n_1\,
      S(0) => \cordic_step_loop[0].cordic_step_instance_n_2\,
      \angle_out_reg[11]_0\(4 downto 0) => angle_out(11 downto 7),
      \angle_out_reg[2]_0\(0) => \cordic_step_loop[1].cordic_step_instance_n_2\,
      \angle_out_reg[2]_1\(0) => \cordic_step_loop[1].cordic_step_instance_n_32\,
      \angle_out_reg[2]_2\(3) => \cordic_step_loop[0].cordic_step_instance_n_19\,
      \angle_out_reg[2]_2\(2) => \cordic_step_loop[0].cordic_step_instance_n_20\,
      \angle_out_reg[2]_2\(1) => \cordic_step_loop[0].cordic_step_instance_n_21\,
      \angle_out_reg[2]_2\(0) => \cordic_step_loop[0].cordic_step_instance_n_22\,
      \angle_out_reg[2]_3\(3) => \cordic_step_loop[0].cordic_step_instance_n_3\,
      \angle_out_reg[2]_3\(2) => \cordic_step_loop[0].cordic_step_instance_n_4\,
      \angle_out_reg[2]_3\(1) => \cordic_step_loop[0].cordic_step_instance_n_5\,
      \angle_out_reg[2]_3\(0) => \cordic_step_loop[0].cordic_step_instance_n_6\,
      \angle_out_reg[2]_4\(1) => \cordic_step_loop[0].cordic_step_instance_n_31\,
      \angle_out_reg[2]_4\(0) => \cordic_step_loop[0].cordic_step_instance_n_32\,
      \angle_out_reg[2]_5\(1) => \cordic_step_loop[0].cordic_step_instance_n_29\,
      \angle_out_reg[2]_5\(0) => \cordic_step_loop[0].cordic_step_instance_n_30\,
      \angle_out_reg[4]_0\(1) => \cordic_step_loop[1].cordic_step_instance_n_4\,
      \angle_out_reg[4]_0\(0) => \cordic_step_loop[1].cordic_step_instance_n_5\,
      \angle_out_reg[6]_0\(6) => \cordic_step_loop[1].cordic_step_instance_n_24\,
      \angle_out_reg[6]_0\(5) => \cordic_step_loop[1].cordic_step_instance_n_25\,
      \angle_out_reg[6]_0\(4) => \cordic_step_loop[1].cordic_step_instance_n_26\,
      \angle_out_reg[6]_0\(3) => \cordic_step_loop[1].cordic_step_instance_n_27\,
      \angle_out_reg[6]_0\(2) => \cordic_step_loop[1].cordic_step_instance_n_28\,
      \angle_out_reg[6]_0\(1) => \cordic_step_loop[1].cordic_step_instance_n_29\,
      \angle_out_reg[6]_0\(0) => \cordic_step_loop[1].cordic_step_instance_n_30\,
      \angle_out_reg[6]_1\ => \cordic_step_loop[0].cordic_step_instance_n_0\,
      \angle_out_reg[8]_0\(0) => \cordic_step_loop[2].cordic_step_instance_n_19\,
      \angle_out_reg[9]_0\(0) => \cordic_step_loop[1].cordic_step_instance_n_23\,
      \cos_out_reg[10]_0\(0) => \cordic_step_loop[1].cordic_step_instance_n_31\,
      \cos_out_reg[10]_1\ => \cordic_step_loop[0].cordic_step_instance_n_23\,
      \cos_out_reg[9]\(0) => \cordic_step_loop[2].cordic_step_instance_n_0\,
      s00_axi_aclk => s00_axi_aclk,
      \sin_out_reg[11]_0\ => \cordic_step_loop[1].cordic_step_instance_n_0\,
      \t_angle_out_reg[10]_0\(1) => \cordic_step_loop[1].cordic_step_instance_n_37\,
      \t_angle_out_reg[10]_0\(0) => \cordic_step_loop[1].cordic_step_instance_n_38\,
      \t_angle_out_reg[10]_1\(1) => \cordic_step_loop[1].cordic_step_instance_n_39\,
      \t_angle_out_reg[10]_1\(0) => \cordic_step_loop[1].cordic_step_instance_n_40\,
      \t_angle_out_reg[11]_0\(11) => \cordic_step_loop[1].cordic_step_instance_n_10\,
      \t_angle_out_reg[11]_0\(10) => \cordic_step_loop[1].cordic_step_instance_n_11\,
      \t_angle_out_reg[11]_0\(9) => \cordic_step_loop[1].cordic_step_instance_n_12\,
      \t_angle_out_reg[11]_0\(8) => \cordic_step_loop[1].cordic_step_instance_n_13\,
      \t_angle_out_reg[11]_0\(7) => \cordic_step_loop[1].cordic_step_instance_n_14\,
      \t_angle_out_reg[11]_0\(6) => \cordic_step_loop[1].cordic_step_instance_n_15\,
      \t_angle_out_reg[11]_0\(5) => \cordic_step_loop[1].cordic_step_instance_n_16\,
      \t_angle_out_reg[11]_0\(4) => \cordic_step_loop[1].cordic_step_instance_n_17\,
      \t_angle_out_reg[11]_0\(3) => \cordic_step_loop[1].cordic_step_instance_n_18\,
      \t_angle_out_reg[11]_0\(2) => \cordic_step_loop[1].cordic_step_instance_n_19\,
      \t_angle_out_reg[11]_0\(1) => \cordic_step_loop[1].cordic_step_instance_n_20\,
      \t_angle_out_reg[11]_0\(0) => \cordic_step_loop[1].cordic_step_instance_n_21\,
      \t_angle_out_reg[11]_1\(11 downto 0) => t_angle(11 downto 0),
      \t_angle_out_reg[6]_0\(3) => \cordic_step_loop[1].cordic_step_instance_n_6\,
      \t_angle_out_reg[6]_0\(2) => \cordic_step_loop[1].cordic_step_instance_n_7\,
      \t_angle_out_reg[6]_0\(1) => \cordic_step_loop[1].cordic_step_instance_n_8\,
      \t_angle_out_reg[6]_0\(0) => \cordic_step_loop[1].cordic_step_instance_n_9\,
      \t_angle_out_reg[6]_1\(3) => \cordic_step_loop[1].cordic_step_instance_n_33\,
      \t_angle_out_reg[6]_1\(2) => \cordic_step_loop[1].cordic_step_instance_n_34\,
      \t_angle_out_reg[6]_1\(1) => \cordic_step_loop[1].cordic_step_instance_n_35\,
      \t_angle_out_reg[6]_1\(0) => \cordic_step_loop[1].cordic_step_instance_n_36\
    );
\cordic_step_loop[2].cordic_step_instance\: entity work.\elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized1\
     port map (
      CO(0) => \cordic_step_loop[3].cordic_step_instance_n_0\,
      D(0) => \cordic_step_loop[1].cordic_step_instance_n_0\,
      DI(0) => \cordic_step_loop[1].cordic_step_instance_n_1\,
      Q(11) => \cordic_step_loop[2].cordic_step_instance_n_5\,
      Q(10) => \cordic_step_loop[2].cordic_step_instance_n_6\,
      Q(9) => \cordic_step_loop[2].cordic_step_instance_n_7\,
      Q(8) => \cordic_step_loop[2].cordic_step_instance_n_8\,
      Q(7) => \cordic_step_loop[2].cordic_step_instance_n_9\,
      Q(6) => \cordic_step_loop[2].cordic_step_instance_n_10\,
      Q(5) => \cordic_step_loop[2].cordic_step_instance_n_11\,
      Q(4) => \cordic_step_loop[2].cordic_step_instance_n_12\,
      Q(3) => \cordic_step_loop[2].cordic_step_instance_n_13\,
      Q(2) => \cordic_step_loop[2].cordic_step_instance_n_14\,
      Q(1) => \cordic_step_loop[2].cordic_step_instance_n_15\,
      Q(0) => \cordic_step_loop[2].cordic_step_instance_n_16\,
      S(3) => \cordic_step_loop[2].cordic_step_instance_n_1\,
      S(2) => \cordic_step_loop[2].cordic_step_instance_n_2\,
      S(1) => \cordic_step_loop[2].cordic_step_instance_n_3\,
      S(0) => \cordic_step_loop[2].cordic_step_instance_n_4\,
      \angle_out_reg[11]_0\(6) => \cordic_step_loop[1].cordic_step_instance_n_24\,
      \angle_out_reg[11]_0\(5) => \cordic_step_loop[1].cordic_step_instance_n_25\,
      \angle_out_reg[11]_0\(4) => \cordic_step_loop[1].cordic_step_instance_n_26\,
      \angle_out_reg[11]_0\(3) => \cordic_step_loop[1].cordic_step_instance_n_27\,
      \angle_out_reg[11]_0\(2) => \cordic_step_loop[1].cordic_step_instance_n_28\,
      \angle_out_reg[11]_0\(1) => \cordic_step_loop[1].cordic_step_instance_n_29\,
      \angle_out_reg[11]_0\(0) => \cordic_step_loop[1].cordic_step_instance_n_30\,
      \angle_out_reg[1]_0\(0) => Q(0),
      \angle_out_reg[2]_0\(1) => \cordic_step_loop[2].cordic_step_instance_n_17\,
      \angle_out_reg[2]_0\(0) => \cordic_step_loop[2].cordic_step_instance_n_18\,
      \angle_out_reg[2]_1\(0) => \cordic_step_loop[2].cordic_step_instance_n_19\,
      \angle_out_reg[4]_0\(1) => \cordic_step_loop[1].cordic_step_instance_n_4\,
      \angle_out_reg[4]_0\(0) => \cordic_step_loop[1].cordic_step_instance_n_5\,
      \angle_out_reg[4]_1\(0) => \cordic_step_loop[1].cordic_step_instance_n_32\,
      \angle_out_reg[4]_2\(0) => \cordic_step_loop[3].cordic_step_instance_n_32\,
      \angle_out_reg[4]_3\(1) => \cordic_step_loop[3].cordic_step_instance_n_3\,
      \angle_out_reg[4]_3\(0) => \cordic_step_loop[3].cordic_step_instance_n_4\,
      \angle_out_reg[5]_0\(9) => \cordic_step_loop[2].cordic_step_instance_n_36\,
      \angle_out_reg[5]_0\(8) => \cordic_step_loop[2].cordic_step_instance_n_37\,
      \angle_out_reg[5]_0\(7) => \cordic_step_loop[2].cordic_step_instance_n_38\,
      \angle_out_reg[5]_0\(6) => \cordic_step_loop[2].cordic_step_instance_n_39\,
      \angle_out_reg[5]_0\(5) => \cordic_step_loop[2].cordic_step_instance_n_40\,
      \angle_out_reg[5]_0\(4) => \cordic_step_loop[2].cordic_step_instance_n_41\,
      \angle_out_reg[5]_0\(3) => \cordic_step_loop[2].cordic_step_instance_n_42\,
      \angle_out_reg[5]_0\(2) => \cordic_step_loop[2].cordic_step_instance_n_43\,
      \angle_out_reg[5]_0\(1) => \cordic_step_loop[2].cordic_step_instance_n_44\,
      \angle_out_reg[5]_0\(0) => \cordic_step_loop[2].cordic_step_instance_n_45\,
      \cos_out_reg[10]_0\(4) => \cordic_step_loop[2].cordic_step_instance_n_28\,
      \cos_out_reg[10]_0\(3) => \cordic_step_loop[2].cordic_step_instance_n_29\,
      \cos_out_reg[10]_0\(2) => \cordic_step_loop[2].cordic_step_instance_n_30\,
      \cos_out_reg[10]_0\(1) => \cordic_step_loop[2].cordic_step_instance_n_31\,
      \cos_out_reg[10]_0\(0) => \cordic_step_loop[2].cordic_step_instance_n_32\,
      \cos_out_reg[10]_1\(2) => \cordic_step_loop[2].cordic_step_instance_n_33\,
      \cos_out_reg[10]_1\(1) => \cordic_step_loop[2].cordic_step_instance_n_34\,
      \cos_out_reg[10]_1\(0) => \cordic_step_loop[2].cordic_step_instance_n_35\,
      \cos_out_reg[11]_0\(0) => \cordic_step_loop[1].cordic_step_instance_n_31\,
      \cos_out_reg[11]_1\ => \cordic_step_loop[3].cordic_step_instance_n_2\,
      \cos_out_reg[9]_0\(0) => \cordic_step_loop[1].cordic_step_instance_n_22\,
      s00_axi_aclk => s00_axi_aclk,
      \sin_out_reg[10]_0\(4) => \cordic_step_loop[2].cordic_step_instance_n_20\,
      \sin_out_reg[10]_0\(3) => \cordic_step_loop[2].cordic_step_instance_n_21\,
      \sin_out_reg[10]_0\(2) => \cordic_step_loop[2].cordic_step_instance_n_22\,
      \sin_out_reg[10]_0\(1) => \cordic_step_loop[2].cordic_step_instance_n_23\,
      \sin_out_reg[10]_0\(0) => \cordic_step_loop[2].cordic_step_instance_n_24\,
      \sin_out_reg[10]_1\(2) => \cordic_step_loop[2].cordic_step_instance_n_25\,
      \sin_out_reg[10]_1\(1) => \cordic_step_loop[2].cordic_step_instance_n_26\,
      \sin_out_reg[10]_1\(0) => \cordic_step_loop[2].cordic_step_instance_n_27\,
      \sin_out_reg[10]_2\(0) => \cordic_step_loop[1].cordic_step_instance_n_2\,
      \sin_out_reg[11]_0\ => \cordic_step_loop[3].cordic_step_instance_n_1\,
      \sin_out_reg[9]_0\(3) => \cordic_step_loop[1].cordic_step_instance_n_6\,
      \sin_out_reg[9]_0\(2) => \cordic_step_loop[1].cordic_step_instance_n_7\,
      \sin_out_reg[9]_0\(1) => \cordic_step_loop[1].cordic_step_instance_n_8\,
      \sin_out_reg[9]_0\(0) => \cordic_step_loop[1].cordic_step_instance_n_9\,
      \sin_out_reg[9]_1\(3) => \cordic_step_loop[1].cordic_step_instance_n_33\,
      \sin_out_reg[9]_1\(2) => \cordic_step_loop[1].cordic_step_instance_n_34\,
      \sin_out_reg[9]_1\(1) => \cordic_step_loop[1].cordic_step_instance_n_35\,
      \sin_out_reg[9]_1\(0) => \cordic_step_loop[1].cordic_step_instance_n_36\,
      \sin_out_reg[9]_2\(1) => \cordic_step_loop[1].cordic_step_instance_n_39\,
      \sin_out_reg[9]_2\(0) => \cordic_step_loop[1].cordic_step_instance_n_40\,
      \sin_out_reg[9]_3\(1) => \cordic_step_loop[1].cordic_step_instance_n_37\,
      \sin_out_reg[9]_3\(0) => \cordic_step_loop[1].cordic_step_instance_n_38\,
      \t_angle_out_reg[10]_0\(0) => \cordic_step_loop[2].cordic_step_instance_n_0\,
      \t_angle_out_reg[10]_1\(1) => \cordic_step_loop[2].cordic_step_instance_n_50\,
      \t_angle_out_reg[10]_1\(0) => \cordic_step_loop[2].cordic_step_instance_n_51\,
      \t_angle_out_reg[10]_2\(1) => \cordic_step_loop[2].cordic_step_instance_n_52\,
      \t_angle_out_reg[10]_2\(0) => \cordic_step_loop[2].cordic_step_instance_n_53\,
      \t_angle_out_reg[11]_0\(11) => \cordic_step_loop[1].cordic_step_instance_n_10\,
      \t_angle_out_reg[11]_0\(10) => \cordic_step_loop[1].cordic_step_instance_n_11\,
      \t_angle_out_reg[11]_0\(9) => \cordic_step_loop[1].cordic_step_instance_n_12\,
      \t_angle_out_reg[11]_0\(8) => \cordic_step_loop[1].cordic_step_instance_n_13\,
      \t_angle_out_reg[11]_0\(7) => \cordic_step_loop[1].cordic_step_instance_n_14\,
      \t_angle_out_reg[11]_0\(6) => \cordic_step_loop[1].cordic_step_instance_n_15\,
      \t_angle_out_reg[11]_0\(5) => \cordic_step_loop[1].cordic_step_instance_n_16\,
      \t_angle_out_reg[11]_0\(4) => \cordic_step_loop[1].cordic_step_instance_n_17\,
      \t_angle_out_reg[11]_0\(3) => \cordic_step_loop[1].cordic_step_instance_n_18\,
      \t_angle_out_reg[11]_0\(2) => \cordic_step_loop[1].cordic_step_instance_n_19\,
      \t_angle_out_reg[11]_0\(1) => \cordic_step_loop[1].cordic_step_instance_n_20\,
      \t_angle_out_reg[11]_0\(0) => \cordic_step_loop[1].cordic_step_instance_n_21\,
      \t_angle_out_reg[6]_0\(3) => \cordic_step_loop[2].cordic_step_instance_n_46\,
      \t_angle_out_reg[6]_0\(2) => \cordic_step_loop[2].cordic_step_instance_n_47\,
      \t_angle_out_reg[6]_0\(1) => \cordic_step_loop[2].cordic_step_instance_n_48\,
      \t_angle_out_reg[6]_0\(0) => \cordic_step_loop[2].cordic_step_instance_n_49\
    );
\cordic_step_loop[3].cordic_step_instance\: entity work.\elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized2\
     port map (
      CO(0) => \cordic_step_loop[3].cordic_step_instance_n_0\,
      D(10) => \cordic_step_loop[3].cordic_step_instance_n_21\,
      D(9) => \cordic_step_loop[3].cordic_step_instance_n_22\,
      D(8) => \cordic_step_loop[3].cordic_step_instance_n_23\,
      D(7) => \cordic_step_loop[3].cordic_step_instance_n_24\,
      D(6) => \cordic_step_loop[3].cordic_step_instance_n_25\,
      D(5) => \cordic_step_loop[3].cordic_step_instance_n_26\,
      D(4) => \cordic_step_loop[3].cordic_step_instance_n_27\,
      D(3) => \cordic_step_loop[3].cordic_step_instance_n_28\,
      D(2) => \cordic_step_loop[3].cordic_step_instance_n_29\,
      D(1) => \cordic_step_loop[3].cordic_step_instance_n_30\,
      D(0) => \cordic_step_loop[3].cordic_step_instance_n_31\,
      DI(3) => \cordic_step_loop[3].cordic_step_instance_n_5\,
      DI(2) => \cordic_step_loop[3].cordic_step_instance_n_6\,
      DI(1) => \cordic_step_loop[3].cordic_step_instance_n_7\,
      DI(0) => \cordic_step_loop[3].cordic_step_instance_n_8\,
      Q(11) => \cordic_step_loop[3].cordic_step_instance_n_9\,
      Q(10) => \cordic_step_loop[3].cordic_step_instance_n_10\,
      Q(9) => \cordic_step_loop[3].cordic_step_instance_n_11\,
      Q(8) => \cordic_step_loop[3].cordic_step_instance_n_12\,
      Q(7) => \cordic_step_loop[3].cordic_step_instance_n_13\,
      Q(6) => \cordic_step_loop[3].cordic_step_instance_n_14\,
      Q(5) => \cordic_step_loop[3].cordic_step_instance_n_15\,
      Q(4) => \cordic_step_loop[3].cordic_step_instance_n_16\,
      Q(3) => \cordic_step_loop[3].cordic_step_instance_n_17\,
      Q(2) => \cordic_step_loop[3].cordic_step_instance_n_18\,
      Q(1) => \cordic_step_loop[3].cordic_step_instance_n_19\,
      Q(0) => \cordic_step_loop[3].cordic_step_instance_n_20\,
      S(3) => \cordic_step_loop[2].cordic_step_instance_n_1\,
      S(2) => \cordic_step_loop[2].cordic_step_instance_n_2\,
      S(1) => \cordic_step_loop[2].cordic_step_instance_n_3\,
      S(0) => \cordic_step_loop[2].cordic_step_instance_n_4\,
      \angle_out_reg[11]_0\(9) => \cordic_step_loop[2].cordic_step_instance_n_36\,
      \angle_out_reg[11]_0\(8) => \cordic_step_loop[2].cordic_step_instance_n_37\,
      \angle_out_reg[11]_0\(7) => \cordic_step_loop[2].cordic_step_instance_n_38\,
      \angle_out_reg[11]_0\(6) => \cordic_step_loop[2].cordic_step_instance_n_39\,
      \angle_out_reg[11]_0\(5) => \cordic_step_loop[2].cordic_step_instance_n_40\,
      \angle_out_reg[11]_0\(4) => \cordic_step_loop[2].cordic_step_instance_n_41\,
      \angle_out_reg[11]_0\(3) => \cordic_step_loop[2].cordic_step_instance_n_42\,
      \angle_out_reg[11]_0\(2) => \cordic_step_loop[2].cordic_step_instance_n_43\,
      \angle_out_reg[11]_0\(1) => \cordic_step_loop[2].cordic_step_instance_n_44\,
      \angle_out_reg[11]_0\(0) => \cordic_step_loop[2].cordic_step_instance_n_45\,
      \angle_out_reg[1]_0\(1) => \cordic_step_loop[2].cordic_step_instance_n_52\,
      \angle_out_reg[1]_0\(0) => \cordic_step_loop[2].cordic_step_instance_n_53\,
      \angle_out_reg[1]_1\(1) => \cordic_step_loop[2].cordic_step_instance_n_50\,
      \angle_out_reg[1]_1\(0) => \cordic_step_loop[2].cordic_step_instance_n_51\,
      \angle_out_reg[1]_2\(0) => Q(0),
      \angle_out_reg[2]_0\(1) => \cordic_step_loop[3].cordic_step_instance_n_3\,
      \angle_out_reg[2]_0\(0) => \cordic_step_loop[3].cordic_step_instance_n_4\,
      \angle_out_reg[4]_0\(1) => \cordic_step_loop[2].cordic_step_instance_n_17\,
      \angle_out_reg[4]_0\(0) => \cordic_step_loop[2].cordic_step_instance_n_18\,
      \cos_out1_carry__0_0\(0) => \cordic_step_loop[3].cordic_step_instance_n_32\,
      \cos_out1_carry__0_1\(3) => \cordic_step_loop[2].cordic_step_instance_n_46\,
      \cos_out1_carry__0_1\(2) => \cordic_step_loop[2].cordic_step_instance_n_47\,
      \cos_out1_carry__0_1\(1) => \cordic_step_loop[2].cordic_step_instance_n_48\,
      \cos_out1_carry__0_1\(0) => \cordic_step_loop[2].cordic_step_instance_n_49\,
      \cos_out_reg[10]_0\ => \cordic_step_loop[3].cordic_step_instance_n_1\,
      \cos_out_reg[10]_1\(7) => \cordic_step_loop[3].cordic_step_instance_n_45\,
      \cos_out_reg[10]_1\(6) => \cordic_step_loop[3].cordic_step_instance_n_46\,
      \cos_out_reg[10]_1\(5) => \cordic_step_loop[3].cordic_step_instance_n_47\,
      \cos_out_reg[10]_1\(4) => \cordic_step_loop[3].cordic_step_instance_n_48\,
      \cos_out_reg[10]_1\(3) => \cordic_step_loop[3].cordic_step_instance_n_49\,
      \cos_out_reg[10]_1\(2) => \cordic_step_loop[3].cordic_step_instance_n_50\,
      \cos_out_reg[10]_1\(1) => \cordic_step_loop[3].cordic_step_instance_n_51\,
      \cos_out_reg[10]_1\(0) => \cordic_step_loop[3].cordic_step_instance_n_52\,
      \cos_out_reg[11]_0\(2) => \cordic_step_loop[2].cordic_step_instance_n_25\,
      \cos_out_reg[11]_0\(1) => \cordic_step_loop[2].cordic_step_instance_n_26\,
      \cos_out_reg[11]_0\(0) => \cordic_step_loop[2].cordic_step_instance_n_27\,
      \cos_out_reg[11]_1\(4) => \cordic_step_loop[2].cordic_step_instance_n_28\,
      \cos_out_reg[11]_1\(3) => \cordic_step_loop[2].cordic_step_instance_n_29\,
      \cos_out_reg[11]_1\(2) => \cordic_step_loop[2].cordic_step_instance_n_30\,
      \cos_out_reg[11]_1\(1) => \cordic_step_loop[2].cordic_step_instance_n_31\,
      \cos_out_reg[11]_1\(0) => \cordic_step_loop[2].cordic_step_instance_n_32\,
      \cos_out_reg[8]_0\(3) => \cordic_step_loop[3].cordic_step_instance_n_53\,
      \cos_out_reg[8]_0\(2) => \cordic_step_loop[3].cordic_step_instance_n_54\,
      \cos_out_reg[8]_0\(1) => \cordic_step_loop[3].cordic_step_instance_n_55\,
      \cos_out_reg[8]_0\(0) => \cordic_step_loop[3].cordic_step_instance_n_56\,
      \cos_out_reg[8]_1\ => \cordic_step_loop[4].cordic_step_instance_n_2\,
      s00_axi_aclk => s00_axi_aclk,
      \sin_out_reg[10]_0\ => \cordic_step_loop[3].cordic_step_instance_n_2\,
      \sin_out_reg[10]_1\(7) => \cordic_step_loop[3].cordic_step_instance_n_33\,
      \sin_out_reg[10]_1\(6) => \cordic_step_loop[3].cordic_step_instance_n_34\,
      \sin_out_reg[10]_1\(5) => \cordic_step_loop[3].cordic_step_instance_n_35\,
      \sin_out_reg[10]_1\(4) => \cordic_step_loop[3].cordic_step_instance_n_36\,
      \sin_out_reg[10]_1\(3) => \cordic_step_loop[3].cordic_step_instance_n_37\,
      \sin_out_reg[10]_1\(2) => \cordic_step_loop[3].cordic_step_instance_n_38\,
      \sin_out_reg[10]_1\(1) => \cordic_step_loop[3].cordic_step_instance_n_39\,
      \sin_out_reg[10]_1\(0) => \cordic_step_loop[3].cordic_step_instance_n_40\,
      \sin_out_reg[11]_0\(2) => \cordic_step_loop[2].cordic_step_instance_n_33\,
      \sin_out_reg[11]_0\(1) => \cordic_step_loop[2].cordic_step_instance_n_34\,
      \sin_out_reg[11]_0\(0) => \cordic_step_loop[2].cordic_step_instance_n_35\,
      \sin_out_reg[11]_1\(4) => \cordic_step_loop[2].cordic_step_instance_n_20\,
      \sin_out_reg[11]_1\(3) => \cordic_step_loop[2].cordic_step_instance_n_21\,
      \sin_out_reg[11]_1\(2) => \cordic_step_loop[2].cordic_step_instance_n_22\,
      \sin_out_reg[11]_1\(1) => \cordic_step_loop[2].cordic_step_instance_n_23\,
      \sin_out_reg[11]_1\(0) => \cordic_step_loop[2].cordic_step_instance_n_24\,
      \sin_out_reg[4]\(0) => \cordic_step_loop[4].cordic_step_instance_n_0\,
      \sin_out_reg[8]_0\(3) => \cordic_step_loop[3].cordic_step_instance_n_41\,
      \sin_out_reg[8]_0\(2) => \cordic_step_loop[3].cordic_step_instance_n_42\,
      \sin_out_reg[8]_0\(1) => \cordic_step_loop[3].cordic_step_instance_n_43\,
      \sin_out_reg[8]_0\(0) => \cordic_step_loop[3].cordic_step_instance_n_44\,
      \sin_out_reg[8]_1\ => \cordic_step_loop[4].cordic_step_instance_n_1\,
      \t_angle_out_reg[10]_0\(1) => \cordic_step_loop[3].cordic_step_instance_n_61\,
      \t_angle_out_reg[10]_0\(0) => \cordic_step_loop[3].cordic_step_instance_n_62\,
      \t_angle_out_reg[10]_1\(1) => \cordic_step_loop[3].cordic_step_instance_n_63\,
      \t_angle_out_reg[10]_1\(0) => \cordic_step_loop[3].cordic_step_instance_n_64\,
      \t_angle_out_reg[11]_0\(11) => \cordic_step_loop[2].cordic_step_instance_n_5\,
      \t_angle_out_reg[11]_0\(10) => \cordic_step_loop[2].cordic_step_instance_n_6\,
      \t_angle_out_reg[11]_0\(9) => \cordic_step_loop[2].cordic_step_instance_n_7\,
      \t_angle_out_reg[11]_0\(8) => \cordic_step_loop[2].cordic_step_instance_n_8\,
      \t_angle_out_reg[11]_0\(7) => \cordic_step_loop[2].cordic_step_instance_n_9\,
      \t_angle_out_reg[11]_0\(6) => \cordic_step_loop[2].cordic_step_instance_n_10\,
      \t_angle_out_reg[11]_0\(5) => \cordic_step_loop[2].cordic_step_instance_n_11\,
      \t_angle_out_reg[11]_0\(4) => \cordic_step_loop[2].cordic_step_instance_n_12\,
      \t_angle_out_reg[11]_0\(3) => \cordic_step_loop[2].cordic_step_instance_n_13\,
      \t_angle_out_reg[11]_0\(2) => \cordic_step_loop[2].cordic_step_instance_n_14\,
      \t_angle_out_reg[11]_0\(1) => \cordic_step_loop[2].cordic_step_instance_n_15\,
      \t_angle_out_reg[11]_0\(0) => \cordic_step_loop[2].cordic_step_instance_n_16\,
      \t_angle_out_reg[6]_0\(3) => \cordic_step_loop[3].cordic_step_instance_n_57\,
      \t_angle_out_reg[6]_0\(2) => \cordic_step_loop[3].cordic_step_instance_n_58\,
      \t_angle_out_reg[6]_0\(1) => \cordic_step_loop[3].cordic_step_instance_n_59\,
      \t_angle_out_reg[6]_0\(0) => \cordic_step_loop[3].cordic_step_instance_n_60\
    );
\cordic_step_loop[4].cordic_step_instance\: entity work.\elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized3\
     port map (
      CO(0) => \cordic_step_loop[5].cordic_step_instance_n_0\,
      D(10) => \cordic_step_loop[4].cordic_step_instance_n_19\,
      D(9) => \cordic_step_loop[4].cordic_step_instance_n_20\,
      D(8) => \cordic_step_loop[4].cordic_step_instance_n_21\,
      D(7) => \cordic_step_loop[4].cordic_step_instance_n_22\,
      D(6) => \cordic_step_loop[4].cordic_step_instance_n_23\,
      D(5) => \cordic_step_loop[4].cordic_step_instance_n_24\,
      D(4) => \cordic_step_loop[4].cordic_step_instance_n_25\,
      D(3) => \cordic_step_loop[4].cordic_step_instance_n_26\,
      D(2) => \cordic_step_loop[4].cordic_step_instance_n_27\,
      D(1) => \cordic_step_loop[4].cordic_step_instance_n_28\,
      D(0) => \cordic_step_loop[4].cordic_step_instance_n_29\,
      DI(3) => \cordic_step_loop[3].cordic_step_instance_n_5\,
      DI(2) => \cordic_step_loop[3].cordic_step_instance_n_6\,
      DI(1) => \cordic_step_loop[3].cordic_step_instance_n_7\,
      DI(0) => \cordic_step_loop[3].cordic_step_instance_n_8\,
      Q(11) => \cordic_step_loop[4].cordic_step_instance_n_7\,
      Q(10) => \cordic_step_loop[4].cordic_step_instance_n_8\,
      Q(9) => \cordic_step_loop[4].cordic_step_instance_n_9\,
      Q(8) => \cordic_step_loop[4].cordic_step_instance_n_10\,
      Q(7) => \cordic_step_loop[4].cordic_step_instance_n_11\,
      Q(6) => \cordic_step_loop[4].cordic_step_instance_n_12\,
      Q(5) => \cordic_step_loop[4].cordic_step_instance_n_13\,
      Q(4) => \cordic_step_loop[4].cordic_step_instance_n_14\,
      Q(3) => \cordic_step_loop[4].cordic_step_instance_n_15\,
      Q(2) => \cordic_step_loop[4].cordic_step_instance_n_16\,
      Q(1) => \cordic_step_loop[4].cordic_step_instance_n_17\,
      Q(0) => \cordic_step_loop[4].cordic_step_instance_n_18\,
      S(0) => \cordic_step_loop[5].cordic_step_instance_n_1\,
      \angle_out_reg[11]_0\(10) => \cordic_step_loop[3].cordic_step_instance_n_21\,
      \angle_out_reg[11]_0\(9) => \cordic_step_loop[3].cordic_step_instance_n_22\,
      \angle_out_reg[11]_0\(8) => \cordic_step_loop[3].cordic_step_instance_n_23\,
      \angle_out_reg[11]_0\(7) => \cordic_step_loop[3].cordic_step_instance_n_24\,
      \angle_out_reg[11]_0\(6) => \cordic_step_loop[3].cordic_step_instance_n_25\,
      \angle_out_reg[11]_0\(5) => \cordic_step_loop[3].cordic_step_instance_n_26\,
      \angle_out_reg[11]_0\(4) => \cordic_step_loop[3].cordic_step_instance_n_27\,
      \angle_out_reg[11]_0\(3) => \cordic_step_loop[3].cordic_step_instance_n_28\,
      \angle_out_reg[11]_0\(2) => \cordic_step_loop[3].cordic_step_instance_n_29\,
      \angle_out_reg[11]_0\(1) => \cordic_step_loop[3].cordic_step_instance_n_30\,
      \angle_out_reg[11]_0\(0) => \cordic_step_loop[3].cordic_step_instance_n_31\,
      \angle_out_reg[1]_0\(0) => Q(0),
      \cos_out1_carry__0_0\(3) => \cordic_step_loop[3].cordic_step_instance_n_57\,
      \cos_out1_carry__0_0\(2) => \cordic_step_loop[3].cordic_step_instance_n_58\,
      \cos_out1_carry__0_0\(1) => \cordic_step_loop[3].cordic_step_instance_n_59\,
      \cos_out1_carry__0_0\(0) => \cordic_step_loop[3].cordic_step_instance_n_60\,
      \cos_out_reg[10]_0\(11) => \cordic_step_loop[4].cordic_step_instance_n_43\,
      \cos_out_reg[10]_0\(10) => \cordic_step_loop[4].cordic_step_instance_n_44\,
      \cos_out_reg[10]_0\(9) => \cordic_step_loop[4].cordic_step_instance_n_45\,
      \cos_out_reg[10]_0\(8) => \cordic_step_loop[4].cordic_step_instance_n_46\,
      \cos_out_reg[10]_0\(7) => \cordic_step_loop[4].cordic_step_instance_n_47\,
      \cos_out_reg[10]_0\(6) => \cordic_step_loop[4].cordic_step_instance_n_48\,
      \cos_out_reg[10]_0\(5) => \cordic_step_loop[4].cordic_step_instance_n_49\,
      \cos_out_reg[10]_0\(4) => \cordic_step_loop[4].cordic_step_instance_n_50\,
      \cos_out_reg[10]_0\(3) => \cordic_step_loop[4].cordic_step_instance_n_51\,
      \cos_out_reg[10]_0\(2) => \cordic_step_loop[4].cordic_step_instance_n_52\,
      \cos_out_reg[10]_0\(1) => \cordic_step_loop[4].cordic_step_instance_n_53\,
      \cos_out_reg[10]_0\(0) => \cordic_step_loop[4].cordic_step_instance_n_54\,
      \cos_out_reg[11]_0\(7) => \cordic_step_loop[3].cordic_step_instance_n_45\,
      \cos_out_reg[11]_0\(6) => \cordic_step_loop[3].cordic_step_instance_n_46\,
      \cos_out_reg[11]_0\(5) => \cordic_step_loop[3].cordic_step_instance_n_47\,
      \cos_out_reg[11]_0\(4) => \cordic_step_loop[3].cordic_step_instance_n_48\,
      \cos_out_reg[11]_0\(3) => \cordic_step_loop[3].cordic_step_instance_n_49\,
      \cos_out_reg[11]_0\(2) => \cordic_step_loop[3].cordic_step_instance_n_50\,
      \cos_out_reg[11]_0\(1) => \cordic_step_loop[3].cordic_step_instance_n_51\,
      \cos_out_reg[11]_0\(0) => \cordic_step_loop[3].cordic_step_instance_n_52\,
      \cos_out_reg[2]_0\(0) => \cordic_step_loop[5].cordic_step_instance_n_2\,
      \cos_out_reg[5]_0\(0) => \cordic_step_loop[4].cordic_step_instance_n_55\,
      \cos_out_reg[8]_0\ => \cordic_step_loop[4].cordic_step_instance_n_1\,
      \cos_out_reg[8]_1\(3) => \cordic_step_loop[3].cordic_step_instance_n_41\,
      \cos_out_reg[8]_1\(2) => \cordic_step_loop[3].cordic_step_instance_n_42\,
      \cos_out_reg[8]_1\(1) => \cordic_step_loop[3].cordic_step_instance_n_43\,
      \cos_out_reg[8]_1\(0) => \cordic_step_loop[3].cordic_step_instance_n_44\,
      s00_axi_aclk => s00_axi_aclk,
      \sin_out_reg[10]_0\(11) => \cordic_step_loop[4].cordic_step_instance_n_30\,
      \sin_out_reg[10]_0\(10) => \cordic_step_loop[4].cordic_step_instance_n_31\,
      \sin_out_reg[10]_0\(9) => \cordic_step_loop[4].cordic_step_instance_n_32\,
      \sin_out_reg[10]_0\(8) => \cordic_step_loop[4].cordic_step_instance_n_33\,
      \sin_out_reg[10]_0\(7) => \cordic_step_loop[4].cordic_step_instance_n_34\,
      \sin_out_reg[10]_0\(6) => \cordic_step_loop[4].cordic_step_instance_n_35\,
      \sin_out_reg[10]_0\(5) => \cordic_step_loop[4].cordic_step_instance_n_36\,
      \sin_out_reg[10]_0\(4) => \cordic_step_loop[4].cordic_step_instance_n_37\,
      \sin_out_reg[10]_0\(3) => \cordic_step_loop[4].cordic_step_instance_n_38\,
      \sin_out_reg[10]_0\(2) => \cordic_step_loop[4].cordic_step_instance_n_39\,
      \sin_out_reg[10]_0\(1) => \cordic_step_loop[4].cordic_step_instance_n_40\,
      \sin_out_reg[10]_0\(0) => \cordic_step_loop[4].cordic_step_instance_n_41\,
      \sin_out_reg[11]_0\(7) => \cordic_step_loop[3].cordic_step_instance_n_33\,
      \sin_out_reg[11]_0\(6) => \cordic_step_loop[3].cordic_step_instance_n_34\,
      \sin_out_reg[11]_0\(5) => \cordic_step_loop[3].cordic_step_instance_n_35\,
      \sin_out_reg[11]_0\(4) => \cordic_step_loop[3].cordic_step_instance_n_36\,
      \sin_out_reg[11]_0\(3) => \cordic_step_loop[3].cordic_step_instance_n_37\,
      \sin_out_reg[11]_0\(2) => \cordic_step_loop[3].cordic_step_instance_n_38\,
      \sin_out_reg[11]_0\(1) => \cordic_step_loop[3].cordic_step_instance_n_39\,
      \sin_out_reg[11]_0\(0) => \cordic_step_loop[3].cordic_step_instance_n_40\,
      \sin_out_reg[1]_0\(1) => \cordic_step_loop[3].cordic_step_instance_n_63\,
      \sin_out_reg[1]_0\(0) => \cordic_step_loop[3].cordic_step_instance_n_64\,
      \sin_out_reg[1]_1\(1) => \cordic_step_loop[3].cordic_step_instance_n_61\,
      \sin_out_reg[1]_1\(0) => \cordic_step_loop[3].cordic_step_instance_n_62\,
      \sin_out_reg[3]_0\ => \cordic_step_loop[5].cordic_step_instance_n_30\,
      \sin_out_reg[5]_0\(0) => \cordic_step_loop[4].cordic_step_instance_n_42\,
      \sin_out_reg[8]_0\ => \cordic_step_loop[4].cordic_step_instance_n_2\,
      \sin_out_reg[8]_1\(3) => \cordic_step_loop[3].cordic_step_instance_n_53\,
      \sin_out_reg[8]_1\(2) => \cordic_step_loop[3].cordic_step_instance_n_54\,
      \sin_out_reg[8]_1\(1) => \cordic_step_loop[3].cordic_step_instance_n_55\,
      \sin_out_reg[8]_1\(0) => \cordic_step_loop[3].cordic_step_instance_n_56\,
      \t_angle_out_reg[10]_0\(0) => \cordic_step_loop[4].cordic_step_instance_n_0\,
      \t_angle_out_reg[10]_1\(1) => \cordic_step_loop[4].cordic_step_instance_n_60\,
      \t_angle_out_reg[10]_1\(0) => \cordic_step_loop[4].cordic_step_instance_n_61\,
      \t_angle_out_reg[10]_2\(1) => \cordic_step_loop[4].cordic_step_instance_n_62\,
      \t_angle_out_reg[10]_2\(0) => \cordic_step_loop[4].cordic_step_instance_n_63\,
      \t_angle_out_reg[11]_0\(11) => \cordic_step_loop[3].cordic_step_instance_n_9\,
      \t_angle_out_reg[11]_0\(10) => \cordic_step_loop[3].cordic_step_instance_n_10\,
      \t_angle_out_reg[11]_0\(9) => \cordic_step_loop[3].cordic_step_instance_n_11\,
      \t_angle_out_reg[11]_0\(8) => \cordic_step_loop[3].cordic_step_instance_n_12\,
      \t_angle_out_reg[11]_0\(7) => \cordic_step_loop[3].cordic_step_instance_n_13\,
      \t_angle_out_reg[11]_0\(6) => \cordic_step_loop[3].cordic_step_instance_n_14\,
      \t_angle_out_reg[11]_0\(5) => \cordic_step_loop[3].cordic_step_instance_n_15\,
      \t_angle_out_reg[11]_0\(4) => \cordic_step_loop[3].cordic_step_instance_n_16\,
      \t_angle_out_reg[11]_0\(3) => \cordic_step_loop[3].cordic_step_instance_n_17\,
      \t_angle_out_reg[11]_0\(2) => \cordic_step_loop[3].cordic_step_instance_n_18\,
      \t_angle_out_reg[11]_0\(1) => \cordic_step_loop[3].cordic_step_instance_n_19\,
      \t_angle_out_reg[11]_0\(0) => \cordic_step_loop[3].cordic_step_instance_n_20\,
      \t_angle_out_reg[6]_0\(3) => \cordic_step_loop[4].cordic_step_instance_n_3\,
      \t_angle_out_reg[6]_0\(2) => \cordic_step_loop[4].cordic_step_instance_n_4\,
      \t_angle_out_reg[6]_0\(1) => \cordic_step_loop[4].cordic_step_instance_n_5\,
      \t_angle_out_reg[6]_0\(0) => \cordic_step_loop[4].cordic_step_instance_n_6\,
      \t_angle_out_reg[6]_1\(3) => \cordic_step_loop[4].cordic_step_instance_n_56\,
      \t_angle_out_reg[6]_1\(2) => \cordic_step_loop[4].cordic_step_instance_n_57\,
      \t_angle_out_reg[6]_1\(1) => \cordic_step_loop[4].cordic_step_instance_n_58\,
      \t_angle_out_reg[6]_1\(0) => \cordic_step_loop[4].cordic_step_instance_n_59\
    );
\cordic_step_loop[5].cordic_step_instance\: entity work.\elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized4\
     port map (
      CO(0) => \cordic_step_loop[5].cordic_step_instance_n_0\,
      D(10) => \cordic_step_loop[5].cordic_step_instance_n_19\,
      D(9) => \cordic_step_loop[5].cordic_step_instance_n_20\,
      D(8) => \cordic_step_loop[5].cordic_step_instance_n_21\,
      D(7) => \cordic_step_loop[5].cordic_step_instance_n_22\,
      D(6) => \cordic_step_loop[5].cordic_step_instance_n_23\,
      D(5) => \cordic_step_loop[5].cordic_step_instance_n_24\,
      D(4) => \cordic_step_loop[5].cordic_step_instance_n_25\,
      D(3) => \cordic_step_loop[5].cordic_step_instance_n_26\,
      D(2) => \cordic_step_loop[5].cordic_step_instance_n_27\,
      D(1) => \cordic_step_loop[5].cordic_step_instance_n_28\,
      D(0) => \cordic_step_loop[5].cordic_step_instance_n_29\,
      DI(3) => \cordic_step_loop[5].cordic_step_instance_n_3\,
      DI(2) => \cordic_step_loop[5].cordic_step_instance_n_4\,
      DI(1) => \cordic_step_loop[5].cordic_step_instance_n_5\,
      DI(0) => \cordic_step_loop[5].cordic_step_instance_n_6\,
      Q(11) => \cordic_step_loop[5].cordic_step_instance_n_7\,
      Q(10) => \cordic_step_loop[5].cordic_step_instance_n_8\,
      Q(9) => \cordic_step_loop[5].cordic_step_instance_n_9\,
      Q(8) => \cordic_step_loop[5].cordic_step_instance_n_10\,
      Q(7) => \cordic_step_loop[5].cordic_step_instance_n_11\,
      Q(6) => \cordic_step_loop[5].cordic_step_instance_n_12\,
      Q(5) => \cordic_step_loop[5].cordic_step_instance_n_13\,
      Q(4) => \cordic_step_loop[5].cordic_step_instance_n_14\,
      Q(3) => \cordic_step_loop[5].cordic_step_instance_n_15\,
      Q(2) => \cordic_step_loop[5].cordic_step_instance_n_16\,
      Q(1) => \cordic_step_loop[5].cordic_step_instance_n_17\,
      Q(0) => \cordic_step_loop[5].cordic_step_instance_n_18\,
      S(0) => \cordic_step_loop[5].cordic_step_instance_n_1\,
      \angle_out_reg[11]_0\(10) => \cordic_step_loop[4].cordic_step_instance_n_19\,
      \angle_out_reg[11]_0\(9) => \cordic_step_loop[4].cordic_step_instance_n_20\,
      \angle_out_reg[11]_0\(8) => \cordic_step_loop[4].cordic_step_instance_n_21\,
      \angle_out_reg[11]_0\(7) => \cordic_step_loop[4].cordic_step_instance_n_22\,
      \angle_out_reg[11]_0\(6) => \cordic_step_loop[4].cordic_step_instance_n_23\,
      \angle_out_reg[11]_0\(5) => \cordic_step_loop[4].cordic_step_instance_n_24\,
      \angle_out_reg[11]_0\(4) => \cordic_step_loop[4].cordic_step_instance_n_25\,
      \angle_out_reg[11]_0\(3) => \cordic_step_loop[4].cordic_step_instance_n_26\,
      \angle_out_reg[11]_0\(2) => \cordic_step_loop[4].cordic_step_instance_n_27\,
      \angle_out_reg[11]_0\(1) => \cordic_step_loop[4].cordic_step_instance_n_28\,
      \angle_out_reg[11]_0\(0) => \cordic_step_loop[4].cordic_step_instance_n_29\,
      \angle_out_reg[1]_0\(0) => Q(0),
      \cos_out1_carry__0_0\ => \cordic_step_loop[5].cordic_step_instance_n_30\,
      \cos_out1_carry__0_1\(3) => \cordic_step_loop[4].cordic_step_instance_n_3\,
      \cos_out1_carry__0_1\(2) => \cordic_step_loop[4].cordic_step_instance_n_4\,
      \cos_out1_carry__0_1\(1) => \cordic_step_loop[4].cordic_step_instance_n_5\,
      \cos_out1_carry__0_1\(0) => \cordic_step_loop[4].cordic_step_instance_n_6\,
      \cos_out1_carry__0_2\(3) => \cordic_step_loop[4].cordic_step_instance_n_56\,
      \cos_out1_carry__0_2\(2) => \cordic_step_loop[4].cordic_step_instance_n_57\,
      \cos_out1_carry__0_2\(1) => \cordic_step_loop[4].cordic_step_instance_n_58\,
      \cos_out1_carry__0_2\(0) => \cordic_step_loop[4].cordic_step_instance_n_59\,
      \cos_out_reg[10]_0\(11) => \cordic_step_loop[5].cordic_step_instance_n_43\,
      \cos_out_reg[10]_0\(10) => \cordic_step_loop[5].cordic_step_instance_n_44\,
      \cos_out_reg[10]_0\(9) => \cordic_step_loop[5].cordic_step_instance_n_45\,
      \cos_out_reg[10]_0\(8) => \cordic_step_loop[5].cordic_step_instance_n_46\,
      \cos_out_reg[10]_0\(7) => \cordic_step_loop[5].cordic_step_instance_n_47\,
      \cos_out_reg[10]_0\(6) => \cordic_step_loop[5].cordic_step_instance_n_48\,
      \cos_out_reg[10]_0\(5) => \cordic_step_loop[5].cordic_step_instance_n_49\,
      \cos_out_reg[10]_0\(4) => \cordic_step_loop[5].cordic_step_instance_n_50\,
      \cos_out_reg[10]_0\(3) => \cordic_step_loop[5].cordic_step_instance_n_51\,
      \cos_out_reg[10]_0\(2) => \cordic_step_loop[5].cordic_step_instance_n_52\,
      \cos_out_reg[10]_0\(1) => \cordic_step_loop[5].cordic_step_instance_n_53\,
      \cos_out_reg[10]_0\(0) => \cordic_step_loop[5].cordic_step_instance_n_54\,
      \cos_out_reg[11]_0\(11) => \cordic_step_loop[4].cordic_step_instance_n_43\,
      \cos_out_reg[11]_0\(10) => \cordic_step_loop[4].cordic_step_instance_n_44\,
      \cos_out_reg[11]_0\(9) => \cordic_step_loop[4].cordic_step_instance_n_45\,
      \cos_out_reg[11]_0\(8) => \cordic_step_loop[4].cordic_step_instance_n_46\,
      \cos_out_reg[11]_0\(7) => \cordic_step_loop[4].cordic_step_instance_n_47\,
      \cos_out_reg[11]_0\(6) => \cordic_step_loop[4].cordic_step_instance_n_48\,
      \cos_out_reg[11]_0\(5) => \cordic_step_loop[4].cordic_step_instance_n_49\,
      \cos_out_reg[11]_0\(4) => \cordic_step_loop[4].cordic_step_instance_n_50\,
      \cos_out_reg[11]_0\(3) => \cordic_step_loop[4].cordic_step_instance_n_51\,
      \cos_out_reg[11]_0\(2) => \cordic_step_loop[4].cordic_step_instance_n_52\,
      \cos_out_reg[11]_0\(1) => \cordic_step_loop[4].cordic_step_instance_n_53\,
      \cos_out_reg[11]_0\(0) => \cordic_step_loop[4].cordic_step_instance_n_54\,
      \cos_out_reg[2]_0\(1) => \cordic_step_loop[4].cordic_step_instance_n_62\,
      \cos_out_reg[2]_0\(0) => \cordic_step_loop[4].cordic_step_instance_n_63\,
      \cos_out_reg[2]_1\(1) => \cordic_step_loop[4].cordic_step_instance_n_60\,
      \cos_out_reg[2]_1\(0) => \cordic_step_loop[4].cordic_step_instance_n_61\,
      \cos_out_reg[2]_2\(0) => \cordic_step_loop[4].cordic_step_instance_n_42\,
      \cos_out_reg[2]_3\(0) => \cordic_step_loop[6].cordic_step_instance_n_0\,
      s00_axi_aclk => s00_axi_aclk,
      \sin_out_reg[10]_0\(11) => \cordic_step_loop[5].cordic_step_instance_n_31\,
      \sin_out_reg[10]_0\(10) => \cordic_step_loop[5].cordic_step_instance_n_32\,
      \sin_out_reg[10]_0\(9) => \cordic_step_loop[5].cordic_step_instance_n_33\,
      \sin_out_reg[10]_0\(8) => \cordic_step_loop[5].cordic_step_instance_n_34\,
      \sin_out_reg[10]_0\(7) => \cordic_step_loop[5].cordic_step_instance_n_35\,
      \sin_out_reg[10]_0\(6) => \cordic_step_loop[5].cordic_step_instance_n_36\,
      \sin_out_reg[10]_0\(5) => \cordic_step_loop[5].cordic_step_instance_n_37\,
      \sin_out_reg[10]_0\(4) => \cordic_step_loop[5].cordic_step_instance_n_38\,
      \sin_out_reg[10]_0\(3) => \cordic_step_loop[5].cordic_step_instance_n_39\,
      \sin_out_reg[10]_0\(2) => \cordic_step_loop[5].cordic_step_instance_n_40\,
      \sin_out_reg[10]_0\(1) => \cordic_step_loop[5].cordic_step_instance_n_41\,
      \sin_out_reg[10]_0\(0) => \cordic_step_loop[5].cordic_step_instance_n_42\,
      \sin_out_reg[11]_0\(11) => \cordic_step_loop[4].cordic_step_instance_n_30\,
      \sin_out_reg[11]_0\(10) => \cordic_step_loop[4].cordic_step_instance_n_31\,
      \sin_out_reg[11]_0\(9) => \cordic_step_loop[4].cordic_step_instance_n_32\,
      \sin_out_reg[11]_0\(8) => \cordic_step_loop[4].cordic_step_instance_n_33\,
      \sin_out_reg[11]_0\(7) => \cordic_step_loop[4].cordic_step_instance_n_34\,
      \sin_out_reg[11]_0\(6) => \cordic_step_loop[4].cordic_step_instance_n_35\,
      \sin_out_reg[11]_0\(5) => \cordic_step_loop[4].cordic_step_instance_n_36\,
      \sin_out_reg[11]_0\(4) => \cordic_step_loop[4].cordic_step_instance_n_37\,
      \sin_out_reg[11]_0\(3) => \cordic_step_loop[4].cordic_step_instance_n_38\,
      \sin_out_reg[11]_0\(2) => \cordic_step_loop[4].cordic_step_instance_n_39\,
      \sin_out_reg[11]_0\(1) => \cordic_step_loop[4].cordic_step_instance_n_40\,
      \sin_out_reg[11]_0\(0) => \cordic_step_loop[4].cordic_step_instance_n_41\,
      \sin_out_reg[3]_0\(0) => \cordic_step_loop[4].cordic_step_instance_n_55\,
      \sin_out_reg[3]_1\ => \cordic_step_loop[6].cordic_step_instance_n_28\,
      \sin_out_reg[5]_0\(0) => \cordic_step_loop[5].cordic_step_instance_n_2\,
      \t_angle_out_reg[10]_0\(1) => \cordic_step_loop[5].cordic_step_instance_n_59\,
      \t_angle_out_reg[10]_0\(0) => \cordic_step_loop[5].cordic_step_instance_n_60\,
      \t_angle_out_reg[10]_1\(1) => \cordic_step_loop[5].cordic_step_instance_n_61\,
      \t_angle_out_reg[10]_1\(0) => \cordic_step_loop[5].cordic_step_instance_n_62\,
      \t_angle_out_reg[11]_0\(11) => \cordic_step_loop[4].cordic_step_instance_n_7\,
      \t_angle_out_reg[11]_0\(10) => \cordic_step_loop[4].cordic_step_instance_n_8\,
      \t_angle_out_reg[11]_0\(9) => \cordic_step_loop[4].cordic_step_instance_n_9\,
      \t_angle_out_reg[11]_0\(8) => \cordic_step_loop[4].cordic_step_instance_n_10\,
      \t_angle_out_reg[11]_0\(7) => \cordic_step_loop[4].cordic_step_instance_n_11\,
      \t_angle_out_reg[11]_0\(6) => \cordic_step_loop[4].cordic_step_instance_n_12\,
      \t_angle_out_reg[11]_0\(5) => \cordic_step_loop[4].cordic_step_instance_n_13\,
      \t_angle_out_reg[11]_0\(4) => \cordic_step_loop[4].cordic_step_instance_n_14\,
      \t_angle_out_reg[11]_0\(3) => \cordic_step_loop[4].cordic_step_instance_n_15\,
      \t_angle_out_reg[11]_0\(2) => \cordic_step_loop[4].cordic_step_instance_n_16\,
      \t_angle_out_reg[11]_0\(1) => \cordic_step_loop[4].cordic_step_instance_n_17\,
      \t_angle_out_reg[11]_0\(0) => \cordic_step_loop[4].cordic_step_instance_n_18\,
      \t_angle_out_reg[6]_0\(3) => \cordic_step_loop[5].cordic_step_instance_n_55\,
      \t_angle_out_reg[6]_0\(2) => \cordic_step_loop[5].cordic_step_instance_n_56\,
      \t_angle_out_reg[6]_0\(1) => \cordic_step_loop[5].cordic_step_instance_n_57\,
      \t_angle_out_reg[6]_0\(0) => \cordic_step_loop[5].cordic_step_instance_n_58\
    );
\cordic_step_loop[6].cordic_step_instance\: entity work.\elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized5\
     port map (
      CO(0) => \cordic_step_loop[7].cordic_step_instance_n_0\,
      D(10) => \cordic_step_loop[6].cordic_step_instance_n_17\,
      D(9) => \cordic_step_loop[6].cordic_step_instance_n_18\,
      D(8) => \cordic_step_loop[6].cordic_step_instance_n_19\,
      D(7) => \cordic_step_loop[6].cordic_step_instance_n_20\,
      D(6) => \cordic_step_loop[6].cordic_step_instance_n_21\,
      D(5) => \cordic_step_loop[6].cordic_step_instance_n_22\,
      D(4) => \cordic_step_loop[6].cordic_step_instance_n_23\,
      D(3) => \cordic_step_loop[6].cordic_step_instance_n_24\,
      D(2) => \cordic_step_loop[6].cordic_step_instance_n_25\,
      D(1) => \cordic_step_loop[6].cordic_step_instance_n_26\,
      D(0) => \cordic_step_loop[6].cordic_step_instance_n_27\,
      DI(3) => \cordic_step_loop[5].cordic_step_instance_n_3\,
      DI(2) => \cordic_step_loop[5].cordic_step_instance_n_4\,
      DI(1) => \cordic_step_loop[5].cordic_step_instance_n_5\,
      DI(0) => \cordic_step_loop[5].cordic_step_instance_n_6\,
      Q(11) => \cordic_step_loop[6].cordic_step_instance_n_5\,
      Q(10) => \cordic_step_loop[6].cordic_step_instance_n_6\,
      Q(9) => \cordic_step_loop[6].cordic_step_instance_n_7\,
      Q(8) => \cordic_step_loop[6].cordic_step_instance_n_8\,
      Q(7) => \cordic_step_loop[6].cordic_step_instance_n_9\,
      Q(6) => \cordic_step_loop[6].cordic_step_instance_n_10\,
      Q(5) => \cordic_step_loop[6].cordic_step_instance_n_11\,
      Q(4) => \cordic_step_loop[6].cordic_step_instance_n_12\,
      Q(3) => \cordic_step_loop[6].cordic_step_instance_n_13\,
      Q(2) => \cordic_step_loop[6].cordic_step_instance_n_14\,
      Q(1) => \cordic_step_loop[6].cordic_step_instance_n_15\,
      Q(0) => \cordic_step_loop[6].cordic_step_instance_n_16\,
      S(3) => \cordic_step_loop[6].cordic_step_instance_n_53\,
      S(2) => \cordic_step_loop[6].cordic_step_instance_n_54\,
      S(1) => \cordic_step_loop[6].cordic_step_instance_n_55\,
      S(0) => \cordic_step_loop[6].cordic_step_instance_n_56\,
      \angle_out_reg[11]_0\(10) => \cordic_step_loop[5].cordic_step_instance_n_19\,
      \angle_out_reg[11]_0\(9) => \cordic_step_loop[5].cordic_step_instance_n_20\,
      \angle_out_reg[11]_0\(8) => \cordic_step_loop[5].cordic_step_instance_n_21\,
      \angle_out_reg[11]_0\(7) => \cordic_step_loop[5].cordic_step_instance_n_22\,
      \angle_out_reg[11]_0\(6) => \cordic_step_loop[5].cordic_step_instance_n_23\,
      \angle_out_reg[11]_0\(5) => \cordic_step_loop[5].cordic_step_instance_n_24\,
      \angle_out_reg[11]_0\(4) => \cordic_step_loop[5].cordic_step_instance_n_25\,
      \angle_out_reg[11]_0\(3) => \cordic_step_loop[5].cordic_step_instance_n_26\,
      \angle_out_reg[11]_0\(2) => \cordic_step_loop[5].cordic_step_instance_n_27\,
      \angle_out_reg[11]_0\(1) => \cordic_step_loop[5].cordic_step_instance_n_28\,
      \angle_out_reg[11]_0\(0) => \cordic_step_loop[5].cordic_step_instance_n_29\,
      \angle_out_reg[1]_0\(0) => Q(0),
      \cos_out1_carry__0_0\ => \cordic_step_loop[6].cordic_step_instance_n_28\,
      \cos_out1_carry__0_1\(3) => \cordic_step_loop[5].cordic_step_instance_n_55\,
      \cos_out1_carry__0_1\(2) => \cordic_step_loop[5].cordic_step_instance_n_56\,
      \cos_out1_carry__0_1\(1) => \cordic_step_loop[5].cordic_step_instance_n_57\,
      \cos_out1_carry__0_1\(0) => \cordic_step_loop[5].cordic_step_instance_n_58\,
      \cos_out_reg[10]_0\(11) => \cordic_step_loop[6].cordic_step_instance_n_41\,
      \cos_out_reg[10]_0\(10) => \cordic_step_loop[6].cordic_step_instance_n_42\,
      \cos_out_reg[10]_0\(9) => \cordic_step_loop[6].cordic_step_instance_n_43\,
      \cos_out_reg[10]_0\(8) => \cordic_step_loop[6].cordic_step_instance_n_44\,
      \cos_out_reg[10]_0\(7) => \cordic_step_loop[6].cordic_step_instance_n_45\,
      \cos_out_reg[10]_0\(6) => \cordic_step_loop[6].cordic_step_instance_n_46\,
      \cos_out_reg[10]_0\(5) => \cordic_step_loop[6].cordic_step_instance_n_47\,
      \cos_out_reg[10]_0\(4) => \cordic_step_loop[6].cordic_step_instance_n_48\,
      \cos_out_reg[10]_0\(3) => \cordic_step_loop[6].cordic_step_instance_n_49\,
      \cos_out_reg[10]_0\(2) => \cordic_step_loop[6].cordic_step_instance_n_50\,
      \cos_out_reg[10]_0\(1) => \cordic_step_loop[6].cordic_step_instance_n_51\,
      \cos_out_reg[10]_0\(0) => \cordic_step_loop[6].cordic_step_instance_n_52\,
      \cos_out_reg[11]_0\(11) => \cordic_step_loop[5].cordic_step_instance_n_43\,
      \cos_out_reg[11]_0\(10) => \cordic_step_loop[5].cordic_step_instance_n_44\,
      \cos_out_reg[11]_0\(9) => \cordic_step_loop[5].cordic_step_instance_n_45\,
      \cos_out_reg[11]_0\(8) => \cordic_step_loop[5].cordic_step_instance_n_46\,
      \cos_out_reg[11]_0\(7) => \cordic_step_loop[5].cordic_step_instance_n_47\,
      \cos_out_reg[11]_0\(6) => \cordic_step_loop[5].cordic_step_instance_n_48\,
      \cos_out_reg[11]_0\(5) => \cordic_step_loop[5].cordic_step_instance_n_49\,
      \cos_out_reg[11]_0\(4) => \cordic_step_loop[5].cordic_step_instance_n_50\,
      \cos_out_reg[11]_0\(3) => \cordic_step_loop[5].cordic_step_instance_n_51\,
      \cos_out_reg[11]_0\(2) => \cordic_step_loop[5].cordic_step_instance_n_52\,
      \cos_out_reg[11]_0\(1) => \cordic_step_loop[5].cordic_step_instance_n_53\,
      \cos_out_reg[11]_0\(0) => \cordic_step_loop[5].cordic_step_instance_n_54\,
      \cos_out_reg[2]_0\(1) => \cordic_step_loop[5].cordic_step_instance_n_61\,
      \cos_out_reg[2]_0\(0) => \cordic_step_loop[5].cordic_step_instance_n_62\,
      \cos_out_reg[2]_1\(1) => \cordic_step_loop[5].cordic_step_instance_n_59\,
      \cos_out_reg[2]_1\(0) => \cordic_step_loop[5].cordic_step_instance_n_60\,
      s00_axi_aclk => s00_axi_aclk,
      \sin_out_reg[10]_0\(11) => \cordic_step_loop[6].cordic_step_instance_n_29\,
      \sin_out_reg[10]_0\(10) => \cordic_step_loop[6].cordic_step_instance_n_30\,
      \sin_out_reg[10]_0\(9) => \cordic_step_loop[6].cordic_step_instance_n_31\,
      \sin_out_reg[10]_0\(8) => \cordic_step_loop[6].cordic_step_instance_n_32\,
      \sin_out_reg[10]_0\(7) => \cordic_step_loop[6].cordic_step_instance_n_33\,
      \sin_out_reg[10]_0\(6) => \cordic_step_loop[6].cordic_step_instance_n_34\,
      \sin_out_reg[10]_0\(5) => \cordic_step_loop[6].cordic_step_instance_n_35\,
      \sin_out_reg[10]_0\(4) => \cordic_step_loop[6].cordic_step_instance_n_36\,
      \sin_out_reg[10]_0\(3) => \cordic_step_loop[6].cordic_step_instance_n_37\,
      \sin_out_reg[10]_0\(2) => \cordic_step_loop[6].cordic_step_instance_n_38\,
      \sin_out_reg[10]_0\(1) => \cordic_step_loop[6].cordic_step_instance_n_39\,
      \sin_out_reg[10]_0\(0) => \cordic_step_loop[6].cordic_step_instance_n_40\,
      \sin_out_reg[11]_0\(11) => \cordic_step_loop[5].cordic_step_instance_n_31\,
      \sin_out_reg[11]_0\(10) => \cordic_step_loop[5].cordic_step_instance_n_32\,
      \sin_out_reg[11]_0\(9) => \cordic_step_loop[5].cordic_step_instance_n_33\,
      \sin_out_reg[11]_0\(8) => \cordic_step_loop[5].cordic_step_instance_n_34\,
      \sin_out_reg[11]_0\(7) => \cordic_step_loop[5].cordic_step_instance_n_35\,
      \sin_out_reg[11]_0\(6) => \cordic_step_loop[5].cordic_step_instance_n_36\,
      \sin_out_reg[11]_0\(5) => \cordic_step_loop[5].cordic_step_instance_n_37\,
      \sin_out_reg[11]_0\(4) => \cordic_step_loop[5].cordic_step_instance_n_38\,
      \sin_out_reg[11]_0\(3) => \cordic_step_loop[5].cordic_step_instance_n_39\,
      \sin_out_reg[11]_0\(2) => \cordic_step_loop[5].cordic_step_instance_n_40\,
      \sin_out_reg[11]_0\(1) => \cordic_step_loop[5].cordic_step_instance_n_41\,
      \sin_out_reg[11]_0\(0) => \cordic_step_loop[5].cordic_step_instance_n_42\,
      \sin_out_reg[3]_0\ => \cordic_step_loop[7].cordic_step_instance_n_17\,
      \t_angle_out_reg[10]_0\(0) => \cordic_step_loop[6].cordic_step_instance_n_0\,
      \t_angle_out_reg[10]_1\(1) => \cordic_step_loop[6].cordic_step_instance_n_57\,
      \t_angle_out_reg[10]_1\(0) => \cordic_step_loop[6].cordic_step_instance_n_58\,
      \t_angle_out_reg[10]_2\(1) => \cordic_step_loop[6].cordic_step_instance_n_59\,
      \t_angle_out_reg[10]_2\(0) => \cordic_step_loop[6].cordic_step_instance_n_60\,
      \t_angle_out_reg[11]_0\(11) => \cordic_step_loop[5].cordic_step_instance_n_7\,
      \t_angle_out_reg[11]_0\(10) => \cordic_step_loop[5].cordic_step_instance_n_8\,
      \t_angle_out_reg[11]_0\(9) => \cordic_step_loop[5].cordic_step_instance_n_9\,
      \t_angle_out_reg[11]_0\(8) => \cordic_step_loop[5].cordic_step_instance_n_10\,
      \t_angle_out_reg[11]_0\(7) => \cordic_step_loop[5].cordic_step_instance_n_11\,
      \t_angle_out_reg[11]_0\(6) => \cordic_step_loop[5].cordic_step_instance_n_12\,
      \t_angle_out_reg[11]_0\(5) => \cordic_step_loop[5].cordic_step_instance_n_13\,
      \t_angle_out_reg[11]_0\(4) => \cordic_step_loop[5].cordic_step_instance_n_14\,
      \t_angle_out_reg[11]_0\(3) => \cordic_step_loop[5].cordic_step_instance_n_15\,
      \t_angle_out_reg[11]_0\(2) => \cordic_step_loop[5].cordic_step_instance_n_16\,
      \t_angle_out_reg[11]_0\(1) => \cordic_step_loop[5].cordic_step_instance_n_17\,
      \t_angle_out_reg[11]_0\(0) => \cordic_step_loop[5].cordic_step_instance_n_18\,
      \t_angle_out_reg[6]_0\(3) => \cordic_step_loop[6].cordic_step_instance_n_1\,
      \t_angle_out_reg[6]_0\(2) => \cordic_step_loop[6].cordic_step_instance_n_2\,
      \t_angle_out_reg[6]_0\(1) => \cordic_step_loop[6].cordic_step_instance_n_3\,
      \t_angle_out_reg[6]_0\(0) => \cordic_step_loop[6].cordic_step_instance_n_4\
    );
\cordic_step_loop[7].cordic_step_instance\: entity work.\elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized6\
     port map (
      CO(0) => \cordic_step_loop[7].cordic_step_instance_n_0\,
      D(11) => \cordic_step_loop[7].cordic_step_instance_n_18\,
      D(10) => \cordic_step_loop[7].cordic_step_instance_n_19\,
      D(9) => \cordic_step_loop[7].cordic_step_instance_n_20\,
      D(8) => \cordic_step_loop[7].cordic_step_instance_n_21\,
      D(7) => \cordic_step_loop[7].cordic_step_instance_n_22\,
      D(6) => \cordic_step_loop[7].cordic_step_instance_n_23\,
      D(5) => \cordic_step_loop[7].cordic_step_instance_n_24\,
      D(4) => \cordic_step_loop[7].cordic_step_instance_n_25\,
      D(3) => \cordic_step_loop[7].cordic_step_instance_n_26\,
      D(2) => \cordic_step_loop[7].cordic_step_instance_n_27\,
      D(1) => \cordic_step_loop[7].cordic_step_instance_n_28\,
      D(0) => \cordic_step_loop[7].cordic_step_instance_n_29\,
      DI(3) => \cordic_step_loop[7].cordic_step_instance_n_1\,
      DI(2) => \cordic_step_loop[7].cordic_step_instance_n_2\,
      DI(1) => \cordic_step_loop[7].cordic_step_instance_n_3\,
      DI(0) => \cordic_step_loop[7].cordic_step_instance_n_4\,
      Q(11) => \cordic_step_loop[7].cordic_step_instance_n_5\,
      Q(10) => \cordic_step_loop[7].cordic_step_instance_n_6\,
      Q(9) => \cordic_step_loop[7].cordic_step_instance_n_7\,
      Q(8) => \cordic_step_loop[7].cordic_step_instance_n_8\,
      Q(7) => \cordic_step_loop[7].cordic_step_instance_n_9\,
      Q(6) => \cordic_step_loop[7].cordic_step_instance_n_10\,
      Q(5) => \cordic_step_loop[7].cordic_step_instance_n_11\,
      Q(4) => \cordic_step_loop[7].cordic_step_instance_n_12\,
      Q(3) => \cordic_step_loop[7].cordic_step_instance_n_13\,
      Q(2) => \cordic_step_loop[7].cordic_step_instance_n_14\,
      Q(1) => \cordic_step_loop[7].cordic_step_instance_n_15\,
      Q(0) => \cordic_step_loop[7].cordic_step_instance_n_16\,
      S(3) => \cordic_step_loop[6].cordic_step_instance_n_53\,
      S(2) => \cordic_step_loop[6].cordic_step_instance_n_54\,
      S(1) => \cordic_step_loop[6].cordic_step_instance_n_55\,
      S(0) => \cordic_step_loop[6].cordic_step_instance_n_56\,
      \angle_out_reg[10]_0\(10) => \cordic_step_loop[7].cordic_step_instance_n_42\,
      \angle_out_reg[10]_0\(9) => \cordic_step_loop[7].cordic_step_instance_n_43\,
      \angle_out_reg[10]_0\(8) => \cordic_step_loop[7].cordic_step_instance_n_44\,
      \angle_out_reg[10]_0\(7) => \cordic_step_loop[7].cordic_step_instance_n_45\,
      \angle_out_reg[10]_0\(6) => \cordic_step_loop[7].cordic_step_instance_n_46\,
      \angle_out_reg[10]_0\(5) => \cordic_step_loop[7].cordic_step_instance_n_47\,
      \angle_out_reg[10]_0\(4) => \cordic_step_loop[7].cordic_step_instance_n_48\,
      \angle_out_reg[10]_0\(3) => \cordic_step_loop[7].cordic_step_instance_n_49\,
      \angle_out_reg[10]_0\(2) => \cordic_step_loop[7].cordic_step_instance_n_50\,
      \angle_out_reg[10]_0\(1) => \cordic_step_loop[7].cordic_step_instance_n_51\,
      \angle_out_reg[10]_0\(0) => \cordic_step_loop[7].cordic_step_instance_n_52\,
      \angle_out_reg[11]_0\(10) => \cordic_step_loop[6].cordic_step_instance_n_17\,
      \angle_out_reg[11]_0\(9) => \cordic_step_loop[6].cordic_step_instance_n_18\,
      \angle_out_reg[11]_0\(8) => \cordic_step_loop[6].cordic_step_instance_n_19\,
      \angle_out_reg[11]_0\(7) => \cordic_step_loop[6].cordic_step_instance_n_20\,
      \angle_out_reg[11]_0\(6) => \cordic_step_loop[6].cordic_step_instance_n_21\,
      \angle_out_reg[11]_0\(5) => \cordic_step_loop[6].cordic_step_instance_n_22\,
      \angle_out_reg[11]_0\(4) => \cordic_step_loop[6].cordic_step_instance_n_23\,
      \angle_out_reg[11]_0\(3) => \cordic_step_loop[6].cordic_step_instance_n_24\,
      \angle_out_reg[11]_0\(2) => \cordic_step_loop[6].cordic_step_instance_n_25\,
      \angle_out_reg[11]_0\(1) => \cordic_step_loop[6].cordic_step_instance_n_26\,
      \angle_out_reg[11]_0\(0) => \cordic_step_loop[6].cordic_step_instance_n_27\,
      \angle_out_reg[1]_0\(0) => Q(0),
      \cos_out1_carry__0_0\ => \cordic_step_loop[7].cordic_step_instance_n_17\,
      \cos_out1_carry__0_1\(3) => \cordic_step_loop[6].cordic_step_instance_n_1\,
      \cos_out1_carry__0_1\(2) => \cordic_step_loop[6].cordic_step_instance_n_2\,
      \cos_out1_carry__0_1\(1) => \cordic_step_loop[6].cordic_step_instance_n_3\,
      \cos_out1_carry__0_1\(0) => \cordic_step_loop[6].cordic_step_instance_n_4\,
      \cos_out_reg[10]_0\(11) => \cordic_step_loop[7].cordic_step_instance_n_30\,
      \cos_out_reg[10]_0\(10) => \cordic_step_loop[7].cordic_step_instance_n_31\,
      \cos_out_reg[10]_0\(9) => \cordic_step_loop[7].cordic_step_instance_n_32\,
      \cos_out_reg[10]_0\(8) => \cordic_step_loop[7].cordic_step_instance_n_33\,
      \cos_out_reg[10]_0\(7) => \cordic_step_loop[7].cordic_step_instance_n_34\,
      \cos_out_reg[10]_0\(6) => \cordic_step_loop[7].cordic_step_instance_n_35\,
      \cos_out_reg[10]_0\(5) => \cordic_step_loop[7].cordic_step_instance_n_36\,
      \cos_out_reg[10]_0\(4) => \cordic_step_loop[7].cordic_step_instance_n_37\,
      \cos_out_reg[10]_0\(3) => \cordic_step_loop[7].cordic_step_instance_n_38\,
      \cos_out_reg[10]_0\(2) => \cordic_step_loop[7].cordic_step_instance_n_39\,
      \cos_out_reg[10]_0\(1) => \cordic_step_loop[7].cordic_step_instance_n_40\,
      \cos_out_reg[10]_0\(0) => \cordic_step_loop[7].cordic_step_instance_n_41\,
      \cos_out_reg[11]_0\(11) => \cordic_step_loop[6].cordic_step_instance_n_41\,
      \cos_out_reg[11]_0\(10) => \cordic_step_loop[6].cordic_step_instance_n_42\,
      \cos_out_reg[11]_0\(9) => \cordic_step_loop[6].cordic_step_instance_n_43\,
      \cos_out_reg[11]_0\(8) => \cordic_step_loop[6].cordic_step_instance_n_44\,
      \cos_out_reg[11]_0\(7) => \cordic_step_loop[6].cordic_step_instance_n_45\,
      \cos_out_reg[11]_0\(6) => \cordic_step_loop[6].cordic_step_instance_n_46\,
      \cos_out_reg[11]_0\(5) => \cordic_step_loop[6].cordic_step_instance_n_47\,
      \cos_out_reg[11]_0\(4) => \cordic_step_loop[6].cordic_step_instance_n_48\,
      \cos_out_reg[11]_0\(3) => \cordic_step_loop[6].cordic_step_instance_n_49\,
      \cos_out_reg[11]_0\(2) => \cordic_step_loop[6].cordic_step_instance_n_50\,
      \cos_out_reg[11]_0\(1) => \cordic_step_loop[6].cordic_step_instance_n_51\,
      \cos_out_reg[11]_0\(0) => \cordic_step_loop[6].cordic_step_instance_n_52\,
      \cos_out_reg[2]_0\(1) => \cordic_step_loop[6].cordic_step_instance_n_59\,
      \cos_out_reg[2]_0\(0) => \cordic_step_loop[6].cordic_step_instance_n_60\,
      \cos_out_reg[2]_1\(1) => \cordic_step_loop[6].cordic_step_instance_n_57\,
      \cos_out_reg[2]_1\(0) => \cordic_step_loop[6].cordic_step_instance_n_58\,
      \cos_out_reg[2]_2\(0) => \cordic_step_loop[8].cordic_step_instance_n_0\,
      s00_axi_aclk => s00_axi_aclk,
      \sin_out_reg[11]_0\(11) => \cordic_step_loop[6].cordic_step_instance_n_29\,
      \sin_out_reg[11]_0\(10) => \cordic_step_loop[6].cordic_step_instance_n_30\,
      \sin_out_reg[11]_0\(9) => \cordic_step_loop[6].cordic_step_instance_n_31\,
      \sin_out_reg[11]_0\(8) => \cordic_step_loop[6].cordic_step_instance_n_32\,
      \sin_out_reg[11]_0\(7) => \cordic_step_loop[6].cordic_step_instance_n_33\,
      \sin_out_reg[11]_0\(6) => \cordic_step_loop[6].cordic_step_instance_n_34\,
      \sin_out_reg[11]_0\(5) => \cordic_step_loop[6].cordic_step_instance_n_35\,
      \sin_out_reg[11]_0\(4) => \cordic_step_loop[6].cordic_step_instance_n_36\,
      \sin_out_reg[11]_0\(3) => \cordic_step_loop[6].cordic_step_instance_n_37\,
      \sin_out_reg[11]_0\(2) => \cordic_step_loop[6].cordic_step_instance_n_38\,
      \sin_out_reg[11]_0\(1) => \cordic_step_loop[6].cordic_step_instance_n_39\,
      \sin_out_reg[11]_0\(0) => \cordic_step_loop[6].cordic_step_instance_n_40\,
      \sin_out_reg[3]_0\ => \cordic_step_loop[8].cordic_step_instance_n_17\,
      \t_angle_out_reg[10]_0\(1) => \cordic_step_loop[7].cordic_step_instance_n_57\,
      \t_angle_out_reg[10]_0\(0) => \cordic_step_loop[7].cordic_step_instance_n_58\,
      \t_angle_out_reg[10]_1\(1) => \cordic_step_loop[7].cordic_step_instance_n_59\,
      \t_angle_out_reg[10]_1\(0) => \cordic_step_loop[7].cordic_step_instance_n_60\,
      \t_angle_out_reg[11]_0\(11) => \cordic_step_loop[6].cordic_step_instance_n_5\,
      \t_angle_out_reg[11]_0\(10) => \cordic_step_loop[6].cordic_step_instance_n_6\,
      \t_angle_out_reg[11]_0\(9) => \cordic_step_loop[6].cordic_step_instance_n_7\,
      \t_angle_out_reg[11]_0\(8) => \cordic_step_loop[6].cordic_step_instance_n_8\,
      \t_angle_out_reg[11]_0\(7) => \cordic_step_loop[6].cordic_step_instance_n_9\,
      \t_angle_out_reg[11]_0\(6) => \cordic_step_loop[6].cordic_step_instance_n_10\,
      \t_angle_out_reg[11]_0\(5) => \cordic_step_loop[6].cordic_step_instance_n_11\,
      \t_angle_out_reg[11]_0\(4) => \cordic_step_loop[6].cordic_step_instance_n_12\,
      \t_angle_out_reg[11]_0\(3) => \cordic_step_loop[6].cordic_step_instance_n_13\,
      \t_angle_out_reg[11]_0\(2) => \cordic_step_loop[6].cordic_step_instance_n_14\,
      \t_angle_out_reg[11]_0\(1) => \cordic_step_loop[6].cordic_step_instance_n_15\,
      \t_angle_out_reg[11]_0\(0) => \cordic_step_loop[6].cordic_step_instance_n_16\,
      \t_angle_out_reg[6]_0\(3) => \cordic_step_loop[7].cordic_step_instance_n_53\,
      \t_angle_out_reg[6]_0\(2) => \cordic_step_loop[7].cordic_step_instance_n_54\,
      \t_angle_out_reg[6]_0\(1) => \cordic_step_loop[7].cordic_step_instance_n_55\,
      \t_angle_out_reg[6]_0\(0) => \cordic_step_loop[7].cordic_step_instance_n_56\
    );
\cordic_step_loop[8].cordic_step_instance\: entity work.\elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized7\
     port map (
      CO(0) => \cordic_step_loop[9].cordic_step_instance_n_0\,
      D(11) => \cordic_step_loop[8].cordic_step_instance_n_18\,
      D(10) => \cordic_step_loop[8].cordic_step_instance_n_19\,
      D(9) => \cordic_step_loop[8].cordic_step_instance_n_20\,
      D(8) => \cordic_step_loop[8].cordic_step_instance_n_21\,
      D(7) => \cordic_step_loop[8].cordic_step_instance_n_22\,
      D(6) => \cordic_step_loop[8].cordic_step_instance_n_23\,
      D(5) => \cordic_step_loop[8].cordic_step_instance_n_24\,
      D(4) => \cordic_step_loop[8].cordic_step_instance_n_25\,
      D(3) => \cordic_step_loop[8].cordic_step_instance_n_26\,
      D(2) => \cordic_step_loop[8].cordic_step_instance_n_27\,
      D(1) => \cordic_step_loop[8].cordic_step_instance_n_28\,
      D(0) => \cordic_step_loop[8].cordic_step_instance_n_29\,
      DI(3) => \cordic_step_loop[7].cordic_step_instance_n_1\,
      DI(2) => \cordic_step_loop[7].cordic_step_instance_n_2\,
      DI(1) => \cordic_step_loop[7].cordic_step_instance_n_3\,
      DI(0) => \cordic_step_loop[7].cordic_step_instance_n_4\,
      Q(11) => \cordic_step_loop[8].cordic_step_instance_n_5\,
      Q(10) => \cordic_step_loop[8].cordic_step_instance_n_6\,
      Q(9) => \cordic_step_loop[8].cordic_step_instance_n_7\,
      Q(8) => \cordic_step_loop[8].cordic_step_instance_n_8\,
      Q(7) => \cordic_step_loop[8].cordic_step_instance_n_9\,
      Q(6) => \cordic_step_loop[8].cordic_step_instance_n_10\,
      Q(5) => \cordic_step_loop[8].cordic_step_instance_n_11\,
      Q(4) => \cordic_step_loop[8].cordic_step_instance_n_12\,
      Q(3) => \cordic_step_loop[8].cordic_step_instance_n_13\,
      Q(2) => \cordic_step_loop[8].cordic_step_instance_n_14\,
      Q(1) => \cordic_step_loop[8].cordic_step_instance_n_15\,
      Q(0) => \cordic_step_loop[8].cordic_step_instance_n_16\,
      S(3) => \cordic_step_loop[8].cordic_step_instance_n_53\,
      S(2) => \cordic_step_loop[8].cordic_step_instance_n_54\,
      S(1) => \cordic_step_loop[8].cordic_step_instance_n_55\,
      S(0) => \cordic_step_loop[8].cordic_step_instance_n_56\,
      \angle_out_reg[10]_0\(10) => \cordic_step_loop[8].cordic_step_instance_n_42\,
      \angle_out_reg[10]_0\(9) => \cordic_step_loop[8].cordic_step_instance_n_43\,
      \angle_out_reg[10]_0\(8) => \cordic_step_loop[8].cordic_step_instance_n_44\,
      \angle_out_reg[10]_0\(7) => \cordic_step_loop[8].cordic_step_instance_n_45\,
      \angle_out_reg[10]_0\(6) => \cordic_step_loop[8].cordic_step_instance_n_46\,
      \angle_out_reg[10]_0\(5) => \cordic_step_loop[8].cordic_step_instance_n_47\,
      \angle_out_reg[10]_0\(4) => \cordic_step_loop[8].cordic_step_instance_n_48\,
      \angle_out_reg[10]_0\(3) => \cordic_step_loop[8].cordic_step_instance_n_49\,
      \angle_out_reg[10]_0\(2) => \cordic_step_loop[8].cordic_step_instance_n_50\,
      \angle_out_reg[10]_0\(1) => \cordic_step_loop[8].cordic_step_instance_n_51\,
      \angle_out_reg[10]_0\(0) => \cordic_step_loop[8].cordic_step_instance_n_52\,
      \angle_out_reg[11]_0\(10) => \cordic_step_loop[7].cordic_step_instance_n_42\,
      \angle_out_reg[11]_0\(9) => \cordic_step_loop[7].cordic_step_instance_n_43\,
      \angle_out_reg[11]_0\(8) => \cordic_step_loop[7].cordic_step_instance_n_44\,
      \angle_out_reg[11]_0\(7) => \cordic_step_loop[7].cordic_step_instance_n_45\,
      \angle_out_reg[11]_0\(6) => \cordic_step_loop[7].cordic_step_instance_n_46\,
      \angle_out_reg[11]_0\(5) => \cordic_step_loop[7].cordic_step_instance_n_47\,
      \angle_out_reg[11]_0\(4) => \cordic_step_loop[7].cordic_step_instance_n_48\,
      \angle_out_reg[11]_0\(3) => \cordic_step_loop[7].cordic_step_instance_n_49\,
      \angle_out_reg[11]_0\(2) => \cordic_step_loop[7].cordic_step_instance_n_50\,
      \angle_out_reg[11]_0\(1) => \cordic_step_loop[7].cordic_step_instance_n_51\,
      \angle_out_reg[11]_0\(0) => \cordic_step_loop[7].cordic_step_instance_n_52\,
      \angle_out_reg[1]_0\(0) => Q(0),
      \cos_out1_carry__0_0\ => \cordic_step_loop[8].cordic_step_instance_n_17\,
      \cos_out1_carry__0_1\(3) => \cordic_step_loop[7].cordic_step_instance_n_53\,
      \cos_out1_carry__0_1\(2) => \cordic_step_loop[7].cordic_step_instance_n_54\,
      \cos_out1_carry__0_1\(1) => \cordic_step_loop[7].cordic_step_instance_n_55\,
      \cos_out1_carry__0_1\(0) => \cordic_step_loop[7].cordic_step_instance_n_56\,
      \cos_out_reg[10]_0\(11) => \cordic_step_loop[8].cordic_step_instance_n_30\,
      \cos_out_reg[10]_0\(10) => \cordic_step_loop[8].cordic_step_instance_n_31\,
      \cos_out_reg[10]_0\(9) => \cordic_step_loop[8].cordic_step_instance_n_32\,
      \cos_out_reg[10]_0\(8) => \cordic_step_loop[8].cordic_step_instance_n_33\,
      \cos_out_reg[10]_0\(7) => \cordic_step_loop[8].cordic_step_instance_n_34\,
      \cos_out_reg[10]_0\(6) => \cordic_step_loop[8].cordic_step_instance_n_35\,
      \cos_out_reg[10]_0\(5) => \cordic_step_loop[8].cordic_step_instance_n_36\,
      \cos_out_reg[10]_0\(4) => \cordic_step_loop[8].cordic_step_instance_n_37\,
      \cos_out_reg[10]_0\(3) => \cordic_step_loop[8].cordic_step_instance_n_38\,
      \cos_out_reg[10]_0\(2) => \cordic_step_loop[8].cordic_step_instance_n_39\,
      \cos_out_reg[10]_0\(1) => \cordic_step_loop[8].cordic_step_instance_n_40\,
      \cos_out_reg[10]_0\(0) => \cordic_step_loop[8].cordic_step_instance_n_41\,
      \cos_out_reg[11]_0\(11) => \cordic_step_loop[7].cordic_step_instance_n_30\,
      \cos_out_reg[11]_0\(10) => \cordic_step_loop[7].cordic_step_instance_n_31\,
      \cos_out_reg[11]_0\(9) => \cordic_step_loop[7].cordic_step_instance_n_32\,
      \cos_out_reg[11]_0\(8) => \cordic_step_loop[7].cordic_step_instance_n_33\,
      \cos_out_reg[11]_0\(7) => \cordic_step_loop[7].cordic_step_instance_n_34\,
      \cos_out_reg[11]_0\(6) => \cordic_step_loop[7].cordic_step_instance_n_35\,
      \cos_out_reg[11]_0\(5) => \cordic_step_loop[7].cordic_step_instance_n_36\,
      \cos_out_reg[11]_0\(4) => \cordic_step_loop[7].cordic_step_instance_n_37\,
      \cos_out_reg[11]_0\(3) => \cordic_step_loop[7].cordic_step_instance_n_38\,
      \cos_out_reg[11]_0\(2) => \cordic_step_loop[7].cordic_step_instance_n_39\,
      \cos_out_reg[11]_0\(1) => \cordic_step_loop[7].cordic_step_instance_n_40\,
      \cos_out_reg[11]_0\(0) => \cordic_step_loop[7].cordic_step_instance_n_41\,
      \cos_out_reg[2]_0\(1) => \cordic_step_loop[7].cordic_step_instance_n_59\,
      \cos_out_reg[2]_0\(0) => \cordic_step_loop[7].cordic_step_instance_n_60\,
      \cos_out_reg[2]_1\(1) => \cordic_step_loop[7].cordic_step_instance_n_57\,
      \cos_out_reg[2]_1\(0) => \cordic_step_loop[7].cordic_step_instance_n_58\,
      s00_axi_aclk => s00_axi_aclk,
      \sin_out_reg[11]_0\(11) => \cordic_step_loop[7].cordic_step_instance_n_18\,
      \sin_out_reg[11]_0\(10) => \cordic_step_loop[7].cordic_step_instance_n_19\,
      \sin_out_reg[11]_0\(9) => \cordic_step_loop[7].cordic_step_instance_n_20\,
      \sin_out_reg[11]_0\(8) => \cordic_step_loop[7].cordic_step_instance_n_21\,
      \sin_out_reg[11]_0\(7) => \cordic_step_loop[7].cordic_step_instance_n_22\,
      \sin_out_reg[11]_0\(6) => \cordic_step_loop[7].cordic_step_instance_n_23\,
      \sin_out_reg[11]_0\(5) => \cordic_step_loop[7].cordic_step_instance_n_24\,
      \sin_out_reg[11]_0\(4) => \cordic_step_loop[7].cordic_step_instance_n_25\,
      \sin_out_reg[11]_0\(3) => \cordic_step_loop[7].cordic_step_instance_n_26\,
      \sin_out_reg[11]_0\(2) => \cordic_step_loop[7].cordic_step_instance_n_27\,
      \sin_out_reg[11]_0\(1) => \cordic_step_loop[7].cordic_step_instance_n_28\,
      \sin_out_reg[11]_0\(0) => \cordic_step_loop[7].cordic_step_instance_n_29\,
      \sin_out_reg[3]_0\ => \cordic_step_loop[9].cordic_step_instance_n_5\,
      \t_angle_out_reg[10]_0\(0) => \cordic_step_loop[8].cordic_step_instance_n_0\,
      \t_angle_out_reg[10]_1\(1) => \cordic_step_loop[8].cordic_step_instance_n_57\,
      \t_angle_out_reg[10]_1\(0) => \cordic_step_loop[8].cordic_step_instance_n_58\,
      \t_angle_out_reg[10]_2\(1) => \cordic_step_loop[8].cordic_step_instance_n_59\,
      \t_angle_out_reg[10]_2\(0) => \cordic_step_loop[8].cordic_step_instance_n_60\,
      \t_angle_out_reg[11]_0\(11) => \cordic_step_loop[7].cordic_step_instance_n_5\,
      \t_angle_out_reg[11]_0\(10) => \cordic_step_loop[7].cordic_step_instance_n_6\,
      \t_angle_out_reg[11]_0\(9) => \cordic_step_loop[7].cordic_step_instance_n_7\,
      \t_angle_out_reg[11]_0\(8) => \cordic_step_loop[7].cordic_step_instance_n_8\,
      \t_angle_out_reg[11]_0\(7) => \cordic_step_loop[7].cordic_step_instance_n_9\,
      \t_angle_out_reg[11]_0\(6) => \cordic_step_loop[7].cordic_step_instance_n_10\,
      \t_angle_out_reg[11]_0\(5) => \cordic_step_loop[7].cordic_step_instance_n_11\,
      \t_angle_out_reg[11]_0\(4) => \cordic_step_loop[7].cordic_step_instance_n_12\,
      \t_angle_out_reg[11]_0\(3) => \cordic_step_loop[7].cordic_step_instance_n_13\,
      \t_angle_out_reg[11]_0\(2) => \cordic_step_loop[7].cordic_step_instance_n_14\,
      \t_angle_out_reg[11]_0\(1) => \cordic_step_loop[7].cordic_step_instance_n_15\,
      \t_angle_out_reg[11]_0\(0) => \cordic_step_loop[7].cordic_step_instance_n_16\,
      \t_angle_out_reg[6]_0\(3) => \cordic_step_loop[8].cordic_step_instance_n_1\,
      \t_angle_out_reg[6]_0\(2) => \cordic_step_loop[8].cordic_step_instance_n_2\,
      \t_angle_out_reg[6]_0\(1) => \cordic_step_loop[8].cordic_step_instance_n_3\,
      \t_angle_out_reg[6]_0\(0) => \cordic_step_loop[8].cordic_step_instance_n_4\
    );
\cordic_step_loop[9].cordic_step_instance\: entity work.\elipse_accelerated_elipse_coprocessor_0_0_cordic_step__parameterized8\
     port map (
      CO(0) => \cordic_step_loop[9].cordic_step_instance_n_0\,
      D(11) => \cordic_step_loop[9].cordic_step_instance_n_6\,
      D(10) => \cordic_step_loop[9].cordic_step_instance_n_7\,
      D(9) => \cordic_step_loop[9].cordic_step_instance_n_8\,
      D(8) => \cordic_step_loop[9].cordic_step_instance_n_9\,
      D(7) => \cordic_step_loop[9].cordic_step_instance_n_10\,
      D(6) => \cordic_step_loop[9].cordic_step_instance_n_11\,
      D(5) => \cordic_step_loop[9].cordic_step_instance_n_12\,
      D(4) => \cordic_step_loop[9].cordic_step_instance_n_13\,
      D(3) => \cordic_step_loop[9].cordic_step_instance_n_14\,
      D(2) => \cordic_step_loop[9].cordic_step_instance_n_15\,
      D(1) => \cordic_step_loop[9].cordic_step_instance_n_16\,
      D(0) => \cordic_step_loop[9].cordic_step_instance_n_17\,
      DI(3) => \cordic_step_loop[9].cordic_step_instance_n_1\,
      DI(2) => \cordic_step_loop[9].cordic_step_instance_n_2\,
      DI(1) => \cordic_step_loop[9].cordic_step_instance_n_3\,
      DI(0) => \cordic_step_loop[9].cordic_step_instance_n_4\,
      Q(0) => Q(0),
      S(3) => \cordic_step_loop[8].cordic_step_instance_n_53\,
      S(2) => \cordic_step_loop[8].cordic_step_instance_n_54\,
      S(1) => \cordic_step_loop[8].cordic_step_instance_n_55\,
      S(0) => \cordic_step_loop[8].cordic_step_instance_n_56\,
      \angle_out_reg[11]_0\(10) => \cordic_step_loop[8].cordic_step_instance_n_42\,
      \angle_out_reg[11]_0\(9) => \cordic_step_loop[8].cordic_step_instance_n_43\,
      \angle_out_reg[11]_0\(8) => \cordic_step_loop[8].cordic_step_instance_n_44\,
      \angle_out_reg[11]_0\(7) => \cordic_step_loop[8].cordic_step_instance_n_45\,
      \angle_out_reg[11]_0\(6) => \cordic_step_loop[8].cordic_step_instance_n_46\,
      \angle_out_reg[11]_0\(5) => \cordic_step_loop[8].cordic_step_instance_n_47\,
      \angle_out_reg[11]_0\(4) => \cordic_step_loop[8].cordic_step_instance_n_48\,
      \angle_out_reg[11]_0\(3) => \cordic_step_loop[8].cordic_step_instance_n_49\,
      \angle_out_reg[11]_0\(2) => \cordic_step_loop[8].cordic_step_instance_n_50\,
      \angle_out_reg[11]_0\(1) => \cordic_step_loop[8].cordic_step_instance_n_51\,
      \angle_out_reg[11]_0\(0) => \cordic_step_loop[8].cordic_step_instance_n_52\,
      \cos_out1_carry__0_0\ => \cordic_step_loop[9].cordic_step_instance_n_5\,
      \cos_out1_carry__0_1\(3) => \cordic_step_loop[8].cordic_step_instance_n_1\,
      \cos_out1_carry__0_1\(2) => \cordic_step_loop[8].cordic_step_instance_n_2\,
      \cos_out1_carry__0_1\(1) => \cordic_step_loop[8].cordic_step_instance_n_3\,
      \cos_out1_carry__0_1\(0) => \cordic_step_loop[8].cordic_step_instance_n_4\,
      \cos_out_reg[10]_0\(11) => \cordic_step_loop[9].cordic_step_instance_n_18\,
      \cos_out_reg[10]_0\(10) => \cordic_step_loop[9].cordic_step_instance_n_19\,
      \cos_out_reg[10]_0\(9) => \cordic_step_loop[9].cordic_step_instance_n_20\,
      \cos_out_reg[10]_0\(8) => \cordic_step_loop[9].cordic_step_instance_n_21\,
      \cos_out_reg[10]_0\(7) => \cordic_step_loop[9].cordic_step_instance_n_22\,
      \cos_out_reg[10]_0\(6) => \cordic_step_loop[9].cordic_step_instance_n_23\,
      \cos_out_reg[10]_0\(5) => \cordic_step_loop[9].cordic_step_instance_n_24\,
      \cos_out_reg[10]_0\(4) => \cordic_step_loop[9].cordic_step_instance_n_25\,
      \cos_out_reg[10]_0\(3) => \cordic_step_loop[9].cordic_step_instance_n_26\,
      \cos_out_reg[10]_0\(2) => \cordic_step_loop[9].cordic_step_instance_n_27\,
      \cos_out_reg[10]_0\(1) => \cordic_step_loop[9].cordic_step_instance_n_28\,
      \cos_out_reg[10]_0\(0) => \cordic_step_loop[9].cordic_step_instance_n_29\,
      \cos_out_reg[11]_0\(11) => \cordic_step_loop[8].cordic_step_instance_n_30\,
      \cos_out_reg[11]_0\(10) => \cordic_step_loop[8].cordic_step_instance_n_31\,
      \cos_out_reg[11]_0\(9) => \cordic_step_loop[8].cordic_step_instance_n_32\,
      \cos_out_reg[11]_0\(8) => \cordic_step_loop[8].cordic_step_instance_n_33\,
      \cos_out_reg[11]_0\(7) => \cordic_step_loop[8].cordic_step_instance_n_34\,
      \cos_out_reg[11]_0\(6) => \cordic_step_loop[8].cordic_step_instance_n_35\,
      \cos_out_reg[11]_0\(5) => \cordic_step_loop[8].cordic_step_instance_n_36\,
      \cos_out_reg[11]_0\(4) => \cordic_step_loop[8].cordic_step_instance_n_37\,
      \cos_out_reg[11]_0\(3) => \cordic_step_loop[8].cordic_step_instance_n_38\,
      \cos_out_reg[11]_0\(2) => \cordic_step_loop[8].cordic_step_instance_n_39\,
      \cos_out_reg[11]_0\(1) => \cordic_step_loop[8].cordic_step_instance_n_40\,
      \cos_out_reg[11]_0\(0) => \cordic_step_loop[8].cordic_step_instance_n_41\,
      \cos_out_reg[2]_0\(1) => \cordic_step_loop[8].cordic_step_instance_n_59\,
      \cos_out_reg[2]_0\(0) => \cordic_step_loop[8].cordic_step_instance_n_60\,
      \cos_out_reg[2]_1\(1) => \cordic_step_loop[8].cordic_step_instance_n_57\,
      \cos_out_reg[2]_1\(0) => \cordic_step_loop[8].cordic_step_instance_n_58\,
      \cos_out_reg[2]_2\(0) => \cordic_step_loop[10].cordic_step_instance_n_0\,
      s00_axi_aclk => s00_axi_aclk,
      \sin_out_reg[11]_0\(11) => \cordic_step_loop[8].cordic_step_instance_n_18\,
      \sin_out_reg[11]_0\(10) => \cordic_step_loop[8].cordic_step_instance_n_19\,
      \sin_out_reg[11]_0\(9) => \cordic_step_loop[8].cordic_step_instance_n_20\,
      \sin_out_reg[11]_0\(8) => \cordic_step_loop[8].cordic_step_instance_n_21\,
      \sin_out_reg[11]_0\(7) => \cordic_step_loop[8].cordic_step_instance_n_22\,
      \sin_out_reg[11]_0\(6) => \cordic_step_loop[8].cordic_step_instance_n_23\,
      \sin_out_reg[11]_0\(5) => \cordic_step_loop[8].cordic_step_instance_n_24\,
      \sin_out_reg[11]_0\(4) => \cordic_step_loop[8].cordic_step_instance_n_25\,
      \sin_out_reg[11]_0\(3) => \cordic_step_loop[8].cordic_step_instance_n_26\,
      \sin_out_reg[11]_0\(2) => \cordic_step_loop[8].cordic_step_instance_n_27\,
      \sin_out_reg[11]_0\(1) => \cordic_step_loop[8].cordic_step_instance_n_28\,
      \sin_out_reg[11]_0\(0) => \cordic_step_loop[8].cordic_step_instance_n_29\,
      \sin_out_reg[3]_0\ => \cordic_step_loop[10].cordic_step_instance_n_1\,
      \t_angle_out_reg[10]_0\(1) => \cordic_step_loop[9].cordic_step_instance_n_34\,
      \t_angle_out_reg[10]_0\(0) => \cordic_step_loop[9].cordic_step_instance_n_35\,
      \t_angle_out_reg[10]_1\(1) => \cordic_step_loop[9].cordic_step_instance_n_36\,
      \t_angle_out_reg[10]_1\(0) => \cordic_step_loop[9].cordic_step_instance_n_37\,
      \t_angle_out_reg[11]_0\(11) => \cordic_step_loop[8].cordic_step_instance_n_5\,
      \t_angle_out_reg[11]_0\(10) => \cordic_step_loop[8].cordic_step_instance_n_6\,
      \t_angle_out_reg[11]_0\(9) => \cordic_step_loop[8].cordic_step_instance_n_7\,
      \t_angle_out_reg[11]_0\(8) => \cordic_step_loop[8].cordic_step_instance_n_8\,
      \t_angle_out_reg[11]_0\(7) => \cordic_step_loop[8].cordic_step_instance_n_9\,
      \t_angle_out_reg[11]_0\(6) => \cordic_step_loop[8].cordic_step_instance_n_10\,
      \t_angle_out_reg[11]_0\(5) => \cordic_step_loop[8].cordic_step_instance_n_11\,
      \t_angle_out_reg[11]_0\(4) => \cordic_step_loop[8].cordic_step_instance_n_12\,
      \t_angle_out_reg[11]_0\(3) => \cordic_step_loop[8].cordic_step_instance_n_13\,
      \t_angle_out_reg[11]_0\(2) => \cordic_step_loop[8].cordic_step_instance_n_14\,
      \t_angle_out_reg[11]_0\(1) => \cordic_step_loop[8].cordic_step_instance_n_15\,
      \t_angle_out_reg[11]_0\(0) => \cordic_step_loop[8].cordic_step_instance_n_16\,
      \t_angle_out_reg[6]_0\(3) => \cordic_step_loop[9].cordic_step_instance_n_30\,
      \t_angle_out_reg[6]_0\(2) => \cordic_step_loop[9].cordic_step_instance_n_31\,
      \t_angle_out_reg[6]_0\(1) => \cordic_step_loop[9].cordic_step_instance_n_32\,
      \t_angle_out_reg[6]_0\(0) => \cordic_step_loop[9].cordic_step_instance_n_33\
    );
mul_Kn_cos: entity work.elipse_accelerated_elipse_coprocessor_0_0_mul_Kn
     port map (
      D(11 downto 0) => D(11 downto 0),
      Q(0) => Q(0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \shifts_reg[0][11]\(11 downto 0) => \shifts_reg[0][11]\(11 downto 0),
      \shifts_reg[10][10]\(10 downto 0) => \shifts_reg[10][10]\(10 downto 0),
      \shifts_reg[10][21]\(11 downto 0) => \shifts_reg[10][21]\(11 downto 0),
      \shifts_reg[11][22]\(11 downto 0) => \shifts_reg[11][22]\(11 downto 0),
      \shifts_reg[12][23]\(11 downto 0) => \shifts_reg[12][23]\(11 downto 0),
      \shifts_reg[13][24]\(11 downto 0) => \shifts_reg[13][24]\(11 downto 0),
      \shifts_reg[1][12]\(11 downto 0) => \shifts_reg[1][12]\(11 downto 0),
      \shifts_reg[2][13]\(11 downto 0) => \shifts_reg[2][13]\(11 downto 0),
      \shifts_reg[3][14]\(11 downto 0) => \shifts_reg[3][14]\(11 downto 0),
      \shifts_reg[4][15]\(11 downto 0) => \shifts_reg[4][15]\(11 downto 0),
      \shifts_reg[5][16]\(11 downto 0) => \shifts_reg[5][16]\(11 downto 0),
      \shifts_reg[6][17]\(11 downto 0) => \shifts_reg[6][17]\(11 downto 0),
      \shifts_reg[7][18]\(11 downto 0) => \shifts_reg[7][18]\(11 downto 0),
      \shifts_reg[8][19]\(11 downto 0) => \shifts_reg[8][19]\(11 downto 0),
      \shifts_reg[9][20]\(11 downto 0) => \shifts_reg[9][20]\(11 downto 0),
      \val_9_reg[21]_0\(11) => \cordic_step_loop[10].cordic_step_instance_n_14\,
      \val_9_reg[21]_0\(10) => \cordic_step_loop[10].cordic_step_instance_n_15\,
      \val_9_reg[21]_0\(9) => \cordic_step_loop[10].cordic_step_instance_n_16\,
      \val_9_reg[21]_0\(8) => \cordic_step_loop[10].cordic_step_instance_n_17\,
      \val_9_reg[21]_0\(7) => \cordic_step_loop[10].cordic_step_instance_n_18\,
      \val_9_reg[21]_0\(6) => \cordic_step_loop[10].cordic_step_instance_n_19\,
      \val_9_reg[21]_0\(5) => \cordic_step_loop[10].cordic_step_instance_n_20\,
      \val_9_reg[21]_0\(4) => \cordic_step_loop[10].cordic_step_instance_n_21\,
      \val_9_reg[21]_0\(3) => \cordic_step_loop[10].cordic_step_instance_n_22\,
      \val_9_reg[21]_0\(2) => \cordic_step_loop[10].cordic_step_instance_n_23\,
      \val_9_reg[21]_0\(1) => \cordic_step_loop[10].cordic_step_instance_n_24\,
      \val_9_reg[21]_0\(0) => \cordic_step_loop[10].cordic_step_instance_n_25\,
      \value_out_reg[11]_0\(11 downto 0) => \value_out_reg[11]\(11 downto 0),
      \value_out_reg[11]_1\(11 downto 0) => \value_out_reg[11]_0\(11 downto 0),
      \value_out_reg[11]_10\(11 downto 0) => \value_out_reg[11]_9\(11 downto 0),
      \value_out_reg[11]_11\(11 downto 0) => \value_out_reg[11]_10\(11 downto 0),
      \value_out_reg[11]_12\(11 downto 0) => \value_out_reg[11]_11\(11 downto 0),
      \value_out_reg[11]_2\(11 downto 0) => \value_out_reg[11]_1\(11 downto 0),
      \value_out_reg[11]_3\(11 downto 0) => \value_out_reg[11]_2\(11 downto 0),
      \value_out_reg[11]_4\(11 downto 0) => \value_out_reg[11]_3\(11 downto 0),
      \value_out_reg[11]_5\(11 downto 0) => \value_out_reg[11]_4\(11 downto 0),
      \value_out_reg[11]_6\(11 downto 0) => \value_out_reg[11]_5\(11 downto 0),
      \value_out_reg[11]_7\(11 downto 0) => \value_out_reg[11]_6\(11 downto 0),
      \value_out_reg[11]_8\(11 downto 0) => \value_out_reg[11]_7\(11 downto 0),
      \value_out_reg[11]_9\(11 downto 0) => \value_out_reg[11]_8\(11 downto 0)
    );
mul_Kn_sin: entity work.elipse_accelerated_elipse_coprocessor_0_0_mul_Kn_1
     port map (
      Q(0) => Q(0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \shifts_reg[0][11]\(11 downto 0) => \shifts_reg[0][11]_0\(11 downto 0),
      \shifts_reg[10][10]\(10 downto 0) => \shifts_reg[10][10]_0\(10 downto 0),
      \shifts_reg[10][21]\(11 downto 0) => \shifts_reg[10][21]_0\(11 downto 0),
      \shifts_reg[11][22]\(11 downto 0) => \shifts_reg[11][22]_0\(11 downto 0),
      \shifts_reg[12][23]\(11 downto 0) => \shifts_reg[12][23]_0\(11 downto 0),
      \shifts_reg[13][24]\(11 downto 0) => \shifts_reg[13][24]_0\(11 downto 0),
      \shifts_reg[1][12]\(11 downto 0) => \shifts_reg[1][12]_0\(11 downto 0),
      \shifts_reg[2][13]\(11 downto 0) => \shifts_reg[2][13]_0\(11 downto 0),
      \shifts_reg[3][14]\(11 downto 0) => \shifts_reg[3][14]_0\(11 downto 0),
      \shifts_reg[4][15]\(11 downto 0) => \shifts_reg[4][15]_0\(11 downto 0),
      \shifts_reg[5][16]\(11 downto 0) => \shifts_reg[5][16]_0\(11 downto 0),
      \shifts_reg[6][17]\(11 downto 0) => \shifts_reg[6][17]_0\(11 downto 0),
      \shifts_reg[7][18]\(11 downto 0) => \shifts_reg[7][18]_0\(11 downto 0),
      \shifts_reg[8][19]\(11 downto 0) => \shifts_reg[8][19]_0\(11 downto 0),
      \shifts_reg[9][20]\(11 downto 0) => \shifts_reg[9][20]_0\(11 downto 0),
      \val_9_reg[21]_0\(11) => p_0_in0,
      \val_9_reg[21]_0\(10) => \cordic_step_loop[10].cordic_step_instance_n_3\,
      \val_9_reg[21]_0\(9) => \cordic_step_loop[10].cordic_step_instance_n_4\,
      \val_9_reg[21]_0\(8) => \cordic_step_loop[10].cordic_step_instance_n_5\,
      \val_9_reg[21]_0\(7) => \cordic_step_loop[10].cordic_step_instance_n_6\,
      \val_9_reg[21]_0\(6) => \cordic_step_loop[10].cordic_step_instance_n_7\,
      \val_9_reg[21]_0\(5) => \cordic_step_loop[10].cordic_step_instance_n_8\,
      \val_9_reg[21]_0\(4) => \cordic_step_loop[10].cordic_step_instance_n_9\,
      \val_9_reg[21]_0\(3) => \cordic_step_loop[10].cordic_step_instance_n_10\,
      \val_9_reg[21]_0\(2) => \cordic_step_loop[10].cordic_step_instance_n_11\,
      \val_9_reg[21]_0\(1) => \cordic_step_loop[10].cordic_step_instance_n_12\,
      \val_9_reg[21]_0\(0) => \cordic_step_loop[10].cordic_step_instance_n_13\,
      \value_out_reg[11]_0\(11 downto 0) => \value_out_reg[11]_12\(11 downto 0),
      \value_out_reg[11]_1\(11 downto 0) => \value_out_reg[11]_13\(11 downto 0),
      \value_out_reg[11]_10\(11 downto 0) => \value_out_reg[11]_22\(11 downto 0),
      \value_out_reg[11]_11\(11 downto 0) => \value_out_reg[11]_23\(11 downto 0),
      \value_out_reg[11]_12\(11 downto 0) => \value_out_reg[11]_24\(11 downto 0),
      \value_out_reg[11]_13\(11 downto 0) => \value_out_reg[11]_25\(11 downto 0),
      \value_out_reg[11]_2\(11 downto 0) => \value_out_reg[11]_14\(11 downto 0),
      \value_out_reg[11]_3\(11 downto 0) => \value_out_reg[11]_15\(11 downto 0),
      \value_out_reg[11]_4\(11 downto 0) => \value_out_reg[11]_16\(11 downto 0),
      \value_out_reg[11]_5\(11 downto 0) => \value_out_reg[11]_17\(11 downto 0),
      \value_out_reg[11]_6\(11 downto 0) => \value_out_reg[11]_18\(11 downto 0),
      \value_out_reg[11]_7\(11 downto 0) => \value_out_reg[11]_19\(11 downto 0),
      \value_out_reg[11]_8\(11 downto 0) => \value_out_reg[11]_20\(11 downto 0),
      \value_out_reg[11]_9\(11 downto 0) => \value_out_reg[11]_21\(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity elipse_accelerated_elipse_coprocessor_0_0_elipse_cordic_rtl is
  port (
    x : out STD_LOGIC_VECTOR ( 17 downto 0 );
    y : out STD_LOGIC_VECTOR ( 17 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \t_angle_out_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \shifts_reg[13][13]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \shifts_reg[13][13]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of elipse_accelerated_elipse_coprocessor_0_0_elipse_cordic_rtl : entity is "elipse_cordic_rtl";
end elipse_accelerated_elipse_coprocessor_0_0_elipse_cordic_rtl;

architecture STRUCTURE of elipse_accelerated_elipse_coprocessor_0_0_elipse_cordic_rtl is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cordic_pipe_processor_n_100 : STD_LOGIC;
  signal cordic_pipe_processor_n_101 : STD_LOGIC;
  signal cordic_pipe_processor_n_102 : STD_LOGIC;
  signal cordic_pipe_processor_n_103 : STD_LOGIC;
  signal cordic_pipe_processor_n_104 : STD_LOGIC;
  signal cordic_pipe_processor_n_105 : STD_LOGIC;
  signal cordic_pipe_processor_n_106 : STD_LOGIC;
  signal cordic_pipe_processor_n_107 : STD_LOGIC;
  signal cordic_pipe_processor_n_108 : STD_LOGIC;
  signal cordic_pipe_processor_n_109 : STD_LOGIC;
  signal cordic_pipe_processor_n_110 : STD_LOGIC;
  signal cordic_pipe_processor_n_111 : STD_LOGIC;
  signal cordic_pipe_processor_n_112 : STD_LOGIC;
  signal cordic_pipe_processor_n_113 : STD_LOGIC;
  signal cordic_pipe_processor_n_114 : STD_LOGIC;
  signal cordic_pipe_processor_n_115 : STD_LOGIC;
  signal cordic_pipe_processor_n_116 : STD_LOGIC;
  signal cordic_pipe_processor_n_117 : STD_LOGIC;
  signal cordic_pipe_processor_n_118 : STD_LOGIC;
  signal cordic_pipe_processor_n_119 : STD_LOGIC;
  signal cordic_pipe_processor_n_12 : STD_LOGIC;
  signal cordic_pipe_processor_n_120 : STD_LOGIC;
  signal cordic_pipe_processor_n_121 : STD_LOGIC;
  signal cordic_pipe_processor_n_122 : STD_LOGIC;
  signal cordic_pipe_processor_n_123 : STD_LOGIC;
  signal cordic_pipe_processor_n_124 : STD_LOGIC;
  signal cordic_pipe_processor_n_125 : STD_LOGIC;
  signal cordic_pipe_processor_n_126 : STD_LOGIC;
  signal cordic_pipe_processor_n_127 : STD_LOGIC;
  signal cordic_pipe_processor_n_128 : STD_LOGIC;
  signal cordic_pipe_processor_n_129 : STD_LOGIC;
  signal cordic_pipe_processor_n_13 : STD_LOGIC;
  signal cordic_pipe_processor_n_130 : STD_LOGIC;
  signal cordic_pipe_processor_n_131 : STD_LOGIC;
  signal cordic_pipe_processor_n_132 : STD_LOGIC;
  signal cordic_pipe_processor_n_133 : STD_LOGIC;
  signal cordic_pipe_processor_n_134 : STD_LOGIC;
  signal cordic_pipe_processor_n_135 : STD_LOGIC;
  signal cordic_pipe_processor_n_136 : STD_LOGIC;
  signal cordic_pipe_processor_n_137 : STD_LOGIC;
  signal cordic_pipe_processor_n_138 : STD_LOGIC;
  signal cordic_pipe_processor_n_139 : STD_LOGIC;
  signal cordic_pipe_processor_n_14 : STD_LOGIC;
  signal cordic_pipe_processor_n_140 : STD_LOGIC;
  signal cordic_pipe_processor_n_141 : STD_LOGIC;
  signal cordic_pipe_processor_n_142 : STD_LOGIC;
  signal cordic_pipe_processor_n_143 : STD_LOGIC;
  signal cordic_pipe_processor_n_144 : STD_LOGIC;
  signal cordic_pipe_processor_n_145 : STD_LOGIC;
  signal cordic_pipe_processor_n_146 : STD_LOGIC;
  signal cordic_pipe_processor_n_147 : STD_LOGIC;
  signal cordic_pipe_processor_n_148 : STD_LOGIC;
  signal cordic_pipe_processor_n_149 : STD_LOGIC;
  signal cordic_pipe_processor_n_15 : STD_LOGIC;
  signal cordic_pipe_processor_n_150 : STD_LOGIC;
  signal cordic_pipe_processor_n_151 : STD_LOGIC;
  signal cordic_pipe_processor_n_152 : STD_LOGIC;
  signal cordic_pipe_processor_n_153 : STD_LOGIC;
  signal cordic_pipe_processor_n_154 : STD_LOGIC;
  signal cordic_pipe_processor_n_155 : STD_LOGIC;
  signal cordic_pipe_processor_n_156 : STD_LOGIC;
  signal cordic_pipe_processor_n_157 : STD_LOGIC;
  signal cordic_pipe_processor_n_158 : STD_LOGIC;
  signal cordic_pipe_processor_n_159 : STD_LOGIC;
  signal cordic_pipe_processor_n_16 : STD_LOGIC;
  signal cordic_pipe_processor_n_160 : STD_LOGIC;
  signal cordic_pipe_processor_n_161 : STD_LOGIC;
  signal cordic_pipe_processor_n_162 : STD_LOGIC;
  signal cordic_pipe_processor_n_163 : STD_LOGIC;
  signal cordic_pipe_processor_n_164 : STD_LOGIC;
  signal cordic_pipe_processor_n_165 : STD_LOGIC;
  signal cordic_pipe_processor_n_166 : STD_LOGIC;
  signal cordic_pipe_processor_n_167 : STD_LOGIC;
  signal cordic_pipe_processor_n_17 : STD_LOGIC;
  signal cordic_pipe_processor_n_18 : STD_LOGIC;
  signal cordic_pipe_processor_n_180 : STD_LOGIC;
  signal cordic_pipe_processor_n_181 : STD_LOGIC;
  signal cordic_pipe_processor_n_182 : STD_LOGIC;
  signal cordic_pipe_processor_n_183 : STD_LOGIC;
  signal cordic_pipe_processor_n_184 : STD_LOGIC;
  signal cordic_pipe_processor_n_185 : STD_LOGIC;
  signal cordic_pipe_processor_n_186 : STD_LOGIC;
  signal cordic_pipe_processor_n_187 : STD_LOGIC;
  signal cordic_pipe_processor_n_188 : STD_LOGIC;
  signal cordic_pipe_processor_n_189 : STD_LOGIC;
  signal cordic_pipe_processor_n_19 : STD_LOGIC;
  signal cordic_pipe_processor_n_190 : STD_LOGIC;
  signal cordic_pipe_processor_n_191 : STD_LOGIC;
  signal cordic_pipe_processor_n_192 : STD_LOGIC;
  signal cordic_pipe_processor_n_193 : STD_LOGIC;
  signal cordic_pipe_processor_n_194 : STD_LOGIC;
  signal cordic_pipe_processor_n_195 : STD_LOGIC;
  signal cordic_pipe_processor_n_196 : STD_LOGIC;
  signal cordic_pipe_processor_n_197 : STD_LOGIC;
  signal cordic_pipe_processor_n_198 : STD_LOGIC;
  signal cordic_pipe_processor_n_199 : STD_LOGIC;
  signal cordic_pipe_processor_n_20 : STD_LOGIC;
  signal cordic_pipe_processor_n_200 : STD_LOGIC;
  signal cordic_pipe_processor_n_201 : STD_LOGIC;
  signal cordic_pipe_processor_n_202 : STD_LOGIC;
  signal cordic_pipe_processor_n_203 : STD_LOGIC;
  signal cordic_pipe_processor_n_204 : STD_LOGIC;
  signal cordic_pipe_processor_n_205 : STD_LOGIC;
  signal cordic_pipe_processor_n_206 : STD_LOGIC;
  signal cordic_pipe_processor_n_207 : STD_LOGIC;
  signal cordic_pipe_processor_n_208 : STD_LOGIC;
  signal cordic_pipe_processor_n_209 : STD_LOGIC;
  signal cordic_pipe_processor_n_21 : STD_LOGIC;
  signal cordic_pipe_processor_n_210 : STD_LOGIC;
  signal cordic_pipe_processor_n_211 : STD_LOGIC;
  signal cordic_pipe_processor_n_212 : STD_LOGIC;
  signal cordic_pipe_processor_n_213 : STD_LOGIC;
  signal cordic_pipe_processor_n_214 : STD_LOGIC;
  signal cordic_pipe_processor_n_215 : STD_LOGIC;
  signal cordic_pipe_processor_n_216 : STD_LOGIC;
  signal cordic_pipe_processor_n_217 : STD_LOGIC;
  signal cordic_pipe_processor_n_218 : STD_LOGIC;
  signal cordic_pipe_processor_n_219 : STD_LOGIC;
  signal cordic_pipe_processor_n_22 : STD_LOGIC;
  signal cordic_pipe_processor_n_220 : STD_LOGIC;
  signal cordic_pipe_processor_n_221 : STD_LOGIC;
  signal cordic_pipe_processor_n_222 : STD_LOGIC;
  signal cordic_pipe_processor_n_223 : STD_LOGIC;
  signal cordic_pipe_processor_n_224 : STD_LOGIC;
  signal cordic_pipe_processor_n_225 : STD_LOGIC;
  signal cordic_pipe_processor_n_226 : STD_LOGIC;
  signal cordic_pipe_processor_n_227 : STD_LOGIC;
  signal cordic_pipe_processor_n_228 : STD_LOGIC;
  signal cordic_pipe_processor_n_229 : STD_LOGIC;
  signal cordic_pipe_processor_n_23 : STD_LOGIC;
  signal cordic_pipe_processor_n_230 : STD_LOGIC;
  signal cordic_pipe_processor_n_231 : STD_LOGIC;
  signal cordic_pipe_processor_n_232 : STD_LOGIC;
  signal cordic_pipe_processor_n_233 : STD_LOGIC;
  signal cordic_pipe_processor_n_234 : STD_LOGIC;
  signal cordic_pipe_processor_n_235 : STD_LOGIC;
  signal cordic_pipe_processor_n_236 : STD_LOGIC;
  signal cordic_pipe_processor_n_237 : STD_LOGIC;
  signal cordic_pipe_processor_n_238 : STD_LOGIC;
  signal cordic_pipe_processor_n_239 : STD_LOGIC;
  signal cordic_pipe_processor_n_24 : STD_LOGIC;
  signal cordic_pipe_processor_n_240 : STD_LOGIC;
  signal cordic_pipe_processor_n_241 : STD_LOGIC;
  signal cordic_pipe_processor_n_242 : STD_LOGIC;
  signal cordic_pipe_processor_n_243 : STD_LOGIC;
  signal cordic_pipe_processor_n_244 : STD_LOGIC;
  signal cordic_pipe_processor_n_245 : STD_LOGIC;
  signal cordic_pipe_processor_n_246 : STD_LOGIC;
  signal cordic_pipe_processor_n_247 : STD_LOGIC;
  signal cordic_pipe_processor_n_248 : STD_LOGIC;
  signal cordic_pipe_processor_n_249 : STD_LOGIC;
  signal cordic_pipe_processor_n_25 : STD_LOGIC;
  signal cordic_pipe_processor_n_250 : STD_LOGIC;
  signal cordic_pipe_processor_n_251 : STD_LOGIC;
  signal cordic_pipe_processor_n_252 : STD_LOGIC;
  signal cordic_pipe_processor_n_253 : STD_LOGIC;
  signal cordic_pipe_processor_n_254 : STD_LOGIC;
  signal cordic_pipe_processor_n_255 : STD_LOGIC;
  signal cordic_pipe_processor_n_256 : STD_LOGIC;
  signal cordic_pipe_processor_n_257 : STD_LOGIC;
  signal cordic_pipe_processor_n_258 : STD_LOGIC;
  signal cordic_pipe_processor_n_259 : STD_LOGIC;
  signal cordic_pipe_processor_n_26 : STD_LOGIC;
  signal cordic_pipe_processor_n_260 : STD_LOGIC;
  signal cordic_pipe_processor_n_261 : STD_LOGIC;
  signal cordic_pipe_processor_n_262 : STD_LOGIC;
  signal cordic_pipe_processor_n_263 : STD_LOGIC;
  signal cordic_pipe_processor_n_264 : STD_LOGIC;
  signal cordic_pipe_processor_n_265 : STD_LOGIC;
  signal cordic_pipe_processor_n_266 : STD_LOGIC;
  signal cordic_pipe_processor_n_267 : STD_LOGIC;
  signal cordic_pipe_processor_n_268 : STD_LOGIC;
  signal cordic_pipe_processor_n_269 : STD_LOGIC;
  signal cordic_pipe_processor_n_27 : STD_LOGIC;
  signal cordic_pipe_processor_n_270 : STD_LOGIC;
  signal cordic_pipe_processor_n_271 : STD_LOGIC;
  signal cordic_pipe_processor_n_272 : STD_LOGIC;
  signal cordic_pipe_processor_n_273 : STD_LOGIC;
  signal cordic_pipe_processor_n_274 : STD_LOGIC;
  signal cordic_pipe_processor_n_275 : STD_LOGIC;
  signal cordic_pipe_processor_n_276 : STD_LOGIC;
  signal cordic_pipe_processor_n_277 : STD_LOGIC;
  signal cordic_pipe_processor_n_278 : STD_LOGIC;
  signal cordic_pipe_processor_n_279 : STD_LOGIC;
  signal cordic_pipe_processor_n_28 : STD_LOGIC;
  signal cordic_pipe_processor_n_280 : STD_LOGIC;
  signal cordic_pipe_processor_n_281 : STD_LOGIC;
  signal cordic_pipe_processor_n_282 : STD_LOGIC;
  signal cordic_pipe_processor_n_283 : STD_LOGIC;
  signal cordic_pipe_processor_n_284 : STD_LOGIC;
  signal cordic_pipe_processor_n_285 : STD_LOGIC;
  signal cordic_pipe_processor_n_286 : STD_LOGIC;
  signal cordic_pipe_processor_n_287 : STD_LOGIC;
  signal cordic_pipe_processor_n_288 : STD_LOGIC;
  signal cordic_pipe_processor_n_289 : STD_LOGIC;
  signal cordic_pipe_processor_n_29 : STD_LOGIC;
  signal cordic_pipe_processor_n_290 : STD_LOGIC;
  signal cordic_pipe_processor_n_291 : STD_LOGIC;
  signal cordic_pipe_processor_n_292 : STD_LOGIC;
  signal cordic_pipe_processor_n_293 : STD_LOGIC;
  signal cordic_pipe_processor_n_294 : STD_LOGIC;
  signal cordic_pipe_processor_n_295 : STD_LOGIC;
  signal cordic_pipe_processor_n_296 : STD_LOGIC;
  signal cordic_pipe_processor_n_297 : STD_LOGIC;
  signal cordic_pipe_processor_n_298 : STD_LOGIC;
  signal cordic_pipe_processor_n_299 : STD_LOGIC;
  signal cordic_pipe_processor_n_30 : STD_LOGIC;
  signal cordic_pipe_processor_n_300 : STD_LOGIC;
  signal cordic_pipe_processor_n_301 : STD_LOGIC;
  signal cordic_pipe_processor_n_302 : STD_LOGIC;
  signal cordic_pipe_processor_n_303 : STD_LOGIC;
  signal cordic_pipe_processor_n_304 : STD_LOGIC;
  signal cordic_pipe_processor_n_305 : STD_LOGIC;
  signal cordic_pipe_processor_n_306 : STD_LOGIC;
  signal cordic_pipe_processor_n_307 : STD_LOGIC;
  signal cordic_pipe_processor_n_308 : STD_LOGIC;
  signal cordic_pipe_processor_n_309 : STD_LOGIC;
  signal cordic_pipe_processor_n_31 : STD_LOGIC;
  signal cordic_pipe_processor_n_310 : STD_LOGIC;
  signal cordic_pipe_processor_n_311 : STD_LOGIC;
  signal cordic_pipe_processor_n_312 : STD_LOGIC;
  signal cordic_pipe_processor_n_313 : STD_LOGIC;
  signal cordic_pipe_processor_n_314 : STD_LOGIC;
  signal cordic_pipe_processor_n_315 : STD_LOGIC;
  signal cordic_pipe_processor_n_316 : STD_LOGIC;
  signal cordic_pipe_processor_n_317 : STD_LOGIC;
  signal cordic_pipe_processor_n_318 : STD_LOGIC;
  signal cordic_pipe_processor_n_319 : STD_LOGIC;
  signal cordic_pipe_processor_n_32 : STD_LOGIC;
  signal cordic_pipe_processor_n_320 : STD_LOGIC;
  signal cordic_pipe_processor_n_321 : STD_LOGIC;
  signal cordic_pipe_processor_n_322 : STD_LOGIC;
  signal cordic_pipe_processor_n_323 : STD_LOGIC;
  signal cordic_pipe_processor_n_324 : STD_LOGIC;
  signal cordic_pipe_processor_n_325 : STD_LOGIC;
  signal cordic_pipe_processor_n_326 : STD_LOGIC;
  signal cordic_pipe_processor_n_327 : STD_LOGIC;
  signal cordic_pipe_processor_n_328 : STD_LOGIC;
  signal cordic_pipe_processor_n_329 : STD_LOGIC;
  signal cordic_pipe_processor_n_33 : STD_LOGIC;
  signal cordic_pipe_processor_n_330 : STD_LOGIC;
  signal cordic_pipe_processor_n_331 : STD_LOGIC;
  signal cordic_pipe_processor_n_332 : STD_LOGIC;
  signal cordic_pipe_processor_n_333 : STD_LOGIC;
  signal cordic_pipe_processor_n_334 : STD_LOGIC;
  signal cordic_pipe_processor_n_335 : STD_LOGIC;
  signal cordic_pipe_processor_n_34 : STD_LOGIC;
  signal cordic_pipe_processor_n_35 : STD_LOGIC;
  signal cordic_pipe_processor_n_36 : STD_LOGIC;
  signal cordic_pipe_processor_n_37 : STD_LOGIC;
  signal cordic_pipe_processor_n_38 : STD_LOGIC;
  signal cordic_pipe_processor_n_39 : STD_LOGIC;
  signal cordic_pipe_processor_n_40 : STD_LOGIC;
  signal cordic_pipe_processor_n_41 : STD_LOGIC;
  signal cordic_pipe_processor_n_42 : STD_LOGIC;
  signal cordic_pipe_processor_n_43 : STD_LOGIC;
  signal cordic_pipe_processor_n_44 : STD_LOGIC;
  signal cordic_pipe_processor_n_45 : STD_LOGIC;
  signal cordic_pipe_processor_n_46 : STD_LOGIC;
  signal cordic_pipe_processor_n_47 : STD_LOGIC;
  signal cordic_pipe_processor_n_48 : STD_LOGIC;
  signal cordic_pipe_processor_n_49 : STD_LOGIC;
  signal cordic_pipe_processor_n_50 : STD_LOGIC;
  signal cordic_pipe_processor_n_51 : STD_LOGIC;
  signal cordic_pipe_processor_n_52 : STD_LOGIC;
  signal cordic_pipe_processor_n_53 : STD_LOGIC;
  signal cordic_pipe_processor_n_54 : STD_LOGIC;
  signal cordic_pipe_processor_n_55 : STD_LOGIC;
  signal cordic_pipe_processor_n_56 : STD_LOGIC;
  signal cordic_pipe_processor_n_57 : STD_LOGIC;
  signal cordic_pipe_processor_n_58 : STD_LOGIC;
  signal cordic_pipe_processor_n_59 : STD_LOGIC;
  signal cordic_pipe_processor_n_60 : STD_LOGIC;
  signal cordic_pipe_processor_n_61 : STD_LOGIC;
  signal cordic_pipe_processor_n_62 : STD_LOGIC;
  signal cordic_pipe_processor_n_63 : STD_LOGIC;
  signal cordic_pipe_processor_n_64 : STD_LOGIC;
  signal cordic_pipe_processor_n_65 : STD_LOGIC;
  signal cordic_pipe_processor_n_66 : STD_LOGIC;
  signal cordic_pipe_processor_n_67 : STD_LOGIC;
  signal cordic_pipe_processor_n_68 : STD_LOGIC;
  signal cordic_pipe_processor_n_69 : STD_LOGIC;
  signal cordic_pipe_processor_n_70 : STD_LOGIC;
  signal cordic_pipe_processor_n_71 : STD_LOGIC;
  signal cordic_pipe_processor_n_72 : STD_LOGIC;
  signal cordic_pipe_processor_n_73 : STD_LOGIC;
  signal cordic_pipe_processor_n_74 : STD_LOGIC;
  signal cordic_pipe_processor_n_75 : STD_LOGIC;
  signal cordic_pipe_processor_n_76 : STD_LOGIC;
  signal cordic_pipe_processor_n_77 : STD_LOGIC;
  signal cordic_pipe_processor_n_78 : STD_LOGIC;
  signal cordic_pipe_processor_n_79 : STD_LOGIC;
  signal cordic_pipe_processor_n_80 : STD_LOGIC;
  signal cordic_pipe_processor_n_81 : STD_LOGIC;
  signal cordic_pipe_processor_n_82 : STD_LOGIC;
  signal cordic_pipe_processor_n_83 : STD_LOGIC;
  signal cordic_pipe_processor_n_84 : STD_LOGIC;
  signal cordic_pipe_processor_n_85 : STD_LOGIC;
  signal cordic_pipe_processor_n_86 : STD_LOGIC;
  signal cordic_pipe_processor_n_87 : STD_LOGIC;
  signal cordic_pipe_processor_n_88 : STD_LOGIC;
  signal cordic_pipe_processor_n_89 : STD_LOGIC;
  signal cordic_pipe_processor_n_90 : STD_LOGIC;
  signal cordic_pipe_processor_n_91 : STD_LOGIC;
  signal cordic_pipe_processor_n_92 : STD_LOGIC;
  signal cordic_pipe_processor_n_93 : STD_LOGIC;
  signal cordic_pipe_processor_n_94 : STD_LOGIC;
  signal cordic_pipe_processor_n_95 : STD_LOGIC;
  signal cordic_pipe_processor_n_96 : STD_LOGIC;
  signal cordic_pipe_processor_n_97 : STD_LOGIC;
  signal cordic_pipe_processor_n_98 : STD_LOGIC;
  signal cordic_pipe_processor_n_99 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 23 downto 12 );
  signal p_0_in_1 : STD_LOGIC_VECTOR ( 23 downto 12 );
  signal valid_out_i_1_n_0 : STD_LOGIC;
  signal validity_counter : STD_LOGIC;
  signal validity_counter0 : STD_LOGIC;
  signal validity_counter_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal x_multipliyer_n_0 : STD_LOGIC;
  signal x_multipliyer_n_1 : STD_LOGIC;
  signal x_multipliyer_n_10 : STD_LOGIC;
  signal x_multipliyer_n_100 : STD_LOGIC;
  signal x_multipliyer_n_101 : STD_LOGIC;
  signal x_multipliyer_n_102 : STD_LOGIC;
  signal x_multipliyer_n_103 : STD_LOGIC;
  signal x_multipliyer_n_104 : STD_LOGIC;
  signal x_multipliyer_n_105 : STD_LOGIC;
  signal x_multipliyer_n_106 : STD_LOGIC;
  signal x_multipliyer_n_107 : STD_LOGIC;
  signal x_multipliyer_n_108 : STD_LOGIC;
  signal x_multipliyer_n_109 : STD_LOGIC;
  signal x_multipliyer_n_11 : STD_LOGIC;
  signal x_multipliyer_n_110 : STD_LOGIC;
  signal x_multipliyer_n_111 : STD_LOGIC;
  signal x_multipliyer_n_112 : STD_LOGIC;
  signal x_multipliyer_n_113 : STD_LOGIC;
  signal x_multipliyer_n_114 : STD_LOGIC;
  signal x_multipliyer_n_115 : STD_LOGIC;
  signal x_multipliyer_n_116 : STD_LOGIC;
  signal x_multipliyer_n_117 : STD_LOGIC;
  signal x_multipliyer_n_118 : STD_LOGIC;
  signal x_multipliyer_n_119 : STD_LOGIC;
  signal x_multipliyer_n_12 : STD_LOGIC;
  signal x_multipliyer_n_120 : STD_LOGIC;
  signal x_multipliyer_n_121 : STD_LOGIC;
  signal x_multipliyer_n_122 : STD_LOGIC;
  signal x_multipliyer_n_123 : STD_LOGIC;
  signal x_multipliyer_n_124 : STD_LOGIC;
  signal x_multipliyer_n_125 : STD_LOGIC;
  signal x_multipliyer_n_126 : STD_LOGIC;
  signal x_multipliyer_n_127 : STD_LOGIC;
  signal x_multipliyer_n_128 : STD_LOGIC;
  signal x_multipliyer_n_129 : STD_LOGIC;
  signal x_multipliyer_n_13 : STD_LOGIC;
  signal x_multipliyer_n_130 : STD_LOGIC;
  signal x_multipliyer_n_131 : STD_LOGIC;
  signal x_multipliyer_n_132 : STD_LOGIC;
  signal x_multipliyer_n_133 : STD_LOGIC;
  signal x_multipliyer_n_134 : STD_LOGIC;
  signal x_multipliyer_n_135 : STD_LOGIC;
  signal x_multipliyer_n_136 : STD_LOGIC;
  signal x_multipliyer_n_137 : STD_LOGIC;
  signal x_multipliyer_n_138 : STD_LOGIC;
  signal x_multipliyer_n_139 : STD_LOGIC;
  signal x_multipliyer_n_14 : STD_LOGIC;
  signal x_multipliyer_n_140 : STD_LOGIC;
  signal x_multipliyer_n_141 : STD_LOGIC;
  signal x_multipliyer_n_142 : STD_LOGIC;
  signal x_multipliyer_n_143 : STD_LOGIC;
  signal x_multipliyer_n_144 : STD_LOGIC;
  signal x_multipliyer_n_145 : STD_LOGIC;
  signal x_multipliyer_n_146 : STD_LOGIC;
  signal x_multipliyer_n_147 : STD_LOGIC;
  signal x_multipliyer_n_148 : STD_LOGIC;
  signal x_multipliyer_n_149 : STD_LOGIC;
  signal x_multipliyer_n_15 : STD_LOGIC;
  signal x_multipliyer_n_150 : STD_LOGIC;
  signal x_multipliyer_n_151 : STD_LOGIC;
  signal x_multipliyer_n_152 : STD_LOGIC;
  signal x_multipliyer_n_153 : STD_LOGIC;
  signal x_multipliyer_n_154 : STD_LOGIC;
  signal x_multipliyer_n_155 : STD_LOGIC;
  signal x_multipliyer_n_156 : STD_LOGIC;
  signal x_multipliyer_n_157 : STD_LOGIC;
  signal x_multipliyer_n_158 : STD_LOGIC;
  signal x_multipliyer_n_159 : STD_LOGIC;
  signal x_multipliyer_n_16 : STD_LOGIC;
  signal x_multipliyer_n_160 : STD_LOGIC;
  signal x_multipliyer_n_161 : STD_LOGIC;
  signal x_multipliyer_n_162 : STD_LOGIC;
  signal x_multipliyer_n_163 : STD_LOGIC;
  signal x_multipliyer_n_164 : STD_LOGIC;
  signal x_multipliyer_n_165 : STD_LOGIC;
  signal x_multipliyer_n_166 : STD_LOGIC;
  signal x_multipliyer_n_167 : STD_LOGIC;
  signal x_multipliyer_n_17 : STD_LOGIC;
  signal x_multipliyer_n_18 : STD_LOGIC;
  signal x_multipliyer_n_19 : STD_LOGIC;
  signal x_multipliyer_n_2 : STD_LOGIC;
  signal x_multipliyer_n_20 : STD_LOGIC;
  signal x_multipliyer_n_21 : STD_LOGIC;
  signal x_multipliyer_n_22 : STD_LOGIC;
  signal x_multipliyer_n_23 : STD_LOGIC;
  signal x_multipliyer_n_24 : STD_LOGIC;
  signal x_multipliyer_n_25 : STD_LOGIC;
  signal x_multipliyer_n_26 : STD_LOGIC;
  signal x_multipliyer_n_27 : STD_LOGIC;
  signal x_multipliyer_n_28 : STD_LOGIC;
  signal x_multipliyer_n_29 : STD_LOGIC;
  signal x_multipliyer_n_3 : STD_LOGIC;
  signal x_multipliyer_n_30 : STD_LOGIC;
  signal x_multipliyer_n_31 : STD_LOGIC;
  signal x_multipliyer_n_32 : STD_LOGIC;
  signal x_multipliyer_n_33 : STD_LOGIC;
  signal x_multipliyer_n_34 : STD_LOGIC;
  signal x_multipliyer_n_35 : STD_LOGIC;
  signal x_multipliyer_n_36 : STD_LOGIC;
  signal x_multipliyer_n_37 : STD_LOGIC;
  signal x_multipliyer_n_38 : STD_LOGIC;
  signal x_multipliyer_n_39 : STD_LOGIC;
  signal x_multipliyer_n_4 : STD_LOGIC;
  signal x_multipliyer_n_40 : STD_LOGIC;
  signal x_multipliyer_n_41 : STD_LOGIC;
  signal x_multipliyer_n_42 : STD_LOGIC;
  signal x_multipliyer_n_43 : STD_LOGIC;
  signal x_multipliyer_n_44 : STD_LOGIC;
  signal x_multipliyer_n_45 : STD_LOGIC;
  signal x_multipliyer_n_46 : STD_LOGIC;
  signal x_multipliyer_n_47 : STD_LOGIC;
  signal x_multipliyer_n_48 : STD_LOGIC;
  signal x_multipliyer_n_49 : STD_LOGIC;
  signal x_multipliyer_n_5 : STD_LOGIC;
  signal x_multipliyer_n_50 : STD_LOGIC;
  signal x_multipliyer_n_51 : STD_LOGIC;
  signal x_multipliyer_n_52 : STD_LOGIC;
  signal x_multipliyer_n_53 : STD_LOGIC;
  signal x_multipliyer_n_54 : STD_LOGIC;
  signal x_multipliyer_n_55 : STD_LOGIC;
  signal x_multipliyer_n_56 : STD_LOGIC;
  signal x_multipliyer_n_57 : STD_LOGIC;
  signal x_multipliyer_n_58 : STD_LOGIC;
  signal x_multipliyer_n_59 : STD_LOGIC;
  signal x_multipliyer_n_6 : STD_LOGIC;
  signal x_multipliyer_n_60 : STD_LOGIC;
  signal x_multipliyer_n_61 : STD_LOGIC;
  signal x_multipliyer_n_62 : STD_LOGIC;
  signal x_multipliyer_n_63 : STD_LOGIC;
  signal x_multipliyer_n_64 : STD_LOGIC;
  signal x_multipliyer_n_65 : STD_LOGIC;
  signal x_multipliyer_n_66 : STD_LOGIC;
  signal x_multipliyer_n_67 : STD_LOGIC;
  signal x_multipliyer_n_68 : STD_LOGIC;
  signal x_multipliyer_n_69 : STD_LOGIC;
  signal x_multipliyer_n_7 : STD_LOGIC;
  signal x_multipliyer_n_70 : STD_LOGIC;
  signal x_multipliyer_n_71 : STD_LOGIC;
  signal x_multipliyer_n_72 : STD_LOGIC;
  signal x_multipliyer_n_73 : STD_LOGIC;
  signal x_multipliyer_n_74 : STD_LOGIC;
  signal x_multipliyer_n_75 : STD_LOGIC;
  signal x_multipliyer_n_76 : STD_LOGIC;
  signal x_multipliyer_n_77 : STD_LOGIC;
  signal x_multipliyer_n_78 : STD_LOGIC;
  signal x_multipliyer_n_79 : STD_LOGIC;
  signal x_multipliyer_n_8 : STD_LOGIC;
  signal x_multipliyer_n_80 : STD_LOGIC;
  signal x_multipliyer_n_81 : STD_LOGIC;
  signal x_multipliyer_n_82 : STD_LOGIC;
  signal x_multipliyer_n_83 : STD_LOGIC;
  signal x_multipliyer_n_84 : STD_LOGIC;
  signal x_multipliyer_n_85 : STD_LOGIC;
  signal x_multipliyer_n_86 : STD_LOGIC;
  signal x_multipliyer_n_87 : STD_LOGIC;
  signal x_multipliyer_n_88 : STD_LOGIC;
  signal x_multipliyer_n_89 : STD_LOGIC;
  signal x_multipliyer_n_9 : STD_LOGIC;
  signal x_multipliyer_n_90 : STD_LOGIC;
  signal x_multipliyer_n_91 : STD_LOGIC;
  signal x_multipliyer_n_92 : STD_LOGIC;
  signal x_multipliyer_n_93 : STD_LOGIC;
  signal x_multipliyer_n_94 : STD_LOGIC;
  signal x_multipliyer_n_95 : STD_LOGIC;
  signal x_multipliyer_n_96 : STD_LOGIC;
  signal x_multipliyer_n_97 : STD_LOGIC;
  signal x_multipliyer_n_98 : STD_LOGIC;
  signal x_multipliyer_n_99 : STD_LOGIC;
  signal y_multipliyer_n_0 : STD_LOGIC;
  signal y_multipliyer_n_1 : STD_LOGIC;
  signal y_multipliyer_n_10 : STD_LOGIC;
  signal y_multipliyer_n_100 : STD_LOGIC;
  signal y_multipliyer_n_101 : STD_LOGIC;
  signal y_multipliyer_n_102 : STD_LOGIC;
  signal y_multipliyer_n_103 : STD_LOGIC;
  signal y_multipliyer_n_104 : STD_LOGIC;
  signal y_multipliyer_n_105 : STD_LOGIC;
  signal y_multipliyer_n_106 : STD_LOGIC;
  signal y_multipliyer_n_107 : STD_LOGIC;
  signal y_multipliyer_n_108 : STD_LOGIC;
  signal y_multipliyer_n_109 : STD_LOGIC;
  signal y_multipliyer_n_11 : STD_LOGIC;
  signal y_multipliyer_n_110 : STD_LOGIC;
  signal y_multipliyer_n_111 : STD_LOGIC;
  signal y_multipliyer_n_112 : STD_LOGIC;
  signal y_multipliyer_n_113 : STD_LOGIC;
  signal y_multipliyer_n_114 : STD_LOGIC;
  signal y_multipliyer_n_115 : STD_LOGIC;
  signal y_multipliyer_n_116 : STD_LOGIC;
  signal y_multipliyer_n_117 : STD_LOGIC;
  signal y_multipliyer_n_118 : STD_LOGIC;
  signal y_multipliyer_n_119 : STD_LOGIC;
  signal y_multipliyer_n_12 : STD_LOGIC;
  signal y_multipliyer_n_120 : STD_LOGIC;
  signal y_multipliyer_n_121 : STD_LOGIC;
  signal y_multipliyer_n_122 : STD_LOGIC;
  signal y_multipliyer_n_123 : STD_LOGIC;
  signal y_multipliyer_n_124 : STD_LOGIC;
  signal y_multipliyer_n_125 : STD_LOGIC;
  signal y_multipliyer_n_126 : STD_LOGIC;
  signal y_multipliyer_n_127 : STD_LOGIC;
  signal y_multipliyer_n_128 : STD_LOGIC;
  signal y_multipliyer_n_129 : STD_LOGIC;
  signal y_multipliyer_n_13 : STD_LOGIC;
  signal y_multipliyer_n_130 : STD_LOGIC;
  signal y_multipliyer_n_131 : STD_LOGIC;
  signal y_multipliyer_n_132 : STD_LOGIC;
  signal y_multipliyer_n_133 : STD_LOGIC;
  signal y_multipliyer_n_134 : STD_LOGIC;
  signal y_multipliyer_n_135 : STD_LOGIC;
  signal y_multipliyer_n_136 : STD_LOGIC;
  signal y_multipliyer_n_137 : STD_LOGIC;
  signal y_multipliyer_n_138 : STD_LOGIC;
  signal y_multipliyer_n_139 : STD_LOGIC;
  signal y_multipliyer_n_14 : STD_LOGIC;
  signal y_multipliyer_n_140 : STD_LOGIC;
  signal y_multipliyer_n_141 : STD_LOGIC;
  signal y_multipliyer_n_142 : STD_LOGIC;
  signal y_multipliyer_n_143 : STD_LOGIC;
  signal y_multipliyer_n_144 : STD_LOGIC;
  signal y_multipliyer_n_145 : STD_LOGIC;
  signal y_multipliyer_n_146 : STD_LOGIC;
  signal y_multipliyer_n_147 : STD_LOGIC;
  signal y_multipliyer_n_148 : STD_LOGIC;
  signal y_multipliyer_n_149 : STD_LOGIC;
  signal y_multipliyer_n_15 : STD_LOGIC;
  signal y_multipliyer_n_150 : STD_LOGIC;
  signal y_multipliyer_n_151 : STD_LOGIC;
  signal y_multipliyer_n_152 : STD_LOGIC;
  signal y_multipliyer_n_153 : STD_LOGIC;
  signal y_multipliyer_n_154 : STD_LOGIC;
  signal y_multipliyer_n_155 : STD_LOGIC;
  signal y_multipliyer_n_156 : STD_LOGIC;
  signal y_multipliyer_n_157 : STD_LOGIC;
  signal y_multipliyer_n_158 : STD_LOGIC;
  signal y_multipliyer_n_159 : STD_LOGIC;
  signal y_multipliyer_n_16 : STD_LOGIC;
  signal y_multipliyer_n_160 : STD_LOGIC;
  signal y_multipliyer_n_161 : STD_LOGIC;
  signal y_multipliyer_n_162 : STD_LOGIC;
  signal y_multipliyer_n_163 : STD_LOGIC;
  signal y_multipliyer_n_164 : STD_LOGIC;
  signal y_multipliyer_n_165 : STD_LOGIC;
  signal y_multipliyer_n_166 : STD_LOGIC;
  signal y_multipliyer_n_167 : STD_LOGIC;
  signal y_multipliyer_n_17 : STD_LOGIC;
  signal y_multipliyer_n_18 : STD_LOGIC;
  signal y_multipliyer_n_19 : STD_LOGIC;
  signal y_multipliyer_n_2 : STD_LOGIC;
  signal y_multipliyer_n_20 : STD_LOGIC;
  signal y_multipliyer_n_21 : STD_LOGIC;
  signal y_multipliyer_n_22 : STD_LOGIC;
  signal y_multipliyer_n_23 : STD_LOGIC;
  signal y_multipliyer_n_24 : STD_LOGIC;
  signal y_multipliyer_n_25 : STD_LOGIC;
  signal y_multipliyer_n_26 : STD_LOGIC;
  signal y_multipliyer_n_27 : STD_LOGIC;
  signal y_multipliyer_n_28 : STD_LOGIC;
  signal y_multipliyer_n_29 : STD_LOGIC;
  signal y_multipliyer_n_3 : STD_LOGIC;
  signal y_multipliyer_n_30 : STD_LOGIC;
  signal y_multipliyer_n_31 : STD_LOGIC;
  signal y_multipliyer_n_32 : STD_LOGIC;
  signal y_multipliyer_n_33 : STD_LOGIC;
  signal y_multipliyer_n_34 : STD_LOGIC;
  signal y_multipliyer_n_35 : STD_LOGIC;
  signal y_multipliyer_n_36 : STD_LOGIC;
  signal y_multipliyer_n_37 : STD_LOGIC;
  signal y_multipliyer_n_38 : STD_LOGIC;
  signal y_multipliyer_n_39 : STD_LOGIC;
  signal y_multipliyer_n_4 : STD_LOGIC;
  signal y_multipliyer_n_40 : STD_LOGIC;
  signal y_multipliyer_n_41 : STD_LOGIC;
  signal y_multipliyer_n_42 : STD_LOGIC;
  signal y_multipliyer_n_43 : STD_LOGIC;
  signal y_multipliyer_n_44 : STD_LOGIC;
  signal y_multipliyer_n_45 : STD_LOGIC;
  signal y_multipliyer_n_46 : STD_LOGIC;
  signal y_multipliyer_n_47 : STD_LOGIC;
  signal y_multipliyer_n_48 : STD_LOGIC;
  signal y_multipliyer_n_49 : STD_LOGIC;
  signal y_multipliyer_n_5 : STD_LOGIC;
  signal y_multipliyer_n_50 : STD_LOGIC;
  signal y_multipliyer_n_51 : STD_LOGIC;
  signal y_multipliyer_n_52 : STD_LOGIC;
  signal y_multipliyer_n_53 : STD_LOGIC;
  signal y_multipliyer_n_54 : STD_LOGIC;
  signal y_multipliyer_n_55 : STD_LOGIC;
  signal y_multipliyer_n_56 : STD_LOGIC;
  signal y_multipliyer_n_57 : STD_LOGIC;
  signal y_multipliyer_n_58 : STD_LOGIC;
  signal y_multipliyer_n_59 : STD_LOGIC;
  signal y_multipliyer_n_6 : STD_LOGIC;
  signal y_multipliyer_n_60 : STD_LOGIC;
  signal y_multipliyer_n_61 : STD_LOGIC;
  signal y_multipliyer_n_62 : STD_LOGIC;
  signal y_multipliyer_n_63 : STD_LOGIC;
  signal y_multipliyer_n_64 : STD_LOGIC;
  signal y_multipliyer_n_65 : STD_LOGIC;
  signal y_multipliyer_n_66 : STD_LOGIC;
  signal y_multipliyer_n_67 : STD_LOGIC;
  signal y_multipliyer_n_68 : STD_LOGIC;
  signal y_multipliyer_n_69 : STD_LOGIC;
  signal y_multipliyer_n_7 : STD_LOGIC;
  signal y_multipliyer_n_70 : STD_LOGIC;
  signal y_multipliyer_n_71 : STD_LOGIC;
  signal y_multipliyer_n_72 : STD_LOGIC;
  signal y_multipliyer_n_73 : STD_LOGIC;
  signal y_multipliyer_n_74 : STD_LOGIC;
  signal y_multipliyer_n_75 : STD_LOGIC;
  signal y_multipliyer_n_76 : STD_LOGIC;
  signal y_multipliyer_n_77 : STD_LOGIC;
  signal y_multipliyer_n_78 : STD_LOGIC;
  signal y_multipliyer_n_79 : STD_LOGIC;
  signal y_multipliyer_n_8 : STD_LOGIC;
  signal y_multipliyer_n_80 : STD_LOGIC;
  signal y_multipliyer_n_81 : STD_LOGIC;
  signal y_multipliyer_n_82 : STD_LOGIC;
  signal y_multipliyer_n_83 : STD_LOGIC;
  signal y_multipliyer_n_84 : STD_LOGIC;
  signal y_multipliyer_n_85 : STD_LOGIC;
  signal y_multipliyer_n_86 : STD_LOGIC;
  signal y_multipliyer_n_87 : STD_LOGIC;
  signal y_multipliyer_n_88 : STD_LOGIC;
  signal y_multipliyer_n_89 : STD_LOGIC;
  signal y_multipliyer_n_9 : STD_LOGIC;
  signal y_multipliyer_n_90 : STD_LOGIC;
  signal y_multipliyer_n_91 : STD_LOGIC;
  signal y_multipliyer_n_92 : STD_LOGIC;
  signal y_multipliyer_n_93 : STD_LOGIC;
  signal y_multipliyer_n_94 : STD_LOGIC;
  signal y_multipliyer_n_95 : STD_LOGIC;
  signal y_multipliyer_n_96 : STD_LOGIC;
  signal y_multipliyer_n_97 : STD_LOGIC;
  signal y_multipliyer_n_98 : STD_LOGIC;
  signal y_multipliyer_n_99 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of valid_out_i_2 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \validity_counter[0]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \validity_counter[1]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \validity_counter[2]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \validity_counter[3]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \validity_counter[4]_i_2\ : label is "soft_lutpair35";
begin
  D(0) <= \^d\(0);
cordic_pipe_processor: entity work.elipse_accelerated_elipse_coprocessor_0_0_cordic_pipe_rtl
     port map (
      D(11 downto 0) => p_0_in_1(23 downto 12),
      Q(0) => Q(0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \shifts_reg[0][11]\(11) => x_multipliyer_n_120,
      \shifts_reg[0][11]\(10) => x_multipliyer_n_121,
      \shifts_reg[0][11]\(9) => x_multipliyer_n_122,
      \shifts_reg[0][11]\(8) => x_multipliyer_n_123,
      \shifts_reg[0][11]\(7) => x_multipliyer_n_124,
      \shifts_reg[0][11]\(6) => x_multipliyer_n_125,
      \shifts_reg[0][11]\(5) => x_multipliyer_n_126,
      \shifts_reg[0][11]\(4) => x_multipliyer_n_127,
      \shifts_reg[0][11]\(3) => x_multipliyer_n_128,
      \shifts_reg[0][11]\(2) => x_multipliyer_n_129,
      \shifts_reg[0][11]\(1) => x_multipliyer_n_130,
      \shifts_reg[0][11]\(0) => x_multipliyer_n_131,
      \shifts_reg[0][11]_0\(11) => y_multipliyer_n_120,
      \shifts_reg[0][11]_0\(10) => y_multipliyer_n_121,
      \shifts_reg[0][11]_0\(9) => y_multipliyer_n_122,
      \shifts_reg[0][11]_0\(8) => y_multipliyer_n_123,
      \shifts_reg[0][11]_0\(7) => y_multipliyer_n_124,
      \shifts_reg[0][11]_0\(6) => y_multipliyer_n_125,
      \shifts_reg[0][11]_0\(5) => y_multipliyer_n_126,
      \shifts_reg[0][11]_0\(4) => y_multipliyer_n_127,
      \shifts_reg[0][11]_0\(3) => y_multipliyer_n_128,
      \shifts_reg[0][11]_0\(2) => y_multipliyer_n_129,
      \shifts_reg[0][11]_0\(1) => y_multipliyer_n_130,
      \shifts_reg[0][11]_0\(0) => y_multipliyer_n_131,
      \shifts_reg[10][10]\(10 downto 0) => \shifts_reg[13][13]\(10 downto 0),
      \shifts_reg[10][10]_0\(10 downto 0) => \shifts_reg[13][13]_0\(10 downto 0),
      \shifts_reg[10][21]\(11) => x_multipliyer_n_108,
      \shifts_reg[10][21]\(10) => x_multipliyer_n_109,
      \shifts_reg[10][21]\(9) => x_multipliyer_n_110,
      \shifts_reg[10][21]\(8) => x_multipliyer_n_111,
      \shifts_reg[10][21]\(7) => x_multipliyer_n_112,
      \shifts_reg[10][21]\(6) => x_multipliyer_n_113,
      \shifts_reg[10][21]\(5) => x_multipliyer_n_114,
      \shifts_reg[10][21]\(4) => x_multipliyer_n_115,
      \shifts_reg[10][21]\(3) => x_multipliyer_n_116,
      \shifts_reg[10][21]\(2) => x_multipliyer_n_117,
      \shifts_reg[10][21]\(1) => x_multipliyer_n_118,
      \shifts_reg[10][21]\(0) => x_multipliyer_n_119,
      \shifts_reg[10][21]_0\(11) => y_multipliyer_n_108,
      \shifts_reg[10][21]_0\(10) => y_multipliyer_n_109,
      \shifts_reg[10][21]_0\(9) => y_multipliyer_n_110,
      \shifts_reg[10][21]_0\(8) => y_multipliyer_n_111,
      \shifts_reg[10][21]_0\(7) => y_multipliyer_n_112,
      \shifts_reg[10][21]_0\(6) => y_multipliyer_n_113,
      \shifts_reg[10][21]_0\(5) => y_multipliyer_n_114,
      \shifts_reg[10][21]_0\(4) => y_multipliyer_n_115,
      \shifts_reg[10][21]_0\(3) => y_multipliyer_n_116,
      \shifts_reg[10][21]_0\(2) => y_multipliyer_n_117,
      \shifts_reg[10][21]_0\(1) => y_multipliyer_n_118,
      \shifts_reg[10][21]_0\(0) => y_multipliyer_n_119,
      \shifts_reg[11][22]\(11) => x_multipliyer_n_48,
      \shifts_reg[11][22]\(10) => x_multipliyer_n_49,
      \shifts_reg[11][22]\(9) => x_multipliyer_n_50,
      \shifts_reg[11][22]\(8) => x_multipliyer_n_51,
      \shifts_reg[11][22]\(7) => x_multipliyer_n_52,
      \shifts_reg[11][22]\(6) => x_multipliyer_n_53,
      \shifts_reg[11][22]\(5) => x_multipliyer_n_54,
      \shifts_reg[11][22]\(4) => x_multipliyer_n_55,
      \shifts_reg[11][22]\(3) => x_multipliyer_n_56,
      \shifts_reg[11][22]\(2) => x_multipliyer_n_57,
      \shifts_reg[11][22]\(1) => x_multipliyer_n_58,
      \shifts_reg[11][22]\(0) => x_multipliyer_n_59,
      \shifts_reg[11][22]_0\(11) => y_multipliyer_n_24,
      \shifts_reg[11][22]_0\(10) => y_multipliyer_n_25,
      \shifts_reg[11][22]_0\(9) => y_multipliyer_n_26,
      \shifts_reg[11][22]_0\(8) => y_multipliyer_n_27,
      \shifts_reg[11][22]_0\(7) => y_multipliyer_n_28,
      \shifts_reg[11][22]_0\(6) => y_multipliyer_n_29,
      \shifts_reg[11][22]_0\(5) => y_multipliyer_n_30,
      \shifts_reg[11][22]_0\(4) => y_multipliyer_n_31,
      \shifts_reg[11][22]_0\(3) => y_multipliyer_n_32,
      \shifts_reg[11][22]_0\(2) => y_multipliyer_n_33,
      \shifts_reg[11][22]_0\(1) => y_multipliyer_n_34,
      \shifts_reg[11][22]_0\(0) => y_multipliyer_n_35,
      \shifts_reg[12][23]\(11) => x_multipliyer_n_84,
      \shifts_reg[12][23]\(10) => x_multipliyer_n_85,
      \shifts_reg[12][23]\(9) => x_multipliyer_n_86,
      \shifts_reg[12][23]\(8) => x_multipliyer_n_87,
      \shifts_reg[12][23]\(7) => x_multipliyer_n_88,
      \shifts_reg[12][23]\(6) => x_multipliyer_n_89,
      \shifts_reg[12][23]\(5) => x_multipliyer_n_90,
      \shifts_reg[12][23]\(4) => x_multipliyer_n_91,
      \shifts_reg[12][23]\(3) => x_multipliyer_n_92,
      \shifts_reg[12][23]\(2) => x_multipliyer_n_93,
      \shifts_reg[12][23]\(1) => x_multipliyer_n_94,
      \shifts_reg[12][23]\(0) => x_multipliyer_n_95,
      \shifts_reg[12][23]_0\(11) => y_multipliyer_n_84,
      \shifts_reg[12][23]_0\(10) => y_multipliyer_n_85,
      \shifts_reg[12][23]_0\(9) => y_multipliyer_n_86,
      \shifts_reg[12][23]_0\(8) => y_multipliyer_n_87,
      \shifts_reg[12][23]_0\(7) => y_multipliyer_n_88,
      \shifts_reg[12][23]_0\(6) => y_multipliyer_n_89,
      \shifts_reg[12][23]_0\(5) => y_multipliyer_n_90,
      \shifts_reg[12][23]_0\(4) => y_multipliyer_n_91,
      \shifts_reg[12][23]_0\(3) => y_multipliyer_n_92,
      \shifts_reg[12][23]_0\(2) => y_multipliyer_n_93,
      \shifts_reg[12][23]_0\(1) => y_multipliyer_n_94,
      \shifts_reg[12][23]_0\(0) => y_multipliyer_n_95,
      \shifts_reg[13][24]\(11) => x_multipliyer_n_72,
      \shifts_reg[13][24]\(10) => x_multipliyer_n_73,
      \shifts_reg[13][24]\(9) => x_multipliyer_n_74,
      \shifts_reg[13][24]\(8) => x_multipliyer_n_75,
      \shifts_reg[13][24]\(7) => x_multipliyer_n_76,
      \shifts_reg[13][24]\(6) => x_multipliyer_n_77,
      \shifts_reg[13][24]\(5) => x_multipliyer_n_78,
      \shifts_reg[13][24]\(4) => x_multipliyer_n_79,
      \shifts_reg[13][24]\(3) => x_multipliyer_n_80,
      \shifts_reg[13][24]\(2) => x_multipliyer_n_81,
      \shifts_reg[13][24]\(1) => x_multipliyer_n_82,
      \shifts_reg[13][24]\(0) => x_multipliyer_n_83,
      \shifts_reg[13][24]_0\(11) => y_multipliyer_n_0,
      \shifts_reg[13][24]_0\(10) => y_multipliyer_n_1,
      \shifts_reg[13][24]_0\(9) => y_multipliyer_n_2,
      \shifts_reg[13][24]_0\(8) => y_multipliyer_n_3,
      \shifts_reg[13][24]_0\(7) => y_multipliyer_n_4,
      \shifts_reg[13][24]_0\(6) => y_multipliyer_n_5,
      \shifts_reg[13][24]_0\(5) => y_multipliyer_n_6,
      \shifts_reg[13][24]_0\(4) => y_multipliyer_n_7,
      \shifts_reg[13][24]_0\(3) => y_multipliyer_n_8,
      \shifts_reg[13][24]_0\(2) => y_multipliyer_n_9,
      \shifts_reg[13][24]_0\(1) => y_multipliyer_n_10,
      \shifts_reg[13][24]_0\(0) => y_multipliyer_n_11,
      \shifts_reg[1][12]\(11) => x_multipliyer_n_36,
      \shifts_reg[1][12]\(10) => x_multipliyer_n_37,
      \shifts_reg[1][12]\(9) => x_multipliyer_n_38,
      \shifts_reg[1][12]\(8) => x_multipliyer_n_39,
      \shifts_reg[1][12]\(7) => x_multipliyer_n_40,
      \shifts_reg[1][12]\(6) => x_multipliyer_n_41,
      \shifts_reg[1][12]\(5) => x_multipliyer_n_42,
      \shifts_reg[1][12]\(4) => x_multipliyer_n_43,
      \shifts_reg[1][12]\(3) => x_multipliyer_n_44,
      \shifts_reg[1][12]\(2) => x_multipliyer_n_45,
      \shifts_reg[1][12]\(1) => x_multipliyer_n_46,
      \shifts_reg[1][12]\(0) => x_multipliyer_n_47,
      \shifts_reg[1][12]_0\(11) => y_multipliyer_n_36,
      \shifts_reg[1][12]_0\(10) => y_multipliyer_n_37,
      \shifts_reg[1][12]_0\(9) => y_multipliyer_n_38,
      \shifts_reg[1][12]_0\(8) => y_multipliyer_n_39,
      \shifts_reg[1][12]_0\(7) => y_multipliyer_n_40,
      \shifts_reg[1][12]_0\(6) => y_multipliyer_n_41,
      \shifts_reg[1][12]_0\(5) => y_multipliyer_n_42,
      \shifts_reg[1][12]_0\(4) => y_multipliyer_n_43,
      \shifts_reg[1][12]_0\(3) => y_multipliyer_n_44,
      \shifts_reg[1][12]_0\(2) => y_multipliyer_n_45,
      \shifts_reg[1][12]_0\(1) => y_multipliyer_n_46,
      \shifts_reg[1][12]_0\(0) => y_multipliyer_n_47,
      \shifts_reg[2][13]\(11) => x_multipliyer_n_132,
      \shifts_reg[2][13]\(10) => x_multipliyer_n_133,
      \shifts_reg[2][13]\(9) => x_multipliyer_n_134,
      \shifts_reg[2][13]\(8) => x_multipliyer_n_135,
      \shifts_reg[2][13]\(7) => x_multipliyer_n_136,
      \shifts_reg[2][13]\(6) => x_multipliyer_n_137,
      \shifts_reg[2][13]\(5) => x_multipliyer_n_138,
      \shifts_reg[2][13]\(4) => x_multipliyer_n_139,
      \shifts_reg[2][13]\(3) => x_multipliyer_n_140,
      \shifts_reg[2][13]\(2) => x_multipliyer_n_141,
      \shifts_reg[2][13]\(1) => x_multipliyer_n_142,
      \shifts_reg[2][13]\(0) => x_multipliyer_n_143,
      \shifts_reg[2][13]_0\(11) => y_multipliyer_n_132,
      \shifts_reg[2][13]_0\(10) => y_multipliyer_n_133,
      \shifts_reg[2][13]_0\(9) => y_multipliyer_n_134,
      \shifts_reg[2][13]_0\(8) => y_multipliyer_n_135,
      \shifts_reg[2][13]_0\(7) => y_multipliyer_n_136,
      \shifts_reg[2][13]_0\(6) => y_multipliyer_n_137,
      \shifts_reg[2][13]_0\(5) => y_multipliyer_n_138,
      \shifts_reg[2][13]_0\(4) => y_multipliyer_n_139,
      \shifts_reg[2][13]_0\(3) => y_multipliyer_n_140,
      \shifts_reg[2][13]_0\(2) => y_multipliyer_n_141,
      \shifts_reg[2][13]_0\(1) => y_multipliyer_n_142,
      \shifts_reg[2][13]_0\(0) => y_multipliyer_n_143,
      \shifts_reg[3][14]\(11) => x_multipliyer_n_24,
      \shifts_reg[3][14]\(10) => x_multipliyer_n_25,
      \shifts_reg[3][14]\(9) => x_multipliyer_n_26,
      \shifts_reg[3][14]\(8) => x_multipliyer_n_27,
      \shifts_reg[3][14]\(7) => x_multipliyer_n_28,
      \shifts_reg[3][14]\(6) => x_multipliyer_n_29,
      \shifts_reg[3][14]\(5) => x_multipliyer_n_30,
      \shifts_reg[3][14]\(4) => x_multipliyer_n_31,
      \shifts_reg[3][14]\(3) => x_multipliyer_n_32,
      \shifts_reg[3][14]\(2) => x_multipliyer_n_33,
      \shifts_reg[3][14]\(1) => x_multipliyer_n_34,
      \shifts_reg[3][14]\(0) => x_multipliyer_n_35,
      \shifts_reg[3][14]_0\(11) => y_multipliyer_n_48,
      \shifts_reg[3][14]_0\(10) => y_multipliyer_n_49,
      \shifts_reg[3][14]_0\(9) => y_multipliyer_n_50,
      \shifts_reg[3][14]_0\(8) => y_multipliyer_n_51,
      \shifts_reg[3][14]_0\(7) => y_multipliyer_n_52,
      \shifts_reg[3][14]_0\(6) => y_multipliyer_n_53,
      \shifts_reg[3][14]_0\(5) => y_multipliyer_n_54,
      \shifts_reg[3][14]_0\(4) => y_multipliyer_n_55,
      \shifts_reg[3][14]_0\(3) => y_multipliyer_n_56,
      \shifts_reg[3][14]_0\(2) => y_multipliyer_n_57,
      \shifts_reg[3][14]_0\(1) => y_multipliyer_n_58,
      \shifts_reg[3][14]_0\(0) => y_multipliyer_n_59,
      \shifts_reg[4][15]\(11) => x_multipliyer_n_144,
      \shifts_reg[4][15]\(10) => x_multipliyer_n_145,
      \shifts_reg[4][15]\(9) => x_multipliyer_n_146,
      \shifts_reg[4][15]\(8) => x_multipliyer_n_147,
      \shifts_reg[4][15]\(7) => x_multipliyer_n_148,
      \shifts_reg[4][15]\(6) => x_multipliyer_n_149,
      \shifts_reg[4][15]\(5) => x_multipliyer_n_150,
      \shifts_reg[4][15]\(4) => x_multipliyer_n_151,
      \shifts_reg[4][15]\(3) => x_multipliyer_n_152,
      \shifts_reg[4][15]\(2) => x_multipliyer_n_153,
      \shifts_reg[4][15]\(1) => x_multipliyer_n_154,
      \shifts_reg[4][15]\(0) => x_multipliyer_n_155,
      \shifts_reg[4][15]_0\(11) => y_multipliyer_n_144,
      \shifts_reg[4][15]_0\(10) => y_multipliyer_n_145,
      \shifts_reg[4][15]_0\(9) => y_multipliyer_n_146,
      \shifts_reg[4][15]_0\(8) => y_multipliyer_n_147,
      \shifts_reg[4][15]_0\(7) => y_multipliyer_n_148,
      \shifts_reg[4][15]_0\(6) => y_multipliyer_n_149,
      \shifts_reg[4][15]_0\(5) => y_multipliyer_n_150,
      \shifts_reg[4][15]_0\(4) => y_multipliyer_n_151,
      \shifts_reg[4][15]_0\(3) => y_multipliyer_n_152,
      \shifts_reg[4][15]_0\(2) => y_multipliyer_n_153,
      \shifts_reg[4][15]_0\(1) => y_multipliyer_n_154,
      \shifts_reg[4][15]_0\(0) => y_multipliyer_n_155,
      \shifts_reg[5][16]\(11) => x_multipliyer_n_12,
      \shifts_reg[5][16]\(10) => x_multipliyer_n_13,
      \shifts_reg[5][16]\(9) => x_multipliyer_n_14,
      \shifts_reg[5][16]\(8) => x_multipliyer_n_15,
      \shifts_reg[5][16]\(7) => x_multipliyer_n_16,
      \shifts_reg[5][16]\(6) => x_multipliyer_n_17,
      \shifts_reg[5][16]\(5) => x_multipliyer_n_18,
      \shifts_reg[5][16]\(4) => x_multipliyer_n_19,
      \shifts_reg[5][16]\(3) => x_multipliyer_n_20,
      \shifts_reg[5][16]\(2) => x_multipliyer_n_21,
      \shifts_reg[5][16]\(1) => x_multipliyer_n_22,
      \shifts_reg[5][16]\(0) => x_multipliyer_n_23,
      \shifts_reg[5][16]_0\(11) => y_multipliyer_n_60,
      \shifts_reg[5][16]_0\(10) => y_multipliyer_n_61,
      \shifts_reg[5][16]_0\(9) => y_multipliyer_n_62,
      \shifts_reg[5][16]_0\(8) => y_multipliyer_n_63,
      \shifts_reg[5][16]_0\(7) => y_multipliyer_n_64,
      \shifts_reg[5][16]_0\(6) => y_multipliyer_n_65,
      \shifts_reg[5][16]_0\(5) => y_multipliyer_n_66,
      \shifts_reg[5][16]_0\(4) => y_multipliyer_n_67,
      \shifts_reg[5][16]_0\(3) => y_multipliyer_n_68,
      \shifts_reg[5][16]_0\(2) => y_multipliyer_n_69,
      \shifts_reg[5][16]_0\(1) => y_multipliyer_n_70,
      \shifts_reg[5][16]_0\(0) => y_multipliyer_n_71,
      \shifts_reg[6][17]\(11) => x_multipliyer_n_156,
      \shifts_reg[6][17]\(10) => x_multipliyer_n_157,
      \shifts_reg[6][17]\(9) => x_multipliyer_n_158,
      \shifts_reg[6][17]\(8) => x_multipliyer_n_159,
      \shifts_reg[6][17]\(7) => x_multipliyer_n_160,
      \shifts_reg[6][17]\(6) => x_multipliyer_n_161,
      \shifts_reg[6][17]\(5) => x_multipliyer_n_162,
      \shifts_reg[6][17]\(4) => x_multipliyer_n_163,
      \shifts_reg[6][17]\(3) => x_multipliyer_n_164,
      \shifts_reg[6][17]\(2) => x_multipliyer_n_165,
      \shifts_reg[6][17]\(1) => x_multipliyer_n_166,
      \shifts_reg[6][17]\(0) => x_multipliyer_n_167,
      \shifts_reg[6][17]_0\(11) => y_multipliyer_n_156,
      \shifts_reg[6][17]_0\(10) => y_multipliyer_n_157,
      \shifts_reg[6][17]_0\(9) => y_multipliyer_n_158,
      \shifts_reg[6][17]_0\(8) => y_multipliyer_n_159,
      \shifts_reg[6][17]_0\(7) => y_multipliyer_n_160,
      \shifts_reg[6][17]_0\(6) => y_multipliyer_n_161,
      \shifts_reg[6][17]_0\(5) => y_multipliyer_n_162,
      \shifts_reg[6][17]_0\(4) => y_multipliyer_n_163,
      \shifts_reg[6][17]_0\(3) => y_multipliyer_n_164,
      \shifts_reg[6][17]_0\(2) => y_multipliyer_n_165,
      \shifts_reg[6][17]_0\(1) => y_multipliyer_n_166,
      \shifts_reg[6][17]_0\(0) => y_multipliyer_n_167,
      \shifts_reg[7][18]\(11) => x_multipliyer_n_0,
      \shifts_reg[7][18]\(10) => x_multipliyer_n_1,
      \shifts_reg[7][18]\(9) => x_multipliyer_n_2,
      \shifts_reg[7][18]\(8) => x_multipliyer_n_3,
      \shifts_reg[7][18]\(7) => x_multipliyer_n_4,
      \shifts_reg[7][18]\(6) => x_multipliyer_n_5,
      \shifts_reg[7][18]\(5) => x_multipliyer_n_6,
      \shifts_reg[7][18]\(4) => x_multipliyer_n_7,
      \shifts_reg[7][18]\(3) => x_multipliyer_n_8,
      \shifts_reg[7][18]\(2) => x_multipliyer_n_9,
      \shifts_reg[7][18]\(1) => x_multipliyer_n_10,
      \shifts_reg[7][18]\(0) => x_multipliyer_n_11,
      \shifts_reg[7][18]_0\(11) => y_multipliyer_n_72,
      \shifts_reg[7][18]_0\(10) => y_multipliyer_n_73,
      \shifts_reg[7][18]_0\(9) => y_multipliyer_n_74,
      \shifts_reg[7][18]_0\(8) => y_multipliyer_n_75,
      \shifts_reg[7][18]_0\(7) => y_multipliyer_n_76,
      \shifts_reg[7][18]_0\(6) => y_multipliyer_n_77,
      \shifts_reg[7][18]_0\(5) => y_multipliyer_n_78,
      \shifts_reg[7][18]_0\(4) => y_multipliyer_n_79,
      \shifts_reg[7][18]_0\(3) => y_multipliyer_n_80,
      \shifts_reg[7][18]_0\(2) => y_multipliyer_n_81,
      \shifts_reg[7][18]_0\(1) => y_multipliyer_n_82,
      \shifts_reg[7][18]_0\(0) => y_multipliyer_n_83,
      \shifts_reg[8][19]\(11) => x_multipliyer_n_96,
      \shifts_reg[8][19]\(10) => x_multipliyer_n_97,
      \shifts_reg[8][19]\(9) => x_multipliyer_n_98,
      \shifts_reg[8][19]\(8) => x_multipliyer_n_99,
      \shifts_reg[8][19]\(7) => x_multipliyer_n_100,
      \shifts_reg[8][19]\(6) => x_multipliyer_n_101,
      \shifts_reg[8][19]\(5) => x_multipliyer_n_102,
      \shifts_reg[8][19]\(4) => x_multipliyer_n_103,
      \shifts_reg[8][19]\(3) => x_multipliyer_n_104,
      \shifts_reg[8][19]\(2) => x_multipliyer_n_105,
      \shifts_reg[8][19]\(1) => x_multipliyer_n_106,
      \shifts_reg[8][19]\(0) => x_multipliyer_n_107,
      \shifts_reg[8][19]_0\(11) => y_multipliyer_n_96,
      \shifts_reg[8][19]_0\(10) => y_multipliyer_n_97,
      \shifts_reg[8][19]_0\(9) => y_multipliyer_n_98,
      \shifts_reg[8][19]_0\(8) => y_multipliyer_n_99,
      \shifts_reg[8][19]_0\(7) => y_multipliyer_n_100,
      \shifts_reg[8][19]_0\(6) => y_multipliyer_n_101,
      \shifts_reg[8][19]_0\(5) => y_multipliyer_n_102,
      \shifts_reg[8][19]_0\(4) => y_multipliyer_n_103,
      \shifts_reg[8][19]_0\(3) => y_multipliyer_n_104,
      \shifts_reg[8][19]_0\(2) => y_multipliyer_n_105,
      \shifts_reg[8][19]_0\(1) => y_multipliyer_n_106,
      \shifts_reg[8][19]_0\(0) => y_multipliyer_n_107,
      \shifts_reg[9][20]\(11) => x_multipliyer_n_60,
      \shifts_reg[9][20]\(10) => x_multipliyer_n_61,
      \shifts_reg[9][20]\(9) => x_multipliyer_n_62,
      \shifts_reg[9][20]\(8) => x_multipliyer_n_63,
      \shifts_reg[9][20]\(7) => x_multipliyer_n_64,
      \shifts_reg[9][20]\(6) => x_multipliyer_n_65,
      \shifts_reg[9][20]\(5) => x_multipliyer_n_66,
      \shifts_reg[9][20]\(4) => x_multipliyer_n_67,
      \shifts_reg[9][20]\(3) => x_multipliyer_n_68,
      \shifts_reg[9][20]\(2) => x_multipliyer_n_69,
      \shifts_reg[9][20]\(1) => x_multipliyer_n_70,
      \shifts_reg[9][20]\(0) => x_multipliyer_n_71,
      \shifts_reg[9][20]_0\(11) => y_multipliyer_n_12,
      \shifts_reg[9][20]_0\(10) => y_multipliyer_n_13,
      \shifts_reg[9][20]_0\(9) => y_multipliyer_n_14,
      \shifts_reg[9][20]_0\(8) => y_multipliyer_n_15,
      \shifts_reg[9][20]_0\(7) => y_multipliyer_n_16,
      \shifts_reg[9][20]_0\(6) => y_multipliyer_n_17,
      \shifts_reg[9][20]_0\(5) => y_multipliyer_n_18,
      \shifts_reg[9][20]_0\(4) => y_multipliyer_n_19,
      \shifts_reg[9][20]_0\(3) => y_multipliyer_n_20,
      \shifts_reg[9][20]_0\(2) => y_multipliyer_n_21,
      \shifts_reg[9][20]_0\(1) => y_multipliyer_n_22,
      \shifts_reg[9][20]_0\(0) => y_multipliyer_n_23,
      \t_angle_out_reg[11]\(11 downto 0) => \t_angle_out_reg[11]\(11 downto 0),
      \value_out_reg[11]\(11) => cordic_pipe_processor_n_12,
      \value_out_reg[11]\(10) => cordic_pipe_processor_n_13,
      \value_out_reg[11]\(9) => cordic_pipe_processor_n_14,
      \value_out_reg[11]\(8) => cordic_pipe_processor_n_15,
      \value_out_reg[11]\(7) => cordic_pipe_processor_n_16,
      \value_out_reg[11]\(6) => cordic_pipe_processor_n_17,
      \value_out_reg[11]\(5) => cordic_pipe_processor_n_18,
      \value_out_reg[11]\(4) => cordic_pipe_processor_n_19,
      \value_out_reg[11]\(3) => cordic_pipe_processor_n_20,
      \value_out_reg[11]\(2) => cordic_pipe_processor_n_21,
      \value_out_reg[11]\(1) => cordic_pipe_processor_n_22,
      \value_out_reg[11]\(0) => cordic_pipe_processor_n_23,
      \value_out_reg[11]_0\(11) => cordic_pipe_processor_n_24,
      \value_out_reg[11]_0\(10) => cordic_pipe_processor_n_25,
      \value_out_reg[11]_0\(9) => cordic_pipe_processor_n_26,
      \value_out_reg[11]_0\(8) => cordic_pipe_processor_n_27,
      \value_out_reg[11]_0\(7) => cordic_pipe_processor_n_28,
      \value_out_reg[11]_0\(6) => cordic_pipe_processor_n_29,
      \value_out_reg[11]_0\(5) => cordic_pipe_processor_n_30,
      \value_out_reg[11]_0\(4) => cordic_pipe_processor_n_31,
      \value_out_reg[11]_0\(3) => cordic_pipe_processor_n_32,
      \value_out_reg[11]_0\(2) => cordic_pipe_processor_n_33,
      \value_out_reg[11]_0\(1) => cordic_pipe_processor_n_34,
      \value_out_reg[11]_0\(0) => cordic_pipe_processor_n_35,
      \value_out_reg[11]_1\(11) => cordic_pipe_processor_n_36,
      \value_out_reg[11]_1\(10) => cordic_pipe_processor_n_37,
      \value_out_reg[11]_1\(9) => cordic_pipe_processor_n_38,
      \value_out_reg[11]_1\(8) => cordic_pipe_processor_n_39,
      \value_out_reg[11]_1\(7) => cordic_pipe_processor_n_40,
      \value_out_reg[11]_1\(6) => cordic_pipe_processor_n_41,
      \value_out_reg[11]_1\(5) => cordic_pipe_processor_n_42,
      \value_out_reg[11]_1\(4) => cordic_pipe_processor_n_43,
      \value_out_reg[11]_1\(3) => cordic_pipe_processor_n_44,
      \value_out_reg[11]_1\(2) => cordic_pipe_processor_n_45,
      \value_out_reg[11]_1\(1) => cordic_pipe_processor_n_46,
      \value_out_reg[11]_1\(0) => cordic_pipe_processor_n_47,
      \value_out_reg[11]_10\(11) => cordic_pipe_processor_n_144,
      \value_out_reg[11]_10\(10) => cordic_pipe_processor_n_145,
      \value_out_reg[11]_10\(9) => cordic_pipe_processor_n_146,
      \value_out_reg[11]_10\(8) => cordic_pipe_processor_n_147,
      \value_out_reg[11]_10\(7) => cordic_pipe_processor_n_148,
      \value_out_reg[11]_10\(6) => cordic_pipe_processor_n_149,
      \value_out_reg[11]_10\(5) => cordic_pipe_processor_n_150,
      \value_out_reg[11]_10\(4) => cordic_pipe_processor_n_151,
      \value_out_reg[11]_10\(3) => cordic_pipe_processor_n_152,
      \value_out_reg[11]_10\(2) => cordic_pipe_processor_n_153,
      \value_out_reg[11]_10\(1) => cordic_pipe_processor_n_154,
      \value_out_reg[11]_10\(0) => cordic_pipe_processor_n_155,
      \value_out_reg[11]_11\(11) => cordic_pipe_processor_n_156,
      \value_out_reg[11]_11\(10) => cordic_pipe_processor_n_157,
      \value_out_reg[11]_11\(9) => cordic_pipe_processor_n_158,
      \value_out_reg[11]_11\(8) => cordic_pipe_processor_n_159,
      \value_out_reg[11]_11\(7) => cordic_pipe_processor_n_160,
      \value_out_reg[11]_11\(6) => cordic_pipe_processor_n_161,
      \value_out_reg[11]_11\(5) => cordic_pipe_processor_n_162,
      \value_out_reg[11]_11\(4) => cordic_pipe_processor_n_163,
      \value_out_reg[11]_11\(3) => cordic_pipe_processor_n_164,
      \value_out_reg[11]_11\(2) => cordic_pipe_processor_n_165,
      \value_out_reg[11]_11\(1) => cordic_pipe_processor_n_166,
      \value_out_reg[11]_11\(0) => cordic_pipe_processor_n_167,
      \value_out_reg[11]_12\(11 downto 0) => p_0_in_0(23 downto 12),
      \value_out_reg[11]_13\(11) => cordic_pipe_processor_n_180,
      \value_out_reg[11]_13\(10) => cordic_pipe_processor_n_181,
      \value_out_reg[11]_13\(9) => cordic_pipe_processor_n_182,
      \value_out_reg[11]_13\(8) => cordic_pipe_processor_n_183,
      \value_out_reg[11]_13\(7) => cordic_pipe_processor_n_184,
      \value_out_reg[11]_13\(6) => cordic_pipe_processor_n_185,
      \value_out_reg[11]_13\(5) => cordic_pipe_processor_n_186,
      \value_out_reg[11]_13\(4) => cordic_pipe_processor_n_187,
      \value_out_reg[11]_13\(3) => cordic_pipe_processor_n_188,
      \value_out_reg[11]_13\(2) => cordic_pipe_processor_n_189,
      \value_out_reg[11]_13\(1) => cordic_pipe_processor_n_190,
      \value_out_reg[11]_13\(0) => cordic_pipe_processor_n_191,
      \value_out_reg[11]_14\(11) => cordic_pipe_processor_n_192,
      \value_out_reg[11]_14\(10) => cordic_pipe_processor_n_193,
      \value_out_reg[11]_14\(9) => cordic_pipe_processor_n_194,
      \value_out_reg[11]_14\(8) => cordic_pipe_processor_n_195,
      \value_out_reg[11]_14\(7) => cordic_pipe_processor_n_196,
      \value_out_reg[11]_14\(6) => cordic_pipe_processor_n_197,
      \value_out_reg[11]_14\(5) => cordic_pipe_processor_n_198,
      \value_out_reg[11]_14\(4) => cordic_pipe_processor_n_199,
      \value_out_reg[11]_14\(3) => cordic_pipe_processor_n_200,
      \value_out_reg[11]_14\(2) => cordic_pipe_processor_n_201,
      \value_out_reg[11]_14\(1) => cordic_pipe_processor_n_202,
      \value_out_reg[11]_14\(0) => cordic_pipe_processor_n_203,
      \value_out_reg[11]_15\(11) => cordic_pipe_processor_n_204,
      \value_out_reg[11]_15\(10) => cordic_pipe_processor_n_205,
      \value_out_reg[11]_15\(9) => cordic_pipe_processor_n_206,
      \value_out_reg[11]_15\(8) => cordic_pipe_processor_n_207,
      \value_out_reg[11]_15\(7) => cordic_pipe_processor_n_208,
      \value_out_reg[11]_15\(6) => cordic_pipe_processor_n_209,
      \value_out_reg[11]_15\(5) => cordic_pipe_processor_n_210,
      \value_out_reg[11]_15\(4) => cordic_pipe_processor_n_211,
      \value_out_reg[11]_15\(3) => cordic_pipe_processor_n_212,
      \value_out_reg[11]_15\(2) => cordic_pipe_processor_n_213,
      \value_out_reg[11]_15\(1) => cordic_pipe_processor_n_214,
      \value_out_reg[11]_15\(0) => cordic_pipe_processor_n_215,
      \value_out_reg[11]_16\(11) => cordic_pipe_processor_n_216,
      \value_out_reg[11]_16\(10) => cordic_pipe_processor_n_217,
      \value_out_reg[11]_16\(9) => cordic_pipe_processor_n_218,
      \value_out_reg[11]_16\(8) => cordic_pipe_processor_n_219,
      \value_out_reg[11]_16\(7) => cordic_pipe_processor_n_220,
      \value_out_reg[11]_16\(6) => cordic_pipe_processor_n_221,
      \value_out_reg[11]_16\(5) => cordic_pipe_processor_n_222,
      \value_out_reg[11]_16\(4) => cordic_pipe_processor_n_223,
      \value_out_reg[11]_16\(3) => cordic_pipe_processor_n_224,
      \value_out_reg[11]_16\(2) => cordic_pipe_processor_n_225,
      \value_out_reg[11]_16\(1) => cordic_pipe_processor_n_226,
      \value_out_reg[11]_16\(0) => cordic_pipe_processor_n_227,
      \value_out_reg[11]_17\(11) => cordic_pipe_processor_n_228,
      \value_out_reg[11]_17\(10) => cordic_pipe_processor_n_229,
      \value_out_reg[11]_17\(9) => cordic_pipe_processor_n_230,
      \value_out_reg[11]_17\(8) => cordic_pipe_processor_n_231,
      \value_out_reg[11]_17\(7) => cordic_pipe_processor_n_232,
      \value_out_reg[11]_17\(6) => cordic_pipe_processor_n_233,
      \value_out_reg[11]_17\(5) => cordic_pipe_processor_n_234,
      \value_out_reg[11]_17\(4) => cordic_pipe_processor_n_235,
      \value_out_reg[11]_17\(3) => cordic_pipe_processor_n_236,
      \value_out_reg[11]_17\(2) => cordic_pipe_processor_n_237,
      \value_out_reg[11]_17\(1) => cordic_pipe_processor_n_238,
      \value_out_reg[11]_17\(0) => cordic_pipe_processor_n_239,
      \value_out_reg[11]_18\(11) => cordic_pipe_processor_n_240,
      \value_out_reg[11]_18\(10) => cordic_pipe_processor_n_241,
      \value_out_reg[11]_18\(9) => cordic_pipe_processor_n_242,
      \value_out_reg[11]_18\(8) => cordic_pipe_processor_n_243,
      \value_out_reg[11]_18\(7) => cordic_pipe_processor_n_244,
      \value_out_reg[11]_18\(6) => cordic_pipe_processor_n_245,
      \value_out_reg[11]_18\(5) => cordic_pipe_processor_n_246,
      \value_out_reg[11]_18\(4) => cordic_pipe_processor_n_247,
      \value_out_reg[11]_18\(3) => cordic_pipe_processor_n_248,
      \value_out_reg[11]_18\(2) => cordic_pipe_processor_n_249,
      \value_out_reg[11]_18\(1) => cordic_pipe_processor_n_250,
      \value_out_reg[11]_18\(0) => cordic_pipe_processor_n_251,
      \value_out_reg[11]_19\(11) => cordic_pipe_processor_n_252,
      \value_out_reg[11]_19\(10) => cordic_pipe_processor_n_253,
      \value_out_reg[11]_19\(9) => cordic_pipe_processor_n_254,
      \value_out_reg[11]_19\(8) => cordic_pipe_processor_n_255,
      \value_out_reg[11]_19\(7) => cordic_pipe_processor_n_256,
      \value_out_reg[11]_19\(6) => cordic_pipe_processor_n_257,
      \value_out_reg[11]_19\(5) => cordic_pipe_processor_n_258,
      \value_out_reg[11]_19\(4) => cordic_pipe_processor_n_259,
      \value_out_reg[11]_19\(3) => cordic_pipe_processor_n_260,
      \value_out_reg[11]_19\(2) => cordic_pipe_processor_n_261,
      \value_out_reg[11]_19\(1) => cordic_pipe_processor_n_262,
      \value_out_reg[11]_19\(0) => cordic_pipe_processor_n_263,
      \value_out_reg[11]_2\(11) => cordic_pipe_processor_n_48,
      \value_out_reg[11]_2\(10) => cordic_pipe_processor_n_49,
      \value_out_reg[11]_2\(9) => cordic_pipe_processor_n_50,
      \value_out_reg[11]_2\(8) => cordic_pipe_processor_n_51,
      \value_out_reg[11]_2\(7) => cordic_pipe_processor_n_52,
      \value_out_reg[11]_2\(6) => cordic_pipe_processor_n_53,
      \value_out_reg[11]_2\(5) => cordic_pipe_processor_n_54,
      \value_out_reg[11]_2\(4) => cordic_pipe_processor_n_55,
      \value_out_reg[11]_2\(3) => cordic_pipe_processor_n_56,
      \value_out_reg[11]_2\(2) => cordic_pipe_processor_n_57,
      \value_out_reg[11]_2\(1) => cordic_pipe_processor_n_58,
      \value_out_reg[11]_2\(0) => cordic_pipe_processor_n_59,
      \value_out_reg[11]_20\(11) => cordic_pipe_processor_n_264,
      \value_out_reg[11]_20\(10) => cordic_pipe_processor_n_265,
      \value_out_reg[11]_20\(9) => cordic_pipe_processor_n_266,
      \value_out_reg[11]_20\(8) => cordic_pipe_processor_n_267,
      \value_out_reg[11]_20\(7) => cordic_pipe_processor_n_268,
      \value_out_reg[11]_20\(6) => cordic_pipe_processor_n_269,
      \value_out_reg[11]_20\(5) => cordic_pipe_processor_n_270,
      \value_out_reg[11]_20\(4) => cordic_pipe_processor_n_271,
      \value_out_reg[11]_20\(3) => cordic_pipe_processor_n_272,
      \value_out_reg[11]_20\(2) => cordic_pipe_processor_n_273,
      \value_out_reg[11]_20\(1) => cordic_pipe_processor_n_274,
      \value_out_reg[11]_20\(0) => cordic_pipe_processor_n_275,
      \value_out_reg[11]_21\(11) => cordic_pipe_processor_n_276,
      \value_out_reg[11]_21\(10) => cordic_pipe_processor_n_277,
      \value_out_reg[11]_21\(9) => cordic_pipe_processor_n_278,
      \value_out_reg[11]_21\(8) => cordic_pipe_processor_n_279,
      \value_out_reg[11]_21\(7) => cordic_pipe_processor_n_280,
      \value_out_reg[11]_21\(6) => cordic_pipe_processor_n_281,
      \value_out_reg[11]_21\(5) => cordic_pipe_processor_n_282,
      \value_out_reg[11]_21\(4) => cordic_pipe_processor_n_283,
      \value_out_reg[11]_21\(3) => cordic_pipe_processor_n_284,
      \value_out_reg[11]_21\(2) => cordic_pipe_processor_n_285,
      \value_out_reg[11]_21\(1) => cordic_pipe_processor_n_286,
      \value_out_reg[11]_21\(0) => cordic_pipe_processor_n_287,
      \value_out_reg[11]_22\(11) => cordic_pipe_processor_n_288,
      \value_out_reg[11]_22\(10) => cordic_pipe_processor_n_289,
      \value_out_reg[11]_22\(9) => cordic_pipe_processor_n_290,
      \value_out_reg[11]_22\(8) => cordic_pipe_processor_n_291,
      \value_out_reg[11]_22\(7) => cordic_pipe_processor_n_292,
      \value_out_reg[11]_22\(6) => cordic_pipe_processor_n_293,
      \value_out_reg[11]_22\(5) => cordic_pipe_processor_n_294,
      \value_out_reg[11]_22\(4) => cordic_pipe_processor_n_295,
      \value_out_reg[11]_22\(3) => cordic_pipe_processor_n_296,
      \value_out_reg[11]_22\(2) => cordic_pipe_processor_n_297,
      \value_out_reg[11]_22\(1) => cordic_pipe_processor_n_298,
      \value_out_reg[11]_22\(0) => cordic_pipe_processor_n_299,
      \value_out_reg[11]_23\(11) => cordic_pipe_processor_n_300,
      \value_out_reg[11]_23\(10) => cordic_pipe_processor_n_301,
      \value_out_reg[11]_23\(9) => cordic_pipe_processor_n_302,
      \value_out_reg[11]_23\(8) => cordic_pipe_processor_n_303,
      \value_out_reg[11]_23\(7) => cordic_pipe_processor_n_304,
      \value_out_reg[11]_23\(6) => cordic_pipe_processor_n_305,
      \value_out_reg[11]_23\(5) => cordic_pipe_processor_n_306,
      \value_out_reg[11]_23\(4) => cordic_pipe_processor_n_307,
      \value_out_reg[11]_23\(3) => cordic_pipe_processor_n_308,
      \value_out_reg[11]_23\(2) => cordic_pipe_processor_n_309,
      \value_out_reg[11]_23\(1) => cordic_pipe_processor_n_310,
      \value_out_reg[11]_23\(0) => cordic_pipe_processor_n_311,
      \value_out_reg[11]_24\(11) => cordic_pipe_processor_n_312,
      \value_out_reg[11]_24\(10) => cordic_pipe_processor_n_313,
      \value_out_reg[11]_24\(9) => cordic_pipe_processor_n_314,
      \value_out_reg[11]_24\(8) => cordic_pipe_processor_n_315,
      \value_out_reg[11]_24\(7) => cordic_pipe_processor_n_316,
      \value_out_reg[11]_24\(6) => cordic_pipe_processor_n_317,
      \value_out_reg[11]_24\(5) => cordic_pipe_processor_n_318,
      \value_out_reg[11]_24\(4) => cordic_pipe_processor_n_319,
      \value_out_reg[11]_24\(3) => cordic_pipe_processor_n_320,
      \value_out_reg[11]_24\(2) => cordic_pipe_processor_n_321,
      \value_out_reg[11]_24\(1) => cordic_pipe_processor_n_322,
      \value_out_reg[11]_24\(0) => cordic_pipe_processor_n_323,
      \value_out_reg[11]_25\(11) => cordic_pipe_processor_n_324,
      \value_out_reg[11]_25\(10) => cordic_pipe_processor_n_325,
      \value_out_reg[11]_25\(9) => cordic_pipe_processor_n_326,
      \value_out_reg[11]_25\(8) => cordic_pipe_processor_n_327,
      \value_out_reg[11]_25\(7) => cordic_pipe_processor_n_328,
      \value_out_reg[11]_25\(6) => cordic_pipe_processor_n_329,
      \value_out_reg[11]_25\(5) => cordic_pipe_processor_n_330,
      \value_out_reg[11]_25\(4) => cordic_pipe_processor_n_331,
      \value_out_reg[11]_25\(3) => cordic_pipe_processor_n_332,
      \value_out_reg[11]_25\(2) => cordic_pipe_processor_n_333,
      \value_out_reg[11]_25\(1) => cordic_pipe_processor_n_334,
      \value_out_reg[11]_25\(0) => cordic_pipe_processor_n_335,
      \value_out_reg[11]_3\(11) => cordic_pipe_processor_n_60,
      \value_out_reg[11]_3\(10) => cordic_pipe_processor_n_61,
      \value_out_reg[11]_3\(9) => cordic_pipe_processor_n_62,
      \value_out_reg[11]_3\(8) => cordic_pipe_processor_n_63,
      \value_out_reg[11]_3\(7) => cordic_pipe_processor_n_64,
      \value_out_reg[11]_3\(6) => cordic_pipe_processor_n_65,
      \value_out_reg[11]_3\(5) => cordic_pipe_processor_n_66,
      \value_out_reg[11]_3\(4) => cordic_pipe_processor_n_67,
      \value_out_reg[11]_3\(3) => cordic_pipe_processor_n_68,
      \value_out_reg[11]_3\(2) => cordic_pipe_processor_n_69,
      \value_out_reg[11]_3\(1) => cordic_pipe_processor_n_70,
      \value_out_reg[11]_3\(0) => cordic_pipe_processor_n_71,
      \value_out_reg[11]_4\(11) => cordic_pipe_processor_n_72,
      \value_out_reg[11]_4\(10) => cordic_pipe_processor_n_73,
      \value_out_reg[11]_4\(9) => cordic_pipe_processor_n_74,
      \value_out_reg[11]_4\(8) => cordic_pipe_processor_n_75,
      \value_out_reg[11]_4\(7) => cordic_pipe_processor_n_76,
      \value_out_reg[11]_4\(6) => cordic_pipe_processor_n_77,
      \value_out_reg[11]_4\(5) => cordic_pipe_processor_n_78,
      \value_out_reg[11]_4\(4) => cordic_pipe_processor_n_79,
      \value_out_reg[11]_4\(3) => cordic_pipe_processor_n_80,
      \value_out_reg[11]_4\(2) => cordic_pipe_processor_n_81,
      \value_out_reg[11]_4\(1) => cordic_pipe_processor_n_82,
      \value_out_reg[11]_4\(0) => cordic_pipe_processor_n_83,
      \value_out_reg[11]_5\(11) => cordic_pipe_processor_n_84,
      \value_out_reg[11]_5\(10) => cordic_pipe_processor_n_85,
      \value_out_reg[11]_5\(9) => cordic_pipe_processor_n_86,
      \value_out_reg[11]_5\(8) => cordic_pipe_processor_n_87,
      \value_out_reg[11]_5\(7) => cordic_pipe_processor_n_88,
      \value_out_reg[11]_5\(6) => cordic_pipe_processor_n_89,
      \value_out_reg[11]_5\(5) => cordic_pipe_processor_n_90,
      \value_out_reg[11]_5\(4) => cordic_pipe_processor_n_91,
      \value_out_reg[11]_5\(3) => cordic_pipe_processor_n_92,
      \value_out_reg[11]_5\(2) => cordic_pipe_processor_n_93,
      \value_out_reg[11]_5\(1) => cordic_pipe_processor_n_94,
      \value_out_reg[11]_5\(0) => cordic_pipe_processor_n_95,
      \value_out_reg[11]_6\(11) => cordic_pipe_processor_n_96,
      \value_out_reg[11]_6\(10) => cordic_pipe_processor_n_97,
      \value_out_reg[11]_6\(9) => cordic_pipe_processor_n_98,
      \value_out_reg[11]_6\(8) => cordic_pipe_processor_n_99,
      \value_out_reg[11]_6\(7) => cordic_pipe_processor_n_100,
      \value_out_reg[11]_6\(6) => cordic_pipe_processor_n_101,
      \value_out_reg[11]_6\(5) => cordic_pipe_processor_n_102,
      \value_out_reg[11]_6\(4) => cordic_pipe_processor_n_103,
      \value_out_reg[11]_6\(3) => cordic_pipe_processor_n_104,
      \value_out_reg[11]_6\(2) => cordic_pipe_processor_n_105,
      \value_out_reg[11]_6\(1) => cordic_pipe_processor_n_106,
      \value_out_reg[11]_6\(0) => cordic_pipe_processor_n_107,
      \value_out_reg[11]_7\(11) => cordic_pipe_processor_n_108,
      \value_out_reg[11]_7\(10) => cordic_pipe_processor_n_109,
      \value_out_reg[11]_7\(9) => cordic_pipe_processor_n_110,
      \value_out_reg[11]_7\(8) => cordic_pipe_processor_n_111,
      \value_out_reg[11]_7\(7) => cordic_pipe_processor_n_112,
      \value_out_reg[11]_7\(6) => cordic_pipe_processor_n_113,
      \value_out_reg[11]_7\(5) => cordic_pipe_processor_n_114,
      \value_out_reg[11]_7\(4) => cordic_pipe_processor_n_115,
      \value_out_reg[11]_7\(3) => cordic_pipe_processor_n_116,
      \value_out_reg[11]_7\(2) => cordic_pipe_processor_n_117,
      \value_out_reg[11]_7\(1) => cordic_pipe_processor_n_118,
      \value_out_reg[11]_7\(0) => cordic_pipe_processor_n_119,
      \value_out_reg[11]_8\(11) => cordic_pipe_processor_n_120,
      \value_out_reg[11]_8\(10) => cordic_pipe_processor_n_121,
      \value_out_reg[11]_8\(9) => cordic_pipe_processor_n_122,
      \value_out_reg[11]_8\(8) => cordic_pipe_processor_n_123,
      \value_out_reg[11]_8\(7) => cordic_pipe_processor_n_124,
      \value_out_reg[11]_8\(6) => cordic_pipe_processor_n_125,
      \value_out_reg[11]_8\(5) => cordic_pipe_processor_n_126,
      \value_out_reg[11]_8\(4) => cordic_pipe_processor_n_127,
      \value_out_reg[11]_8\(3) => cordic_pipe_processor_n_128,
      \value_out_reg[11]_8\(2) => cordic_pipe_processor_n_129,
      \value_out_reg[11]_8\(1) => cordic_pipe_processor_n_130,
      \value_out_reg[11]_8\(0) => cordic_pipe_processor_n_131,
      \value_out_reg[11]_9\(11) => cordic_pipe_processor_n_132,
      \value_out_reg[11]_9\(10) => cordic_pipe_processor_n_133,
      \value_out_reg[11]_9\(9) => cordic_pipe_processor_n_134,
      \value_out_reg[11]_9\(8) => cordic_pipe_processor_n_135,
      \value_out_reg[11]_9\(7) => cordic_pipe_processor_n_136,
      \value_out_reg[11]_9\(6) => cordic_pipe_processor_n_137,
      \value_out_reg[11]_9\(5) => cordic_pipe_processor_n_138,
      \value_out_reg[11]_9\(4) => cordic_pipe_processor_n_139,
      \value_out_reg[11]_9\(3) => cordic_pipe_processor_n_140,
      \value_out_reg[11]_9\(2) => cordic_pipe_processor_n_141,
      \value_out_reg[11]_9\(1) => cordic_pipe_processor_n_142,
      \value_out_reg[11]_9\(0) => cordic_pipe_processor_n_143
    );
valid_out_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3AAA"
    )
        port map (
      I0 => \^d\(0),
      I1 => validity_counter0,
      I2 => Q(0),
      I3 => s00_axi_aresetn,
      O => valid_out_i_1_n_0
    );
valid_out_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => validity_counter_reg(0),
      I1 => validity_counter_reg(1),
      I2 => validity_counter_reg(4),
      I3 => validity_counter_reg(3),
      I4 => validity_counter_reg(2),
      O => validity_counter0
    );
valid_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => valid_out_i_1_n_0,
      Q => \^d\(0),
      R => '0'
    );
\validity_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => validity_counter_reg(0),
      O => p_0_in(0)
    );
\validity_counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => validity_counter_reg(0),
      I1 => validity_counter_reg(1),
      O => p_0_in(1)
    );
\validity_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => validity_counter_reg(0),
      I1 => validity_counter_reg(1),
      I2 => validity_counter_reg(2),
      O => p_0_in(2)
    );
\validity_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => validity_counter_reg(1),
      I1 => validity_counter_reg(0),
      I2 => validity_counter_reg(2),
      I3 => validity_counter_reg(3),
      O => p_0_in(3)
    );
\validity_counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA8AAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => validity_counter_reg(2),
      I2 => validity_counter_reg(3),
      I3 => validity_counter_reg(4),
      I4 => validity_counter_reg(1),
      I5 => validity_counter_reg(0),
      O => validity_counter
    );
\validity_counter[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => validity_counter_reg(2),
      I1 => validity_counter_reg(0),
      I2 => validity_counter_reg(1),
      I3 => validity_counter_reg(3),
      I4 => validity_counter_reg(4),
      O => p_0_in(4)
    );
\validity_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => validity_counter,
      D => p_0_in(0),
      Q => validity_counter_reg(0),
      R => SR(0)
    );
\validity_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => validity_counter,
      D => p_0_in(1),
      Q => validity_counter_reg(1),
      R => SR(0)
    );
\validity_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => validity_counter,
      D => p_0_in(2),
      Q => validity_counter_reg(2),
      R => SR(0)
    );
\validity_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => validity_counter,
      D => p_0_in(3),
      Q => validity_counter_reg(3),
      R => SR(0)
    );
\validity_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => validity_counter,
      D => p_0_in(4),
      Q => validity_counter_reg(4),
      R => SR(0)
    );
x_multipliyer: entity work.elipse_accelerated_elipse_coprocessor_0_0_multiplier_rtl
     port map (
      D(11 downto 0) => p_0_in_1(23 downto 12),
      Q(0) => Q(0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \shifts_reg[0][11]_0\(11) => x_multipliyer_n_120,
      \shifts_reg[0][11]_0\(10) => x_multipliyer_n_121,
      \shifts_reg[0][11]_0\(9) => x_multipliyer_n_122,
      \shifts_reg[0][11]_0\(8) => x_multipliyer_n_123,
      \shifts_reg[0][11]_0\(7) => x_multipliyer_n_124,
      \shifts_reg[0][11]_0\(6) => x_multipliyer_n_125,
      \shifts_reg[0][11]_0\(5) => x_multipliyer_n_126,
      \shifts_reg[0][11]_0\(4) => x_multipliyer_n_127,
      \shifts_reg[0][11]_0\(3) => x_multipliyer_n_128,
      \shifts_reg[0][11]_0\(2) => x_multipliyer_n_129,
      \shifts_reg[0][11]_0\(1) => x_multipliyer_n_130,
      \shifts_reg[0][11]_0\(0) => x_multipliyer_n_131,
      \shifts_reg[0][11]_1\(11) => cordic_pipe_processor_n_72,
      \shifts_reg[0][11]_1\(10) => cordic_pipe_processor_n_73,
      \shifts_reg[0][11]_1\(9) => cordic_pipe_processor_n_74,
      \shifts_reg[0][11]_1\(8) => cordic_pipe_processor_n_75,
      \shifts_reg[0][11]_1\(7) => cordic_pipe_processor_n_76,
      \shifts_reg[0][11]_1\(6) => cordic_pipe_processor_n_77,
      \shifts_reg[0][11]_1\(5) => cordic_pipe_processor_n_78,
      \shifts_reg[0][11]_1\(4) => cordic_pipe_processor_n_79,
      \shifts_reg[0][11]_1\(3) => cordic_pipe_processor_n_80,
      \shifts_reg[0][11]_1\(2) => cordic_pipe_processor_n_81,
      \shifts_reg[0][11]_1\(1) => cordic_pipe_processor_n_82,
      \shifts_reg[0][11]_1\(0) => cordic_pipe_processor_n_83,
      \shifts_reg[10][21]_0\(11) => x_multipliyer_n_108,
      \shifts_reg[10][21]_0\(10) => x_multipliyer_n_109,
      \shifts_reg[10][21]_0\(9) => x_multipliyer_n_110,
      \shifts_reg[10][21]_0\(8) => x_multipliyer_n_111,
      \shifts_reg[10][21]_0\(7) => x_multipliyer_n_112,
      \shifts_reg[10][21]_0\(6) => x_multipliyer_n_113,
      \shifts_reg[10][21]_0\(5) => x_multipliyer_n_114,
      \shifts_reg[10][21]_0\(4) => x_multipliyer_n_115,
      \shifts_reg[10][21]_0\(3) => x_multipliyer_n_116,
      \shifts_reg[10][21]_0\(2) => x_multipliyer_n_117,
      \shifts_reg[10][21]_0\(1) => x_multipliyer_n_118,
      \shifts_reg[10][21]_0\(0) => x_multipliyer_n_119,
      \shifts_reg[10][21]_1\(11) => cordic_pipe_processor_n_48,
      \shifts_reg[10][21]_1\(10) => cordic_pipe_processor_n_49,
      \shifts_reg[10][21]_1\(9) => cordic_pipe_processor_n_50,
      \shifts_reg[10][21]_1\(8) => cordic_pipe_processor_n_51,
      \shifts_reg[10][21]_1\(7) => cordic_pipe_processor_n_52,
      \shifts_reg[10][21]_1\(6) => cordic_pipe_processor_n_53,
      \shifts_reg[10][21]_1\(5) => cordic_pipe_processor_n_54,
      \shifts_reg[10][21]_1\(4) => cordic_pipe_processor_n_55,
      \shifts_reg[10][21]_1\(3) => cordic_pipe_processor_n_56,
      \shifts_reg[10][21]_1\(2) => cordic_pipe_processor_n_57,
      \shifts_reg[10][21]_1\(1) => cordic_pipe_processor_n_58,
      \shifts_reg[10][21]_1\(0) => cordic_pipe_processor_n_59,
      \shifts_reg[11][22]_0\(11) => x_multipliyer_n_48,
      \shifts_reg[11][22]_0\(10) => x_multipliyer_n_49,
      \shifts_reg[11][22]_0\(9) => x_multipliyer_n_50,
      \shifts_reg[11][22]_0\(8) => x_multipliyer_n_51,
      \shifts_reg[11][22]_0\(7) => x_multipliyer_n_52,
      \shifts_reg[11][22]_0\(6) => x_multipliyer_n_53,
      \shifts_reg[11][22]_0\(5) => x_multipliyer_n_54,
      \shifts_reg[11][22]_0\(4) => x_multipliyer_n_55,
      \shifts_reg[11][22]_0\(3) => x_multipliyer_n_56,
      \shifts_reg[11][22]_0\(2) => x_multipliyer_n_57,
      \shifts_reg[11][22]_0\(1) => x_multipliyer_n_58,
      \shifts_reg[11][22]_0\(0) => x_multipliyer_n_59,
      \shifts_reg[11][22]_1\(11) => cordic_pipe_processor_n_60,
      \shifts_reg[11][22]_1\(10) => cordic_pipe_processor_n_61,
      \shifts_reg[11][22]_1\(9) => cordic_pipe_processor_n_62,
      \shifts_reg[11][22]_1\(8) => cordic_pipe_processor_n_63,
      \shifts_reg[11][22]_1\(7) => cordic_pipe_processor_n_64,
      \shifts_reg[11][22]_1\(6) => cordic_pipe_processor_n_65,
      \shifts_reg[11][22]_1\(5) => cordic_pipe_processor_n_66,
      \shifts_reg[11][22]_1\(4) => cordic_pipe_processor_n_67,
      \shifts_reg[11][22]_1\(3) => cordic_pipe_processor_n_68,
      \shifts_reg[11][22]_1\(2) => cordic_pipe_processor_n_69,
      \shifts_reg[11][22]_1\(1) => cordic_pipe_processor_n_70,
      \shifts_reg[11][22]_1\(0) => cordic_pipe_processor_n_71,
      \shifts_reg[12][23]_0\(11) => x_multipliyer_n_84,
      \shifts_reg[12][23]_0\(10) => x_multipliyer_n_85,
      \shifts_reg[12][23]_0\(9) => x_multipliyer_n_86,
      \shifts_reg[12][23]_0\(8) => x_multipliyer_n_87,
      \shifts_reg[12][23]_0\(7) => x_multipliyer_n_88,
      \shifts_reg[12][23]_0\(6) => x_multipliyer_n_89,
      \shifts_reg[12][23]_0\(5) => x_multipliyer_n_90,
      \shifts_reg[12][23]_0\(4) => x_multipliyer_n_91,
      \shifts_reg[12][23]_0\(3) => x_multipliyer_n_92,
      \shifts_reg[12][23]_0\(2) => x_multipliyer_n_93,
      \shifts_reg[12][23]_0\(1) => x_multipliyer_n_94,
      \shifts_reg[12][23]_0\(0) => x_multipliyer_n_95,
      \shifts_reg[13][13]_0\(2 downto 0) => \shifts_reg[13][13]\(13 downto 11),
      \shifts_reg[13][24]_0\(11) => x_multipliyer_n_72,
      \shifts_reg[13][24]_0\(10) => x_multipliyer_n_73,
      \shifts_reg[13][24]_0\(9) => x_multipliyer_n_74,
      \shifts_reg[13][24]_0\(8) => x_multipliyer_n_75,
      \shifts_reg[13][24]_0\(7) => x_multipliyer_n_76,
      \shifts_reg[13][24]_0\(6) => x_multipliyer_n_77,
      \shifts_reg[13][24]_0\(5) => x_multipliyer_n_78,
      \shifts_reg[13][24]_0\(4) => x_multipliyer_n_79,
      \shifts_reg[13][24]_0\(3) => x_multipliyer_n_80,
      \shifts_reg[13][24]_0\(2) => x_multipliyer_n_81,
      \shifts_reg[13][24]_0\(1) => x_multipliyer_n_82,
      \shifts_reg[13][24]_0\(0) => x_multipliyer_n_83,
      \shifts_reg[13][24]_1\(11) => cordic_pipe_processor_n_12,
      \shifts_reg[13][24]_1\(10) => cordic_pipe_processor_n_13,
      \shifts_reg[13][24]_1\(9) => cordic_pipe_processor_n_14,
      \shifts_reg[13][24]_1\(8) => cordic_pipe_processor_n_15,
      \shifts_reg[13][24]_1\(7) => cordic_pipe_processor_n_16,
      \shifts_reg[13][24]_1\(6) => cordic_pipe_processor_n_17,
      \shifts_reg[13][24]_1\(5) => cordic_pipe_processor_n_18,
      \shifts_reg[13][24]_1\(4) => cordic_pipe_processor_n_19,
      \shifts_reg[13][24]_1\(3) => cordic_pipe_processor_n_20,
      \shifts_reg[13][24]_1\(2) => cordic_pipe_processor_n_21,
      \shifts_reg[13][24]_1\(1) => cordic_pipe_processor_n_22,
      \shifts_reg[13][24]_1\(0) => cordic_pipe_processor_n_23,
      \shifts_reg[1][12]_0\(11) => x_multipliyer_n_36,
      \shifts_reg[1][12]_0\(10) => x_multipliyer_n_37,
      \shifts_reg[1][12]_0\(9) => x_multipliyer_n_38,
      \shifts_reg[1][12]_0\(8) => x_multipliyer_n_39,
      \shifts_reg[1][12]_0\(7) => x_multipliyer_n_40,
      \shifts_reg[1][12]_0\(6) => x_multipliyer_n_41,
      \shifts_reg[1][12]_0\(5) => x_multipliyer_n_42,
      \shifts_reg[1][12]_0\(4) => x_multipliyer_n_43,
      \shifts_reg[1][12]_0\(3) => x_multipliyer_n_44,
      \shifts_reg[1][12]_0\(2) => x_multipliyer_n_45,
      \shifts_reg[1][12]_0\(1) => x_multipliyer_n_46,
      \shifts_reg[1][12]_0\(0) => x_multipliyer_n_47,
      \shifts_reg[1][12]_1\(11) => cordic_pipe_processor_n_84,
      \shifts_reg[1][12]_1\(10) => cordic_pipe_processor_n_85,
      \shifts_reg[1][12]_1\(9) => cordic_pipe_processor_n_86,
      \shifts_reg[1][12]_1\(8) => cordic_pipe_processor_n_87,
      \shifts_reg[1][12]_1\(7) => cordic_pipe_processor_n_88,
      \shifts_reg[1][12]_1\(6) => cordic_pipe_processor_n_89,
      \shifts_reg[1][12]_1\(5) => cordic_pipe_processor_n_90,
      \shifts_reg[1][12]_1\(4) => cordic_pipe_processor_n_91,
      \shifts_reg[1][12]_1\(3) => cordic_pipe_processor_n_92,
      \shifts_reg[1][12]_1\(2) => cordic_pipe_processor_n_93,
      \shifts_reg[1][12]_1\(1) => cordic_pipe_processor_n_94,
      \shifts_reg[1][12]_1\(0) => cordic_pipe_processor_n_95,
      \shifts_reg[2][13]_0\(11) => x_multipliyer_n_132,
      \shifts_reg[2][13]_0\(10) => x_multipliyer_n_133,
      \shifts_reg[2][13]_0\(9) => x_multipliyer_n_134,
      \shifts_reg[2][13]_0\(8) => x_multipliyer_n_135,
      \shifts_reg[2][13]_0\(7) => x_multipliyer_n_136,
      \shifts_reg[2][13]_0\(6) => x_multipliyer_n_137,
      \shifts_reg[2][13]_0\(5) => x_multipliyer_n_138,
      \shifts_reg[2][13]_0\(4) => x_multipliyer_n_139,
      \shifts_reg[2][13]_0\(3) => x_multipliyer_n_140,
      \shifts_reg[2][13]_0\(2) => x_multipliyer_n_141,
      \shifts_reg[2][13]_0\(1) => x_multipliyer_n_142,
      \shifts_reg[2][13]_0\(0) => x_multipliyer_n_143,
      \shifts_reg[2][13]_1\(11) => cordic_pipe_processor_n_96,
      \shifts_reg[2][13]_1\(10) => cordic_pipe_processor_n_97,
      \shifts_reg[2][13]_1\(9) => cordic_pipe_processor_n_98,
      \shifts_reg[2][13]_1\(8) => cordic_pipe_processor_n_99,
      \shifts_reg[2][13]_1\(7) => cordic_pipe_processor_n_100,
      \shifts_reg[2][13]_1\(6) => cordic_pipe_processor_n_101,
      \shifts_reg[2][13]_1\(5) => cordic_pipe_processor_n_102,
      \shifts_reg[2][13]_1\(4) => cordic_pipe_processor_n_103,
      \shifts_reg[2][13]_1\(3) => cordic_pipe_processor_n_104,
      \shifts_reg[2][13]_1\(2) => cordic_pipe_processor_n_105,
      \shifts_reg[2][13]_1\(1) => cordic_pipe_processor_n_106,
      \shifts_reg[2][13]_1\(0) => cordic_pipe_processor_n_107,
      \shifts_reg[3][14]_0\(11) => x_multipliyer_n_24,
      \shifts_reg[3][14]_0\(10) => x_multipliyer_n_25,
      \shifts_reg[3][14]_0\(9) => x_multipliyer_n_26,
      \shifts_reg[3][14]_0\(8) => x_multipliyer_n_27,
      \shifts_reg[3][14]_0\(7) => x_multipliyer_n_28,
      \shifts_reg[3][14]_0\(6) => x_multipliyer_n_29,
      \shifts_reg[3][14]_0\(5) => x_multipliyer_n_30,
      \shifts_reg[3][14]_0\(4) => x_multipliyer_n_31,
      \shifts_reg[3][14]_0\(3) => x_multipliyer_n_32,
      \shifts_reg[3][14]_0\(2) => x_multipliyer_n_33,
      \shifts_reg[3][14]_0\(1) => x_multipliyer_n_34,
      \shifts_reg[3][14]_0\(0) => x_multipliyer_n_35,
      \shifts_reg[3][14]_1\(11) => cordic_pipe_processor_n_108,
      \shifts_reg[3][14]_1\(10) => cordic_pipe_processor_n_109,
      \shifts_reg[3][14]_1\(9) => cordic_pipe_processor_n_110,
      \shifts_reg[3][14]_1\(8) => cordic_pipe_processor_n_111,
      \shifts_reg[3][14]_1\(7) => cordic_pipe_processor_n_112,
      \shifts_reg[3][14]_1\(6) => cordic_pipe_processor_n_113,
      \shifts_reg[3][14]_1\(5) => cordic_pipe_processor_n_114,
      \shifts_reg[3][14]_1\(4) => cordic_pipe_processor_n_115,
      \shifts_reg[3][14]_1\(3) => cordic_pipe_processor_n_116,
      \shifts_reg[3][14]_1\(2) => cordic_pipe_processor_n_117,
      \shifts_reg[3][14]_1\(1) => cordic_pipe_processor_n_118,
      \shifts_reg[3][14]_1\(0) => cordic_pipe_processor_n_119,
      \shifts_reg[4][15]_0\(11) => x_multipliyer_n_144,
      \shifts_reg[4][15]_0\(10) => x_multipliyer_n_145,
      \shifts_reg[4][15]_0\(9) => x_multipliyer_n_146,
      \shifts_reg[4][15]_0\(8) => x_multipliyer_n_147,
      \shifts_reg[4][15]_0\(7) => x_multipliyer_n_148,
      \shifts_reg[4][15]_0\(6) => x_multipliyer_n_149,
      \shifts_reg[4][15]_0\(5) => x_multipliyer_n_150,
      \shifts_reg[4][15]_0\(4) => x_multipliyer_n_151,
      \shifts_reg[4][15]_0\(3) => x_multipliyer_n_152,
      \shifts_reg[4][15]_0\(2) => x_multipliyer_n_153,
      \shifts_reg[4][15]_0\(1) => x_multipliyer_n_154,
      \shifts_reg[4][15]_0\(0) => x_multipliyer_n_155,
      \shifts_reg[4][15]_1\(11) => cordic_pipe_processor_n_120,
      \shifts_reg[4][15]_1\(10) => cordic_pipe_processor_n_121,
      \shifts_reg[4][15]_1\(9) => cordic_pipe_processor_n_122,
      \shifts_reg[4][15]_1\(8) => cordic_pipe_processor_n_123,
      \shifts_reg[4][15]_1\(7) => cordic_pipe_processor_n_124,
      \shifts_reg[4][15]_1\(6) => cordic_pipe_processor_n_125,
      \shifts_reg[4][15]_1\(5) => cordic_pipe_processor_n_126,
      \shifts_reg[4][15]_1\(4) => cordic_pipe_processor_n_127,
      \shifts_reg[4][15]_1\(3) => cordic_pipe_processor_n_128,
      \shifts_reg[4][15]_1\(2) => cordic_pipe_processor_n_129,
      \shifts_reg[4][15]_1\(1) => cordic_pipe_processor_n_130,
      \shifts_reg[4][15]_1\(0) => cordic_pipe_processor_n_131,
      \shifts_reg[5][16]_0\(11) => x_multipliyer_n_12,
      \shifts_reg[5][16]_0\(10) => x_multipliyer_n_13,
      \shifts_reg[5][16]_0\(9) => x_multipliyer_n_14,
      \shifts_reg[5][16]_0\(8) => x_multipliyer_n_15,
      \shifts_reg[5][16]_0\(7) => x_multipliyer_n_16,
      \shifts_reg[5][16]_0\(6) => x_multipliyer_n_17,
      \shifts_reg[5][16]_0\(5) => x_multipliyer_n_18,
      \shifts_reg[5][16]_0\(4) => x_multipliyer_n_19,
      \shifts_reg[5][16]_0\(3) => x_multipliyer_n_20,
      \shifts_reg[5][16]_0\(2) => x_multipliyer_n_21,
      \shifts_reg[5][16]_0\(1) => x_multipliyer_n_22,
      \shifts_reg[5][16]_0\(0) => x_multipliyer_n_23,
      \shifts_reg[5][16]_1\(11) => cordic_pipe_processor_n_132,
      \shifts_reg[5][16]_1\(10) => cordic_pipe_processor_n_133,
      \shifts_reg[5][16]_1\(9) => cordic_pipe_processor_n_134,
      \shifts_reg[5][16]_1\(8) => cordic_pipe_processor_n_135,
      \shifts_reg[5][16]_1\(7) => cordic_pipe_processor_n_136,
      \shifts_reg[5][16]_1\(6) => cordic_pipe_processor_n_137,
      \shifts_reg[5][16]_1\(5) => cordic_pipe_processor_n_138,
      \shifts_reg[5][16]_1\(4) => cordic_pipe_processor_n_139,
      \shifts_reg[5][16]_1\(3) => cordic_pipe_processor_n_140,
      \shifts_reg[5][16]_1\(2) => cordic_pipe_processor_n_141,
      \shifts_reg[5][16]_1\(1) => cordic_pipe_processor_n_142,
      \shifts_reg[5][16]_1\(0) => cordic_pipe_processor_n_143,
      \shifts_reg[6][17]_0\(11) => x_multipliyer_n_156,
      \shifts_reg[6][17]_0\(10) => x_multipliyer_n_157,
      \shifts_reg[6][17]_0\(9) => x_multipliyer_n_158,
      \shifts_reg[6][17]_0\(8) => x_multipliyer_n_159,
      \shifts_reg[6][17]_0\(7) => x_multipliyer_n_160,
      \shifts_reg[6][17]_0\(6) => x_multipliyer_n_161,
      \shifts_reg[6][17]_0\(5) => x_multipliyer_n_162,
      \shifts_reg[6][17]_0\(4) => x_multipliyer_n_163,
      \shifts_reg[6][17]_0\(3) => x_multipliyer_n_164,
      \shifts_reg[6][17]_0\(2) => x_multipliyer_n_165,
      \shifts_reg[6][17]_0\(1) => x_multipliyer_n_166,
      \shifts_reg[6][17]_0\(0) => x_multipliyer_n_167,
      \shifts_reg[6][17]_1\(11) => cordic_pipe_processor_n_144,
      \shifts_reg[6][17]_1\(10) => cordic_pipe_processor_n_145,
      \shifts_reg[6][17]_1\(9) => cordic_pipe_processor_n_146,
      \shifts_reg[6][17]_1\(8) => cordic_pipe_processor_n_147,
      \shifts_reg[6][17]_1\(7) => cordic_pipe_processor_n_148,
      \shifts_reg[6][17]_1\(6) => cordic_pipe_processor_n_149,
      \shifts_reg[6][17]_1\(5) => cordic_pipe_processor_n_150,
      \shifts_reg[6][17]_1\(4) => cordic_pipe_processor_n_151,
      \shifts_reg[6][17]_1\(3) => cordic_pipe_processor_n_152,
      \shifts_reg[6][17]_1\(2) => cordic_pipe_processor_n_153,
      \shifts_reg[6][17]_1\(1) => cordic_pipe_processor_n_154,
      \shifts_reg[6][17]_1\(0) => cordic_pipe_processor_n_155,
      \shifts_reg[7][18]_0\(11) => x_multipliyer_n_0,
      \shifts_reg[7][18]_0\(10) => x_multipliyer_n_1,
      \shifts_reg[7][18]_0\(9) => x_multipliyer_n_2,
      \shifts_reg[7][18]_0\(8) => x_multipliyer_n_3,
      \shifts_reg[7][18]_0\(7) => x_multipliyer_n_4,
      \shifts_reg[7][18]_0\(6) => x_multipliyer_n_5,
      \shifts_reg[7][18]_0\(5) => x_multipliyer_n_6,
      \shifts_reg[7][18]_0\(4) => x_multipliyer_n_7,
      \shifts_reg[7][18]_0\(3) => x_multipliyer_n_8,
      \shifts_reg[7][18]_0\(2) => x_multipliyer_n_9,
      \shifts_reg[7][18]_0\(1) => x_multipliyer_n_10,
      \shifts_reg[7][18]_0\(0) => x_multipliyer_n_11,
      \shifts_reg[7][18]_1\(11) => cordic_pipe_processor_n_156,
      \shifts_reg[7][18]_1\(10) => cordic_pipe_processor_n_157,
      \shifts_reg[7][18]_1\(9) => cordic_pipe_processor_n_158,
      \shifts_reg[7][18]_1\(8) => cordic_pipe_processor_n_159,
      \shifts_reg[7][18]_1\(7) => cordic_pipe_processor_n_160,
      \shifts_reg[7][18]_1\(6) => cordic_pipe_processor_n_161,
      \shifts_reg[7][18]_1\(5) => cordic_pipe_processor_n_162,
      \shifts_reg[7][18]_1\(4) => cordic_pipe_processor_n_163,
      \shifts_reg[7][18]_1\(3) => cordic_pipe_processor_n_164,
      \shifts_reg[7][18]_1\(2) => cordic_pipe_processor_n_165,
      \shifts_reg[7][18]_1\(1) => cordic_pipe_processor_n_166,
      \shifts_reg[7][18]_1\(0) => cordic_pipe_processor_n_167,
      \shifts_reg[8][19]_0\(11) => x_multipliyer_n_96,
      \shifts_reg[8][19]_0\(10) => x_multipliyer_n_97,
      \shifts_reg[8][19]_0\(9) => x_multipliyer_n_98,
      \shifts_reg[8][19]_0\(8) => x_multipliyer_n_99,
      \shifts_reg[8][19]_0\(7) => x_multipliyer_n_100,
      \shifts_reg[8][19]_0\(6) => x_multipliyer_n_101,
      \shifts_reg[8][19]_0\(5) => x_multipliyer_n_102,
      \shifts_reg[8][19]_0\(4) => x_multipliyer_n_103,
      \shifts_reg[8][19]_0\(3) => x_multipliyer_n_104,
      \shifts_reg[8][19]_0\(2) => x_multipliyer_n_105,
      \shifts_reg[8][19]_0\(1) => x_multipliyer_n_106,
      \shifts_reg[8][19]_0\(0) => x_multipliyer_n_107,
      \shifts_reg[8][19]_1\(11) => cordic_pipe_processor_n_24,
      \shifts_reg[8][19]_1\(10) => cordic_pipe_processor_n_25,
      \shifts_reg[8][19]_1\(9) => cordic_pipe_processor_n_26,
      \shifts_reg[8][19]_1\(8) => cordic_pipe_processor_n_27,
      \shifts_reg[8][19]_1\(7) => cordic_pipe_processor_n_28,
      \shifts_reg[8][19]_1\(6) => cordic_pipe_processor_n_29,
      \shifts_reg[8][19]_1\(5) => cordic_pipe_processor_n_30,
      \shifts_reg[8][19]_1\(4) => cordic_pipe_processor_n_31,
      \shifts_reg[8][19]_1\(3) => cordic_pipe_processor_n_32,
      \shifts_reg[8][19]_1\(2) => cordic_pipe_processor_n_33,
      \shifts_reg[8][19]_1\(1) => cordic_pipe_processor_n_34,
      \shifts_reg[8][19]_1\(0) => cordic_pipe_processor_n_35,
      \shifts_reg[9][20]_0\(11) => x_multipliyer_n_60,
      \shifts_reg[9][20]_0\(10) => x_multipliyer_n_61,
      \shifts_reg[9][20]_0\(9) => x_multipliyer_n_62,
      \shifts_reg[9][20]_0\(8) => x_multipliyer_n_63,
      \shifts_reg[9][20]_0\(7) => x_multipliyer_n_64,
      \shifts_reg[9][20]_0\(6) => x_multipliyer_n_65,
      \shifts_reg[9][20]_0\(5) => x_multipliyer_n_66,
      \shifts_reg[9][20]_0\(4) => x_multipliyer_n_67,
      \shifts_reg[9][20]_0\(3) => x_multipliyer_n_68,
      \shifts_reg[9][20]_0\(2) => x_multipliyer_n_69,
      \shifts_reg[9][20]_0\(1) => x_multipliyer_n_70,
      \shifts_reg[9][20]_0\(0) => x_multipliyer_n_71,
      \shifts_reg[9][20]_1\(11) => cordic_pipe_processor_n_36,
      \shifts_reg[9][20]_1\(10) => cordic_pipe_processor_n_37,
      \shifts_reg[9][20]_1\(9) => cordic_pipe_processor_n_38,
      \shifts_reg[9][20]_1\(8) => cordic_pipe_processor_n_39,
      \shifts_reg[9][20]_1\(7) => cordic_pipe_processor_n_40,
      \shifts_reg[9][20]_1\(6) => cordic_pipe_processor_n_41,
      \shifts_reg[9][20]_1\(5) => cordic_pipe_processor_n_42,
      \shifts_reg[9][20]_1\(4) => cordic_pipe_processor_n_43,
      \shifts_reg[9][20]_1\(3) => cordic_pipe_processor_n_44,
      \shifts_reg[9][20]_1\(2) => cordic_pipe_processor_n_45,
      \shifts_reg[9][20]_1\(1) => cordic_pipe_processor_n_46,
      \shifts_reg[9][20]_1\(0) => cordic_pipe_processor_n_47,
      x(17 downto 0) => x(17 downto 0)
    );
y_multipliyer: entity work.elipse_accelerated_elipse_coprocessor_0_0_multiplier_rtl_0
     port map (
      D(11 downto 0) => p_0_in_0(23 downto 12),
      Q(0) => Q(0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \shifts_reg[0][11]_0\(11) => y_multipliyer_n_120,
      \shifts_reg[0][11]_0\(10) => y_multipliyer_n_121,
      \shifts_reg[0][11]_0\(9) => y_multipliyer_n_122,
      \shifts_reg[0][11]_0\(8) => y_multipliyer_n_123,
      \shifts_reg[0][11]_0\(7) => y_multipliyer_n_124,
      \shifts_reg[0][11]_0\(6) => y_multipliyer_n_125,
      \shifts_reg[0][11]_0\(5) => y_multipliyer_n_126,
      \shifts_reg[0][11]_0\(4) => y_multipliyer_n_127,
      \shifts_reg[0][11]_0\(3) => y_multipliyer_n_128,
      \shifts_reg[0][11]_0\(2) => y_multipliyer_n_129,
      \shifts_reg[0][11]_0\(1) => y_multipliyer_n_130,
      \shifts_reg[0][11]_0\(0) => y_multipliyer_n_131,
      \shifts_reg[0][11]_1\(11) => cordic_pipe_processor_n_240,
      \shifts_reg[0][11]_1\(10) => cordic_pipe_processor_n_241,
      \shifts_reg[0][11]_1\(9) => cordic_pipe_processor_n_242,
      \shifts_reg[0][11]_1\(8) => cordic_pipe_processor_n_243,
      \shifts_reg[0][11]_1\(7) => cordic_pipe_processor_n_244,
      \shifts_reg[0][11]_1\(6) => cordic_pipe_processor_n_245,
      \shifts_reg[0][11]_1\(5) => cordic_pipe_processor_n_246,
      \shifts_reg[0][11]_1\(4) => cordic_pipe_processor_n_247,
      \shifts_reg[0][11]_1\(3) => cordic_pipe_processor_n_248,
      \shifts_reg[0][11]_1\(2) => cordic_pipe_processor_n_249,
      \shifts_reg[0][11]_1\(1) => cordic_pipe_processor_n_250,
      \shifts_reg[0][11]_1\(0) => cordic_pipe_processor_n_251,
      \shifts_reg[10][21]_0\(11) => y_multipliyer_n_108,
      \shifts_reg[10][21]_0\(10) => y_multipliyer_n_109,
      \shifts_reg[10][21]_0\(9) => y_multipliyer_n_110,
      \shifts_reg[10][21]_0\(8) => y_multipliyer_n_111,
      \shifts_reg[10][21]_0\(7) => y_multipliyer_n_112,
      \shifts_reg[10][21]_0\(6) => y_multipliyer_n_113,
      \shifts_reg[10][21]_0\(5) => y_multipliyer_n_114,
      \shifts_reg[10][21]_0\(4) => y_multipliyer_n_115,
      \shifts_reg[10][21]_0\(3) => y_multipliyer_n_116,
      \shifts_reg[10][21]_0\(2) => y_multipliyer_n_117,
      \shifts_reg[10][21]_0\(1) => y_multipliyer_n_118,
      \shifts_reg[10][21]_0\(0) => y_multipliyer_n_119,
      \shifts_reg[10][21]_1\(11) => cordic_pipe_processor_n_216,
      \shifts_reg[10][21]_1\(10) => cordic_pipe_processor_n_217,
      \shifts_reg[10][21]_1\(9) => cordic_pipe_processor_n_218,
      \shifts_reg[10][21]_1\(8) => cordic_pipe_processor_n_219,
      \shifts_reg[10][21]_1\(7) => cordic_pipe_processor_n_220,
      \shifts_reg[10][21]_1\(6) => cordic_pipe_processor_n_221,
      \shifts_reg[10][21]_1\(5) => cordic_pipe_processor_n_222,
      \shifts_reg[10][21]_1\(4) => cordic_pipe_processor_n_223,
      \shifts_reg[10][21]_1\(3) => cordic_pipe_processor_n_224,
      \shifts_reg[10][21]_1\(2) => cordic_pipe_processor_n_225,
      \shifts_reg[10][21]_1\(1) => cordic_pipe_processor_n_226,
      \shifts_reg[10][21]_1\(0) => cordic_pipe_processor_n_227,
      \shifts_reg[11][22]_0\(11) => y_multipliyer_n_24,
      \shifts_reg[11][22]_0\(10) => y_multipliyer_n_25,
      \shifts_reg[11][22]_0\(9) => y_multipliyer_n_26,
      \shifts_reg[11][22]_0\(8) => y_multipliyer_n_27,
      \shifts_reg[11][22]_0\(7) => y_multipliyer_n_28,
      \shifts_reg[11][22]_0\(6) => y_multipliyer_n_29,
      \shifts_reg[11][22]_0\(5) => y_multipliyer_n_30,
      \shifts_reg[11][22]_0\(4) => y_multipliyer_n_31,
      \shifts_reg[11][22]_0\(3) => y_multipliyer_n_32,
      \shifts_reg[11][22]_0\(2) => y_multipliyer_n_33,
      \shifts_reg[11][22]_0\(1) => y_multipliyer_n_34,
      \shifts_reg[11][22]_0\(0) => y_multipliyer_n_35,
      \shifts_reg[11][22]_1\(11) => cordic_pipe_processor_n_228,
      \shifts_reg[11][22]_1\(10) => cordic_pipe_processor_n_229,
      \shifts_reg[11][22]_1\(9) => cordic_pipe_processor_n_230,
      \shifts_reg[11][22]_1\(8) => cordic_pipe_processor_n_231,
      \shifts_reg[11][22]_1\(7) => cordic_pipe_processor_n_232,
      \shifts_reg[11][22]_1\(6) => cordic_pipe_processor_n_233,
      \shifts_reg[11][22]_1\(5) => cordic_pipe_processor_n_234,
      \shifts_reg[11][22]_1\(4) => cordic_pipe_processor_n_235,
      \shifts_reg[11][22]_1\(3) => cordic_pipe_processor_n_236,
      \shifts_reg[11][22]_1\(2) => cordic_pipe_processor_n_237,
      \shifts_reg[11][22]_1\(1) => cordic_pipe_processor_n_238,
      \shifts_reg[11][22]_1\(0) => cordic_pipe_processor_n_239,
      \shifts_reg[12][23]_0\(11) => y_multipliyer_n_84,
      \shifts_reg[12][23]_0\(10) => y_multipliyer_n_85,
      \shifts_reg[12][23]_0\(9) => y_multipliyer_n_86,
      \shifts_reg[12][23]_0\(8) => y_multipliyer_n_87,
      \shifts_reg[12][23]_0\(7) => y_multipliyer_n_88,
      \shifts_reg[12][23]_0\(6) => y_multipliyer_n_89,
      \shifts_reg[12][23]_0\(5) => y_multipliyer_n_90,
      \shifts_reg[12][23]_0\(4) => y_multipliyer_n_91,
      \shifts_reg[12][23]_0\(3) => y_multipliyer_n_92,
      \shifts_reg[12][23]_0\(2) => y_multipliyer_n_93,
      \shifts_reg[12][23]_0\(1) => y_multipliyer_n_94,
      \shifts_reg[12][23]_0\(0) => y_multipliyer_n_95,
      \shifts_reg[13][13]_0\(2 downto 0) => \shifts_reg[13][13]_0\(13 downto 11),
      \shifts_reg[13][24]_0\(11) => y_multipliyer_n_0,
      \shifts_reg[13][24]_0\(10) => y_multipliyer_n_1,
      \shifts_reg[13][24]_0\(9) => y_multipliyer_n_2,
      \shifts_reg[13][24]_0\(8) => y_multipliyer_n_3,
      \shifts_reg[13][24]_0\(7) => y_multipliyer_n_4,
      \shifts_reg[13][24]_0\(6) => y_multipliyer_n_5,
      \shifts_reg[13][24]_0\(5) => y_multipliyer_n_6,
      \shifts_reg[13][24]_0\(4) => y_multipliyer_n_7,
      \shifts_reg[13][24]_0\(3) => y_multipliyer_n_8,
      \shifts_reg[13][24]_0\(2) => y_multipliyer_n_9,
      \shifts_reg[13][24]_0\(1) => y_multipliyer_n_10,
      \shifts_reg[13][24]_0\(0) => y_multipliyer_n_11,
      \shifts_reg[13][24]_1\(11) => cordic_pipe_processor_n_180,
      \shifts_reg[13][24]_1\(10) => cordic_pipe_processor_n_181,
      \shifts_reg[13][24]_1\(9) => cordic_pipe_processor_n_182,
      \shifts_reg[13][24]_1\(8) => cordic_pipe_processor_n_183,
      \shifts_reg[13][24]_1\(7) => cordic_pipe_processor_n_184,
      \shifts_reg[13][24]_1\(6) => cordic_pipe_processor_n_185,
      \shifts_reg[13][24]_1\(5) => cordic_pipe_processor_n_186,
      \shifts_reg[13][24]_1\(4) => cordic_pipe_processor_n_187,
      \shifts_reg[13][24]_1\(3) => cordic_pipe_processor_n_188,
      \shifts_reg[13][24]_1\(2) => cordic_pipe_processor_n_189,
      \shifts_reg[13][24]_1\(1) => cordic_pipe_processor_n_190,
      \shifts_reg[13][24]_1\(0) => cordic_pipe_processor_n_191,
      \shifts_reg[1][12]_0\(11) => y_multipliyer_n_36,
      \shifts_reg[1][12]_0\(10) => y_multipliyer_n_37,
      \shifts_reg[1][12]_0\(9) => y_multipliyer_n_38,
      \shifts_reg[1][12]_0\(8) => y_multipliyer_n_39,
      \shifts_reg[1][12]_0\(7) => y_multipliyer_n_40,
      \shifts_reg[1][12]_0\(6) => y_multipliyer_n_41,
      \shifts_reg[1][12]_0\(5) => y_multipliyer_n_42,
      \shifts_reg[1][12]_0\(4) => y_multipliyer_n_43,
      \shifts_reg[1][12]_0\(3) => y_multipliyer_n_44,
      \shifts_reg[1][12]_0\(2) => y_multipliyer_n_45,
      \shifts_reg[1][12]_0\(1) => y_multipliyer_n_46,
      \shifts_reg[1][12]_0\(0) => y_multipliyer_n_47,
      \shifts_reg[1][12]_1\(11) => cordic_pipe_processor_n_252,
      \shifts_reg[1][12]_1\(10) => cordic_pipe_processor_n_253,
      \shifts_reg[1][12]_1\(9) => cordic_pipe_processor_n_254,
      \shifts_reg[1][12]_1\(8) => cordic_pipe_processor_n_255,
      \shifts_reg[1][12]_1\(7) => cordic_pipe_processor_n_256,
      \shifts_reg[1][12]_1\(6) => cordic_pipe_processor_n_257,
      \shifts_reg[1][12]_1\(5) => cordic_pipe_processor_n_258,
      \shifts_reg[1][12]_1\(4) => cordic_pipe_processor_n_259,
      \shifts_reg[1][12]_1\(3) => cordic_pipe_processor_n_260,
      \shifts_reg[1][12]_1\(2) => cordic_pipe_processor_n_261,
      \shifts_reg[1][12]_1\(1) => cordic_pipe_processor_n_262,
      \shifts_reg[1][12]_1\(0) => cordic_pipe_processor_n_263,
      \shifts_reg[2][13]_0\(11) => y_multipliyer_n_132,
      \shifts_reg[2][13]_0\(10) => y_multipliyer_n_133,
      \shifts_reg[2][13]_0\(9) => y_multipliyer_n_134,
      \shifts_reg[2][13]_0\(8) => y_multipliyer_n_135,
      \shifts_reg[2][13]_0\(7) => y_multipliyer_n_136,
      \shifts_reg[2][13]_0\(6) => y_multipliyer_n_137,
      \shifts_reg[2][13]_0\(5) => y_multipliyer_n_138,
      \shifts_reg[2][13]_0\(4) => y_multipliyer_n_139,
      \shifts_reg[2][13]_0\(3) => y_multipliyer_n_140,
      \shifts_reg[2][13]_0\(2) => y_multipliyer_n_141,
      \shifts_reg[2][13]_0\(1) => y_multipliyer_n_142,
      \shifts_reg[2][13]_0\(0) => y_multipliyer_n_143,
      \shifts_reg[2][13]_1\(11) => cordic_pipe_processor_n_264,
      \shifts_reg[2][13]_1\(10) => cordic_pipe_processor_n_265,
      \shifts_reg[2][13]_1\(9) => cordic_pipe_processor_n_266,
      \shifts_reg[2][13]_1\(8) => cordic_pipe_processor_n_267,
      \shifts_reg[2][13]_1\(7) => cordic_pipe_processor_n_268,
      \shifts_reg[2][13]_1\(6) => cordic_pipe_processor_n_269,
      \shifts_reg[2][13]_1\(5) => cordic_pipe_processor_n_270,
      \shifts_reg[2][13]_1\(4) => cordic_pipe_processor_n_271,
      \shifts_reg[2][13]_1\(3) => cordic_pipe_processor_n_272,
      \shifts_reg[2][13]_1\(2) => cordic_pipe_processor_n_273,
      \shifts_reg[2][13]_1\(1) => cordic_pipe_processor_n_274,
      \shifts_reg[2][13]_1\(0) => cordic_pipe_processor_n_275,
      \shifts_reg[3][14]_0\(11) => y_multipliyer_n_48,
      \shifts_reg[3][14]_0\(10) => y_multipliyer_n_49,
      \shifts_reg[3][14]_0\(9) => y_multipliyer_n_50,
      \shifts_reg[3][14]_0\(8) => y_multipliyer_n_51,
      \shifts_reg[3][14]_0\(7) => y_multipliyer_n_52,
      \shifts_reg[3][14]_0\(6) => y_multipliyer_n_53,
      \shifts_reg[3][14]_0\(5) => y_multipliyer_n_54,
      \shifts_reg[3][14]_0\(4) => y_multipliyer_n_55,
      \shifts_reg[3][14]_0\(3) => y_multipliyer_n_56,
      \shifts_reg[3][14]_0\(2) => y_multipliyer_n_57,
      \shifts_reg[3][14]_0\(1) => y_multipliyer_n_58,
      \shifts_reg[3][14]_0\(0) => y_multipliyer_n_59,
      \shifts_reg[3][14]_1\(11) => cordic_pipe_processor_n_276,
      \shifts_reg[3][14]_1\(10) => cordic_pipe_processor_n_277,
      \shifts_reg[3][14]_1\(9) => cordic_pipe_processor_n_278,
      \shifts_reg[3][14]_1\(8) => cordic_pipe_processor_n_279,
      \shifts_reg[3][14]_1\(7) => cordic_pipe_processor_n_280,
      \shifts_reg[3][14]_1\(6) => cordic_pipe_processor_n_281,
      \shifts_reg[3][14]_1\(5) => cordic_pipe_processor_n_282,
      \shifts_reg[3][14]_1\(4) => cordic_pipe_processor_n_283,
      \shifts_reg[3][14]_1\(3) => cordic_pipe_processor_n_284,
      \shifts_reg[3][14]_1\(2) => cordic_pipe_processor_n_285,
      \shifts_reg[3][14]_1\(1) => cordic_pipe_processor_n_286,
      \shifts_reg[3][14]_1\(0) => cordic_pipe_processor_n_287,
      \shifts_reg[4][15]_0\(11) => y_multipliyer_n_144,
      \shifts_reg[4][15]_0\(10) => y_multipliyer_n_145,
      \shifts_reg[4][15]_0\(9) => y_multipliyer_n_146,
      \shifts_reg[4][15]_0\(8) => y_multipliyer_n_147,
      \shifts_reg[4][15]_0\(7) => y_multipliyer_n_148,
      \shifts_reg[4][15]_0\(6) => y_multipliyer_n_149,
      \shifts_reg[4][15]_0\(5) => y_multipliyer_n_150,
      \shifts_reg[4][15]_0\(4) => y_multipliyer_n_151,
      \shifts_reg[4][15]_0\(3) => y_multipliyer_n_152,
      \shifts_reg[4][15]_0\(2) => y_multipliyer_n_153,
      \shifts_reg[4][15]_0\(1) => y_multipliyer_n_154,
      \shifts_reg[4][15]_0\(0) => y_multipliyer_n_155,
      \shifts_reg[4][15]_1\(11) => cordic_pipe_processor_n_288,
      \shifts_reg[4][15]_1\(10) => cordic_pipe_processor_n_289,
      \shifts_reg[4][15]_1\(9) => cordic_pipe_processor_n_290,
      \shifts_reg[4][15]_1\(8) => cordic_pipe_processor_n_291,
      \shifts_reg[4][15]_1\(7) => cordic_pipe_processor_n_292,
      \shifts_reg[4][15]_1\(6) => cordic_pipe_processor_n_293,
      \shifts_reg[4][15]_1\(5) => cordic_pipe_processor_n_294,
      \shifts_reg[4][15]_1\(4) => cordic_pipe_processor_n_295,
      \shifts_reg[4][15]_1\(3) => cordic_pipe_processor_n_296,
      \shifts_reg[4][15]_1\(2) => cordic_pipe_processor_n_297,
      \shifts_reg[4][15]_1\(1) => cordic_pipe_processor_n_298,
      \shifts_reg[4][15]_1\(0) => cordic_pipe_processor_n_299,
      \shifts_reg[5][16]_0\(11) => y_multipliyer_n_60,
      \shifts_reg[5][16]_0\(10) => y_multipliyer_n_61,
      \shifts_reg[5][16]_0\(9) => y_multipliyer_n_62,
      \shifts_reg[5][16]_0\(8) => y_multipliyer_n_63,
      \shifts_reg[5][16]_0\(7) => y_multipliyer_n_64,
      \shifts_reg[5][16]_0\(6) => y_multipliyer_n_65,
      \shifts_reg[5][16]_0\(5) => y_multipliyer_n_66,
      \shifts_reg[5][16]_0\(4) => y_multipliyer_n_67,
      \shifts_reg[5][16]_0\(3) => y_multipliyer_n_68,
      \shifts_reg[5][16]_0\(2) => y_multipliyer_n_69,
      \shifts_reg[5][16]_0\(1) => y_multipliyer_n_70,
      \shifts_reg[5][16]_0\(0) => y_multipliyer_n_71,
      \shifts_reg[5][16]_1\(11) => cordic_pipe_processor_n_300,
      \shifts_reg[5][16]_1\(10) => cordic_pipe_processor_n_301,
      \shifts_reg[5][16]_1\(9) => cordic_pipe_processor_n_302,
      \shifts_reg[5][16]_1\(8) => cordic_pipe_processor_n_303,
      \shifts_reg[5][16]_1\(7) => cordic_pipe_processor_n_304,
      \shifts_reg[5][16]_1\(6) => cordic_pipe_processor_n_305,
      \shifts_reg[5][16]_1\(5) => cordic_pipe_processor_n_306,
      \shifts_reg[5][16]_1\(4) => cordic_pipe_processor_n_307,
      \shifts_reg[5][16]_1\(3) => cordic_pipe_processor_n_308,
      \shifts_reg[5][16]_1\(2) => cordic_pipe_processor_n_309,
      \shifts_reg[5][16]_1\(1) => cordic_pipe_processor_n_310,
      \shifts_reg[5][16]_1\(0) => cordic_pipe_processor_n_311,
      \shifts_reg[6][17]_0\(11) => y_multipliyer_n_156,
      \shifts_reg[6][17]_0\(10) => y_multipliyer_n_157,
      \shifts_reg[6][17]_0\(9) => y_multipliyer_n_158,
      \shifts_reg[6][17]_0\(8) => y_multipliyer_n_159,
      \shifts_reg[6][17]_0\(7) => y_multipliyer_n_160,
      \shifts_reg[6][17]_0\(6) => y_multipliyer_n_161,
      \shifts_reg[6][17]_0\(5) => y_multipliyer_n_162,
      \shifts_reg[6][17]_0\(4) => y_multipliyer_n_163,
      \shifts_reg[6][17]_0\(3) => y_multipliyer_n_164,
      \shifts_reg[6][17]_0\(2) => y_multipliyer_n_165,
      \shifts_reg[6][17]_0\(1) => y_multipliyer_n_166,
      \shifts_reg[6][17]_0\(0) => y_multipliyer_n_167,
      \shifts_reg[6][17]_1\(11) => cordic_pipe_processor_n_312,
      \shifts_reg[6][17]_1\(10) => cordic_pipe_processor_n_313,
      \shifts_reg[6][17]_1\(9) => cordic_pipe_processor_n_314,
      \shifts_reg[6][17]_1\(8) => cordic_pipe_processor_n_315,
      \shifts_reg[6][17]_1\(7) => cordic_pipe_processor_n_316,
      \shifts_reg[6][17]_1\(6) => cordic_pipe_processor_n_317,
      \shifts_reg[6][17]_1\(5) => cordic_pipe_processor_n_318,
      \shifts_reg[6][17]_1\(4) => cordic_pipe_processor_n_319,
      \shifts_reg[6][17]_1\(3) => cordic_pipe_processor_n_320,
      \shifts_reg[6][17]_1\(2) => cordic_pipe_processor_n_321,
      \shifts_reg[6][17]_1\(1) => cordic_pipe_processor_n_322,
      \shifts_reg[6][17]_1\(0) => cordic_pipe_processor_n_323,
      \shifts_reg[7][18]_0\(11) => y_multipliyer_n_72,
      \shifts_reg[7][18]_0\(10) => y_multipliyer_n_73,
      \shifts_reg[7][18]_0\(9) => y_multipliyer_n_74,
      \shifts_reg[7][18]_0\(8) => y_multipliyer_n_75,
      \shifts_reg[7][18]_0\(7) => y_multipliyer_n_76,
      \shifts_reg[7][18]_0\(6) => y_multipliyer_n_77,
      \shifts_reg[7][18]_0\(5) => y_multipliyer_n_78,
      \shifts_reg[7][18]_0\(4) => y_multipliyer_n_79,
      \shifts_reg[7][18]_0\(3) => y_multipliyer_n_80,
      \shifts_reg[7][18]_0\(2) => y_multipliyer_n_81,
      \shifts_reg[7][18]_0\(1) => y_multipliyer_n_82,
      \shifts_reg[7][18]_0\(0) => y_multipliyer_n_83,
      \shifts_reg[7][18]_1\(11) => cordic_pipe_processor_n_324,
      \shifts_reg[7][18]_1\(10) => cordic_pipe_processor_n_325,
      \shifts_reg[7][18]_1\(9) => cordic_pipe_processor_n_326,
      \shifts_reg[7][18]_1\(8) => cordic_pipe_processor_n_327,
      \shifts_reg[7][18]_1\(7) => cordic_pipe_processor_n_328,
      \shifts_reg[7][18]_1\(6) => cordic_pipe_processor_n_329,
      \shifts_reg[7][18]_1\(5) => cordic_pipe_processor_n_330,
      \shifts_reg[7][18]_1\(4) => cordic_pipe_processor_n_331,
      \shifts_reg[7][18]_1\(3) => cordic_pipe_processor_n_332,
      \shifts_reg[7][18]_1\(2) => cordic_pipe_processor_n_333,
      \shifts_reg[7][18]_1\(1) => cordic_pipe_processor_n_334,
      \shifts_reg[7][18]_1\(0) => cordic_pipe_processor_n_335,
      \shifts_reg[8][19]_0\(11) => y_multipliyer_n_96,
      \shifts_reg[8][19]_0\(10) => y_multipliyer_n_97,
      \shifts_reg[8][19]_0\(9) => y_multipliyer_n_98,
      \shifts_reg[8][19]_0\(8) => y_multipliyer_n_99,
      \shifts_reg[8][19]_0\(7) => y_multipliyer_n_100,
      \shifts_reg[8][19]_0\(6) => y_multipliyer_n_101,
      \shifts_reg[8][19]_0\(5) => y_multipliyer_n_102,
      \shifts_reg[8][19]_0\(4) => y_multipliyer_n_103,
      \shifts_reg[8][19]_0\(3) => y_multipliyer_n_104,
      \shifts_reg[8][19]_0\(2) => y_multipliyer_n_105,
      \shifts_reg[8][19]_0\(1) => y_multipliyer_n_106,
      \shifts_reg[8][19]_0\(0) => y_multipliyer_n_107,
      \shifts_reg[8][19]_1\(11) => cordic_pipe_processor_n_192,
      \shifts_reg[8][19]_1\(10) => cordic_pipe_processor_n_193,
      \shifts_reg[8][19]_1\(9) => cordic_pipe_processor_n_194,
      \shifts_reg[8][19]_1\(8) => cordic_pipe_processor_n_195,
      \shifts_reg[8][19]_1\(7) => cordic_pipe_processor_n_196,
      \shifts_reg[8][19]_1\(6) => cordic_pipe_processor_n_197,
      \shifts_reg[8][19]_1\(5) => cordic_pipe_processor_n_198,
      \shifts_reg[8][19]_1\(4) => cordic_pipe_processor_n_199,
      \shifts_reg[8][19]_1\(3) => cordic_pipe_processor_n_200,
      \shifts_reg[8][19]_1\(2) => cordic_pipe_processor_n_201,
      \shifts_reg[8][19]_1\(1) => cordic_pipe_processor_n_202,
      \shifts_reg[8][19]_1\(0) => cordic_pipe_processor_n_203,
      \shifts_reg[9][20]_0\(11) => y_multipliyer_n_12,
      \shifts_reg[9][20]_0\(10) => y_multipliyer_n_13,
      \shifts_reg[9][20]_0\(9) => y_multipliyer_n_14,
      \shifts_reg[9][20]_0\(8) => y_multipliyer_n_15,
      \shifts_reg[9][20]_0\(7) => y_multipliyer_n_16,
      \shifts_reg[9][20]_0\(6) => y_multipliyer_n_17,
      \shifts_reg[9][20]_0\(5) => y_multipliyer_n_18,
      \shifts_reg[9][20]_0\(4) => y_multipliyer_n_19,
      \shifts_reg[9][20]_0\(3) => y_multipliyer_n_20,
      \shifts_reg[9][20]_0\(2) => y_multipliyer_n_21,
      \shifts_reg[9][20]_0\(1) => y_multipliyer_n_22,
      \shifts_reg[9][20]_0\(0) => y_multipliyer_n_23,
      \shifts_reg[9][20]_1\(11) => cordic_pipe_processor_n_204,
      \shifts_reg[9][20]_1\(10) => cordic_pipe_processor_n_205,
      \shifts_reg[9][20]_1\(9) => cordic_pipe_processor_n_206,
      \shifts_reg[9][20]_1\(8) => cordic_pipe_processor_n_207,
      \shifts_reg[9][20]_1\(7) => cordic_pipe_processor_n_208,
      \shifts_reg[9][20]_1\(6) => cordic_pipe_processor_n_209,
      \shifts_reg[9][20]_1\(5) => cordic_pipe_processor_n_210,
      \shifts_reg[9][20]_1\(4) => cordic_pipe_processor_n_211,
      \shifts_reg[9][20]_1\(3) => cordic_pipe_processor_n_212,
      \shifts_reg[9][20]_1\(2) => cordic_pipe_processor_n_213,
      \shifts_reg[9][20]_1\(1) => cordic_pipe_processor_n_214,
      \shifts_reg[9][20]_1\(0) => cordic_pipe_processor_n_215,
      y(17 downto 0) => y(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity elipse_accelerated_elipse_coprocessor_0_0_elipse_coprocessor_v1_0_S00_AXI is
  port (
    axi_wready_reg_0 : out STD_LOGIC;
    axi_awready_reg_0 : out STD_LOGIC;
    axi_arready_reg_0 : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    aw_en_reg_0 : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    axi_bvalid_reg_0 : in STD_LOGIC;
    aw_en_reg_1 : in STD_LOGIC;
    axi_rvalid_reg_0 : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of elipse_accelerated_elipse_coprocessor_0_0_elipse_coprocessor_v1_0_S00_AXI : entity is "elipse_coprocessor_v1_0_S00_AXI";
end elipse_accelerated_elipse_coprocessor_0_0_elipse_coprocessor_v1_0_S00_AXI;

architecture STRUCTURE of elipse_accelerated_elipse_coprocessor_0_0_elipse_coprocessor_v1_0_S00_AXI is
  signal \^aw_en_reg_0\ : STD_LOGIC;
  signal \axi_araddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[4]_i_1_n_0\ : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal \^axi_arready_reg_0\ : STD_LOGIC;
  signal \axi_awaddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[4]_i_1_n_0\ : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal \^axi_awready_reg_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal \^axi_wready_reg_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal slv_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg0[15]__0_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[23]__0_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[31]__0_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[7]__0_i_1_n_0\ : STD_LOGIC;
  signal slv_reg1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg1[15]__0_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[23]__0_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[31]__0_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[7]__0_i_1_n_0\ : STD_LOGIC;
  signal slv_reg2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg2[15]__0_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[23]__0_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]__0_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[7]__0_i_1_n_0\ : STD_LOGIC;
  signal slv_reg3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg3[15]__0_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[23]__0_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[31]__0_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[7]__0_i_1_n_0\ : STD_LOGIC;
  signal slv_reg4 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \slv_reg4[15]__0_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[23]__0_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[27]__0_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[7]__0_i_1_n_0\ : STD_LOGIC;
  signal slv_reg5 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \slv_reg5[15]__0_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[23]__0_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[27]__0_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[7]__0_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_rden__0\ : STD_LOGIC;
  signal \slv_reg_wren__0\ : STD_LOGIC;
  signal slv_wire0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal slv_wire4 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal slv_wire5 : STD_LOGIC_VECTOR ( 27 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_araddr[3]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of axi_arready_i_1 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \axi_rdata[28]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \axi_rdata[29]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \axi_rdata[30]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \axi_rdata[31]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \slv_reg0[31]__0_i_2\ : label is "soft_lutpair39";
begin
  aw_en_reg_0 <= \^aw_en_reg_0\;
  axi_arready_reg_0 <= \^axi_arready_reg_0\;
  axi_awready_reg_0 <= \^axi_awready_reg_0\;
  axi_wready_reg_0 <= \^axi_wready_reg_0\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => aw_en_reg_1,
      Q => \^aw_en_reg_0\,
      S => SR(0)
    );
\axi_araddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(0),
      I1 => s00_axi_arvalid,
      I2 => \^axi_arready_reg_0\,
      I3 => sel0(0),
      O => \axi_araddr[2]_i_1_n_0\
    );
\axi_araddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(1),
      I1 => s00_axi_arvalid,
      I2 => \^axi_arready_reg_0\,
      I3 => sel0(1),
      O => \axi_araddr[3]_i_1_n_0\
    );
\axi_araddr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(2),
      I1 => s00_axi_arvalid,
      I2 => \^axi_arready_reg_0\,
      I3 => sel0(2),
      O => \axi_araddr[4]_i_1_n_0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr[2]_i_1_n_0\,
      Q => sel0(0),
      R => SR(0)
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr[3]_i_1_n_0\,
      Q => sel0(1),
      R => SR(0)
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr[4]_i_1_n_0\,
      Q => sel0(2),
      R => SR(0)
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^axi_arready_reg_0\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^axi_arready_reg_0\,
      R => SR(0)
    );
\axi_awaddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s00_axi_awaddr(0),
      I1 => s00_axi_wvalid,
      I2 => \^axi_awready_reg_0\,
      I3 => \^aw_en_reg_0\,
      I4 => s00_axi_awvalid,
      I5 => p_0_in(0),
      O => \axi_awaddr[2]_i_1_n_0\
    );
\axi_awaddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s00_axi_awaddr(1),
      I1 => s00_axi_wvalid,
      I2 => \^axi_awready_reg_0\,
      I3 => \^aw_en_reg_0\,
      I4 => s00_axi_awvalid,
      I5 => p_0_in(1),
      O => \axi_awaddr[3]_i_1_n_0\
    );
\axi_awaddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s00_axi_awaddr(2),
      I1 => s00_axi_wvalid,
      I2 => \^axi_awready_reg_0\,
      I3 => \^aw_en_reg_0\,
      I4 => s00_axi_awvalid,
      I5 => p_0_in(2),
      O => \axi_awaddr[4]_i_1_n_0\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr[2]_i_1_n_0\,
      Q => p_0_in(0),
      R => SR(0)
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr[3]_i_1_n_0\,
      Q => p_0_in(1),
      R => SR(0)
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr[4]_i_1_n_0\,
      Q => p_0_in(2),
      R => SR(0)
    );
axi_awready_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => \^axi_awready_reg_0\,
      I2 => \^aw_en_reg_0\,
      I3 => s00_axi_awvalid,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^axi_awready_reg_0\,
      R => SR(0)
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_bvalid_reg_0,
      Q => s00_axi_bvalid,
      R => SR(0)
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \axi_rdata[0]_i_2_n_0\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => slv_reg5(0),
      I4 => sel0(0),
      I5 => slv_reg4(0),
      O => reg_data_out(0)
    );
\axi_rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(0),
      I1 => slv_reg2(0),
      I2 => sel0(1),
      I3 => slv_reg1(0),
      I4 => sel0(0),
      I5 => slv_reg0(0),
      O => \axi_rdata[0]_i_2_n_0\
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \axi_rdata[10]_i_2_n_0\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => slv_reg5(10),
      I4 => sel0(0),
      I5 => slv_reg4(10),
      O => reg_data_out(10)
    );
\axi_rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(10),
      I1 => slv_reg2(10),
      I2 => sel0(1),
      I3 => slv_reg1(10),
      I4 => sel0(0),
      I5 => slv_reg0(10),
      O => \axi_rdata[10]_i_2_n_0\
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \axi_rdata[11]_i_2_n_0\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => slv_reg5(11),
      I4 => sel0(0),
      I5 => slv_reg4(11),
      O => reg_data_out(11)
    );
\axi_rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(11),
      I1 => slv_reg2(11),
      I2 => sel0(1),
      I3 => slv_reg1(11),
      I4 => sel0(0),
      I5 => slv_reg0(11),
      O => \axi_rdata[11]_i_2_n_0\
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \axi_rdata[12]_i_2_n_0\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => slv_reg5(12),
      I4 => sel0(0),
      I5 => slv_reg4(12),
      O => reg_data_out(12)
    );
\axi_rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(12),
      I1 => slv_reg2(12),
      I2 => sel0(1),
      I3 => slv_reg1(12),
      I4 => sel0(0),
      I5 => slv_reg0(12),
      O => \axi_rdata[12]_i_2_n_0\
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \axi_rdata[13]_i_2_n_0\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => slv_reg5(13),
      I4 => sel0(0),
      I5 => slv_reg4(13),
      O => reg_data_out(13)
    );
\axi_rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(13),
      I1 => slv_reg2(13),
      I2 => sel0(1),
      I3 => slv_reg1(13),
      I4 => sel0(0),
      I5 => slv_reg0(13),
      O => \axi_rdata[13]_i_2_n_0\
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \axi_rdata[14]_i_2_n_0\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => slv_reg5(14),
      I4 => sel0(0),
      I5 => slv_reg4(14),
      O => reg_data_out(14)
    );
\axi_rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(14),
      I1 => slv_reg2(14),
      I2 => sel0(1),
      I3 => slv_reg1(14),
      I4 => sel0(0),
      I5 => slv_reg0(14),
      O => \axi_rdata[14]_i_2_n_0\
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \axi_rdata[15]_i_2_n_0\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => slv_reg5(15),
      I4 => sel0(0),
      I5 => slv_reg4(15),
      O => reg_data_out(15)
    );
\axi_rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(15),
      I1 => slv_reg2(15),
      I2 => sel0(1),
      I3 => slv_reg1(15),
      I4 => sel0(0),
      I5 => slv_reg0(15),
      O => \axi_rdata[15]_i_2_n_0\
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \axi_rdata[16]_i_2_n_0\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => slv_reg5(16),
      I4 => sel0(0),
      I5 => slv_reg4(16),
      O => reg_data_out(16)
    );
\axi_rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(16),
      I1 => slv_reg2(16),
      I2 => sel0(1),
      I3 => slv_reg1(16),
      I4 => sel0(0),
      I5 => slv_reg0(16),
      O => \axi_rdata[16]_i_2_n_0\
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \axi_rdata[17]_i_2_n_0\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => slv_reg5(17),
      I4 => sel0(0),
      I5 => slv_reg4(17),
      O => reg_data_out(17)
    );
\axi_rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(17),
      I1 => slv_reg2(17),
      I2 => sel0(1),
      I3 => slv_reg1(17),
      I4 => sel0(0),
      I5 => slv_reg0(17),
      O => \axi_rdata[17]_i_2_n_0\
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \axi_rdata[18]_i_2_n_0\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => slv_reg5(18),
      I4 => sel0(0),
      I5 => slv_reg4(18),
      O => reg_data_out(18)
    );
\axi_rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(18),
      I1 => slv_reg2(18),
      I2 => sel0(1),
      I3 => slv_reg1(18),
      I4 => sel0(0),
      I5 => slv_reg0(18),
      O => \axi_rdata[18]_i_2_n_0\
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \axi_rdata[19]_i_2_n_0\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => slv_reg5(19),
      I4 => sel0(0),
      I5 => slv_reg4(19),
      O => reg_data_out(19)
    );
\axi_rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(19),
      I1 => slv_reg2(19),
      I2 => sel0(1),
      I3 => slv_reg1(19),
      I4 => sel0(0),
      I5 => slv_reg0(19),
      O => \axi_rdata[19]_i_2_n_0\
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \axi_rdata[1]_i_2_n_0\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => slv_reg5(1),
      I4 => sel0(0),
      I5 => slv_reg4(1),
      O => reg_data_out(1)
    );
\axi_rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(1),
      I1 => slv_reg2(1),
      I2 => sel0(1),
      I3 => slv_reg1(1),
      I4 => sel0(0),
      I5 => slv_reg0(1),
      O => \axi_rdata[1]_i_2_n_0\
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \axi_rdata[20]_i_2_n_0\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => slv_reg5(20),
      I4 => sel0(0),
      I5 => slv_reg4(20),
      O => reg_data_out(20)
    );
\axi_rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(20),
      I1 => slv_reg2(20),
      I2 => sel0(1),
      I3 => slv_reg1(20),
      I4 => sel0(0),
      I5 => slv_reg0(20),
      O => \axi_rdata[20]_i_2_n_0\
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \axi_rdata[21]_i_2_n_0\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => slv_reg5(21),
      I4 => sel0(0),
      I5 => slv_reg4(21),
      O => reg_data_out(21)
    );
\axi_rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(21),
      I1 => slv_reg2(21),
      I2 => sel0(1),
      I3 => slv_reg1(21),
      I4 => sel0(0),
      I5 => slv_reg0(21),
      O => \axi_rdata[21]_i_2_n_0\
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \axi_rdata[22]_i_2_n_0\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => slv_reg5(22),
      I4 => sel0(0),
      I5 => slv_reg4(22),
      O => reg_data_out(22)
    );
\axi_rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(22),
      I1 => slv_reg2(22),
      I2 => sel0(1),
      I3 => slv_reg1(22),
      I4 => sel0(0),
      I5 => slv_reg0(22),
      O => \axi_rdata[22]_i_2_n_0\
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \axi_rdata[23]_i_2_n_0\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => slv_reg5(23),
      I4 => sel0(0),
      I5 => slv_reg4(23),
      O => reg_data_out(23)
    );
\axi_rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(23),
      I1 => slv_reg2(23),
      I2 => sel0(1),
      I3 => slv_reg1(23),
      I4 => sel0(0),
      I5 => slv_reg0(23),
      O => \axi_rdata[23]_i_2_n_0\
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \axi_rdata[24]_i_2_n_0\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => slv_reg5(24),
      I4 => sel0(0),
      I5 => slv_reg4(24),
      O => reg_data_out(24)
    );
\axi_rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(24),
      I1 => slv_reg2(24),
      I2 => sel0(1),
      I3 => slv_reg1(24),
      I4 => sel0(0),
      I5 => slv_reg0(24),
      O => \axi_rdata[24]_i_2_n_0\
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \axi_rdata[25]_i_2_n_0\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => slv_reg5(25),
      I4 => sel0(0),
      I5 => slv_reg4(25),
      O => reg_data_out(25)
    );
\axi_rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(25),
      I1 => slv_reg2(25),
      I2 => sel0(1),
      I3 => slv_reg1(25),
      I4 => sel0(0),
      I5 => slv_reg0(25),
      O => \axi_rdata[25]_i_2_n_0\
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \axi_rdata[26]_i_2_n_0\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => slv_reg5(26),
      I4 => sel0(0),
      I5 => slv_reg4(26),
      O => reg_data_out(26)
    );
\axi_rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(26),
      I1 => slv_reg2(26),
      I2 => sel0(1),
      I3 => slv_reg1(26),
      I4 => sel0(0),
      I5 => slv_reg0(26),
      O => \axi_rdata[26]_i_2_n_0\
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \axi_rdata[27]_i_2_n_0\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => slv_reg5(27),
      I4 => sel0(0),
      I5 => slv_reg4(27),
      O => reg_data_out(27)
    );
\axi_rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(27),
      I1 => slv_reg2(27),
      I2 => sel0(1),
      I3 => slv_reg1(27),
      I4 => sel0(0),
      I5 => slv_reg0(27),
      O => \axi_rdata[27]_i_2_n_0\
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \axi_rdata[28]_i_2_n_0\,
      I1 => sel0(2),
      O => reg_data_out(28)
    );
\axi_rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(28),
      I1 => slv_reg2(28),
      I2 => sel0(1),
      I3 => slv_reg1(28),
      I4 => sel0(0),
      I5 => slv_reg0(28),
      O => \axi_rdata[28]_i_2_n_0\
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \axi_rdata[29]_i_2_n_0\,
      I1 => sel0(2),
      O => reg_data_out(29)
    );
\axi_rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(29),
      I1 => slv_reg2(29),
      I2 => sel0(1),
      I3 => slv_reg1(29),
      I4 => sel0(0),
      I5 => slv_reg0(29),
      O => \axi_rdata[29]_i_2_n_0\
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \axi_rdata[2]_i_2_n_0\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => slv_reg5(2),
      I4 => sel0(0),
      I5 => slv_reg4(2),
      O => reg_data_out(2)
    );
\axi_rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(2),
      I1 => slv_reg2(2),
      I2 => sel0(1),
      I3 => slv_reg1(2),
      I4 => sel0(0),
      I5 => slv_reg0(2),
      O => \axi_rdata[2]_i_2_n_0\
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \axi_rdata[30]_i_2_n_0\,
      I1 => sel0(2),
      O => reg_data_out(30)
    );
\axi_rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(30),
      I1 => slv_reg2(30),
      I2 => sel0(1),
      I3 => slv_reg1(30),
      I4 => sel0(0),
      I5 => slv_reg0(30),
      O => \axi_rdata[30]_i_2_n_0\
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \axi_rdata[31]_i_2_n_0\,
      I1 => sel0(2),
      O => reg_data_out(31)
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(31),
      I1 => slv_reg2(31),
      I2 => sel0(1),
      I3 => slv_reg1(31),
      I4 => sel0(0),
      I5 => slv_reg0(31),
      O => \axi_rdata[31]_i_2_n_0\
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \axi_rdata[3]_i_2_n_0\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => slv_reg5(3),
      I4 => sel0(0),
      I5 => slv_reg4(3),
      O => reg_data_out(3)
    );
\axi_rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(3),
      I1 => slv_reg2(3),
      I2 => sel0(1),
      I3 => slv_reg1(3),
      I4 => sel0(0),
      I5 => slv_reg0(3),
      O => \axi_rdata[3]_i_2_n_0\
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \axi_rdata[4]_i_2_n_0\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => slv_reg5(4),
      I4 => sel0(0),
      I5 => slv_reg4(4),
      O => reg_data_out(4)
    );
\axi_rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(4),
      I1 => slv_reg2(4),
      I2 => sel0(1),
      I3 => slv_reg1(4),
      I4 => sel0(0),
      I5 => slv_reg0(4),
      O => \axi_rdata[4]_i_2_n_0\
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \axi_rdata[5]_i_2_n_0\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => slv_reg5(5),
      I4 => sel0(0),
      I5 => slv_reg4(5),
      O => reg_data_out(5)
    );
\axi_rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(5),
      I1 => slv_reg2(5),
      I2 => sel0(1),
      I3 => slv_reg1(5),
      I4 => sel0(0),
      I5 => slv_reg0(5),
      O => \axi_rdata[5]_i_2_n_0\
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \axi_rdata[6]_i_2_n_0\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => slv_reg5(6),
      I4 => sel0(0),
      I5 => slv_reg4(6),
      O => reg_data_out(6)
    );
\axi_rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(6),
      I1 => slv_reg2(6),
      I2 => sel0(1),
      I3 => slv_reg1(6),
      I4 => sel0(0),
      I5 => slv_reg0(6),
      O => \axi_rdata[6]_i_2_n_0\
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \axi_rdata[7]_i_2_n_0\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => slv_reg5(7),
      I4 => sel0(0),
      I5 => slv_reg4(7),
      O => reg_data_out(7)
    );
\axi_rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(7),
      I1 => slv_reg2(7),
      I2 => sel0(1),
      I3 => slv_reg1(7),
      I4 => sel0(0),
      I5 => slv_reg0(7),
      O => \axi_rdata[7]_i_2_n_0\
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \axi_rdata[8]_i_2_n_0\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => slv_reg5(8),
      I4 => sel0(0),
      I5 => slv_reg4(8),
      O => reg_data_out(8)
    );
\axi_rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(8),
      I1 => slv_reg2(8),
      I2 => sel0(1),
      I3 => slv_reg1(8),
      I4 => sel0(0),
      I5 => slv_reg0(8),
      O => \axi_rdata[8]_i_2_n_0\
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \axi_rdata[9]_i_2_n_0\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => slv_reg5(9),
      I4 => sel0(0),
      I5 => slv_reg4(9),
      O => reg_data_out(9)
    );
\axi_rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(9),
      I1 => slv_reg2(9),
      I2 => sel0(1),
      I3 => slv_reg1(9),
      I4 => sel0(0),
      I5 => slv_reg0(9),
      O => \axi_rdata[9]_i_2_n_0\
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(0),
      Q => s00_axi_rdata(0),
      R => SR(0)
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(10),
      Q => s00_axi_rdata(10),
      R => SR(0)
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(11),
      Q => s00_axi_rdata(11),
      R => SR(0)
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(12),
      Q => s00_axi_rdata(12),
      R => SR(0)
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(13),
      Q => s00_axi_rdata(13),
      R => SR(0)
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(14),
      Q => s00_axi_rdata(14),
      R => SR(0)
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(15),
      Q => s00_axi_rdata(15),
      R => SR(0)
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(16),
      Q => s00_axi_rdata(16),
      R => SR(0)
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(17),
      Q => s00_axi_rdata(17),
      R => SR(0)
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(18),
      Q => s00_axi_rdata(18),
      R => SR(0)
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(19),
      Q => s00_axi_rdata(19),
      R => SR(0)
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(1),
      Q => s00_axi_rdata(1),
      R => SR(0)
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(20),
      Q => s00_axi_rdata(20),
      R => SR(0)
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(21),
      Q => s00_axi_rdata(21),
      R => SR(0)
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(22),
      Q => s00_axi_rdata(22),
      R => SR(0)
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(23),
      Q => s00_axi_rdata(23),
      R => SR(0)
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(24),
      Q => s00_axi_rdata(24),
      R => SR(0)
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(25),
      Q => s00_axi_rdata(25),
      R => SR(0)
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(26),
      Q => s00_axi_rdata(26),
      R => SR(0)
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(27),
      Q => s00_axi_rdata(27),
      R => SR(0)
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(28),
      Q => s00_axi_rdata(28),
      R => SR(0)
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(29),
      Q => s00_axi_rdata(29),
      R => SR(0)
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(2),
      Q => s00_axi_rdata(2),
      R => SR(0)
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(30),
      Q => s00_axi_rdata(30),
      R => SR(0)
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(31),
      Q => s00_axi_rdata(31),
      R => SR(0)
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(3),
      Q => s00_axi_rdata(3),
      R => SR(0)
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(4),
      Q => s00_axi_rdata(4),
      R => SR(0)
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(5),
      Q => s00_axi_rdata(5),
      R => SR(0)
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(6),
      Q => s00_axi_rdata(6),
      R => SR(0)
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(7),
      Q => s00_axi_rdata(7),
      R => SR(0)
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(8),
      Q => s00_axi_rdata(8),
      R => SR(0)
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(9),
      Q => s00_axi_rdata(9),
      R => SR(0)
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rvalid_reg_0,
      Q => \^s00_axi_rvalid\,
      R => SR(0)
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^axi_wready_reg_0\,
      I3 => \^aw_en_reg_0\,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^axi_wready_reg_0\,
      R => SR(0)
    );
elipse_processor1: entity work.elipse_accelerated_elipse_coprocessor_0_0_elipse_cordic_rtl
     port map (
      D(0) => slv_wire0(1),
      Q(0) => slv_reg0(0),
      SR(0) => SR(0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \shifts_reg[13][13]\(13 downto 0) => slv_reg2(13 downto 0),
      \shifts_reg[13][13]_0\(13 downto 0) => slv_reg3(13 downto 0),
      \t_angle_out_reg[11]\(11 downto 0) => slv_reg1(11 downto 0),
      x(17) => slv_wire4(27),
      x(16 downto 0) => slv_wire4(16 downto 0),
      y(17) => slv_wire5(27),
      y(16 downto 0) => slv_wire5(16 downto 0)
    );
\slv_reg0[15]__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s00_axi_wstrb(1),
      O => \slv_reg0[15]__0_i_1_n_0\
    );
\slv_reg0[23]__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s00_axi_wstrb(2),
      O => \slv_reg0[23]__0_i_1_n_0\
    );
\slv_reg0[31]__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s00_axi_wstrb(3),
      O => \slv_reg0[31]__0_i_1_n_0\
    );
\slv_reg0[31]__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^axi_wready_reg_0\,
      I1 => \^axi_awready_reg_0\,
      I2 => s00_axi_awvalid,
      I3 => s00_axi_wvalid,
      O => \slv_reg_wren__0\
    );
\slv_reg0[7]__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s00_axi_wstrb(0),
      O => \slv_reg0[7]__0_i_1_n_0\
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg0(0),
      R => '0'
    );
\slv_reg0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]__0_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg0(0),
      R => SR(0)
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg0(10),
      R => '0'
    );
\slv_reg0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]__0_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg0(10),
      R => SR(0)
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg0(11),
      R => '0'
    );
\slv_reg0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]__0_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg0(11),
      R => SR(0)
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg0(12),
      R => '0'
    );
\slv_reg0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]__0_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg0(12),
      R => SR(0)
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg0(13),
      R => '0'
    );
\slv_reg0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]__0_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg0(13),
      R => SR(0)
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg0(14),
      R => '0'
    );
\slv_reg0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]__0_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg0(14),
      R => SR(0)
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg0(15),
      R => '0'
    );
\slv_reg0_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]__0_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg0(15),
      R => SR(0)
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg0(16),
      R => '0'
    );
\slv_reg0_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]__0_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg0(16),
      R => SR(0)
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg0(17),
      R => '0'
    );
\slv_reg0_reg[17]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]__0_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg0(17),
      R => SR(0)
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg0(18),
      R => '0'
    );
\slv_reg0_reg[18]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]__0_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg0(18),
      R => SR(0)
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg0(19),
      R => '0'
    );
\slv_reg0_reg[19]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]__0_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg0(19),
      R => SR(0)
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire0(1),
      Q => slv_reg0(1),
      R => '0'
    );
\slv_reg0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]__0_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg0(1),
      R => SR(0)
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg0(20),
      R => '0'
    );
\slv_reg0_reg[20]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]__0_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg0(20),
      R => SR(0)
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg0(21),
      R => '0'
    );
\slv_reg0_reg[21]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]__0_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg0(21),
      R => SR(0)
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg0(22),
      R => '0'
    );
\slv_reg0_reg[22]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]__0_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg0(22),
      R => SR(0)
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg0(23),
      R => '0'
    );
\slv_reg0_reg[23]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]__0_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg0(23),
      R => SR(0)
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg0(24),
      R => '0'
    );
\slv_reg0_reg[24]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]__0_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg0(24),
      R => SR(0)
    );
\slv_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg0(25),
      R => '0'
    );
\slv_reg0_reg[25]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]__0_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg0(25),
      R => SR(0)
    );
\slv_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg0(26),
      R => '0'
    );
\slv_reg0_reg[26]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]__0_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg0(26),
      R => SR(0)
    );
\slv_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg0(27),
      R => '0'
    );
\slv_reg0_reg[27]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]__0_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg0(27),
      R => SR(0)
    );
\slv_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg0(28),
      R => '0'
    );
\slv_reg0_reg[28]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]__0_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg0(28),
      R => SR(0)
    );
\slv_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg0(29),
      R => '0'
    );
\slv_reg0_reg[29]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]__0_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg0(29),
      R => SR(0)
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg0(2),
      R => '0'
    );
\slv_reg0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]__0_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg0(2),
      R => SR(0)
    );
\slv_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg0(30),
      R => '0'
    );
\slv_reg0_reg[30]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]__0_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg0(30),
      R => SR(0)
    );
\slv_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg0(31),
      R => '0'
    );
\slv_reg0_reg[31]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]__0_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg0(31),
      R => SR(0)
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg0(3),
      R => '0'
    );
\slv_reg0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]__0_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg0(3),
      R => SR(0)
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg0(4),
      R => '0'
    );
\slv_reg0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]__0_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg0(4),
      R => SR(0)
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg0(5),
      R => '0'
    );
\slv_reg0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]__0_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg0(5),
      R => SR(0)
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg0(6),
      R => '0'
    );
\slv_reg0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]__0_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg0(6),
      R => SR(0)
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg0(7),
      R => '0'
    );
\slv_reg0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]__0_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg0(7),
      R => SR(0)
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg0(8),
      R => '0'
    );
\slv_reg0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]__0_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg0(8),
      R => SR(0)
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg0(9),
      R => '0'
    );
\slv_reg0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]__0_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg0(9),
      R => SR(0)
    );
\slv_reg1[15]__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => s00_axi_wstrb(1),
      I4 => p_0_in(0),
      O => \slv_reg1[15]__0_i_1_n_0\
    );
\slv_reg1[23]__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => s00_axi_wstrb(2),
      I4 => p_0_in(0),
      O => \slv_reg1[23]__0_i_1_n_0\
    );
\slv_reg1[31]__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => s00_axi_wstrb(3),
      I4 => p_0_in(0),
      O => \slv_reg1[31]__0_i_1_n_0\
    );
\slv_reg1[7]__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => s00_axi_wstrb(0),
      I4 => p_0_in(0),
      O => \slv_reg1[7]__0_i_1_n_0\
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg1(0),
      R => '0'
    );
\slv_reg1_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]__0_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg1(0),
      R => SR(0)
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg1(10),
      R => '0'
    );
\slv_reg1_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]__0_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg1(10),
      R => SR(0)
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg1(11),
      R => '0'
    );
\slv_reg1_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]__0_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg1(11),
      R => SR(0)
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg1(12),
      R => '0'
    );
\slv_reg1_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]__0_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg1(12),
      R => SR(0)
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg1(13),
      R => '0'
    );
\slv_reg1_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]__0_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg1(13),
      R => SR(0)
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg1(14),
      R => '0'
    );
\slv_reg1_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]__0_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg1(14),
      R => SR(0)
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg1(15),
      R => '0'
    );
\slv_reg1_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]__0_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg1(15),
      R => SR(0)
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg1(16),
      R => '0'
    );
\slv_reg1_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]__0_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg1(16),
      R => SR(0)
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg1(17),
      R => '0'
    );
\slv_reg1_reg[17]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]__0_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg1(17),
      R => SR(0)
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg1(18),
      R => '0'
    );
\slv_reg1_reg[18]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]__0_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg1(18),
      R => SR(0)
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg1(19),
      R => '0'
    );
\slv_reg1_reg[19]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]__0_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg1(19),
      R => SR(0)
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg1(1),
      R => '0'
    );
\slv_reg1_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]__0_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg1(1),
      R => SR(0)
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg1(20),
      R => '0'
    );
\slv_reg1_reg[20]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]__0_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg1(20),
      R => SR(0)
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg1(21),
      R => '0'
    );
\slv_reg1_reg[21]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]__0_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg1(21),
      R => SR(0)
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg1(22),
      R => '0'
    );
\slv_reg1_reg[22]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]__0_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg1(22),
      R => SR(0)
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg1(23),
      R => '0'
    );
\slv_reg1_reg[23]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]__0_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg1(23),
      R => SR(0)
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg1(24),
      R => '0'
    );
\slv_reg1_reg[24]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]__0_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg1(24),
      R => SR(0)
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg1(25),
      R => '0'
    );
\slv_reg1_reg[25]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]__0_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg1(25),
      R => SR(0)
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg1(26),
      R => '0'
    );
\slv_reg1_reg[26]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]__0_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg1(26),
      R => SR(0)
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg1(27),
      R => '0'
    );
\slv_reg1_reg[27]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]__0_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg1(27),
      R => SR(0)
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg1(28),
      R => '0'
    );
\slv_reg1_reg[28]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]__0_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg1(28),
      R => SR(0)
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg1(29),
      R => '0'
    );
\slv_reg1_reg[29]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]__0_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg1(29),
      R => SR(0)
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg1(2),
      R => '0'
    );
\slv_reg1_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]__0_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg1(2),
      R => SR(0)
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg1(30),
      R => '0'
    );
\slv_reg1_reg[30]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]__0_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg1(30),
      R => SR(0)
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg1(31),
      R => '0'
    );
\slv_reg1_reg[31]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]__0_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg1(31),
      R => SR(0)
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg1(3),
      R => '0'
    );
\slv_reg1_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]__0_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg1(3),
      R => SR(0)
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg1(4),
      R => '0'
    );
\slv_reg1_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]__0_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg1(4),
      R => SR(0)
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg1(5),
      R => '0'
    );
\slv_reg1_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]__0_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg1(5),
      R => SR(0)
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg1(6),
      R => '0'
    );
\slv_reg1_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]__0_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg1(6),
      R => SR(0)
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg1(7),
      R => '0'
    );
\slv_reg1_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]__0_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg1(7),
      R => SR(0)
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg1(8),
      R => '0'
    );
\slv_reg1_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]__0_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg1(8),
      R => SR(0)
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg1(9),
      R => '0'
    );
\slv_reg1_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]__0_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg1(9),
      R => SR(0)
    );
\slv_reg2[15]__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(1),
      I4 => p_0_in(1),
      O => \slv_reg2[15]__0_i_1_n_0\
    );
\slv_reg2[23]__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(2),
      I4 => p_0_in(1),
      O => \slv_reg2[23]__0_i_1_n_0\
    );
\slv_reg2[31]__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(3),
      I4 => p_0_in(1),
      O => \slv_reg2[31]__0_i_1_n_0\
    );
\slv_reg2[7]__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(0),
      I4 => p_0_in(1),
      O => \slv_reg2[7]__0_i_1_n_0\
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg2(0),
      R => '0'
    );
\slv_reg2_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]__0_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg2(0),
      R => SR(0)
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg2(10),
      R => '0'
    );
\slv_reg2_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]__0_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg2(10),
      R => SR(0)
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg2(11),
      R => '0'
    );
\slv_reg2_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]__0_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg2(11),
      R => SR(0)
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg2(12),
      R => '0'
    );
\slv_reg2_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]__0_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg2(12),
      R => SR(0)
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg2(13),
      R => '0'
    );
\slv_reg2_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]__0_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg2(13),
      R => SR(0)
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg2(14),
      R => '0'
    );
\slv_reg2_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]__0_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg2(14),
      R => SR(0)
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg2(15),
      R => '0'
    );
\slv_reg2_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]__0_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg2(15),
      R => SR(0)
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg2(16),
      R => '0'
    );
\slv_reg2_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]__0_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg2(16),
      R => SR(0)
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg2(17),
      R => '0'
    );
\slv_reg2_reg[17]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]__0_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg2(17),
      R => SR(0)
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg2(18),
      R => '0'
    );
\slv_reg2_reg[18]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]__0_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg2(18),
      R => SR(0)
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg2(19),
      R => '0'
    );
\slv_reg2_reg[19]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]__0_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg2(19),
      R => SR(0)
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg2(1),
      R => '0'
    );
\slv_reg2_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]__0_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg2(1),
      R => SR(0)
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg2(20),
      R => '0'
    );
\slv_reg2_reg[20]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]__0_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg2(20),
      R => SR(0)
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg2(21),
      R => '0'
    );
\slv_reg2_reg[21]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]__0_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg2(21),
      R => SR(0)
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg2(22),
      R => '0'
    );
\slv_reg2_reg[22]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]__0_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg2(22),
      R => SR(0)
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg2(23),
      R => '0'
    );
\slv_reg2_reg[23]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]__0_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg2(23),
      R => SR(0)
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg2(24),
      R => '0'
    );
\slv_reg2_reg[24]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]__0_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg2(24),
      R => SR(0)
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg2(25),
      R => '0'
    );
\slv_reg2_reg[25]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]__0_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg2(25),
      R => SR(0)
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg2(26),
      R => '0'
    );
\slv_reg2_reg[26]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]__0_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg2(26),
      R => SR(0)
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg2(27),
      R => '0'
    );
\slv_reg2_reg[27]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]__0_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg2(27),
      R => SR(0)
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg2(28),
      R => '0'
    );
\slv_reg2_reg[28]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]__0_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg2(28),
      R => SR(0)
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg2(29),
      R => '0'
    );
\slv_reg2_reg[29]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]__0_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg2(29),
      R => SR(0)
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg2(2),
      R => '0'
    );
\slv_reg2_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]__0_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg2(2),
      R => SR(0)
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg2(30),
      R => '0'
    );
\slv_reg2_reg[30]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]__0_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg2(30),
      R => SR(0)
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg2(31),
      R => '0'
    );
\slv_reg2_reg[31]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]__0_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg2(31),
      R => SR(0)
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg2(3),
      R => '0'
    );
\slv_reg2_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]__0_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg2(3),
      R => SR(0)
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg2(4),
      R => '0'
    );
\slv_reg2_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]__0_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg2(4),
      R => SR(0)
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg2(5),
      R => '0'
    );
\slv_reg2_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]__0_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg2(5),
      R => SR(0)
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg2(6),
      R => '0'
    );
\slv_reg2_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]__0_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg2(6),
      R => SR(0)
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg2(7),
      R => '0'
    );
\slv_reg2_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]__0_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg2(7),
      R => SR(0)
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg2(8),
      R => '0'
    );
\slv_reg2_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]__0_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg2(8),
      R => SR(0)
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg2(9),
      R => '0'
    );
\slv_reg2_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]__0_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg2(9),
      R => SR(0)
    );
\slv_reg3[15]__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => s00_axi_wstrb(1),
      O => \slv_reg3[15]__0_i_1_n_0\
    );
\slv_reg3[23]__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => s00_axi_wstrb(2),
      O => \slv_reg3[23]__0_i_1_n_0\
    );
\slv_reg3[31]__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => s00_axi_wstrb(3),
      O => \slv_reg3[31]__0_i_1_n_0\
    );
\slv_reg3[7]__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => s00_axi_wstrb(0),
      O => \slv_reg3[7]__0_i_1_n_0\
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg3(0),
      R => '0'
    );
\slv_reg3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]__0_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg3(0),
      R => SR(0)
    );
\slv_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg3(10),
      R => '0'
    );
\slv_reg3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]__0_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg3(10),
      R => SR(0)
    );
\slv_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg3(11),
      R => '0'
    );
\slv_reg3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]__0_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg3(11),
      R => SR(0)
    );
\slv_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg3(12),
      R => '0'
    );
\slv_reg3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]__0_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg3(12),
      R => SR(0)
    );
\slv_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg3(13),
      R => '0'
    );
\slv_reg3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]__0_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg3(13),
      R => SR(0)
    );
\slv_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg3(14),
      R => '0'
    );
\slv_reg3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]__0_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg3(14),
      R => SR(0)
    );
\slv_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg3(15),
      R => '0'
    );
\slv_reg3_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]__0_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg3(15),
      R => SR(0)
    );
\slv_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg3(16),
      R => '0'
    );
\slv_reg3_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]__0_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg3(16),
      R => SR(0)
    );
\slv_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg3(17),
      R => '0'
    );
\slv_reg3_reg[17]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]__0_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg3(17),
      R => SR(0)
    );
\slv_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg3(18),
      R => '0'
    );
\slv_reg3_reg[18]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]__0_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg3(18),
      R => SR(0)
    );
\slv_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg3(19),
      R => '0'
    );
\slv_reg3_reg[19]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]__0_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg3(19),
      R => SR(0)
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg3(1),
      R => '0'
    );
\slv_reg3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]__0_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg3(1),
      R => SR(0)
    );
\slv_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg3(20),
      R => '0'
    );
\slv_reg3_reg[20]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]__0_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg3(20),
      R => SR(0)
    );
\slv_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg3(21),
      R => '0'
    );
\slv_reg3_reg[21]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]__0_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg3(21),
      R => SR(0)
    );
\slv_reg3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg3(22),
      R => '0'
    );
\slv_reg3_reg[22]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]__0_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg3(22),
      R => SR(0)
    );
\slv_reg3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg3(23),
      R => '0'
    );
\slv_reg3_reg[23]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]__0_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg3(23),
      R => SR(0)
    );
\slv_reg3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg3(24),
      R => '0'
    );
\slv_reg3_reg[24]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]__0_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg3(24),
      R => SR(0)
    );
\slv_reg3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg3(25),
      R => '0'
    );
\slv_reg3_reg[25]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]__0_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg3(25),
      R => SR(0)
    );
\slv_reg3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg3(26),
      R => '0'
    );
\slv_reg3_reg[26]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]__0_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg3(26),
      R => SR(0)
    );
\slv_reg3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg3(27),
      R => '0'
    );
\slv_reg3_reg[27]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]__0_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg3(27),
      R => SR(0)
    );
\slv_reg3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg3(28),
      R => '0'
    );
\slv_reg3_reg[28]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]__0_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg3(28),
      R => SR(0)
    );
\slv_reg3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg3(29),
      R => '0'
    );
\slv_reg3_reg[29]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]__0_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg3(29),
      R => SR(0)
    );
\slv_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg3(2),
      R => '0'
    );
\slv_reg3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]__0_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg3(2),
      R => SR(0)
    );
\slv_reg3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg3(30),
      R => '0'
    );
\slv_reg3_reg[30]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]__0_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg3(30),
      R => SR(0)
    );
\slv_reg3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg3(31),
      R => '0'
    );
\slv_reg3_reg[31]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]__0_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg3(31),
      R => SR(0)
    );
\slv_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg3(3),
      R => '0'
    );
\slv_reg3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]__0_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg3(3),
      R => SR(0)
    );
\slv_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg3(4),
      R => '0'
    );
\slv_reg3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]__0_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg3(4),
      R => SR(0)
    );
\slv_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg3(5),
      R => '0'
    );
\slv_reg3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]__0_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg3(5),
      R => SR(0)
    );
\slv_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg3(6),
      R => '0'
    );
\slv_reg3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]__0_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg3(6),
      R => SR(0)
    );
\slv_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg3(7),
      R => '0'
    );
\slv_reg3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]__0_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg3(7),
      R => SR(0)
    );
\slv_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg3(8),
      R => '0'
    );
\slv_reg3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]__0_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg3(8),
      R => SR(0)
    );
\slv_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => slv_reg3(9),
      R => '0'
    );
\slv_reg3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]__0_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg3(9),
      R => SR(0)
    );
\slv_reg4[15]__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s00_axi_wstrb(1),
      O => \slv_reg4[15]__0_i_1_n_0\
    );
\slv_reg4[23]__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s00_axi_wstrb(2),
      O => \slv_reg4[23]__0_i_1_n_0\
    );
\slv_reg4[27]__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s00_axi_wstrb(3),
      O => \slv_reg4[27]__0_i_1_n_0\
    );
\slv_reg4[7]__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s00_axi_wstrb(0),
      O => \slv_reg4[7]__0_i_1_n_0\
    );
\slv_reg4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire4(0),
      Q => slv_reg4(0),
      R => '0'
    );
\slv_reg4_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]__0_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg4(0),
      R => SR(0)
    );
\slv_reg4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire4(10),
      Q => slv_reg4(10),
      R => '0'
    );
\slv_reg4_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]__0_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg4(10),
      R => SR(0)
    );
\slv_reg4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire4(11),
      Q => slv_reg4(11),
      R => '0'
    );
\slv_reg4_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]__0_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg4(11),
      R => SR(0)
    );
\slv_reg4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire4(12),
      Q => slv_reg4(12),
      R => '0'
    );
\slv_reg4_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]__0_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg4(12),
      R => SR(0)
    );
\slv_reg4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire4(13),
      Q => slv_reg4(13),
      R => '0'
    );
\slv_reg4_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]__0_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg4(13),
      R => SR(0)
    );
\slv_reg4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire4(14),
      Q => slv_reg4(14),
      R => '0'
    );
\slv_reg4_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]__0_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg4(14),
      R => SR(0)
    );
\slv_reg4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire4(15),
      Q => slv_reg4(15),
      R => '0'
    );
\slv_reg4_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]__0_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg4(15),
      R => SR(0)
    );
\slv_reg4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire4(16),
      Q => slv_reg4(16),
      R => '0'
    );
\slv_reg4_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]__0_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg4(16),
      R => SR(0)
    );
\slv_reg4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire4(27),
      Q => slv_reg4(17),
      R => '0'
    );
\slv_reg4_reg[17]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]__0_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg4(17),
      R => SR(0)
    );
\slv_reg4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire4(27),
      Q => slv_reg4(18),
      R => '0'
    );
\slv_reg4_reg[18]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]__0_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg4(18),
      R => SR(0)
    );
\slv_reg4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire4(27),
      Q => slv_reg4(19),
      R => '0'
    );
\slv_reg4_reg[19]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]__0_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg4(19),
      R => SR(0)
    );
\slv_reg4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire4(1),
      Q => slv_reg4(1),
      R => '0'
    );
\slv_reg4_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]__0_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg4(1),
      R => SR(0)
    );
\slv_reg4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire4(27),
      Q => slv_reg4(20),
      R => '0'
    );
\slv_reg4_reg[20]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]__0_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg4(20),
      R => SR(0)
    );
\slv_reg4_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire4(27),
      Q => slv_reg4(21),
      R => '0'
    );
\slv_reg4_reg[21]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]__0_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg4(21),
      R => SR(0)
    );
\slv_reg4_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire4(27),
      Q => slv_reg4(22),
      R => '0'
    );
\slv_reg4_reg[22]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]__0_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg4(22),
      R => SR(0)
    );
\slv_reg4_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire4(27),
      Q => slv_reg4(23),
      R => '0'
    );
\slv_reg4_reg[23]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]__0_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg4(23),
      R => SR(0)
    );
\slv_reg4_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire4(27),
      Q => slv_reg4(24),
      R => '0'
    );
\slv_reg4_reg[24]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[27]__0_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg4(24),
      R => SR(0)
    );
\slv_reg4_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire4(27),
      Q => slv_reg4(25),
      R => '0'
    );
\slv_reg4_reg[25]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[27]__0_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg4(25),
      R => SR(0)
    );
\slv_reg4_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire4(27),
      Q => slv_reg4(26),
      R => '0'
    );
\slv_reg4_reg[26]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[27]__0_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg4(26),
      R => SR(0)
    );
\slv_reg4_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire4(27),
      Q => slv_reg4(27),
      R => '0'
    );
\slv_reg4_reg[27]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[27]__0_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg4(27),
      R => SR(0)
    );
\slv_reg4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire4(2),
      Q => slv_reg4(2),
      R => '0'
    );
\slv_reg4_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]__0_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg4(2),
      R => SR(0)
    );
\slv_reg4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire4(3),
      Q => slv_reg4(3),
      R => '0'
    );
\slv_reg4_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]__0_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg4(3),
      R => SR(0)
    );
\slv_reg4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire4(4),
      Q => slv_reg4(4),
      R => '0'
    );
\slv_reg4_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]__0_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg4(4),
      R => SR(0)
    );
\slv_reg4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire4(5),
      Q => slv_reg4(5),
      R => '0'
    );
\slv_reg4_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]__0_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg4(5),
      R => SR(0)
    );
\slv_reg4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire4(6),
      Q => slv_reg4(6),
      R => '0'
    );
\slv_reg4_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]__0_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg4(6),
      R => SR(0)
    );
\slv_reg4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire4(7),
      Q => slv_reg4(7),
      R => '0'
    );
\slv_reg4_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]__0_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg4(7),
      R => SR(0)
    );
\slv_reg4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire4(8),
      Q => slv_reg4(8),
      R => '0'
    );
\slv_reg4_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]__0_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg4(8),
      R => SR(0)
    );
\slv_reg4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire4(9),
      Q => slv_reg4(9),
      R => '0'
    );
\slv_reg4_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]__0_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg4(9),
      R => SR(0)
    );
\slv_reg5[15]__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(1),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      O => \slv_reg5[15]__0_i_1_n_0\
    );
\slv_reg5[23]__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(2),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      O => \slv_reg5[23]__0_i_1_n_0\
    );
\slv_reg5[27]__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(3),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      O => \slv_reg5[27]__0_i_1_n_0\
    );
\slv_reg5[7]__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(0),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      O => \slv_reg5[7]__0_i_1_n_0\
    );
\slv_reg5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire5(0),
      Q => slv_reg5(0),
      R => '0'
    );
\slv_reg5_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]__0_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg5(0),
      R => SR(0)
    );
\slv_reg5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire5(10),
      Q => slv_reg5(10),
      R => '0'
    );
\slv_reg5_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]__0_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg5(10),
      R => SR(0)
    );
\slv_reg5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire5(11),
      Q => slv_reg5(11),
      R => '0'
    );
\slv_reg5_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]__0_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg5(11),
      R => SR(0)
    );
\slv_reg5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire5(12),
      Q => slv_reg5(12),
      R => '0'
    );
\slv_reg5_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]__0_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg5(12),
      R => SR(0)
    );
\slv_reg5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire5(13),
      Q => slv_reg5(13),
      R => '0'
    );
\slv_reg5_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]__0_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg5(13),
      R => SR(0)
    );
\slv_reg5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire5(14),
      Q => slv_reg5(14),
      R => '0'
    );
\slv_reg5_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]__0_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg5(14),
      R => SR(0)
    );
\slv_reg5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire5(15),
      Q => slv_reg5(15),
      R => '0'
    );
\slv_reg5_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]__0_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg5(15),
      R => SR(0)
    );
\slv_reg5_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire5(16),
      Q => slv_reg5(16),
      R => '0'
    );
\slv_reg5_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]__0_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg5(16),
      R => SR(0)
    );
\slv_reg5_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire5(27),
      Q => slv_reg5(17),
      R => '0'
    );
\slv_reg5_reg[17]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]__0_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg5(17),
      R => SR(0)
    );
\slv_reg5_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire5(27),
      Q => slv_reg5(18),
      R => '0'
    );
\slv_reg5_reg[18]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]__0_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg5(18),
      R => SR(0)
    );
\slv_reg5_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire5(27),
      Q => slv_reg5(19),
      R => '0'
    );
\slv_reg5_reg[19]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]__0_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg5(19),
      R => SR(0)
    );
\slv_reg5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire5(1),
      Q => slv_reg5(1),
      R => '0'
    );
\slv_reg5_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]__0_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg5(1),
      R => SR(0)
    );
\slv_reg5_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire5(27),
      Q => slv_reg5(20),
      R => '0'
    );
\slv_reg5_reg[20]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]__0_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg5(20),
      R => SR(0)
    );
\slv_reg5_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire5(27),
      Q => slv_reg5(21),
      R => '0'
    );
\slv_reg5_reg[21]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]__0_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg5(21),
      R => SR(0)
    );
\slv_reg5_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire5(27),
      Q => slv_reg5(22),
      R => '0'
    );
\slv_reg5_reg[22]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]__0_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg5(22),
      R => SR(0)
    );
\slv_reg5_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire5(27),
      Q => slv_reg5(23),
      R => '0'
    );
\slv_reg5_reg[23]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]__0_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg5(23),
      R => SR(0)
    );
\slv_reg5_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire5(27),
      Q => slv_reg5(24),
      R => '0'
    );
\slv_reg5_reg[24]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[27]__0_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg5(24),
      R => SR(0)
    );
\slv_reg5_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire5(27),
      Q => slv_reg5(25),
      R => '0'
    );
\slv_reg5_reg[25]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[27]__0_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg5(25),
      R => SR(0)
    );
\slv_reg5_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire5(27),
      Q => slv_reg5(26),
      R => '0'
    );
\slv_reg5_reg[26]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[27]__0_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg5(26),
      R => SR(0)
    );
\slv_reg5_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire5(27),
      Q => slv_reg5(27),
      R => '0'
    );
\slv_reg5_reg[27]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[27]__0_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg5(27),
      R => SR(0)
    );
\slv_reg5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire5(2),
      Q => slv_reg5(2),
      R => '0'
    );
\slv_reg5_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]__0_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg5(2),
      R => SR(0)
    );
\slv_reg5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire5(3),
      Q => slv_reg5(3),
      R => '0'
    );
\slv_reg5_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]__0_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg5(3),
      R => SR(0)
    );
\slv_reg5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire5(4),
      Q => slv_reg5(4),
      R => '0'
    );
\slv_reg5_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]__0_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg5(4),
      R => SR(0)
    );
\slv_reg5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire5(5),
      Q => slv_reg5(5),
      R => '0'
    );
\slv_reg5_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]__0_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg5(5),
      R => SR(0)
    );
\slv_reg5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire5(6),
      Q => slv_reg5(6),
      R => '0'
    );
\slv_reg5_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]__0_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg5(6),
      R => SR(0)
    );
\slv_reg5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire5(7),
      Q => slv_reg5(7),
      R => '0'
    );
\slv_reg5_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]__0_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg5(7),
      R => SR(0)
    );
\slv_reg5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire5(8),
      Q => slv_reg5(8),
      R => '0'
    );
\slv_reg5_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]__0_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg5(8),
      R => SR(0)
    );
\slv_reg5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => slv_wire5(9),
      Q => slv_reg5(9),
      R => '0'
    );
\slv_reg5_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]__0_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg5(9),
      R => SR(0)
    );
slv_reg_rden: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s00_axi_rvalid\,
      I2 => \^axi_arready_reg_0\,
      O => \slv_reg_rden__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity elipse_accelerated_elipse_coprocessor_0_0_elipse_coprocessor_v1_0 is
  port (
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of elipse_accelerated_elipse_coprocessor_0_0_elipse_coprocessor_v1_0 : entity is "elipse_coprocessor_v1_0";
end elipse_accelerated_elipse_coprocessor_0_0_elipse_coprocessor_v1_0;

architecture STRUCTURE of elipse_accelerated_elipse_coprocessor_0_0_elipse_coprocessor_v1_0 is
  signal ARESET : STD_LOGIC;
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal elipse_coprocessor_v1_0_S00_AXI_inst_n_4 : STD_LOGIC;
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
begin
  S_AXI_ARREADY <= \^s_axi_arready\;
  S_AXI_AWREADY <= \^s_axi_awready\;
  S_AXI_WREADY <= \^s_axi_wready\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFC4CCC4CCC4CC"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => elipse_coprocessor_v1_0_S00_AXI_inst_n_4,
      I2 => \^s_axi_awready\,
      I3 => s00_axi_wvalid,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => aw_en_i_1_n_0
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => ARESET
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s_axi_awready\,
      I3 => \^s_axi_wready\,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_rvalid\,
      I3 => s00_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
elipse_coprocessor_v1_0_S00_AXI_inst: entity work.elipse_accelerated_elipse_coprocessor_0_0_elipse_coprocessor_v1_0_S00_AXI
     port map (
      SR(0) => ARESET,
      aw_en_reg_0 => elipse_coprocessor_v1_0_S00_AXI_inst_n_4,
      aw_en_reg_1 => aw_en_i_1_n_0,
      axi_arready_reg_0 => \^s_axi_arready\,
      axi_awready_reg_0 => \^s_axi_awready\,
      axi_bvalid_reg_0 => axi_bvalid_i_1_n_0,
      axi_rvalid_reg_0 => axi_rvalid_i_1_n_0,
      axi_wready_reg_0 => \^s_axi_wready\,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(2 downto 0) => s00_axi_araddr(2 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(2 downto 0) => s00_axi_awaddr(2 downto 0),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bvalid => \^s00_axi_bvalid\,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rvalid => \^s00_axi_rvalid\,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity elipse_accelerated_elipse_coprocessor_0_0 is
  port (
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of elipse_accelerated_elipse_coprocessor_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of elipse_accelerated_elipse_coprocessor_0_0 : entity is "elipse_accelerated_elipse_coprocessor_0_0,elipse_coprocessor_v1_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of elipse_accelerated_elipse_coprocessor_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of elipse_accelerated_elipse_coprocessor_0_0 : entity is "elipse_coprocessor_v1_0,Vivado 2019.1";
end elipse_accelerated_elipse_coprocessor_0_0;

architecture STRUCTURE of elipse_accelerated_elipse_coprocessor_0_0 is
  signal \<const0>\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of s00_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of s00_axi_aclk : signal is "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN elipse_accelerated_clk_wiz_1_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S00_AXI_RST RST";
  attribute X_INTERFACE_PARAMETER of s00_axi_aresetn : signal is "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY";
  attribute X_INTERFACE_INFO of s00_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID";
  attribute X_INTERFACE_INFO of s00_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY";
  attribute X_INTERFACE_INFO of s00_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID";
  attribute X_INTERFACE_INFO of s00_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BREADY";
  attribute X_INTERFACE_INFO of s00_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BVALID";
  attribute X_INTERFACE_INFO of s00_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s00_axi_rready : signal is "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 6, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 5, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN elipse_accelerated_clk_wiz_1_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RVALID";
  attribute X_INTERFACE_INFO of s00_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WREADY";
  attribute X_INTERFACE_INFO of s00_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WVALID";
  attribute X_INTERFACE_INFO of s00_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR";
  attribute X_INTERFACE_INFO of s00_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT";
  attribute X_INTERFACE_INFO of s00_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR";
  attribute X_INTERFACE_INFO of s00_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT";
  attribute X_INTERFACE_INFO of s00_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BRESP";
  attribute X_INTERFACE_INFO of s00_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RDATA";
  attribute X_INTERFACE_INFO of s00_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RRESP";
  attribute X_INTERFACE_INFO of s00_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WDATA";
  attribute X_INTERFACE_INFO of s00_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB";
begin
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.elipse_accelerated_elipse_coprocessor_0_0_elipse_coprocessor_v1_0
     port map (
      S_AXI_ARREADY => s00_axi_arready,
      S_AXI_AWREADY => s00_axi_awready,
      S_AXI_WREADY => s00_axi_wready,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(2 downto 0) => s00_axi_araddr(4 downto 2),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(2 downto 0) => s00_axi_awaddr(4 downto 2),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
