// Seed: 3568135101
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = id_3;
  logic id_6 = -id_1;
endmodule
module module_1 #(
    parameter id_5 = 32'd37,
    parameter id_6 = 32'd87
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    _id_6
);
  input wire _id_6;
  output wire _id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_7;
  logic [id_6 : id_5] id_8;
  wire id_9;
  module_0 modCall_1 (
      id_4,
      id_8,
      id_9,
      id_3,
      id_8
  );
endmodule
