

================================================================
== Vitis HLS Report for 'relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s'
================================================================
* Date:           Tue Sep 17 20:00:55 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  25.00 ns|  1.131 ns|     6.75 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     2240|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|        -|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        0|     2240|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|        0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |icmp_ln45_16_fu_416_p2  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln45_17_fu_434_p2  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln45_18_fu_452_p2  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln45_19_fu_470_p2  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln45_20_fu_488_p2  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln45_21_fu_506_p2  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln45_22_fu_524_p2  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln45_23_fu_542_p2  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln45_24_fu_560_p2  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln45_25_fu_578_p2  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln45_26_fu_596_p2  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln45_27_fu_614_p2  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln45_28_fu_632_p2  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln45_29_fu_650_p2  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln45_30_fu_668_p2  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln45_31_fu_686_p2  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln45_32_fu_704_p2  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln45_33_fu_722_p2  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln45_34_fu_740_p2  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln45_35_fu_758_p2  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln45_36_fu_776_p2  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln45_37_fu_794_p2  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln45_38_fu_812_p2  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln45_39_fu_830_p2  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln45_40_fu_848_p2  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln45_41_fu_866_p2  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln45_42_fu_884_p2  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln45_43_fu_902_p2  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln45_44_fu_920_p2  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln45_45_fu_938_p2  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln45_46_fu_956_p2  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln45_fu_398_p2     |      icmp|   0|  0|  39|          32|           1|
    |datareg_16_fu_422_p3    |    select|   0|  0|  31|           1|          31|
    |datareg_17_fu_440_p3    |    select|   0|  0|  31|           1|          31|
    |datareg_18_fu_458_p3    |    select|   0|  0|  31|           1|          31|
    |datareg_19_fu_476_p3    |    select|   0|  0|  31|           1|          31|
    |datareg_20_fu_494_p3    |    select|   0|  0|  31|           1|          31|
    |datareg_21_fu_512_p3    |    select|   0|  0|  31|           1|          31|
    |datareg_22_fu_530_p3    |    select|   0|  0|  31|           1|          31|
    |datareg_23_fu_548_p3    |    select|   0|  0|  31|           1|          31|
    |datareg_24_fu_566_p3    |    select|   0|  0|  31|           1|          31|
    |datareg_25_fu_584_p3    |    select|   0|  0|  31|           1|          31|
    |datareg_26_fu_602_p3    |    select|   0|  0|  31|           1|          31|
    |datareg_27_fu_620_p3    |    select|   0|  0|  31|           1|          31|
    |datareg_28_fu_638_p3    |    select|   0|  0|  31|           1|          31|
    |datareg_29_fu_656_p3    |    select|   0|  0|  31|           1|          31|
    |datareg_30_fu_674_p3    |    select|   0|  0|  31|           1|          31|
    |datareg_31_fu_692_p3    |    select|   0|  0|  31|           1|          31|
    |datareg_32_fu_710_p3    |    select|   0|  0|  31|           1|          31|
    |datareg_33_fu_728_p3    |    select|   0|  0|  31|           1|          31|
    |datareg_34_fu_746_p3    |    select|   0|  0|  31|           1|          31|
    |datareg_35_fu_764_p3    |    select|   0|  0|  31|           1|          31|
    |datareg_36_fu_782_p3    |    select|   0|  0|  31|           1|          31|
    |datareg_37_fu_800_p3    |    select|   0|  0|  31|           1|          31|
    |datareg_38_fu_818_p3    |    select|   0|  0|  31|           1|          31|
    |datareg_39_fu_836_p3    |    select|   0|  0|  31|           1|          31|
    |datareg_40_fu_854_p3    |    select|   0|  0|  31|           1|          31|
    |datareg_41_fu_872_p3    |    select|   0|  0|  31|           1|          31|
    |datareg_42_fu_890_p3    |    select|   0|  0|  31|           1|          31|
    |datareg_43_fu_908_p3    |    select|   0|  0|  31|           1|          31|
    |datareg_44_fu_926_p3    |    select|   0|  0|  31|           1|          31|
    |datareg_45_fu_944_p3    |    select|   0|  0|  31|           1|          31|
    |datareg_46_fu_962_p3    |    select|   0|  0|  31|           1|          31|
    |datareg_fu_404_p3       |    select|   0|  0|  31|           1|          31|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|2240|        1056|        1024|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+--------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_ready      |  out|    1|  ap_ctrl_hs|  relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>|  return value|
|ap_return_0   |  out|   32|  ap_ctrl_hs|  relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>|  return value|
|ap_return_1   |  out|   32|  ap_ctrl_hs|  relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>|  return value|
|ap_return_2   |  out|   32|  ap_ctrl_hs|  relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>|  return value|
|ap_return_3   |  out|   32|  ap_ctrl_hs|  relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>|  return value|
|ap_return_4   |  out|   32|  ap_ctrl_hs|  relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>|  return value|
|ap_return_5   |  out|   32|  ap_ctrl_hs|  relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>|  return value|
|ap_return_6   |  out|   32|  ap_ctrl_hs|  relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>|  return value|
|ap_return_7   |  out|   32|  ap_ctrl_hs|  relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>|  return value|
|ap_return_8   |  out|   32|  ap_ctrl_hs|  relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>|  return value|
|ap_return_9   |  out|   32|  ap_ctrl_hs|  relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>|  return value|
|ap_return_10  |  out|   32|  ap_ctrl_hs|  relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>|  return value|
|ap_return_11  |  out|   32|  ap_ctrl_hs|  relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>|  return value|
|ap_return_12  |  out|   32|  ap_ctrl_hs|  relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>|  return value|
|ap_return_13  |  out|   32|  ap_ctrl_hs|  relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>|  return value|
|ap_return_14  |  out|   32|  ap_ctrl_hs|  relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>|  return value|
|ap_return_15  |  out|   32|  ap_ctrl_hs|  relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>|  return value|
|ap_return_16  |  out|   32|  ap_ctrl_hs|  relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>|  return value|
|ap_return_17  |  out|   32|  ap_ctrl_hs|  relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>|  return value|
|ap_return_18  |  out|   32|  ap_ctrl_hs|  relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>|  return value|
|ap_return_19  |  out|   32|  ap_ctrl_hs|  relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>|  return value|
|ap_return_20  |  out|   32|  ap_ctrl_hs|  relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>|  return value|
|ap_return_21  |  out|   32|  ap_ctrl_hs|  relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>|  return value|
|ap_return_22  |  out|   32|  ap_ctrl_hs|  relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>|  return value|
|ap_return_23  |  out|   32|  ap_ctrl_hs|  relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>|  return value|
|ap_return_24  |  out|   32|  ap_ctrl_hs|  relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>|  return value|
|ap_return_25  |  out|   32|  ap_ctrl_hs|  relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>|  return value|
|ap_return_26  |  out|   32|  ap_ctrl_hs|  relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>|  return value|
|ap_return_27  |  out|   32|  ap_ctrl_hs|  relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>|  return value|
|ap_return_28  |  out|   32|  ap_ctrl_hs|  relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>|  return value|
|ap_return_29  |  out|   32|  ap_ctrl_hs|  relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>|  return value|
|ap_return_30  |  out|   32|  ap_ctrl_hs|  relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>|  return value|
|ap_return_31  |  out|   32|  ap_ctrl_hs|  relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>|  return value|
|data_0_val    |   in|   32|     ap_none|                                                                data_0_val|        scalar|
|data_1_val    |   in|   32|     ap_none|                                                                data_1_val|        scalar|
|data_2_val    |   in|   32|     ap_none|                                                                data_2_val|        scalar|
|data_3_val    |   in|   32|     ap_none|                                                                data_3_val|        scalar|
|data_4_val    |   in|   32|     ap_none|                                                                data_4_val|        scalar|
|data_5_val    |   in|   32|     ap_none|                                                                data_5_val|        scalar|
|data_6_val    |   in|   32|     ap_none|                                                                data_6_val|        scalar|
|data_7_val    |   in|   32|     ap_none|                                                                data_7_val|        scalar|
|data_8_val    |   in|   32|     ap_none|                                                                data_8_val|        scalar|
|data_9_val    |   in|   32|     ap_none|                                                                data_9_val|        scalar|
|data_10_val   |   in|   32|     ap_none|                                                               data_10_val|        scalar|
|data_11_val   |   in|   32|     ap_none|                                                               data_11_val|        scalar|
|data_12_val   |   in|   32|     ap_none|                                                               data_12_val|        scalar|
|data_13_val   |   in|   32|     ap_none|                                                               data_13_val|        scalar|
|data_14_val   |   in|   32|     ap_none|                                                               data_14_val|        scalar|
|data_15_val   |   in|   32|     ap_none|                                                               data_15_val|        scalar|
|data_16_val   |   in|   32|     ap_none|                                                               data_16_val|        scalar|
|data_17_val   |   in|   32|     ap_none|                                                               data_17_val|        scalar|
|data_18_val   |   in|   32|     ap_none|                                                               data_18_val|        scalar|
|data_19_val   |   in|   32|     ap_none|                                                               data_19_val|        scalar|
|data_20_val   |   in|   32|     ap_none|                                                               data_20_val|        scalar|
|data_21_val   |   in|   32|     ap_none|                                                               data_21_val|        scalar|
|data_22_val   |   in|   32|     ap_none|                                                               data_22_val|        scalar|
|data_23_val   |   in|   32|     ap_none|                                                               data_23_val|        scalar|
|data_24_val   |   in|   32|     ap_none|                                                               data_24_val|        scalar|
|data_25_val   |   in|   32|     ap_none|                                                               data_25_val|        scalar|
|data_26_val   |   in|   32|     ap_none|                                                               data_26_val|        scalar|
|data_27_val   |   in|   32|     ap_none|                                                               data_27_val|        scalar|
|data_28_val   |   in|   32|     ap_none|                                                               data_28_val|        scalar|
|data_29_val   |   in|   32|     ap_none|                                                               data_29_val|        scalar|
|data_30_val   |   in|   32|     ap_none|                                                               data_30_val|        scalar|
|data_31_val   |   in|   32|     ap_none|                                                               data_31_val|        scalar|
+--------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

