
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: B[1] (input port clocked by __VIRTUAL_CLK__)
Endpoint: P[0] (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     1    0.002125    0.015912    0.007092    2.007092 v B[1] (in)
                                                         B[1] (net)
                      0.015912    0.000000    2.007092 v input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.015129    0.169653    0.347585    2.354677 v input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net4 (net)
                      0.169653    0.000240    2.354917 v _4_/A (sky130_fd_sc_hd__and4_1)
     2    0.004899    0.090968    0.369586    2.724503 v _4_/X (sky130_fd_sc_hd__and4_1)
                                                         net8 (net)
                      0.090968    0.000036    2.724538 v _5_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.002448    0.056996    0.278544    3.003082 v _5_/X (sky130_fd_sc_hd__a21o_1)
                                                         net5 (net)
                      0.056996    0.000026    3.003109 v output5/A (sky130_fd_sc_hd__buf_2)
     1    0.034100    0.165185    0.338368    3.341476 v output5/X (sky130_fd_sc_hd__buf_2)
                                                         P[0] (net)
                      0.165185    0.000242    3.341719 v P[0] (out)
                                              3.341719   data arrival time

                      0.000000   10.000000   10.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -3.341719   data arrival time
---------------------------------------------------------------------------------------------
                                              4.408281   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ss_100C_1v60 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
