INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/COA/Verilog_Assignment4_Grp29/Verilog_Assignment4_Grp29.srcs/sources_1/new/design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Booth_Multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Desktop/COA/Verilog_Assignment4_Grp29/Verilog_Assignment4_Grp29.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth_tb
