//////////////////////////////////////////////////////////////////////////////////
// Company: ALINX黑金
// Engineer: 老梅
// 
// Create Date: 2016/11/17 10:27:06
// Design Name: 
// Module Name: mem_test
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////
module mem_test
#(
	parameter MEM_DATA_BITS 	= 	64,
	parameter ADDR_BITS 		= 	32
)
(
	input 							rst,                                 	/*复位*/
	input 							mem_clk,                               	/*接口时钟*/
	output	reg						rd_burst_req,                          	/*读请求*/
	output	reg						wr_burst_req,                          	/*写请求*/
	output	reg[9:0] 				rd_burst_len,                     		/*读数据长度*/
	output	reg[9:0] 				wr_burst_len,                     		/*写数据长度*/
	output	reg[ADDR_BITS - 1:0] 	rd_burst_addr,        					/*读首地址*/
	output	reg[ADDR_BITS - 1:0] 	wr_burst_addr,        					/*写首地址*/
	input 							rd_burst_data_valid,                  	/*读出数据有效*/
	input 							wr_burst_data_req,                    	/*写数据信号*/
	input[MEM_DATA_BITS - 1:0] 		rd_burst_data,   						/*读出的数据*/
	output[MEM_DATA_BITS - 1:0]		wr_burst_data,    						/*写入的数据*/
	input 							rd_burst_finish,                      	/*读完成*/
	input 							wr_burst_finish,                      	/*写完成*/

	output	reg 					error
);
parameter 	IDLE 		= 	3'd0;
parameter 	MEM_READ 	= 	3'd1;
parameter 	MEM_WRITE  	= 	3'd2;
parameter	MEM_CHECK	=	3'd3;

parameter 	BURST_LEN 	= 	128;

(*mark_debug="true"*)	reg	[2:0] 	state;
(*mark_debug="true"*)	reg	[7:0] 	wr_cnt;
reg[MEM_DATA_BITS - 1:0] 			wr_burst_data_reg;

(*mark_debug="true"*)reg[7:0] 		rd_cnt;
reg[31:0] 							write_read_len;

assign 	wr_burst_data 	= 	wr_burst_data_reg;

//assign error = (state == MEM_READ) && rd_burst_data_valid && (rd_burst_data != {(MEM_DATA_BITS/8){rd_cnt}});

always@(posedge mem_clk or posedge rst)
begin
	if(rst)
		error <= 1'b0;
	else if(state == MEM_READ && rd_burst_data_valid && rd_burst_data != {(MEM_DATA_BITS/8){rd_cnt}})
		error <= 1'b1;
end

always@(posedge mem_clk or posedge rst)
begin
	if(rst)
	begin
		wr_burst_data_reg <= {MEM_DATA_BITS{1'b0}};
		wr_cnt <= 8'd0;
	end
	else if(state == MEM_WRITE)
	begin
		if(wr_burst_data_req)
			begin
				wr_burst_data_reg <= {(MEM_DATA_BITS/8){wr_cnt}};
				wr_cnt <= wr_cnt + 8'd1;
			end
		else if(wr_burst_finish)
			wr_cnt <= 8'd0;
	end
end


always@(posedge mem_clk or posedge rst)
begin
	if(rst)
	begin
		rd_cnt <= 8'd0;
	end
	else if(state == MEM_READ)
	begin
		if(rd_burst_data_valid)
			begin
				rd_cnt <= rd_cnt + 8'd1;
			end
		else if(rd_burst_finish)
			rd_cnt <= 8'd0;
	end
	else
		rd_cnt <= 8'd0;
end


always@(posedge mem_clk or posedge rst)
begin
	if(rst)
	begin
		state 			<= 	IDLE;
		wr_burst_req 	<= 	1'b0;
		rd_burst_req 	<= 	1'b0;
		rd_burst_len 	<= 	BURST_LEN;
		wr_burst_len 	<= 	BURST_LEN;
		rd_burst_addr 	<= 	0;
		wr_burst_addr 	<= 	0;
		write_read_len	<= 	32'd0;
	end
	else
	begin
		case(state)
			IDLE:
			begin
				state 			<= 	MEM_WRITE;
				wr_burst_req 	<= 	1'b1;
				wr_burst_len 	<= 	BURST_LEN;
				wr_burst_addr 	<=	'h2000000;
				write_read_len 	<= 	32'd0;
			end
			MEM_WRITE:
			begin
				if(wr_burst_finish)
				begin
//					state 			<= 	MEM_READ;
					state 			<= 	MEM_CHECK;

					wr_burst_req 	<= 	1'b0;
					rd_burst_req 	<= 	1'b1;
					rd_burst_len 	<= 	BURST_LEN;
					rd_burst_addr 	<= 	wr_burst_addr;
					write_read_len 	<= 	write_read_len + BURST_LEN;
				end
			end
			
			MEM_CHECK:
			begin
				if(write_read_len == 32'h2000000)
				    begin
						rd_burst_req 	<=	1'b0;
						state 			<=	IDLE;
				    end
				else 
				    begin
						rd_burst_req 	<=	1'b1;
						state 			<=	MEM_WRITE;
				    end
			end			
			
			MEM_READ:
			begin
				if(rd_burst_finish)
				begin
				    if(write_read_len == 32'h2000000)
				    begin
						rd_burst_req 	<=	1'b0;
						state 			<=	IDLE;
				    end
				    else
				    begin
						state 			<= 	MEM_WRITE;
						wr_burst_req 	<= 	1'b1;
						wr_burst_len 	<= 	BURST_LEN;
						rd_burst_req 	<= 	1'b0;
						wr_burst_addr 	<=	wr_burst_addr + BURST_LEN;
					end
				end
			end
			default:
				state <= IDLE;
		endcase
	end
end

endmodule