C:/intelFPGA/16.1/Verilog/decoder3to8.v {0 {vlog -work work -stats=none C:/intelFPGA/16.1/Verilog/decoder3to8.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module decoder3to8
** Error: C:/intelFPGA/16.1/Verilog/decoder3to8.v(7): Primitive output connection must be a scalar net.
** Error: C:/intelFPGA/16.1/Verilog/decoder3to8.v(8): Primitive output connection must be a scalar net.
** Error: C:/intelFPGA/16.1/Verilog/decoder3to8.v(9): Primitive output connection must be a scalar net.
** Error: C:/intelFPGA/16.1/Verilog/decoder3to8.v(10): Primitive output connection must be a scalar net.
** Error: C:/intelFPGA/16.1/Verilog/decoder3to8.v(11): Primitive output connection must be a scalar net.
** Error: C:/intelFPGA/16.1/Verilog/decoder3to8.v(12): Primitive output connection must be a scalar net.
** Error: C:/intelFPGA/16.1/Verilog/decoder3to8.v(13): Primitive output connection must be a scalar net.
** Error: C:/intelFPGA/16.1/Verilog/decoder3to8.v(14): Primitive output connection must be a scalar net.

} {4.0 12.0} {}} C:/intelFPGA/16.1/Verilog/b2gdataflow.v {0 {vlog -work work -stats=none {C:\intelFPGA\16.1\Verilog\b2gdataflow.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module b2gdataflow
** Warning: (vlog-2121) C:\intelFPGA\16.1\Verilog\b2gdataflow.v(7): Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
** Warning: (vlog-2121) C:\intelFPGA\16.1\Verilog\b2gdataflow.v(7): Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
** Error: C:\intelFPGA\16.1\Verilog\b2gdataflow.v(7): Register is illegal in left-hand side of continuous assignment
** Error: C:\intelFPGA\16.1\Verilog\b2gdataflow.v(7): Illegal left-hand side in continuous assignment.

} {6.0 8.0} {}}
