Release 4.2WP3.x - Map E.38
Xilinx Mapping Report File for Design 'tri_level_sync_generator'

Design Information
------------------
Command Line   : map -p xc2s50e-tq144-6 -cm area -k 4 -c 100 -tx off
tri_level_sync_generator.ngd 
Target Device  : x2s50e
Target Package : tq144
Target Speed   : -6
Mapper Version : spartan2e -- $Revision: 1.58 $
Mapped Date    : Fri Nov 28 14:12:57 2003

Design Summary
--------------
   Number of errors:      0
   Number of warnings:    1
   Number of Slices:                194 out of    768   25%
   Number of Slices containing
      unrelated logic:                0 out of    194    0%
   Number of Slice Flip Flops:      127 out of  1,536    8%
   Total Number 4 input LUTs:       215 out of  1,536   13%
      Number used as LUTs:                        209
      Number used as a route-thru:                  6
   Number of bonded IOBs:            22 out of     98   22%
      IOB Flip Flops:                               1
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                2 out of      4   50%
Total equivalent gate count for design:  2,425
Additional JTAG gate count for IOBs:  1,152

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group Summary
Section 10 - Modular Design Summary

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net N113 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.

Section 3 - Informational
-------------------------
INFO:MapLib:62 - All of the external outputs in this design are using slew rate
   limited output drivers. The delay on speed critical outputs can be
   dramatically reduced by designating them as fast outputs in the schematic.

Section 4 - Removed Logic Summary
---------------------------------
   2 block(s) optimized away

Section 5 - Removed Logic
-------------------------

Optimized Block(s):
TYPE 		BLOCK
GND 		GND_I
VCC 		XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type    | Direction | IO Standard | Drive    | Slew | Reg (s)  | Resistor | IOB   |
|                                    |         |           |             | Strength | Rate |          |          | Delay |
+------------------------------------------------------------------------------------------------------------------------+
| f27m                               | GCLKIOB | INPUT     | LVTTL       |          |      |          |          |       |
| sck                                | GCLKIOB | INPUT     | LVTTL       |          |      |          |          |       |
| bcb_l<0>                           | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| bcb_l<1>                           | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| bcb_l<2>                           | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| bcb_l<3>                           | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| cs                                 | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| f14835                             | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| f1485                              | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| f4m                                | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| f8g                                | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| gpbus0                             | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| gpbus1                             | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| gpbus2                             | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| gpbus3                             | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| gpbus4                             | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| gpbus5                             | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| gpbus6                             | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| gpbus7                             | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| mosi                               | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | DELAY |
| mreset                             | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| sync_in                            | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| sync_t_tp                          | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| sync_tp                            | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
+------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group Summary
------------------------------
No area groups were found in this design.

Section 10 - Modular Design Summary
-----------------------------------
Modular Design not used for this design.
