RESET	clear_crc_init_sel
RESET	next_state_reset
RESET_2	clear_crc_init_sel
RESET_2	next_state_reset
state_byte	clear_crc_init_sel
state_byte	last_byte
state_byte	bypass_size
state_byte	byte_sel
state_byte	read_wait
state_byte	next_state_byte
state_byte	set_crc_init_sel
state_byte	byte_en
state_byte	crc_out_en
state_byte	next_state_reset
WRITE_2	next_state_full
WRITE_2	buffer_full
WRITE_2	has_data
WRITE_1	next_state_full
reset_chain	clear_crc_init_sel
reset_chain	next_state_reset
EMPTY	next_state_full
EMPTY	state_full
has_data	next_state_byte
has_data	next_state_reset
has_data	byte_en
size_in	next_state_byte
size_in	last_byte
size_in	byte_en
last_byte	next_state_full
last_byte	clear_crc_init_sel
last_byte	buffer_full
last_byte	next_state_reset
last_byte	byte_en
state_full	buffer_full
state_full	bypass_size
state_full	next_state_full
state_full	bypass_byte0
state_full	byte_en
state_full	has_data
next_state_full	state_full
write	next_state_full
write	next_state_byte
write	next_state_reset
next_state_byte	state_byte
IDLE	clear_crc_init_sel
IDLE	state_byte
IDLE	read_wait
IDLE	next_state_byte
IDLE	next_state_reset
IDLE	crc_out_en
BYPASS	buffer_full
BYPASS	bypass_size
BYPASS	next_state_full
BYPASS	bypass_byte0
BYPASS	byte_en
BYPASS	has_data
BYTE_1	next_state_byte
BYTE_1	last_byte
BYTE_1	byte_sel
BYTE_0	last_byte
BYTE_0	bypass_size
BYTE_0	byte_sel
BYTE_0	next_state_byte
BYTE_0	set_crc_init_sel
BYTE_0	byte_en
BYTE_3	next_state_byte
BYTE_3	last_byte
BYTE_3	byte_sel
BYTE_2	next_state_byte
BYTE_2	byte_sel
rst_n	state_reset
rst_n	state_byte
rst_n	state_full
buffer_full	next_state_byte
WRITE	clear_crc_init_sel
WRITE	next_state_reset
next_state_reset	state_reset
WORD	last_byte
WORD	byte_en
BYTE	next_state_byte
BYTE	last_byte
HALF_WORD	next_state_byte
HALF_WORD	last_byte
HALF_WORD	byte_en
WAIT	next_state_reset
NO_RESET	state_reset
NO_RESET	clear_crc_init_sel
NO_RESET	reset_pending
NO_RESET	next_state_reset
state_reset	clear_crc_init_sel
state_reset	reset_pending
state_reset	next_state_reset