Loading plugins phase: Elapsed time ==> 0s.250ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\USB_UART.cyprj -d CY8C5888AXI-LP096 -s D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0065: information: Analog terminal "AIO_7.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\TopDesign\TopDesign.cysch (Signal: Net_317)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\TopDesign\TopDesign.cysch (Shape_23.1)

ADD: sdb.M0065: information: Analog terminal "AIO_6.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\TopDesign\TopDesign.cysch (Signal: Net_315)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\TopDesign\TopDesign.cysch (Shape_22.1)

ADD: sdb.M0065: information: Analog terminal "AIO_5.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\TopDesign\TopDesign.cysch (Signal: Net_314)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\TopDesign\TopDesign.cysch (Shape_21.1)

ADD: sdb.M0065: information: Analog terminal "AIO_4.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\TopDesign\TopDesign.cysch (Signal: Net_312)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\TopDesign\TopDesign.cysch (Shape_20.1)

ADD: sdb.M0065: information: Analog terminal "AIO_8.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2946)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\TopDesign\TopDesign.cysch (Shape_24.1)

ADD: sdb.M0065: information: Analog terminal "AIO_9.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2947)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\TopDesign\TopDesign.cysch (Shape_25.1)

ADD: sdb.M0065: information: Analog terminal "AIO_10.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2948)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\TopDesign\TopDesign.cysch (Shape_26.1)

ADD: sdb.M0065: information: Analog terminal "AIO_11.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2949)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\TopDesign\TopDesign.cysch (Shape_27.1)

ADD: sdb.M0065: information: Analog terminal "AIO_12.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2950)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\TopDesign\TopDesign.cysch (Shape_28.1)

ADD: sdb.M0065: information: Analog terminal "AIO_13.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2951)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\TopDesign\TopDesign.cysch (Shape_29.1)

ADD: sdb.M0065: information: Analog terminal "AIO_14.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2952)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\TopDesign\TopDesign.cysch (Shape_30.1)

ADD: sdb.M0065: information: Analog terminal "AIO_15.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2953)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\TopDesign\TopDesign.cysch (Shape_31.1)

ADD: sdb.M0065: information: Analog terminal "AIO_0.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\TopDesign\TopDesign.cysch (Signal: Net_306)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\TopDesign\TopDesign.cysch (Shape_7.1)

ADD: sdb.M0065: information: Analog terminal "AIO_1.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\TopDesign\TopDesign.cysch (Signal: Net_307)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\TopDesign\TopDesign.cysch (Shape_17.1)

ADD: sdb.M0065: information: Analog terminal "AIO_2.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\TopDesign\TopDesign.cysch (Signal: Net_309)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\TopDesign\TopDesign.cysch (Shape_18.1)

ADD: sdb.M0065: information: Analog terminal "AIO_3.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\TopDesign\TopDesign.cysch (Signal: Net_310)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\TopDesign\TopDesign.cysch (Shape_19.1)

ADD: fit.M0032: warning: Clock Warning: (Clock_1's accuracy range '10  Hz -55% +100%, (4.5  Hz - 20  Hz)' is not within the specified tolerance range '10  Hz +/- 5%, (9.5  Hz - 10.5  Hz)'.).
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\TopDesign\TopDesign.cysch (Instance:Clock_1)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\USB_UART.cydwr (Clock_1)

ADD: pft.M0074: information: A (re)build is required to use the analog device editor. Unable to load the necessary information from the cyfit file. Partial/wrong data will be displayed until this has been resolved.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\USB_UART.cydwr ()

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.474ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.096ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  USB_UART.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\USB_UART.cyprj -dcpsoc3 USB_UART.v -verilog
======================================================================

======================================================================
Compiling:  USB_UART.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\USB_UART.cyprj -dcpsoc3 USB_UART.v -verilog
======================================================================

======================================================================
Compiling:  USB_UART.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\USB_UART.cyprj -dcpsoc3 -verilog USB_UART.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Jan 16 22:04:33 2017


======================================================================
Compiling:  USB_UART.v
Program  :   vpp
Options  :    -yv2 -q10 USB_UART.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Jan 16 22:04:33 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'USB_UART.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  USB_UART.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\USB_UART.cyprj -dcpsoc3 -verilog USB_UART.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Jan 16 22:04:33 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\codegentemp\USB_UART.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\codegentemp\USB_UART.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  USB_UART.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\USB_UART.cyprj -dcpsoc3 -verilog USB_UART.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Jan 16 22:04:35 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\codegentemp\USB_UART.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\codegentemp\USB_UART.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\USBUART_1:dma_complete_0\
	\USBUART_1:Net_1922\
	\USBUART_1:dma_complete_1\
	\USBUART_1:Net_1921\
	\USBUART_1:dma_complete_2\
	\USBUART_1:Net_1920\
	\USBUART_1:dma_complete_3\
	\USBUART_1:Net_1919\
	\USBUART_1:dma_complete_4\
	\USBUART_1:Net_1918\
	\USBUART_1:dma_complete_5\
	\USBUART_1:Net_1917\
	\USBUART_1:dma_complete_6\
	\USBUART_1:Net_1916\
	\USBUART_1:dma_complete_7\
	\USBUART_1:Net_1915\
	\CAN_1:Net_31\
	\CAN_1:Net_30\
	\UART_MODX_1:BUART:reset_sr\
	Net_6201
	Net_6202
	\UART_MODX_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_MODX_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_6198
	\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_MODX_1:BUART:sRX:MODULE_5:lt\
	\UART_MODX_1:BUART:sRX:MODULE_5:eq\
	\UART_MODX_1:BUART:sRX:MODULE_5:gt\
	\UART_MODX_1:BUART:sRX:MODULE_5:gte\
	\UART_MODX_1:BUART:sRX:MODULE_5:lte\
	\UART_MODX_0:BUART:reset_sr\
	Net_1583
	Net_1584
	\UART_MODX_0:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\UART_MODX_0:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_1579
	\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:xeq\
	\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:xlt\
	\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:xlte\
	\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:xgt\
	\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:xgte\
	\UART_MODX_0:BUART:sRX:MODULE_10:lt\
	\UART_MODX_0:BUART:sRX:MODULE_10:eq\
	\UART_MODX_0:BUART:sRX:MODULE_10:gt\
	\UART_MODX_0:BUART:sRX:MODULE_10:gte\
	\UART_MODX_0:BUART:sRX:MODULE_10:lte\
	\UART_MODX_2:BUART:reset_sr\
	Net_1629
	Net_1630
	\UART_MODX_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_1\
	\UART_MODX_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_0\
	\UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_0\
	\UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_0\
	Net_1625
	\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_0\
	\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_1\
	\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_1\
	\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:lt_0\
	\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:gt_0\
	\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:lti_0\
	\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:gti_0\
	\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_0\
	\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_0\
	\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:xeq\
	\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:xlt\
	\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:xlte\
	\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:xgt\
	\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:xgte\
	\UART_MODX_2:BUART:sRX:MODULE_15:lt\
	\UART_MODX_2:BUART:sRX:MODULE_15:eq\
	\UART_MODX_2:BUART:sRX:MODULE_15:gt\
	\UART_MODX_2:BUART:sRX:MODULE_15:gte\
	\UART_MODX_2:BUART:sRX:MODULE_15:lte\
	\UART_STIM_0:BUART:reset_sr\
	Net_6227
	Net_6228
	\UART_STIM_0:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_1\
	\UART_STIM_0:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_0\
	\UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_0\
	\UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_0\
	Net_6223
	\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_0\
	\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_1\
	\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_1\
	\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:lt_0\
	\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:gt_0\
	\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:lti_0\
	\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:gti_0\
	\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_0\
	\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_0\
	\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:xeq\
	\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:xlt\
	\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:xlte\
	\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:xgt\
	\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:xgte\
	\UART_STIM_0:BUART:sRX:MODULE_20:lt\
	\UART_STIM_0:BUART:sRX:MODULE_20:eq\
	\UART_STIM_0:BUART:sRX:MODULE_20:gt\
	\UART_STIM_0:BUART:sRX:MODULE_20:gte\
	\UART_STIM_0:BUART:sRX:MODULE_20:lte\
	\UART_STIM_1:BUART:reset_sr\
	Net_6216
	Net_6217
	\UART_STIM_1:BUART:sRX:s23Poll:MODULE_21:g2:a0:b_1\
	\UART_STIM_1:BUART:sRX:s23Poll:MODULE_21:g2:a0:b_0\
	\UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_0\
	\UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:gta_0\
	Net_6212
	\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:gta_0\
	\UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:albi_1\
	\UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:agbi_1\
	\UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:lt_0\
	\UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:gt_0\
	\UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:lti_0\
	\UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:gti_0\
	\UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:albi_0\
	\UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:agbi_0\
	\UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:xeq\
	\UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:xlt\
	\UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:xlte\
	\UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:xgt\
	\UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:xgte\
	\UART_STIM_1:BUART:sRX:MODULE_25:lt\
	\UART_STIM_1:BUART:sRX:MODULE_25:eq\
	\UART_STIM_1:BUART:sRX:MODULE_25:gt\
	\UART_STIM_1:BUART:sRX:MODULE_25:gte\
	\UART_STIM_1:BUART:sRX:MODULE_25:lte\
	\PWM_1:PWMUDB:km_run\
	\PWM_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_1:PWMUDB:capt_rising\
	\PWM_1:PWMUDB:capt_falling\
	\PWM_1:PWMUDB:trig_rise\
	\PWM_1:PWMUDB:trig_fall\
	\PWM_1:PWMUDB:sc_kill\
	\PWM_1:PWMUDB:min_kill\
	\PWM_1:PWMUDB:km_tc\
	\PWM_1:PWMUDB:db_tc\
	\PWM_1:PWMUDB:dith_sel\
	\PWM_1:PWMUDB:compare2\
	\PWM_1:Net_101\
	\PWM_1:Net_96\
	Net_6178
	Net_6179
	\PWM_1:PWMUDB:MODULE_26:b_31\
	\PWM_1:PWMUDB:MODULE_26:b_30\
	\PWM_1:PWMUDB:MODULE_26:b_29\
	\PWM_1:PWMUDB:MODULE_26:b_28\
	\PWM_1:PWMUDB:MODULE_26:b_27\
	\PWM_1:PWMUDB:MODULE_26:b_26\
	\PWM_1:PWMUDB:MODULE_26:b_25\
	\PWM_1:PWMUDB:MODULE_26:b_24\
	\PWM_1:PWMUDB:MODULE_26:b_23\
	\PWM_1:PWMUDB:MODULE_26:b_22\
	\PWM_1:PWMUDB:MODULE_26:b_21\
	\PWM_1:PWMUDB:MODULE_26:b_20\
	\PWM_1:PWMUDB:MODULE_26:b_19\
	\PWM_1:PWMUDB:MODULE_26:b_18\
	\PWM_1:PWMUDB:MODULE_26:b_17\
	\PWM_1:PWMUDB:MODULE_26:b_16\
	\PWM_1:PWMUDB:MODULE_26:b_15\
	\PWM_1:PWMUDB:MODULE_26:b_14\
	\PWM_1:PWMUDB:MODULE_26:b_13\
	\PWM_1:PWMUDB:MODULE_26:b_12\
	\PWM_1:PWMUDB:MODULE_26:b_11\
	\PWM_1:PWMUDB:MODULE_26:b_10\
	\PWM_1:PWMUDB:MODULE_26:b_9\
	\PWM_1:PWMUDB:MODULE_26:b_8\
	\PWM_1:PWMUDB:MODULE_26:b_7\
	\PWM_1:PWMUDB:MODULE_26:b_6\
	\PWM_1:PWMUDB:MODULE_26:b_5\
	\PWM_1:PWMUDB:MODULE_26:b_4\
	\PWM_1:PWMUDB:MODULE_26:b_3\
	\PWM_1:PWMUDB:MODULE_26:b_2\
	\PWM_1:PWMUDB:MODULE_26:b_1\
	\PWM_1:PWMUDB:MODULE_26:b_0\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:a_31\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:a_30\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:a_29\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:a_28\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:a_27\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:a_26\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:a_25\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:a_24\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_31\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_30\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_29\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_28\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_27\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_26\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_25\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_24\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_23\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_22\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_21\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_20\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_19\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_18\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_17\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_16\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_15\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_14\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_13\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_12\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_11\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_10\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_9\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_8\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_7\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_6\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_5\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_4\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_3\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_2\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_1\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_0\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_31\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_30\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_29\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_28\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_27\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_26\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_25\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_24\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_23\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_22\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_21\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_20\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_19\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_18\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_17\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_16\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_15\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_14\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_13\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_12\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_11\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_10\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_9\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_8\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_7\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_6\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_5\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_4\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_3\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_2\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_6186
	Net_6180
	Net_6177
	\PWM_1:Net_113\
	\PWM_1:Net_107\
	\PWM_1:Net_114\

    Synthesized names
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_31\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_30\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_29\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_28\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_27\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_26\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_25\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_24\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_23\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_22\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_21\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_20\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_19\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_18\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_17\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_16\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_15\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_14\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_13\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_12\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_11\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_10\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_9\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_8\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_7\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_6\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_5\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_4\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_3\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_2\

Deleted 289 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__LIO_6_net_0
Aliasing tmpOE__LIO_5_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__AIO_0_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__AIO_1_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__AIO_2_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__AIO_3_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__AIO_8_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__AIO_9_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__AIO_10_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__AIO_11_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__AIO_12_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__AIO_13_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__AIO_14_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__AIO_15_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__AIO_7_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__AIO_6_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__AIO_5_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__AIO_4_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__DIO_0_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__DIO_1_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__DIO_2_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__DIO_3_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__DIO_4_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__DIO_5_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__DIO_6_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__DIO_7_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__DIO_8_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__DIO_9_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__DIO_10_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__DIO_11_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__DIO_12_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__DIO_13_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__DIO_14_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__DIO_15_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__SAIO_0_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__SAIO_1_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__SDIO_0_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__MODX_3_IO_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__SDIO_1_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__LED_G_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__LED_B_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__KEY_1_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__KEY_2_net_0 to tmpOE__LIO_6_net_0
Aliasing \USBUART_1:tmpOE__Dm_net_0\ to tmpOE__LIO_6_net_0
Aliasing \USBUART_1:tmpOE__Dp_net_0\ to tmpOE__LIO_6_net_0
Aliasing tmpOE__BUZZER_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__CAN_TX_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__CAN_RX_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__MODX_1_TXD_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__MODX_1_RXD_net_0 to tmpOE__LIO_6_net_0
Aliasing \UART_MODX_1:BUART:tx_hd_send_break\ to zero
Aliasing \UART_MODX_1:BUART:HalfDuplexSend\ to zero
Aliasing \UART_MODX_1:BUART:FinalParityType_1\ to zero
Aliasing \UART_MODX_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_MODX_1:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_MODX_1:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_MODX_1:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_MODX_1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_MODX_1:BUART:tx_status_6\ to zero
Aliasing \UART_MODX_1:BUART:tx_status_5\ to zero
Aliasing \UART_MODX_1:BUART:tx_status_4\ to zero
Aliasing \UART_MODX_1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_MODX_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LIO_6_net_0
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__LIO_6_net_0
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__LIO_6_net_0
Aliasing \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART_MODX_1:BUART:rx_status_1\ to zero
Aliasing \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__LIO_6_net_0
Aliasing \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__LIO_6_net_0
Aliasing \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__LIO_6_net_0
Aliasing tmpOE__MODX_3_TXD_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__MODX_3_RXD_net_0 to tmpOE__LIO_6_net_0
Aliasing \UART_MODX_0:Net_61\ to \UART_MODX_1:Net_61\
Aliasing \UART_MODX_0:BUART:tx_hd_send_break\ to zero
Aliasing \UART_MODX_0:BUART:HalfDuplexSend\ to zero
Aliasing \UART_MODX_0:BUART:FinalParityType_1\ to zero
Aliasing \UART_MODX_0:BUART:FinalParityType_0\ to zero
Aliasing \UART_MODX_0:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_MODX_0:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_MODX_0:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_MODX_0:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_MODX_0:BUART:tx_status_6\ to zero
Aliasing \UART_MODX_0:BUART:tx_status_5\ to zero
Aliasing \UART_MODX_0:BUART:tx_status_4\ to zero
Aliasing \UART_MODX_0:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_MODX_0:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LIO_6_net_0
Aliasing MODIN6_1 to MODIN5_1
Aliasing MODIN6_0 to MODIN5_0
Aliasing \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to zero
Aliasing \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to tmpOE__LIO_6_net_0
Aliasing MODIN7_1 to MODIN5_1
Aliasing MODIN7_0 to MODIN5_0
Aliasing \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to tmpOE__LIO_6_net_0
Aliasing \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to zero
Aliasing \UART_MODX_0:BUART:rx_status_1\ to zero
Aliasing \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newa_6\ to zero
Aliasing \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newa_5\ to zero
Aliasing \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newa_4\ to zero
Aliasing \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_6\ to zero
Aliasing \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_5\ to zero
Aliasing \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_4\ to zero
Aliasing \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_3\ to zero
Aliasing \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_2\ to tmpOE__LIO_6_net_0
Aliasing \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_1\ to tmpOE__LIO_6_net_0
Aliasing \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_0\ to zero
Aliasing \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to tmpOE__LIO_6_net_0
Aliasing \UART_MODX_2:Net_61\ to \UART_MODX_1:Net_61\
Aliasing \UART_MODX_2:BUART:tx_hd_send_break\ to zero
Aliasing \UART_MODX_2:BUART:HalfDuplexSend\ to zero
Aliasing \UART_MODX_2:BUART:FinalParityType_1\ to zero
Aliasing \UART_MODX_2:BUART:FinalParityType_0\ to zero
Aliasing \UART_MODX_2:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_MODX_2:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_MODX_2:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_MODX_2:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_MODX_2:BUART:tx_status_6\ to zero
Aliasing \UART_MODX_2:BUART:tx_status_5\ to zero
Aliasing \UART_MODX_2:BUART:tx_status_4\ to zero
Aliasing \UART_MODX_2:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_MODX_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LIO_6_net_0
Aliasing MODIN10_1 to MODIN9_1
Aliasing MODIN10_0 to MODIN9_0
Aliasing \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\ to zero
Aliasing \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\ to tmpOE__LIO_6_net_0
Aliasing MODIN11_1 to MODIN9_1
Aliasing MODIN11_0 to MODIN9_0
Aliasing \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\ to tmpOE__LIO_6_net_0
Aliasing \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\ to zero
Aliasing \UART_MODX_2:BUART:rx_status_1\ to zero
Aliasing \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newa_6\ to zero
Aliasing \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newa_5\ to zero
Aliasing \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newa_4\ to zero
Aliasing \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_6\ to zero
Aliasing \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_5\ to zero
Aliasing \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_4\ to zero
Aliasing \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_3\ to zero
Aliasing \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_2\ to tmpOE__LIO_6_net_0
Aliasing \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_1\ to tmpOE__LIO_6_net_0
Aliasing \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_0\ to zero
Aliasing \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\ to tmpOE__LIO_6_net_0
Aliasing tmpOE__MODX_2_RXD_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__MODX_2_TXD_net_0 to tmpOE__LIO_6_net_0
Aliasing \UART_STIM_0:Net_61\ to \UART_MODX_1:Net_61\
Aliasing \UART_STIM_0:BUART:tx_hd_send_break\ to zero
Aliasing \UART_STIM_0:BUART:HalfDuplexSend\ to zero
Aliasing \UART_STIM_0:BUART:FinalParityType_1\ to zero
Aliasing \UART_STIM_0:BUART:FinalParityType_0\ to zero
Aliasing \UART_STIM_0:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_STIM_0:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_STIM_0:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_STIM_0:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_STIM_0:BUART:tx_status_6\ to zero
Aliasing \UART_STIM_0:BUART:tx_status_5\ to zero
Aliasing \UART_STIM_0:BUART:tx_status_4\ to zero
Aliasing \UART_STIM_0:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_STIM_0:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LIO_6_net_0
Aliasing MODIN14_1 to MODIN13_1
Aliasing MODIN14_0 to MODIN13_0
Aliasing \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\ to zero
Aliasing \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\ to tmpOE__LIO_6_net_0
Aliasing MODIN15_1 to MODIN13_1
Aliasing MODIN15_0 to MODIN13_0
Aliasing \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_1\ to tmpOE__LIO_6_net_0
Aliasing \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_0\ to zero
Aliasing \UART_STIM_0:BUART:rx_status_1\ to zero
Aliasing \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newa_6\ to zero
Aliasing \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newa_5\ to zero
Aliasing \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newa_4\ to zero
Aliasing \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_6\ to zero
Aliasing \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_5\ to zero
Aliasing \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_4\ to zero
Aliasing \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_3\ to zero
Aliasing \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_2\ to tmpOE__LIO_6_net_0
Aliasing \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_1\ to tmpOE__LIO_6_net_0
Aliasing \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_0\ to zero
Aliasing \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_0\ to tmpOE__LIO_6_net_0
Aliasing \UART_STIM_1:Net_61\ to \UART_MODX_1:Net_61\
Aliasing \UART_STIM_1:BUART:tx_hd_send_break\ to zero
Aliasing \UART_STIM_1:BUART:HalfDuplexSend\ to zero
Aliasing \UART_STIM_1:BUART:FinalParityType_1\ to zero
Aliasing \UART_STIM_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_STIM_1:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_STIM_1:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_STIM_1:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_STIM_1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_STIM_1:BUART:tx_status_6\ to zero
Aliasing \UART_STIM_1:BUART:tx_status_5\ to zero
Aliasing \UART_STIM_1:BUART:tx_status_4\ to zero
Aliasing \UART_STIM_1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_STIM_1:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LIO_6_net_0
Aliasing \UART_STIM_1:BUART:sRX:s23Poll:MODIN18_1\ to \UART_STIM_1:BUART:sRX:s23Poll:MODIN17_1\
Aliasing \UART_STIM_1:BUART:sRX:s23Poll:MODIN18_0\ to \UART_STIM_1:BUART:sRX:s23Poll:MODIN17_0\
Aliasing \UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_1\ to zero
Aliasing \UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_0\ to tmpOE__LIO_6_net_0
Aliasing \UART_STIM_1:BUART:sRX:s23Poll:MODIN19_1\ to \UART_STIM_1:BUART:sRX:s23Poll:MODIN17_1\
Aliasing \UART_STIM_1:BUART:sRX:s23Poll:MODIN19_0\ to \UART_STIM_1:BUART:sRX:s23Poll:MODIN17_0\
Aliasing \UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_1\ to tmpOE__LIO_6_net_0
Aliasing \UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_0\ to zero
Aliasing \UART_STIM_1:BUART:rx_status_1\ to zero
Aliasing \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newa_6\ to zero
Aliasing \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newa_5\ to zero
Aliasing \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newa_4\ to zero
Aliasing \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newb_6\ to zero
Aliasing \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newb_5\ to zero
Aliasing \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newb_4\ to zero
Aliasing \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newb_3\ to zero
Aliasing \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newb_2\ to tmpOE__LIO_6_net_0
Aliasing \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newb_1\ to tmpOE__LIO_6_net_0
Aliasing \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newb_0\ to zero
Aliasing \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_0\ to tmpOE__LIO_6_net_0
Aliasing tmpOE__MODX_1_IO_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__MODX_2_IO_net_0 to tmpOE__LIO_6_net_0
Aliasing \PWM_1:PWMUDB:hwCapture\ to zero
Aliasing \PWM_1:PWMUDB:trig_out\ to tmpOE__LIO_6_net_0
Aliasing \PWM_1:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill\ to tmpOE__LIO_6_net_0
Aliasing \PWM_1:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_1:PWMUDB:reset\ to zero
Aliasing \PWM_1:PWMUDB:status_6\ to zero
Aliasing \PWM_1:PWMUDB:status_4\ to zero
Aliasing \PWM_1:PWMUDB:cmp2\ to zero
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_1:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_1:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_23\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_22\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_21\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_20\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_19\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_18\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_17\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_15\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_14\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_13\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_12\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_11\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_10\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_9\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_8\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_7\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_6\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_5\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_4\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_3\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_2\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LIO_6_net_0
Aliasing tmpOE__LIO_4_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__LIO_3_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__LIO_2_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__LIO_0_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__LIO_7_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__LIO_8_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__LIO_9_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__LIO_10_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__LIO_11_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__LIO_12_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__LIO_13_RST_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__LIO_1_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__LED_R_net_0 to tmpOE__LIO_6_net_0
Aliasing \UART_MODX_1:BUART:reset_reg\\D\ to zero
Aliasing Net_6199D to zero
Aliasing \UART_MODX_1:BUART:rx_break_status\\D\ to zero
Aliasing \UART_MODX_0:BUART:reset_reg\\D\ to zero
Aliasing Net_1580D to zero
Aliasing \UART_MODX_0:BUART:rx_break_status\\D\ to zero
Aliasing \UART_MODX_2:BUART:reset_reg\\D\ to zero
Aliasing Net_1626D to zero
Aliasing \UART_MODX_2:BUART:rx_break_status\\D\ to zero
Aliasing \UART_STIM_0:BUART:reset_reg\\D\ to zero
Aliasing Net_6224D to zero
Aliasing \UART_STIM_0:BUART:rx_break_status\\D\ to zero
Aliasing \UART_STIM_1:BUART:reset_reg\\D\ to zero
Aliasing Net_6213D to zero
Aliasing \UART_STIM_1:BUART:rx_break_status\\D\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\D\ to tmpOE__LIO_6_net_0
Aliasing \PWM_1:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_1:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\D\ to tmpOE__LIO_6_net_0
Aliasing \PWM_1:PWMUDB:prevCompare1\\D\ to \PWM_1:PWMUDB:pwm_temp\
Aliasing \PWM_1:PWMUDB:tc_i_reg\\D\ to \PWM_1:PWMUDB:status_2\
Removing Lhs of wire one[6] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__LIO_5_net_0[9] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__AIO_0_net_0[15] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__AIO_1_net_0[22] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__AIO_2_net_0[29] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__AIO_3_net_0[36] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__AIO_8_net_0[43] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__AIO_9_net_0[50] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__AIO_10_net_0[57] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__AIO_11_net_0[64] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__AIO_12_net_0[71] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__AIO_13_net_0[78] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__AIO_14_net_0[85] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__AIO_15_net_0[92] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__AIO_7_net_0[99] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__AIO_6_net_0[106] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__AIO_5_net_0[113] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__AIO_4_net_0[120] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__DIO_0_net_0[127] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__DIO_1_net_0[133] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__DIO_2_net_0[139] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__DIO_3_net_0[145] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__DIO_4_net_0[151] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__DIO_5_net_0[157] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__DIO_6_net_0[163] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__DIO_7_net_0[169] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__DIO_8_net_0[175] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__DIO_9_net_0[181] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__DIO_10_net_0[187] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__DIO_11_net_0[193] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__DIO_12_net_0[199] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__DIO_13_net_0[205] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__DIO_14_net_0[211] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__DIO_15_net_0[217] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__SAIO_0_net_0[223] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__SAIO_1_net_0[229] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__SDIO_0_net_0[236] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__MODX_3_IO_net_0[242] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__SDIO_1_net_0[248] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__LED_G_net_0[263] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__LED_B_net_0[276] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__KEY_1_net_0[290] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__KEY_2_net_0[295] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \USBUART_1:tmpOE__Dm_net_0\[303] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \USBUART_1:tmpOE__Dp_net_0\[310] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__BUZZER_net_0[365] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__CAN_TX_net_0[382] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__CAN_RX_net_0[388] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__MODX_1_TXD_net_0[393] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__MODX_1_RXD_net_0[400] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_1:Net_61\[405] = Net_6192[406]
Removing Lhs of wire \UART_MODX_1:BUART:tx_hd_send_break\[410] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:HalfDuplexSend\[411] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:FinalParityType_1\[412] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:FinalParityType_0\[413] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:FinalAddrMode_2\[414] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:FinalAddrMode_1\[415] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:FinalAddrMode_0\[416] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:tx_ctrl_mark\[417] = zero[2]
Removing Rhs of wire \UART_MODX_1:BUART:tx_bitclk_enable_pre\[428] = \UART_MODX_1:BUART:tx_bitclk_dp\[464]
Removing Lhs of wire \UART_MODX_1:BUART:tx_counter_tc\[474] = \UART_MODX_1:BUART:tx_counter_dp\[465]
Removing Lhs of wire \UART_MODX_1:BUART:tx_status_6\[475] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:tx_status_5\[476] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:tx_status_4\[477] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:tx_status_1\[479] = \UART_MODX_1:BUART:tx_fifo_empty\[442]
Removing Lhs of wire \UART_MODX_1:BUART:tx_status_3\[481] = \UART_MODX_1:BUART:tx_fifo_notfull\[441]
Removing Lhs of wire \UART_MODX_1:BUART:rx_count7_bit8_wire\[541] = zero[2]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[548] = \UART_MODX_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[559]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[550] = \UART_MODX_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[560]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[551] = \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[576]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[552] = \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[590]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[553] = MODIN1_1[554]
Removing Rhs of wire MODIN1_1[554] = \UART_MODX_1:BUART:pollcount_1\[547]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[555] = MODIN1_0[556]
Removing Rhs of wire MODIN1_0[556] = \UART_MODX_1:BUART:pollcount_0\[549]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[562] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[563] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[564] = MODIN1_1[554]
Removing Lhs of wire MODIN2_1[565] = MODIN1_1[554]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[566] = MODIN1_0[556]
Removing Lhs of wire MODIN2_0[567] = MODIN1_0[556]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[568] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[569] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[570] = MODIN1_1[554]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[571] = MODIN1_0[556]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[572] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[573] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[578] = MODIN1_1[554]
Removing Lhs of wire MODIN3_1[579] = MODIN1_1[554]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[580] = MODIN1_0[556]
Removing Lhs of wire MODIN3_0[581] = MODIN1_0[556]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[582] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[583] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[584] = MODIN1_1[554]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[585] = MODIN1_0[556]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[586] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[587] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:rx_status_1\[594] = zero[2]
Removing Rhs of wire \UART_MODX_1:BUART:rx_status_2\[595] = \UART_MODX_1:BUART:rx_parity_error_status\[596]
Removing Rhs of wire \UART_MODX_1:BUART:rx_status_3\[597] = \UART_MODX_1:BUART:rx_stop_bit_error\[598]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[608] = \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_0\[657]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[612] = \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:xneq\[679]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newa_6\[613] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newa_5\[614] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newa_4\[615] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newa_3\[616] = MODIN4_6[617]
Removing Rhs of wire MODIN4_6[617] = \UART_MODX_1:BUART:rx_count_6\[536]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newa_2\[618] = MODIN4_5[619]
Removing Rhs of wire MODIN4_5[619] = \UART_MODX_1:BUART:rx_count_5\[537]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newa_1\[620] = MODIN4_4[621]
Removing Rhs of wire MODIN4_4[621] = \UART_MODX_1:BUART:rx_count_4\[538]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newa_0\[622] = MODIN4_3[623]
Removing Rhs of wire MODIN4_3[623] = \UART_MODX_1:BUART:rx_count_3\[539]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_6\[624] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_5\[625] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_4\[626] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_3\[627] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_2\[628] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_1\[629] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_0\[630] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\[631] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\[632] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\[633] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\[634] = MODIN4_6[617]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\[635] = MODIN4_5[619]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\[636] = MODIN4_4[621]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\[637] = MODIN4_3[623]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:datab_6\[638] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:datab_5\[639] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:datab_4\[640] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:datab_3\[641] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:datab_2\[642] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:datab_1\[643] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:datab_0\[644] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:newa_0\[659] = \UART_MODX_1:BUART:rx_postpoll\[495]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:newb_0\[660] = \UART_MODX_1:BUART:rx_parity_bit\[611]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\[661] = \UART_MODX_1:BUART:rx_postpoll\[495]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:datab_0\[662] = \UART_MODX_1:BUART:rx_parity_bit\[611]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[663] = \UART_MODX_1:BUART:rx_postpoll\[495]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[664] = \UART_MODX_1:BUART:rx_parity_bit\[611]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[666] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[667] = \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[665]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[668] = \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[665]
Removing Lhs of wire tmpOE__MODX_3_TXD_net_0[690] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__MODX_3_RXD_net_0[697] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_0:Net_61\[702] = Net_6192[406]
Removing Lhs of wire \UART_MODX_0:BUART:tx_hd_send_break\[706] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:HalfDuplexSend\[707] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:FinalParityType_1\[708] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:FinalParityType_0\[709] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:FinalAddrMode_2\[710] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:FinalAddrMode_1\[711] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:FinalAddrMode_0\[712] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:tx_ctrl_mark\[713] = zero[2]
Removing Rhs of wire \UART_MODX_0:BUART:tx_bitclk_enable_pre\[724] = \UART_MODX_0:BUART:tx_bitclk_dp\[760]
Removing Lhs of wire \UART_MODX_0:BUART:tx_counter_tc\[770] = \UART_MODX_0:BUART:tx_counter_dp\[761]
Removing Lhs of wire \UART_MODX_0:BUART:tx_status_6\[771] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:tx_status_5\[772] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:tx_status_4\[773] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:tx_status_1\[775] = \UART_MODX_0:BUART:tx_fifo_empty\[738]
Removing Lhs of wire \UART_MODX_0:BUART:tx_status_3\[777] = \UART_MODX_0:BUART:tx_fifo_notfull\[737]
Removing Lhs of wire \UART_MODX_0:BUART:rx_count7_bit8_wire\[837] = zero[2]
Removing Rhs of wire add_vv_vv_MODGEN_6_1[844] = \UART_MODX_0:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[855]
Removing Rhs of wire add_vv_vv_MODGEN_6_0[846] = \UART_MODX_0:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[856]
Removing Lhs of wire cmp_vv_vv_MODGEN_7[847] = \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[872]
Removing Lhs of wire cmp_vv_vv_MODGEN_8[848] = \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[886]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[849] = MODIN5_1[850]
Removing Rhs of wire MODIN5_1[850] = \UART_MODX_0:BUART:pollcount_1\[843]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[851] = MODIN5_0[852]
Removing Rhs of wire MODIN5_0[852] = \UART_MODX_0:BUART:pollcount_0\[845]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[858] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[859] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[860] = MODIN5_1[850]
Removing Lhs of wire MODIN6_1[861] = MODIN5_1[850]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[862] = MODIN5_0[852]
Removing Lhs of wire MODIN6_0[863] = MODIN5_0[852]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[864] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[865] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[866] = MODIN5_1[850]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[867] = MODIN5_0[852]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[868] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[869] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[874] = MODIN5_1[850]
Removing Lhs of wire MODIN7_1[875] = MODIN5_1[850]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[876] = MODIN5_0[852]
Removing Lhs of wire MODIN7_0[877] = MODIN5_0[852]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[878] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[879] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[880] = MODIN5_1[850]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[881] = MODIN5_0[852]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[882] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[883] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:rx_status_1\[890] = zero[2]
Removing Rhs of wire \UART_MODX_0:BUART:rx_status_2\[891] = \UART_MODX_0:BUART:rx_parity_error_status\[892]
Removing Rhs of wire \UART_MODX_0:BUART:rx_status_3\[893] = \UART_MODX_0:BUART:rx_stop_bit_error\[894]
Removing Lhs of wire cmp_vv_vv_MODGEN_9[904] = \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_0\[953]
Removing Lhs of wire cmp_vv_vv_MODGEN_10[908] = \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:xneq\[975]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newa_6\[909] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newa_5\[910] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newa_4\[911] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newa_3\[912] = MODIN8_6[913]
Removing Rhs of wire MODIN8_6[913] = \UART_MODX_0:BUART:rx_count_6\[832]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newa_2\[914] = MODIN8_5[915]
Removing Rhs of wire MODIN8_5[915] = \UART_MODX_0:BUART:rx_count_5\[833]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newa_1\[916] = MODIN8_4[917]
Removing Rhs of wire MODIN8_4[917] = \UART_MODX_0:BUART:rx_count_4\[834]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newa_0\[918] = MODIN8_3[919]
Removing Rhs of wire MODIN8_3[919] = \UART_MODX_0:BUART:rx_count_3\[835]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_6\[920] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_5\[921] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_4\[922] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_3\[923] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_2\[924] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_1\[925] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_0\[926] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:dataa_6\[927] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:dataa_5\[928] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:dataa_4\[929] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:dataa_3\[930] = MODIN8_6[913]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:dataa_2\[931] = MODIN8_5[915]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:dataa_1\[932] = MODIN8_4[917]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:dataa_0\[933] = MODIN8_3[919]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:datab_6\[934] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:datab_5\[935] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:datab_4\[936] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:datab_3\[937] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:datab_2\[938] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:datab_1\[939] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:datab_0\[940] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:newa_0\[955] = \UART_MODX_0:BUART:rx_postpoll\[791]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:newb_0\[956] = \UART_MODX_0:BUART:rx_parity_bit\[907]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:dataa_0\[957] = \UART_MODX_0:BUART:rx_postpoll\[791]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:datab_0\[958] = \UART_MODX_0:BUART:rx_parity_bit\[907]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[959] = \UART_MODX_0:BUART:rx_postpoll\[791]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[960] = \UART_MODX_0:BUART:rx_parity_bit\[907]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[962] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[963] = \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[961]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[964] = \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[961]
Removing Lhs of wire \UART_MODX_2:Net_61\[985] = Net_6192[406]
Removing Lhs of wire \UART_MODX_2:BUART:tx_hd_send_break\[989] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:HalfDuplexSend\[990] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:FinalParityType_1\[991] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:FinalParityType_0\[992] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:FinalAddrMode_2\[993] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:FinalAddrMode_1\[994] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:FinalAddrMode_0\[995] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:tx_ctrl_mark\[996] = zero[2]
Removing Rhs of wire \UART_MODX_2:BUART:tx_bitclk_enable_pre\[1008] = \UART_MODX_2:BUART:tx_bitclk_dp\[1044]
Removing Lhs of wire \UART_MODX_2:BUART:tx_counter_tc\[1054] = \UART_MODX_2:BUART:tx_counter_dp\[1045]
Removing Lhs of wire \UART_MODX_2:BUART:tx_status_6\[1055] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:tx_status_5\[1056] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:tx_status_4\[1057] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:tx_status_1\[1059] = \UART_MODX_2:BUART:tx_fifo_empty\[1022]
Removing Lhs of wire \UART_MODX_2:BUART:tx_status_3\[1061] = \UART_MODX_2:BUART:tx_fifo_notfull\[1021]
Removing Lhs of wire \UART_MODX_2:BUART:rx_count7_bit8_wire\[1121] = zero[2]
Removing Rhs of wire add_vv_vv_MODGEN_11_1[1129] = \UART_MODX_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_1\[1140]
Removing Rhs of wire add_vv_vv_MODGEN_11_0[1131] = \UART_MODX_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_0\[1141]
Removing Lhs of wire cmp_vv_vv_MODGEN_12[1132] = \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\[1157]
Removing Lhs of wire cmp_vv_vv_MODGEN_13[1133] = \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\[1171]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_1\[1134] = MODIN9_1[1135]
Removing Rhs of wire MODIN9_1[1135] = \UART_MODX_2:BUART:pollcount_1\[1127]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_0\[1136] = MODIN9_0[1137]
Removing Rhs of wire MODIN9_0[1137] = \UART_MODX_2:BUART:pollcount_0\[1130]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[1143] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[1144] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_1\[1145] = MODIN9_1[1135]
Removing Lhs of wire MODIN10_1[1146] = MODIN9_1[1135]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_0\[1147] = MODIN9_0[1137]
Removing Lhs of wire MODIN10_0[1148] = MODIN9_0[1137]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\[1149] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\[1150] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_1\[1151] = MODIN9_1[1135]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_0\[1152] = MODIN9_0[1137]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_1\[1153] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_0\[1154] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_1\[1159] = MODIN9_1[1135]
Removing Lhs of wire MODIN11_1[1160] = MODIN9_1[1135]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_0\[1161] = MODIN9_0[1137]
Removing Lhs of wire MODIN11_0[1162] = MODIN9_0[1137]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\[1163] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\[1164] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_1\[1165] = MODIN9_1[1135]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_0\[1166] = MODIN9_0[1137]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_1\[1167] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_0\[1168] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:rx_status_1\[1175] = zero[2]
Removing Rhs of wire \UART_MODX_2:BUART:rx_status_2\[1176] = \UART_MODX_2:BUART:rx_parity_error_status\[1177]
Removing Rhs of wire \UART_MODX_2:BUART:rx_status_3\[1178] = \UART_MODX_2:BUART:rx_stop_bit_error\[1179]
Removing Lhs of wire cmp_vv_vv_MODGEN_14[1189] = \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_0\[1238]
Removing Lhs of wire cmp_vv_vv_MODGEN_15[1193] = \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:xneq\[1260]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newa_6\[1194] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newa_5\[1195] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newa_4\[1196] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newa_3\[1197] = MODIN12_6[1198]
Removing Rhs of wire MODIN12_6[1198] = \UART_MODX_2:BUART:rx_count_6\[1116]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newa_2\[1199] = MODIN12_5[1200]
Removing Rhs of wire MODIN12_5[1200] = \UART_MODX_2:BUART:rx_count_5\[1117]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newa_1\[1201] = MODIN12_4[1202]
Removing Rhs of wire MODIN12_4[1202] = \UART_MODX_2:BUART:rx_count_4\[1118]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newa_0\[1203] = MODIN12_3[1204]
Removing Rhs of wire MODIN12_3[1204] = \UART_MODX_2:BUART:rx_count_3\[1119]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_6\[1205] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_5\[1206] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_4\[1207] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_3\[1208] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_2\[1209] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_1\[1210] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_0\[1211] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:dataa_6\[1212] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:dataa_5\[1213] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:dataa_4\[1214] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:dataa_3\[1215] = MODIN12_6[1198]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:dataa_2\[1216] = MODIN12_5[1200]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:dataa_1\[1217] = MODIN12_4[1202]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:dataa_0\[1218] = MODIN12_3[1204]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:datab_6\[1219] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:datab_5\[1220] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:datab_4\[1221] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:datab_3\[1222] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:datab_2\[1223] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:datab_1\[1224] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:datab_0\[1225] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:newa_0\[1240] = \UART_MODX_2:BUART:rx_postpoll\[1075]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:newb_0\[1241] = \UART_MODX_2:BUART:rx_parity_bit\[1192]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:dataa_0\[1242] = \UART_MODX_2:BUART:rx_postpoll\[1075]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:datab_0\[1243] = \UART_MODX_2:BUART:rx_parity_bit\[1192]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:a_0\[1244] = \UART_MODX_2:BUART:rx_postpoll\[1075]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:b_0\[1245] = \UART_MODX_2:BUART:rx_parity_bit\[1192]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\[1247] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:eq_0\[1248] = \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\[1246]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:eqi_0\[1249] = \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\[1246]
Removing Lhs of wire tmpOE__MODX_2_RXD_net_0[1271] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__MODX_2_TXD_net_0[1276] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_0:Net_61\[1281] = Net_6192[406]
Removing Lhs of wire \UART_STIM_0:BUART:tx_hd_send_break\[1285] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:HalfDuplexSend\[1286] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:FinalParityType_1\[1287] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:FinalParityType_0\[1288] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:FinalAddrMode_2\[1289] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:FinalAddrMode_1\[1290] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:FinalAddrMode_0\[1291] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:tx_ctrl_mark\[1292] = zero[2]
Removing Rhs of wire \UART_STIM_0:BUART:tx_bitclk_enable_pre\[1303] = \UART_STIM_0:BUART:tx_bitclk_dp\[1339]
Removing Lhs of wire \UART_STIM_0:BUART:tx_counter_tc\[1349] = \UART_STIM_0:BUART:tx_counter_dp\[1340]
Removing Lhs of wire \UART_STIM_0:BUART:tx_status_6\[1350] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:tx_status_5\[1351] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:tx_status_4\[1352] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:tx_status_1\[1354] = \UART_STIM_0:BUART:tx_fifo_empty\[1317]
Removing Lhs of wire \UART_STIM_0:BUART:tx_status_3\[1356] = \UART_STIM_0:BUART:tx_fifo_notfull\[1316]
Removing Lhs of wire \UART_STIM_0:BUART:rx_count7_bit8_wire\[1416] = zero[2]
Removing Rhs of wire add_vv_vv_MODGEN_16_1[1423] = \UART_STIM_0:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_1\[1434]
Removing Rhs of wire add_vv_vv_MODGEN_16_0[1425] = \UART_STIM_0:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_0\[1435]
Removing Lhs of wire cmp_vv_vv_MODGEN_17[1426] = \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\[1451]
Removing Lhs of wire cmp_vv_vv_MODGEN_18[1427] = \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\[1465]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_1\[1428] = MODIN13_1[1429]
Removing Rhs of wire MODIN13_1[1429] = \UART_STIM_0:BUART:pollcount_1\[1422]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_0\[1430] = MODIN13_0[1431]
Removing Rhs of wire MODIN13_0[1431] = \UART_STIM_0:BUART:pollcount_0\[1424]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_0\[1437] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\[1438] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_1\[1439] = MODIN13_1[1429]
Removing Lhs of wire MODIN14_1[1440] = MODIN13_1[1429]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_0\[1441] = MODIN13_0[1431]
Removing Lhs of wire MODIN14_0[1442] = MODIN13_0[1431]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\[1443] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\[1444] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_1\[1445] = MODIN13_1[1429]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_0\[1446] = MODIN13_0[1431]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_1\[1447] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_0\[1448] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_1\[1453] = MODIN13_1[1429]
Removing Lhs of wire MODIN15_1[1454] = MODIN13_1[1429]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_0\[1455] = MODIN13_0[1431]
Removing Lhs of wire MODIN15_0[1456] = MODIN13_0[1431]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_1\[1457] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_0\[1458] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_1\[1459] = MODIN13_1[1429]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_0\[1460] = MODIN13_0[1431]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_1\[1461] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_0\[1462] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:rx_status_1\[1469] = zero[2]
Removing Rhs of wire \UART_STIM_0:BUART:rx_status_2\[1470] = \UART_STIM_0:BUART:rx_parity_error_status\[1471]
Removing Rhs of wire \UART_STIM_0:BUART:rx_status_3\[1472] = \UART_STIM_0:BUART:rx_stop_bit_error\[1473]
Removing Lhs of wire cmp_vv_vv_MODGEN_19[1483] = \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_0\[1532]
Removing Lhs of wire cmp_vv_vv_MODGEN_20[1487] = \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:xneq\[1554]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newa_6\[1488] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newa_5\[1489] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newa_4\[1490] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newa_3\[1491] = MODIN16_6[1492]
Removing Rhs of wire MODIN16_6[1492] = \UART_STIM_0:BUART:rx_count_6\[1411]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newa_2\[1493] = MODIN16_5[1494]
Removing Rhs of wire MODIN16_5[1494] = \UART_STIM_0:BUART:rx_count_5\[1412]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newa_1\[1495] = MODIN16_4[1496]
Removing Rhs of wire MODIN16_4[1496] = \UART_STIM_0:BUART:rx_count_4\[1413]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newa_0\[1497] = MODIN16_3[1498]
Removing Rhs of wire MODIN16_3[1498] = \UART_STIM_0:BUART:rx_count_3\[1414]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_6\[1499] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_5\[1500] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_4\[1501] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_3\[1502] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_2\[1503] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_1\[1504] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_0\[1505] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:dataa_6\[1506] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:dataa_5\[1507] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:dataa_4\[1508] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:dataa_3\[1509] = MODIN16_6[1492]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:dataa_2\[1510] = MODIN16_5[1494]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:dataa_1\[1511] = MODIN16_4[1496]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:dataa_0\[1512] = MODIN16_3[1498]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:datab_6\[1513] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:datab_5\[1514] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:datab_4\[1515] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:datab_3\[1516] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:datab_2\[1517] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:datab_1\[1518] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:datab_0\[1519] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:newa_0\[1534] = \UART_STIM_0:BUART:rx_postpoll\[1370]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:newb_0\[1535] = \UART_STIM_0:BUART:rx_parity_bit\[1486]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:dataa_0\[1536] = \UART_STIM_0:BUART:rx_postpoll\[1370]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:datab_0\[1537] = \UART_STIM_0:BUART:rx_parity_bit\[1486]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:a_0\[1538] = \UART_STIM_0:BUART:rx_postpoll\[1370]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:b_0\[1539] = \UART_STIM_0:BUART:rx_parity_bit\[1486]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_0\[1541] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:eq_0\[1542] = \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\[1540]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:eqi_0\[1543] = \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\[1540]
Removing Lhs of wire \UART_STIM_1:Net_61\[1564] = Net_6192[406]
Removing Lhs of wire \UART_STIM_1:BUART:tx_hd_send_break\[1568] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:HalfDuplexSend\[1569] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:FinalParityType_1\[1570] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:FinalParityType_0\[1571] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:FinalAddrMode_2\[1572] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:FinalAddrMode_1\[1573] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:FinalAddrMode_0\[1574] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:tx_ctrl_mark\[1575] = zero[2]
Removing Rhs of wire \UART_STIM_1:BUART:tx_bitclk_enable_pre\[1586] = \UART_STIM_1:BUART:tx_bitclk_dp\[1622]
Removing Lhs of wire \UART_STIM_1:BUART:tx_counter_tc\[1632] = \UART_STIM_1:BUART:tx_counter_dp\[1623]
Removing Lhs of wire \UART_STIM_1:BUART:tx_status_6\[1633] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:tx_status_5\[1634] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:tx_status_4\[1635] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:tx_status_1\[1637] = \UART_STIM_1:BUART:tx_fifo_empty\[1600]
Removing Lhs of wire \UART_STIM_1:BUART:tx_status_3\[1639] = \UART_STIM_1:BUART:tx_fifo_notfull\[1599]
Removing Lhs of wire \UART_STIM_1:BUART:rx_count7_bit8_wire\[1699] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_21_1\[1706] = \UART_STIM_1:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_1\[1717]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_21_0\[1708] = \UART_STIM_1:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_0\[1718]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_22\[1709] = \UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_0\[1734]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_23\[1710] = \UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_0\[1748]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_21:g2:a0:a_1\[1711] = \UART_STIM_1:BUART:sRX:s23Poll:MODIN17_1\[1712]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODIN17_1\[1712] = \UART_STIM_1:BUART:pollcount_1\[1705]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_21:g2:a0:a_0\[1713] = \UART_STIM_1:BUART:sRX:s23Poll:MODIN17_0\[1714]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODIN17_0\[1714] = \UART_STIM_1:BUART:pollcount_0\[1707]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_0\[1720] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_0\[1721] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:newa_1\[1722] = \UART_STIM_1:BUART:pollcount_1\[1705]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODIN18_1\[1723] = \UART_STIM_1:BUART:pollcount_1\[1705]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:newa_0\[1724] = \UART_STIM_1:BUART:pollcount_0\[1707]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODIN18_0\[1725] = \UART_STIM_1:BUART:pollcount_0\[1707]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_1\[1726] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_0\[1727] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:dataa_1\[1728] = \UART_STIM_1:BUART:pollcount_1\[1705]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:dataa_0\[1729] = \UART_STIM_1:BUART:pollcount_0\[1707]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:datab_1\[1730] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:datab_0\[1731] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:newa_1\[1736] = \UART_STIM_1:BUART:pollcount_1\[1705]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODIN19_1\[1737] = \UART_STIM_1:BUART:pollcount_1\[1705]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:newa_0\[1738] = \UART_STIM_1:BUART:pollcount_0\[1707]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODIN19_0\[1739] = \UART_STIM_1:BUART:pollcount_0\[1707]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_1\[1740] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_0\[1741] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:dataa_1\[1742] = \UART_STIM_1:BUART:pollcount_1\[1705]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:dataa_0\[1743] = \UART_STIM_1:BUART:pollcount_0\[1707]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:datab_1\[1744] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:datab_0\[1745] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:rx_status_1\[1752] = zero[2]
Removing Rhs of wire \UART_STIM_1:BUART:rx_status_2\[1753] = \UART_STIM_1:BUART:rx_parity_error_status\[1754]
Removing Rhs of wire \UART_STIM_1:BUART:rx_status_3\[1755] = \UART_STIM_1:BUART:rx_stop_bit_error\[1756]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:cmp_vv_vv_MODGEN_24\[1766] = \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:lta_0\[1815]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:cmp_vv_vv_MODGEN_25\[1770] = \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:xneq\[1837]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newa_6\[1771] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newa_5\[1772] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newa_4\[1773] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newa_3\[1774] = \UART_STIM_1:BUART:sRX:MODIN20_6\[1775]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODIN20_6\[1775] = \UART_STIM_1:BUART:rx_count_6\[1694]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newa_2\[1776] = \UART_STIM_1:BUART:sRX:MODIN20_5\[1777]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODIN20_5\[1777] = \UART_STIM_1:BUART:rx_count_5\[1695]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newa_1\[1778] = \UART_STIM_1:BUART:sRX:MODIN20_4\[1779]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODIN20_4\[1779] = \UART_STIM_1:BUART:rx_count_4\[1696]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newa_0\[1780] = \UART_STIM_1:BUART:sRX:MODIN20_3\[1781]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODIN20_3\[1781] = \UART_STIM_1:BUART:rx_count_3\[1697]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newb_6\[1782] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newb_5\[1783] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newb_4\[1784] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newb_3\[1785] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newb_2\[1786] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newb_1\[1787] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newb_0\[1788] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:dataa_6\[1789] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:dataa_5\[1790] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:dataa_4\[1791] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:dataa_3\[1792] = \UART_STIM_1:BUART:rx_count_6\[1694]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:dataa_2\[1793] = \UART_STIM_1:BUART:rx_count_5\[1695]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:dataa_1\[1794] = \UART_STIM_1:BUART:rx_count_4\[1696]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:dataa_0\[1795] = \UART_STIM_1:BUART:rx_count_3\[1697]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:datab_6\[1796] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:datab_5\[1797] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:datab_4\[1798] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:datab_3\[1799] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:datab_2\[1800] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:datab_1\[1801] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:datab_0\[1802] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:newa_0\[1817] = \UART_STIM_1:BUART:rx_postpoll\[1653]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:newb_0\[1818] = \UART_STIM_1:BUART:rx_parity_bit\[1769]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:dataa_0\[1819] = \UART_STIM_1:BUART:rx_postpoll\[1653]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:datab_0\[1820] = \UART_STIM_1:BUART:rx_parity_bit\[1769]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:a_0\[1821] = \UART_STIM_1:BUART:rx_postpoll\[1653]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:b_0\[1822] = \UART_STIM_1:BUART:rx_parity_bit\[1769]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_0\[1824] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:eq_0\[1825] = \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\[1823]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:eqi_0\[1826] = \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\[1823]
Removing Lhs of wire tmpOE__MODX_1_IO_net_0[1848] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__MODX_2_IO_net_0[1854] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:ctrl_enable\[1874] = \PWM_1:PWMUDB:control_7\[1866]
Removing Lhs of wire \PWM_1:PWMUDB:hwCapture\[1884] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:hwEnable\[1885] = \PWM_1:PWMUDB:control_7\[1866]
Removing Lhs of wire \PWM_1:PWMUDB:trig_out\[1889] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\R\[1891] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\S\[1892] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:final_enable\[1893] = \PWM_1:PWMUDB:runmode_enable\[1890]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\R\[1897] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\S\[1898] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\R\[1899] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\S\[1900] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill\[1903] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_26_1\[1907] = \PWM_1:PWMUDB:MODULE_26:g2:a0:s_1\[2147]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_26_0\[1909] = \PWM_1:PWMUDB:MODULE_26:g2:a0:s_0\[2148]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\R\[1910] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\S\[1911] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\R\[1912] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\S\[1913] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:reset\[1916] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:status_6\[1917] = zero[2]
Removing Rhs of wire \PWM_1:PWMUDB:status_5\[1918] = \PWM_1:PWMUDB:final_kill_reg\[1932]
Removing Lhs of wire \PWM_1:PWMUDB:status_4\[1919] = zero[2]
Removing Rhs of wire \PWM_1:PWMUDB:status_3\[1920] = \PWM_1:PWMUDB:fifo_full\[1939]
Removing Rhs of wire \PWM_1:PWMUDB:status_1\[1922] = \PWM_1:PWMUDB:cmp2_status_reg\[1931]
Removing Rhs of wire \PWM_1:PWMUDB:status_0\[1923] = \PWM_1:PWMUDB:cmp1_status_reg\[1930]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status\[1928] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2\[1929] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\R\[1933] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\S\[1934] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\R\[1935] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\S\[1936] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\R\[1937] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\S\[1938] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_2\[1940] = \PWM_1:PWMUDB:tc_i\[1895]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_1\[1941] = \PWM_1:PWMUDB:runmode_enable\[1890]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_0\[1942] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:compare1\[1975] = \PWM_1:PWMUDB:cmp1_less\[1946]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i\[1980] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i\[1982] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_temp\[1988] = \PWM_1:PWMUDB:cmp1\[1926]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_23\[2029] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_22\[2030] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_21\[2031] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_20\[2032] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_19\[2033] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_18\[2034] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_17\[2035] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_16\[2036] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_15\[2037] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_14\[2038] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_13\[2039] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_12\[2040] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_11\[2041] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_10\[2042] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_9\[2043] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_8\[2044] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_7\[2045] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_6\[2046] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_5\[2047] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_4\[2048] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_3\[2049] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_2\[2050] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_1\[2051] = \PWM_1:PWMUDB:MODIN21_1\[2052]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN21_1\[2052] = \PWM_1:PWMUDB:dith_count_1\[1906]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_0\[2053] = \PWM_1:PWMUDB:MODIN21_0\[2054]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN21_0\[2054] = \PWM_1:PWMUDB:dith_count_0\[1908]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_0\[2186] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:b_0\[2187] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__LIO_4_net_0[2196] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__LIO_3_net_0[2202] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__LIO_2_net_0[2208] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__LIO_0_net_0[2214] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__LIO_7_net_0[2220] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__LIO_8_net_0[2226] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__LIO_9_net_0[2232] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__LIO_10_net_0[2238] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__LIO_11_net_0[2244] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__LIO_12_net_0[2250] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__LIO_13_RST_net_0[2256] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__LIO_1_net_0[2262] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__LED_R_net_0[2268] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_1:BUART:reset_reg\\D\[2274] = zero[2]
Removing Lhs of wire Net_6199D[2279] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:rx_bitclk\\D\[2289] = \UART_MODX_1:BUART:rx_bitclk_pre\[530]
Removing Lhs of wire \UART_MODX_1:BUART:rx_parity_error_pre\\D\[2298] = \UART_MODX_1:BUART:rx_parity_error_pre\[606]
Removing Lhs of wire \UART_MODX_1:BUART:rx_break_status\\D\[2299] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:reset_reg\\D\[2303] = zero[2]
Removing Lhs of wire Net_1580D[2308] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:rx_bitclk\\D\[2318] = \UART_MODX_0:BUART:rx_bitclk_pre\[826]
Removing Lhs of wire \UART_MODX_0:BUART:rx_parity_error_pre\\D\[2327] = \UART_MODX_0:BUART:rx_parity_error_pre\[902]
Removing Lhs of wire \UART_MODX_0:BUART:rx_break_status\\D\[2328] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:reset_reg\\D\[2332] = zero[2]
Removing Lhs of wire Net_1626D[2337] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:rx_bitclk\\D\[2347] = \UART_MODX_2:BUART:rx_bitclk_pre\[1110]
Removing Lhs of wire \UART_MODX_2:BUART:rx_parity_error_pre\\D\[2356] = \UART_MODX_2:BUART:rx_parity_error_pre\[1187]
Removing Lhs of wire \UART_MODX_2:BUART:rx_break_status\\D\[2357] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:reset_reg\\D\[2361] = zero[2]
Removing Lhs of wire Net_6224D[2366] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:rx_bitclk\\D\[2376] = \UART_STIM_0:BUART:rx_bitclk_pre\[1405]
Removing Lhs of wire \UART_STIM_0:BUART:rx_parity_error_pre\\D\[2385] = \UART_STIM_0:BUART:rx_parity_error_pre\[1481]
Removing Lhs of wire \UART_STIM_0:BUART:rx_break_status\\D\[2386] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:reset_reg\\D\[2390] = zero[2]
Removing Lhs of wire Net_6213D[2395] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:rx_bitclk\\D\[2405] = \UART_STIM_1:BUART:rx_bitclk_pre\[1688]
Removing Lhs of wire \UART_STIM_1:BUART:rx_parity_error_pre\\D\[2414] = \UART_STIM_1:BUART:rx_parity_error_pre\[1764]
Removing Lhs of wire \UART_STIM_1:BUART:rx_break_status\\D\[2415] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\D\[2419] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:prevCapture\\D\[2420] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:trig_last\\D\[2421] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\D\[2424] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:prevCompare1\\D\[2427] = \PWM_1:PWMUDB:cmp1\[1926]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\D\[2428] = \PWM_1:PWMUDB:cmp1_status\[1927]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\D\[2429] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_i_reg\\D\[2431] = \PWM_1:PWMUDB:pwm_i\[1978]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i_reg\\D\[2432] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i_reg\\D\[2433] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:tc_i_reg\\D\[2434] = \PWM_1:PWMUDB:status_2\[1921]

------------------------------------------------------
Aliased 0 equations, 638 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__LIO_6_net_0' (cost = 0):
tmpOE__LIO_6_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:rx_addressmatch\' (cost = 0):
\UART_MODX_1:BUART:rx_addressmatch\ <= (\UART_MODX_1:BUART:rx_addressmatch2\
	OR \UART_MODX_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_MODX_1:BUART:rx_bitclk_pre\ <= ((not \UART_MODX_1:BUART:rx_count_2\ and not \UART_MODX_1:BUART:rx_count_1\ and not \UART_MODX_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_MODX_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_MODX_1:BUART:rx_count_2\ and \UART_MODX_1:BUART:rx_count_1\ and \UART_MODX_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_MODX_1:BUART:rx_poll_bit1\ <= ((not \UART_MODX_1:BUART:rx_count_2\ and not \UART_MODX_1:BUART:rx_count_1\ and \UART_MODX_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_MODX_1:BUART:rx_poll_bit2\ <= ((not \UART_MODX_1:BUART:rx_count_2\ and not \UART_MODX_1:BUART:rx_count_1\ and not \UART_MODX_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:pollingrange\' (cost = 4):
\UART_MODX_1:BUART:pollingrange\ <= ((not \UART_MODX_1:BUART:rx_count_2\ and not \UART_MODX_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_MODX_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:rx_addressmatch\' (cost = 0):
\UART_MODX_0:BUART:rx_addressmatch\ <= (\UART_MODX_0:BUART:rx_addressmatch2\
	OR \UART_MODX_0:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:rx_bitclk_pre\' (cost = 1):
\UART_MODX_0:BUART:rx_bitclk_pre\ <= ((not \UART_MODX_0:BUART:rx_count_2\ and not \UART_MODX_0:BUART:rx_count_1\ and not \UART_MODX_0:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_MODX_0:BUART:rx_bitclk_pre16x\ <= ((not \UART_MODX_0:BUART:rx_count_2\ and \UART_MODX_0:BUART:rx_count_1\ and \UART_MODX_0:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:rx_poll_bit1\' (cost = 1):
\UART_MODX_0:BUART:rx_poll_bit1\ <= ((not \UART_MODX_0:BUART:rx_count_2\ and not \UART_MODX_0:BUART:rx_count_1\ and \UART_MODX_0:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:rx_poll_bit2\' (cost = 1):
\UART_MODX_0:BUART:rx_poll_bit2\ <= ((not \UART_MODX_0:BUART:rx_count_2\ and not \UART_MODX_0:BUART:rx_count_1\ and not \UART_MODX_0:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:pollingrange\' (cost = 4):
\UART_MODX_0:BUART:pollingrange\ <= ((not \UART_MODX_0:BUART:rx_count_2\ and not \UART_MODX_0:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_MODX_0:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN5_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_0' (cost = 0):
add_vv_vv_MODGEN_6_0 <= (not MODIN5_0);

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (MODIN5_1);

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not MODIN5_1);

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:rx_addressmatch\' (cost = 0):
\UART_MODX_2:BUART:rx_addressmatch\ <= (\UART_MODX_2:BUART:rx_addressmatch2\
	OR \UART_MODX_2:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:rx_bitclk_pre\' (cost = 1):
\UART_MODX_2:BUART:rx_bitclk_pre\ <= ((not \UART_MODX_2:BUART:rx_count_2\ and not \UART_MODX_2:BUART:rx_count_1\ and not \UART_MODX_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_MODX_2:BUART:rx_bitclk_pre16x\ <= ((not \UART_MODX_2:BUART:rx_count_2\ and \UART_MODX_2:BUART:rx_count_1\ and \UART_MODX_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:rx_poll_bit1\' (cost = 1):
\UART_MODX_2:BUART:rx_poll_bit1\ <= ((not \UART_MODX_2:BUART:rx_count_2\ and not \UART_MODX_2:BUART:rx_count_1\ and \UART_MODX_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:rx_poll_bit2\' (cost = 1):
\UART_MODX_2:BUART:rx_poll_bit2\ <= ((not \UART_MODX_2:BUART:rx_count_2\ and not \UART_MODX_2:BUART:rx_count_1\ and not \UART_MODX_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:pollingrange\' (cost = 4):
\UART_MODX_2:BUART:pollingrange\ <= ((not \UART_MODX_2:BUART:rx_count_2\ and not \UART_MODX_2:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_MODX_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN9_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_11_0' (cost = 0):
add_vv_vv_MODGEN_11_0 <= (not MODIN9_0);

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\' (cost = 0):
\UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\' (cost = 0):
\UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\ <= (MODIN9_1);

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\' (cost = 0):
\UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\ <= (not MODIN9_1);

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\' (cost = 0):
\UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_6\' (cost = 0):
\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_6\' (cost = 0):
\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_5\' (cost = 0):
\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_5\' (cost = 0):
\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_4\' (cost = 0):
\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_4\' (cost = 0):
\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_3\' (cost = 0):
\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_3\' (cost = 0):
\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_3\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_2\' (cost = 1):
\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_2\ <= ((not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_2\' (cost = 0):
\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_2\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_1\' (cost = 2):
\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_1\ <= ((not MODIN12_6 and not MODIN12_4)
	OR (not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_1\' (cost = 0):
\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_1\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_0\' (cost = 8):
\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_0\ <= ((not MODIN12_6 and not MODIN12_4)
	OR (not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:rx_addressmatch\' (cost = 0):
\UART_STIM_0:BUART:rx_addressmatch\ <= (\UART_STIM_0:BUART:rx_addressmatch2\
	OR \UART_STIM_0:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:rx_bitclk_pre\' (cost = 1):
\UART_STIM_0:BUART:rx_bitclk_pre\ <= ((not \UART_STIM_0:BUART:rx_count_2\ and not \UART_STIM_0:BUART:rx_count_1\ and not \UART_STIM_0:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_STIM_0:BUART:rx_bitclk_pre16x\ <= ((not \UART_STIM_0:BUART:rx_count_2\ and \UART_STIM_0:BUART:rx_count_1\ and \UART_STIM_0:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:rx_poll_bit1\' (cost = 1):
\UART_STIM_0:BUART:rx_poll_bit1\ <= ((not \UART_STIM_0:BUART:rx_count_2\ and not \UART_STIM_0:BUART:rx_count_1\ and \UART_STIM_0:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:rx_poll_bit2\' (cost = 1):
\UART_STIM_0:BUART:rx_poll_bit2\ <= ((not \UART_STIM_0:BUART:rx_count_2\ and not \UART_STIM_0:BUART:rx_count_1\ and not \UART_STIM_0:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:pollingrange\' (cost = 4):
\UART_STIM_0:BUART:pollingrange\ <= ((not \UART_STIM_0:BUART:rx_count_2\ and not \UART_STIM_0:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_STIM_0:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN13_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_16_0' (cost = 0):
add_vv_vv_MODGEN_16_0 <= (not MODIN13_0);

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\' (cost = 0):
\UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\' (cost = 0):
\UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\ <= (MODIN13_1);

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_1\' (cost = 0):
\UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_1\ <= (not MODIN13_1);

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_1\' (cost = 0):
\UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_6\' (cost = 0):
\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_6\' (cost = 0):
\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_5\' (cost = 0):
\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_5\' (cost = 0):
\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_4\' (cost = 0):
\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_4\' (cost = 0):
\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_3\' (cost = 0):
\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_3\' (cost = 0):
\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_3\ <= (MODIN16_6);

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_2\' (cost = 1):
\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_2\ <= ((not MODIN16_6 and not MODIN16_5));

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_2\' (cost = 0):
\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_2\ <= (MODIN16_6);

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_1\' (cost = 2):
\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_1\ <= ((not MODIN16_6 and not MODIN16_4)
	OR (not MODIN16_6 and not MODIN16_5));

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_1\' (cost = 0):
\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_1\ <= (MODIN16_6);

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_0\' (cost = 8):
\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_0\ <= ((not MODIN16_6 and not MODIN16_4)
	OR (not MODIN16_6 and not MODIN16_5));

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:rx_addressmatch\' (cost = 0):
\UART_STIM_1:BUART:rx_addressmatch\ <= (\UART_STIM_1:BUART:rx_addressmatch2\
	OR \UART_STIM_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_STIM_1:BUART:rx_bitclk_pre\ <= ((not \UART_STIM_1:BUART:rx_count_2\ and not \UART_STIM_1:BUART:rx_count_1\ and not \UART_STIM_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_STIM_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_STIM_1:BUART:rx_count_2\ and \UART_STIM_1:BUART:rx_count_1\ and \UART_STIM_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_STIM_1:BUART:rx_poll_bit1\ <= ((not \UART_STIM_1:BUART:rx_count_2\ and not \UART_STIM_1:BUART:rx_count_1\ and \UART_STIM_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_STIM_1:BUART:rx_poll_bit2\ <= ((not \UART_STIM_1:BUART:rx_count_2\ and not \UART_STIM_1:BUART:rx_count_1\ and not \UART_STIM_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:pollingrange\' (cost = 4):
\UART_STIM_1:BUART:pollingrange\ <= ((not \UART_STIM_1:BUART:rx_count_2\ and not \UART_STIM_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_STIM_1:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_STIM_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_0\' (cost = 0):
\UART_STIM_1:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_0\ <= (not \UART_STIM_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_1\' (cost = 0):
\UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_1\' (cost = 0):
\UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_1\ <= (\UART_STIM_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_1\' (cost = 0):
\UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_1\ <= (not \UART_STIM_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:gta_1\' (cost = 0):
\UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:lta_6\' (cost = 0):
\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:gta_6\' (cost = 0):
\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:lta_5\' (cost = 0):
\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:gta_5\' (cost = 0):
\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:lta_4\' (cost = 0):
\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:gta_4\' (cost = 0):
\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:lta_3\' (cost = 0):
\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:gta_3\' (cost = 0):
\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:gta_3\ <= (\UART_STIM_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:lta_2\' (cost = 1):
\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:lta_2\ <= ((not \UART_STIM_1:BUART:rx_count_6\ and not \UART_STIM_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:gta_2\' (cost = 0):
\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:gta_2\ <= (\UART_STIM_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:lta_1\' (cost = 2):
\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:lta_1\ <= ((not \UART_STIM_1:BUART:rx_count_6\ and not \UART_STIM_1:BUART:rx_count_4\)
	OR (not \UART_STIM_1:BUART:rx_count_6\ and not \UART_STIM_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:gta_1\' (cost = 0):
\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:gta_1\ <= (\UART_STIM_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:lta_0\' (cost = 8):
\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:lta_0\ <= ((not \UART_STIM_1:BUART:rx_count_6\ and not \UART_STIM_1:BUART:rx_count_4\)
	OR (not \UART_STIM_1:BUART:rx_count_6\ and not \UART_STIM_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp1\' (cost = 0):
\PWM_1:PWMUDB:cmp1\ <= (\PWM_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:s_0\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:s_0\ <= (not \PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not MODIN5_1 and not MODIN5_0));

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not MODIN5_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_1' (cost = 2):
add_vv_vv_MODGEN_6_1 <= ((not MODIN5_0 and MODIN5_1)
	OR (not MODIN5_1 and MODIN5_0));

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\' (cost = 4):
\UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\ <= ((not MODIN9_1 and not MODIN9_0));

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\' (cost = 0):
\UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\ <= (not MODIN9_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_11_1' (cost = 2):
add_vv_vv_MODGEN_11_1 <= ((not MODIN9_0 and MODIN9_1)
	OR (not MODIN9_1 and MODIN9_0));

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\' (cost = 4):
\UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\ <= ((not MODIN13_1 and not MODIN13_0));

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\' (cost = 0):
\UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\ <= (not MODIN13_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_16_1' (cost = 2):
add_vv_vv_MODGEN_16_1 <= ((not MODIN13_0 and MODIN13_1)
	OR (not MODIN13_1 and MODIN13_0));

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_0\' (cost = 4):
\UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_0\ <= ((not \UART_STIM_1:BUART:pollcount_1\ and not \UART_STIM_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_0\' (cost = 0):
\UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_0\ <= (not \UART_STIM_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_1\' (cost = 2):
\UART_STIM_1:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_1\ <= ((not \UART_STIM_1:BUART:pollcount_0\ and \UART_STIM_1:BUART:pollcount_1\)
	OR (not \UART_STIM_1:BUART:pollcount_1\ and \UART_STIM_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:s_1\' (cost = 2):
\PWM_1:PWMUDB:MODULE_26:g2:a0:s_1\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:rx_postpoll\' (cost = 72):
\UART_MODX_1:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_6196 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_6196 and not MODIN1_1 and not \UART_MODX_1:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_MODX_1:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_MODX_1:BUART:rx_parity_bit\)
	OR (Net_6196 and MODIN1_0 and \UART_MODX_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_6196 and not MODIN1_1 and not \UART_MODX_1:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_MODX_1:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_MODX_1:BUART:rx_parity_bit\)
	OR (Net_6196 and MODIN1_0 and \UART_MODX_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:rx_postpoll\' (cost = 72):
\UART_MODX_0:BUART:rx_postpoll\ <= (MODIN5_1
	OR (Net_724 and MODIN5_0));

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_724 and not MODIN5_1 and not \UART_MODX_0:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \UART_MODX_0:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \UART_MODX_0:BUART:rx_parity_bit\)
	OR (Net_724 and MODIN5_0 and \UART_MODX_0:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not Net_724 and not MODIN5_1 and not \UART_MODX_0:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \UART_MODX_0:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \UART_MODX_0:BUART:rx_parity_bit\)
	OR (Net_724 and MODIN5_0 and \UART_MODX_0:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:rx_postpoll\' (cost = 72):
\UART_MODX_2:BUART:rx_postpoll\ <= (MODIN9_1
	OR (Net_750 and MODIN9_0));

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_750 and not MODIN9_1 and not \UART_MODX_2:BUART:rx_parity_bit\)
	OR (not MODIN9_1 and not MODIN9_0 and not \UART_MODX_2:BUART:rx_parity_bit\)
	OR (MODIN9_1 and \UART_MODX_2:BUART:rx_parity_bit\)
	OR (Net_750 and MODIN9_0 and \UART_MODX_2:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\ <= ((not Net_750 and not MODIN9_1 and not \UART_MODX_2:BUART:rx_parity_bit\)
	OR (not MODIN9_1 and not MODIN9_0 and not \UART_MODX_2:BUART:rx_parity_bit\)
	OR (MODIN9_1 and \UART_MODX_2:BUART:rx_parity_bit\)
	OR (Net_750 and MODIN9_0 and \UART_MODX_2:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:rx_postpoll\' (cost = 72):
\UART_STIM_0:BUART:rx_postpoll\ <= (MODIN13_1
	OR (Net_6210 and MODIN13_0));

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_6210 and not MODIN13_1 and not \UART_STIM_0:BUART:rx_parity_bit\)
	OR (not MODIN13_1 and not MODIN13_0 and not \UART_STIM_0:BUART:rx_parity_bit\)
	OR (MODIN13_1 and \UART_STIM_0:BUART:rx_parity_bit\)
	OR (Net_6210 and MODIN13_0 and \UART_STIM_0:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_1\ <= ((not Net_6210 and not MODIN13_1 and not \UART_STIM_0:BUART:rx_parity_bit\)
	OR (not MODIN13_1 and not MODIN13_0 and not \UART_STIM_0:BUART:rx_parity_bit\)
	OR (MODIN13_1 and \UART_STIM_0:BUART:rx_parity_bit\)
	OR (Net_6210 and MODIN13_0 and \UART_STIM_0:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:rx_postpoll\' (cost = 72):
\UART_STIM_1:BUART:rx_postpoll\ <= (\UART_STIM_1:BUART:pollcount_1\
	OR (Net_6207 and \UART_STIM_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_6207 and not \UART_STIM_1:BUART:pollcount_1\ and not \UART_STIM_1:BUART:rx_parity_bit\)
	OR (not \UART_STIM_1:BUART:pollcount_1\ and not \UART_STIM_1:BUART:pollcount_0\ and not \UART_STIM_1:BUART:rx_parity_bit\)
	OR (\UART_STIM_1:BUART:pollcount_1\ and \UART_STIM_1:BUART:rx_parity_bit\)
	OR (Net_6207 and \UART_STIM_1:BUART:pollcount_0\ and \UART_STIM_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_1\ <= ((not Net_6207 and not \UART_STIM_1:BUART:pollcount_1\ and not \UART_STIM_1:BUART:rx_parity_bit\)
	OR (not \UART_STIM_1:BUART:pollcount_1\ and not \UART_STIM_1:BUART:pollcount_0\ and not \UART_STIM_1:BUART:rx_parity_bit\)
	OR (\UART_STIM_1:BUART:pollcount_1\ and \UART_STIM_1:BUART:rx_parity_bit\)
	OR (Net_6207 and \UART_STIM_1:BUART:pollcount_0\ and \UART_STIM_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 181 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_MODX_1:BUART:rx_status_0\ to zero
Aliasing \UART_MODX_1:BUART:rx_status_6\ to zero
Aliasing \UART_MODX_0:BUART:rx_status_0\ to zero
Aliasing \UART_MODX_0:BUART:rx_status_6\ to zero
Aliasing \UART_MODX_2:BUART:rx_status_0\ to zero
Aliasing \UART_MODX_2:BUART:rx_status_6\ to zero
Aliasing \UART_STIM_0:BUART:rx_status_0\ to zero
Aliasing \UART_STIM_0:BUART:rx_status_6\ to zero
Aliasing \UART_STIM_1:BUART:rx_status_0\ to zero
Aliasing \UART_STIM_1:BUART:rx_status_6\ to zero
Aliasing \PWM_1:PWMUDB:final_capture\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_MODX_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_MODX_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_MODX_1:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_MODX_0:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_MODX_0:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_MODX_0:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_MODX_2:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_MODX_2:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_MODX_2:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_STIM_0:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_STIM_0:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_STIM_0:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_STIM_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_STIM_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_STIM_1:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\D\ to zero
Removing Rhs of wire \UART_MODX_1:BUART:rx_bitclk_enable\[494] = \UART_MODX_1:BUART:rx_bitclk\[542]
Removing Lhs of wire \UART_MODX_1:BUART:rx_status_0\[592] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:rx_status_6\[601] = zero[2]
Removing Rhs of wire \UART_MODX_0:BUART:rx_bitclk_enable\[790] = \UART_MODX_0:BUART:rx_bitclk\[838]
Removing Lhs of wire \UART_MODX_0:BUART:rx_status_0\[888] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:rx_status_6\[897] = zero[2]
Removing Rhs of wire \UART_MODX_2:BUART:rx_bitclk_enable\[1074] = \UART_MODX_2:BUART:rx_bitclk\[1122]
Removing Lhs of wire \UART_MODX_2:BUART:rx_status_0\[1173] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:rx_status_6\[1182] = zero[2]
Removing Rhs of wire \UART_STIM_0:BUART:rx_bitclk_enable\[1369] = \UART_STIM_0:BUART:rx_bitclk\[1417]
Removing Lhs of wire \UART_STIM_0:BUART:rx_status_0\[1467] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:rx_status_6\[1476] = zero[2]
Removing Rhs of wire \UART_STIM_1:BUART:rx_bitclk_enable\[1652] = \UART_STIM_1:BUART:rx_bitclk\[1700]
Removing Lhs of wire \UART_STIM_1:BUART:rx_status_0\[1750] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:rx_status_6\[1759] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:final_capture\[1944] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:b_24\[2157] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:b_16\[2167] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:b_8\[2177] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:tx_ctrl_mark_last\\D\[2281] = \UART_MODX_1:BUART:tx_ctrl_mark_last\[485]
Removing Lhs of wire \UART_MODX_1:BUART:rx_markspace_status\\D\[2293] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:rx_parity_error_status\\D\[2294] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:rx_addr_match_status\\D\[2296] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:rx_markspace_pre\\D\[2297] = \UART_MODX_1:BUART:rx_markspace_pre\[605]
Removing Lhs of wire \UART_MODX_1:BUART:rx_parity_bit\\D\[2302] = \UART_MODX_1:BUART:rx_parity_bit\[611]
Removing Lhs of wire \UART_MODX_0:BUART:tx_ctrl_mark_last\\D\[2310] = \UART_MODX_0:BUART:tx_ctrl_mark_last\[781]
Removing Lhs of wire \UART_MODX_0:BUART:rx_markspace_status\\D\[2322] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:rx_parity_error_status\\D\[2323] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:rx_addr_match_status\\D\[2325] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:rx_markspace_pre\\D\[2326] = \UART_MODX_0:BUART:rx_markspace_pre\[901]
Removing Lhs of wire \UART_MODX_0:BUART:rx_parity_bit\\D\[2331] = \UART_MODX_0:BUART:rx_parity_bit\[907]
Removing Lhs of wire \UART_MODX_2:BUART:tx_ctrl_mark_last\\D\[2339] = \UART_MODX_2:BUART:tx_ctrl_mark_last\[1065]
Removing Lhs of wire \UART_MODX_2:BUART:rx_markspace_status\\D\[2351] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:rx_parity_error_status\\D\[2352] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:rx_addr_match_status\\D\[2354] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:rx_markspace_pre\\D\[2355] = \UART_MODX_2:BUART:rx_markspace_pre\[1186]
Removing Lhs of wire \UART_MODX_2:BUART:rx_parity_bit\\D\[2360] = \UART_MODX_2:BUART:rx_parity_bit\[1192]
Removing Lhs of wire \UART_STIM_0:BUART:tx_ctrl_mark_last\\D\[2368] = \UART_STIM_0:BUART:tx_ctrl_mark_last\[1360]
Removing Lhs of wire \UART_STIM_0:BUART:rx_markspace_status\\D\[2380] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:rx_parity_error_status\\D\[2381] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:rx_addr_match_status\\D\[2383] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:rx_markspace_pre\\D\[2384] = \UART_STIM_0:BUART:rx_markspace_pre\[1480]
Removing Lhs of wire \UART_STIM_0:BUART:rx_parity_bit\\D\[2389] = \UART_STIM_0:BUART:rx_parity_bit\[1486]
Removing Lhs of wire \UART_STIM_1:BUART:tx_ctrl_mark_last\\D\[2397] = \UART_STIM_1:BUART:tx_ctrl_mark_last\[1643]
Removing Lhs of wire \UART_STIM_1:BUART:rx_markspace_status\\D\[2409] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:rx_parity_error_status\\D\[2410] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:rx_addr_match_status\\D\[2412] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:rx_markspace_pre\\D\[2413] = \UART_STIM_1:BUART:rx_markspace_pre\[1763]
Removing Lhs of wire \UART_STIM_1:BUART:rx_parity_bit\\D\[2418] = \UART_STIM_1:BUART:rx_parity_bit\[1769]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\D\[2422] = \PWM_1:PWMUDB:control_7\[1866]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\D\[2430] = zero[2]

------------------------------------------------------
Aliased 0 equations, 51 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_MODX_1:BUART:rx_parity_bit\ and Net_6196 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \UART_MODX_1:BUART:rx_parity_bit\)
	OR (not Net_6196 and not MODIN1_1 and \UART_MODX_1:BUART:rx_parity_bit\)
	OR (not \UART_MODX_1:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \UART_MODX_0:BUART:rx_parity_bit\ and Net_724 and MODIN5_0)
	OR (not MODIN5_1 and not MODIN5_0 and \UART_MODX_0:BUART:rx_parity_bit\)
	OR (not Net_724 and not MODIN5_1 and \UART_MODX_0:BUART:rx_parity_bit\)
	OR (not \UART_MODX_0:BUART:rx_parity_bit\ and MODIN5_1));

Note:  Deleted unused equation:
\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:xneq\ <= ((not \UART_MODX_2:BUART:rx_parity_bit\ and Net_750 and MODIN9_0)
	OR (not MODIN9_1 and not MODIN9_0 and \UART_MODX_2:BUART:rx_parity_bit\)
	OR (not Net_750 and not MODIN9_1 and \UART_MODX_2:BUART:rx_parity_bit\)
	OR (not \UART_MODX_2:BUART:rx_parity_bit\ and MODIN9_1));

Note:  Deleted unused equation:
\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:xneq\ <= ((not \UART_STIM_0:BUART:rx_parity_bit\ and Net_6210 and MODIN13_0)
	OR (not MODIN13_1 and not MODIN13_0 and \UART_STIM_0:BUART:rx_parity_bit\)
	OR (not Net_6210 and not MODIN13_1 and \UART_STIM_0:BUART:rx_parity_bit\)
	OR (not \UART_STIM_0:BUART:rx_parity_bit\ and MODIN13_1));

Note:  Deleted unused equation:
\UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:xneq\ <= ((not \UART_STIM_1:BUART:rx_parity_bit\ and Net_6207 and \UART_STIM_1:BUART:pollcount_0\)
	OR (not \UART_STIM_1:BUART:pollcount_1\ and not \UART_STIM_1:BUART:pollcount_0\ and \UART_STIM_1:BUART:rx_parity_bit\)
	OR (not Net_6207 and not \UART_STIM_1:BUART:pollcount_1\ and \UART_STIM_1:BUART:rx_parity_bit\)
	OR (not \UART_STIM_1:BUART:rx_parity_bit\ and \UART_STIM_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\USB_UART.cyprj -dcpsoc3 USB_UART.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.592ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Monday, 16 January 2017 22:04:36
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\USB_UART.cyprj -d CY8C5888AXI-LP096 USB_UART.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.065ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART_MODX_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_6199 from registered to combinatorial
    Converted constant MacroCell: \UART_MODX_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_MODX_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_MODX_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_MODX_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_MODX_0:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_1580 from registered to combinatorial
    Converted constant MacroCell: \UART_MODX_0:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_MODX_0:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_MODX_0:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_MODX_0:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_MODX_2:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_1626 from registered to combinatorial
    Converted constant MacroCell: \UART_MODX_2:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_MODX_2:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_MODX_2:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_MODX_2:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_STIM_0:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_6224 from registered to combinatorial
    Converted constant MacroCell: \UART_STIM_0:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_STIM_0:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_STIM_0:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_STIM_0:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_STIM_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_6213 from registered to combinatorial
    Converted constant MacroCell: \UART_STIM_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_STIM_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_STIM_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_STIM_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock CAN_1_Clock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Analog  Clock 0: Automatic-assigning  clock 'ScBoostClk'. Fanout=0, Signal=ClockBlock_ScBoostClk
    Digital Clock 0: Automatic-assigning  clock 'Clock_2'. Fanout=5, Signal=Net_6192
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_5287
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_MODX_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \UART_MODX_0:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \UART_MODX_2:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \UART_STIM_0:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \UART_STIM_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \PWM_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_STIM_1:BUART:rx_parity_bit\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_STIM_1:BUART:rx_address_detected\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_STIM_1:BUART:rx_parity_error_pre\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_STIM_1:BUART:rx_markspace_pre\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_STIM_1:BUART:rx_state_1\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_STIM_1:BUART:tx_parity_bit\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_STIM_1:BUART:tx_mark\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_1:BUART:tx_mark\ (fanout=0)

    Removing \UART_STIM_1:BUART:tx_ctrl_mark_last\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_1:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UART_STIM_0:BUART:rx_parity_bit\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_0:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_0:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_STIM_0:BUART:rx_address_detected\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_0:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_0:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_STIM_0:BUART:rx_parity_error_pre\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_0:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_0:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_STIM_0:BUART:rx_markspace_pre\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_0:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_0:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_STIM_0:BUART:rx_state_1\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_0:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_0:BUART:rx_state_1\ (fanout=8)

    Removing \UART_STIM_0:BUART:tx_parity_bit\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_0:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_0:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_STIM_0:BUART:tx_mark\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_0:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_0:BUART:tx_mark\ (fanout=0)

    Removing \UART_STIM_0:BUART:tx_ctrl_mark_last\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_0:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_0:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UART_MODX_2:BUART:rx_parity_bit\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_2:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_2:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_MODX_2:BUART:rx_address_detected\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_2:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_2:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_MODX_2:BUART:rx_parity_error_pre\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_2:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_2:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_MODX_2:BUART:rx_markspace_pre\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_2:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_2:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_MODX_2:BUART:rx_state_1\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_2:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_2:BUART:rx_state_1\ (fanout=8)

    Removing \UART_MODX_2:BUART:tx_parity_bit\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_2:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_2:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_MODX_2:BUART:tx_mark\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_2:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_2:BUART:tx_mark\ (fanout=0)

    Removing \UART_MODX_2:BUART:tx_ctrl_mark_last\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_2:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_2:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UART_MODX_0:BUART:rx_parity_bit\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_0:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_0:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_MODX_0:BUART:rx_address_detected\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_0:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_0:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_MODX_0:BUART:rx_parity_error_pre\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_0:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_0:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_MODX_0:BUART:rx_markspace_pre\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_0:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_0:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_MODX_0:BUART:rx_state_1\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_0:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_0:BUART:rx_state_1\ (fanout=8)

    Removing \UART_MODX_0:BUART:tx_parity_bit\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_0:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_0:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_MODX_0:BUART:tx_mark\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_0:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_0:BUART:tx_mark\ (fanout=0)

    Removing \UART_MODX_0:BUART:tx_ctrl_mark_last\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_0:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_0:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UART_MODX_1:BUART:rx_parity_bit\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_MODX_1:BUART:rx_address_detected\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_MODX_1:BUART:rx_parity_error_pre\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_MODX_1:BUART:rx_markspace_pre\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_MODX_1:BUART:rx_state_1\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_MODX_1:BUART:tx_parity_bit\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_MODX_1:BUART:tx_mark\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_1:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = LIO_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIO_6(0)__PA ,
            pad => LIO_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LIO_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIO_5(0)__PA ,
            pad => LIO_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AIO_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_0(0)__PA ,
            pad => AIO_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AIO_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_1(0)__PA ,
            pad => AIO_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AIO_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_2(0)__PA ,
            pad => AIO_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AIO_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_3(0)__PA ,
            pad => AIO_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AIO_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_8(0)__PA ,
            pad => AIO_8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AIO_9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_9(0)__PA ,
            pad => AIO_9(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AIO_10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_10(0)__PA ,
            pad => AIO_10(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AIO_11(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_11(0)__PA ,
            pad => AIO_11(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AIO_12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_12(0)__PA ,
            pad => AIO_12(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AIO_13(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_13(0)__PA ,
            pad => AIO_13(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AIO_14(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_14(0)__PA ,
            pad => AIO_14(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AIO_15(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_15(0)__PA ,
            pad => AIO_15(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AIO_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_7(0)__PA ,
            pad => AIO_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AIO_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_6(0)__PA ,
            pad => AIO_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AIO_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_5(0)__PA ,
            pad => AIO_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AIO_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_4(0)__PA ,
            pad => AIO_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_0(0)__PA ,
            pad => DIO_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_1(0)__PA ,
            pad => DIO_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_2(0)__PA ,
            pad => DIO_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_3(0)__PA ,
            pad => DIO_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_4(0)__PA ,
            pad => DIO_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_5(0)__PA ,
            pad => DIO_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_6(0)__PA ,
            pad => DIO_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_7(0)__PA ,
            pad => DIO_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_8(0)__PA ,
            pad => DIO_8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_9(0)__PA ,
            pad => DIO_9(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_10(0)__PA ,
            pad => DIO_10(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_11(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_11(0)__PA ,
            pad => DIO_11(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_12(0)__PA ,
            pad => DIO_12(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_13(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_13(0)__PA ,
            pad => DIO_13(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_14(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_14(0)__PA ,
            pad => DIO_14(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_15(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_15(0)__PA ,
            pad => DIO_15(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SAIO_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SAIO_0(0)__PA ,
            fb => Net_6207 ,
            pad => SAIO_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SAIO_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SAIO_1(0)__PA ,
            input => Net_6208 ,
            pad => SAIO_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDIO_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SDIO_0(0)__PA ,
            fb => Net_6210 ,
            pad => SDIO_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MODX_3_IO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MODX_3_IO(0)__PA ,
            pad => MODX_3_IO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDIO_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SDIO_1(0)__PA ,
            input => Net_6209 ,
            pad => SDIO_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_G(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_G(0)__PA ,
            input => Net_5422 ,
            annotation => Net_605 ,
            pad => LED_G(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_B(0)__PA ,
            input => Net_5404 ,
            pad => LED_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = KEY_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => KEY_1(0)__PA ,
            fb => Net_5422 ,
            annotation => Net_592 ,
            pad => KEY_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = KEY_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => KEY_2(0)__PA ,
            fb => Net_602 ,
            annotation => Net_597 ,
            pad => KEY_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART_1:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART_1:Dm(0)\__PA ,
            analog_term => \USBUART_1:Net_597\ ,
            pad => \USBUART_1:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART_1:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART_1:Dp(0)\__PA ,
            analog_term => \USBUART_1:Net_1000\ ,
            pad => \USBUART_1:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = BUZZER(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BUZZER(0)__PA ,
            input => Net_602 ,
            annotation => Net_641 ,
            pad => BUZZER(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CAN_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CAN_TX(0)__PA ,
            input => Net_6239 ,
            pad => CAN_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CAN_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CAN_RX(0)__PA ,
            fb => Net_11 ,
            pad => CAN_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MODX_1_TXD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MODX_1_TXD(0)__PA ,
            input => Net_737 ,
            pad => MODX_1_TXD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MODX_1_RXD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MODX_1_RXD(0)__PA ,
            fb => Net_6196 ,
            pad => MODX_1_RXD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MODX_3_TXD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MODX_3_TXD(0)__PA ,
            input => Net_719 ,
            pad => MODX_3_TXD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MODX_3_RXD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MODX_3_RXD(0)__PA ,
            fb => Net_724 ,
            pad => MODX_3_RXD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MODX_2_RXD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MODX_2_RXD(0)__PA ,
            fb => Net_750 ,
            pad => MODX_2_RXD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MODX_2_TXD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MODX_2_TXD(0)__PA ,
            input => Net_745 ,
            pad => MODX_2_TXD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MODX_1_IO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MODX_1_IO(0)__PA ,
            pad => MODX_1_IO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MODX_2_IO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MODX_2_IO(0)__PA ,
            pad => MODX_2_IO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LIO_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIO_4(0)__PA ,
            pad => LIO_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LIO_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIO_3(0)__PA ,
            pad => LIO_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LIO_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIO_2(0)__PA ,
            pad => LIO_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LIO_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIO_0(0)__PA ,
            fb => Net_5403 ,
            pad => LIO_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LIO_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIO_7(0)__PA ,
            pad => LIO_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LIO_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIO_8(0)__PA ,
            pad => LIO_8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LIO_9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIO_9(0)__PA ,
            pad => LIO_9(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LIO_10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIO_10(0)__PA ,
            pad => LIO_10(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LIO_11(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIO_11(0)__PA ,
            pad => LIO_11(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LIO_12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIO_12(0)__PA ,
            pad => LIO_12(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LIO_13_RST(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIO_13_RST(0)__PA ,
            pad => LIO_13_RST(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LIO_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIO_1(0)__PA ,
            pad => LIO_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_R(0)__PA ,
            input => Net_5750 ,
            annotation => Net_5640 ,
            pad => LED_R(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_737, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:txn\
        );
        Output = Net_737 (fanout=1)

    MacroCell: Name=\UART_MODX_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_bitclk_enable_pre\
            + !\UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_state_2\
        );
        Output = \UART_MODX_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_MODX_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_1:BUART:tx_fifo_empty\ * 
              \UART_MODX_1:BUART:tx_state_2\
        );
        Output = \UART_MODX_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_MODX_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_MODX_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_MODX_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\
        );
        Output = \UART_MODX_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_MODX_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_6196 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART_MODX_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_MODX_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_MODX_1:BUART:rx_load_fifo\ * 
              \UART_MODX_1:BUART:rx_fifofull\
        );
        Output = \UART_MODX_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_MODX_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_MODX_1:BUART:rx_fifonotempty\ * 
              \UART_MODX_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_MODX_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_719, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_0:BUART:txn\
        );
        Output = Net_719 (fanout=1)

    MacroCell: Name=\UART_MODX_0:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_bitclk_enable_pre\
            + !\UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_state_2\
        );
        Output = \UART_MODX_0:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_MODX_0:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_0:BUART:tx_fifo_empty\ * 
              \UART_MODX_0:BUART:tx_state_2\
        );
        Output = \UART_MODX_0:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_MODX_0:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_0:BUART:tx_fifo_notfull\
        );
        Output = \UART_MODX_0:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_MODX_0:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\
        );
        Output = \UART_MODX_0:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_MODX_0:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_724 * MODIN5_0
            + MODIN5_1
        );
        Output = \UART_MODX_0:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_MODX_0:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_MODX_0:BUART:rx_load_fifo\ * 
              \UART_MODX_0:BUART:rx_fifofull\
        );
        Output = \UART_MODX_0:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_MODX_0:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_MODX_0:BUART:rx_fifonotempty\ * 
              \UART_MODX_0:BUART:rx_state_stop1_reg\
        );
        Output = \UART_MODX_0:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_745, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_2:BUART:txn\
        );
        Output = Net_745 (fanout=1)

    MacroCell: Name=\UART_MODX_2:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_bitclk_enable_pre\
            + !\UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_state_2\
        );
        Output = \UART_MODX_2:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_MODX_2:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_2:BUART:tx_fifo_empty\ * 
              \UART_MODX_2:BUART:tx_state_2\
        );
        Output = \UART_MODX_2:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_MODX_2:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_2:BUART:tx_fifo_notfull\
        );
        Output = \UART_MODX_2:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_MODX_2:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\
        );
        Output = \UART_MODX_2:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_MODX_2:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_750 * MODIN9_0
            + MODIN9_1
        );
        Output = \UART_MODX_2:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_MODX_2:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_MODX_2:BUART:rx_load_fifo\ * 
              \UART_MODX_2:BUART:rx_fifofull\
        );
        Output = \UART_MODX_2:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_MODX_2:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_MODX_2:BUART:rx_fifonotempty\ * 
              \UART_MODX_2:BUART:rx_state_stop1_reg\
        );
        Output = \UART_MODX_2:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_6209, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_0:BUART:txn\
        );
        Output = Net_6209 (fanout=1)

    MacroCell: Name=\UART_STIM_0:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_bitclk_enable_pre\
            + !\UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_state_2\
        );
        Output = \UART_STIM_0:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_STIM_0:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_0:BUART:tx_fifo_empty\ * 
              \UART_STIM_0:BUART:tx_state_2\
        );
        Output = \UART_STIM_0:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_STIM_0:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_0:BUART:tx_fifo_notfull\
        );
        Output = \UART_STIM_0:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_STIM_0:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\
        );
        Output = \UART_STIM_0:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_STIM_0:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_6210 * MODIN13_0
            + MODIN13_1
        );
        Output = \UART_STIM_0:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_STIM_0:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_STIM_0:BUART:rx_load_fifo\ * 
              \UART_STIM_0:BUART:rx_fifofull\
        );
        Output = \UART_STIM_0:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_STIM_0:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_STIM_0:BUART:rx_fifonotempty\ * 
              \UART_STIM_0:BUART:rx_state_stop1_reg\
        );
        Output = \UART_STIM_0:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_6208, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_1:BUART:txn\
        );
        Output = Net_6208 (fanout=1)

    MacroCell: Name=\UART_STIM_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_bitclk_enable_pre\
            + !\UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_state_2\
        );
        Output = \UART_STIM_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_STIM_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_1:BUART:tx_fifo_empty\ * 
              \UART_STIM_1:BUART:tx_state_2\
        );
        Output = \UART_STIM_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_STIM_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_STIM_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_STIM_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\
        );
        Output = \UART_STIM_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_STIM_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_6207 * \UART_STIM_1:BUART:pollcount_0\
            + \UART_STIM_1:BUART:pollcount_1\
        );
        Output = \UART_STIM_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_STIM_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_STIM_1:BUART:rx_load_fifo\ * 
              \UART_STIM_1:BUART:rx_fifofull\
        );
        Output = \UART_STIM_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_STIM_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_STIM_1:BUART:rx_fifonotempty\ * 
              \UART_STIM_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_STIM_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_5404, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_5403
        );
        Output = Net_5404 (fanout=1)

    MacroCell: Name=Net_5750, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_5422
        );
        Output = Net_5750 (fanout=1)

    MacroCell: Name=\UART_MODX_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_MODX_1:BUART:txn\ * \UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_bitclk\
            + \UART_MODX_1:BUART:txn\ * \UART_MODX_1:BUART:tx_state_2\
            + !\UART_MODX_1:BUART:tx_state_1\ * 
              \UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_shift_out\ * 
              !\UART_MODX_1:BUART:tx_state_2\
            + !\UART_MODX_1:BUART:tx_state_1\ * 
              \UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_state_2\ * 
              !\UART_MODX_1:BUART:tx_bitclk\
            + \UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_shift_out\ * 
              !\UART_MODX_1:BUART:tx_state_2\ * 
              !\UART_MODX_1:BUART:tx_counter_dp\ * 
              \UART_MODX_1:BUART:tx_bitclk\
        );
        Output = \UART_MODX_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_MODX_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_MODX_1:BUART:tx_state_1\ * \UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_1:BUART:tx_state_2\
            + \UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_2\ * 
              \UART_MODX_1:BUART:tx_counter_dp\ * 
              \UART_MODX_1:BUART:tx_bitclk\
            + \UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_state_2\ * \UART_MODX_1:BUART:tx_bitclk\
        );
        Output = \UART_MODX_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_MODX_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_MODX_1:BUART:tx_fifo_empty\
            + !\UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_fifo_empty\ * 
              !\UART_MODX_1:BUART:tx_state_2\
            + \UART_MODX_1:BUART:tx_state_1\ * \UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_1:BUART:tx_fifo_empty\ * 
              \UART_MODX_1:BUART:tx_state_2\
            + \UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_state_2\ * \UART_MODX_1:BUART:tx_bitclk\
        );
        Output = \UART_MODX_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_MODX_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_1:BUART:tx_state_2\
            + \UART_MODX_1:BUART:tx_state_1\ * \UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_1:BUART:tx_state_2\
            + \UART_MODX_1:BUART:tx_state_1\ * \UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_state_2\ * \UART_MODX_1:BUART:tx_bitclk\
            + \UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_2\ * 
              \UART_MODX_1:BUART:tx_counter_dp\ * 
              \UART_MODX_1:BUART:tx_bitclk\
        );
        Output = \UART_MODX_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_MODX_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_state_2\
            + !\UART_MODX_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_MODX_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_MODX_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_1:BUART:tx_ctrl_mark_last\ (fanout=40)

    MacroCell: Name=\UART_MODX_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_6196 * !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              \UART_MODX_1:BUART:rx_state_2\ * !MODIN1_1
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              \UART_MODX_1:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_MODX_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_MODX_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              \UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_MODX_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_MODX_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              \UART_MODX_1:BUART:rx_state_3\ * \UART_MODX_1:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_MODX_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_MODX_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_6196 * !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * \UART_MODX_1:BUART:rx_last\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              \UART_MODX_1:BUART:rx_state_3\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              \UART_MODX_1:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_MODX_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_MODX_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:rx_count_2\ * 
              !\UART_MODX_1:BUART:rx_count_1\ * 
              !\UART_MODX_1:BUART:rx_count_0\
        );
        Output = \UART_MODX_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_MODX_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_state_3\ * \UART_MODX_1:BUART:rx_state_2\
        );
        Output = \UART_MODX_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_6196 * !\UART_MODX_1:BUART:rx_count_2\ * 
              !\UART_MODX_1:BUART:rx_count_1\ * MODIN1_1
            + Net_6196 * !\UART_MODX_1:BUART:rx_count_2\ * 
              !\UART_MODX_1:BUART:rx_count_1\ * !MODIN1_1 * MODIN1_0
            + !\UART_MODX_1:BUART:rx_count_2\ * 
              !\UART_MODX_1:BUART:rx_count_1\ * MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_6196 * !\UART_MODX_1:BUART:rx_count_2\ * 
              !\UART_MODX_1:BUART:rx_count_1\ * MODIN1_0
            + Net_6196 * !\UART_MODX_1:BUART:rx_count_2\ * 
              !\UART_MODX_1:BUART:rx_count_1\ * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=\UART_MODX_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_6196 * !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              \UART_MODX_1:BUART:rx_state_3\ * \UART_MODX_1:BUART:rx_state_2\ * 
              !MODIN1_1
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              \UART_MODX_1:BUART:rx_state_3\ * \UART_MODX_1:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
        );
        Output = \UART_MODX_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_MODX_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6196
        );
        Output = \UART_MODX_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_MODX_0:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_MODX_0:BUART:txn\ * \UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_bitclk\
            + \UART_MODX_0:BUART:txn\ * \UART_MODX_0:BUART:tx_state_2\
            + !\UART_MODX_0:BUART:tx_state_1\ * 
              \UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_shift_out\ * 
              !\UART_MODX_0:BUART:tx_state_2\
            + !\UART_MODX_0:BUART:tx_state_1\ * 
              \UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_state_2\ * 
              !\UART_MODX_0:BUART:tx_bitclk\
            + \UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_shift_out\ * 
              !\UART_MODX_0:BUART:tx_state_2\ * 
              !\UART_MODX_0:BUART:tx_counter_dp\ * 
              \UART_MODX_0:BUART:tx_bitclk\
        );
        Output = \UART_MODX_0:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_MODX_0:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_MODX_0:BUART:tx_state_1\ * \UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_0:BUART:tx_state_2\
            + \UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_2\ * 
              \UART_MODX_0:BUART:tx_counter_dp\ * 
              \UART_MODX_0:BUART:tx_bitclk\
            + \UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_state_2\ * \UART_MODX_0:BUART:tx_bitclk\
        );
        Output = \UART_MODX_0:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_MODX_0:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_bitclk_enable_pre\ * 
              !\UART_MODX_0:BUART:tx_fifo_empty\
            + !\UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_fifo_empty\ * 
              !\UART_MODX_0:BUART:tx_state_2\
            + \UART_MODX_0:BUART:tx_state_1\ * \UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_0:BUART:tx_fifo_empty\ * 
              \UART_MODX_0:BUART:tx_state_2\
            + \UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_state_2\ * \UART_MODX_0:BUART:tx_bitclk\
        );
        Output = \UART_MODX_0:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_MODX_0:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_0:BUART:tx_state_2\
            + \UART_MODX_0:BUART:tx_state_1\ * \UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_0:BUART:tx_state_2\
            + \UART_MODX_0:BUART:tx_state_1\ * \UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_state_2\ * \UART_MODX_0:BUART:tx_bitclk\
            + \UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_2\ * 
              \UART_MODX_0:BUART:tx_counter_dp\ * 
              \UART_MODX_0:BUART:tx_bitclk\
        );
        Output = \UART_MODX_0:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_MODX_0:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_state_2\
            + !\UART_MODX_0:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_MODX_0:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_MODX_0:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * !Net_724 * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              \UART_MODX_0:BUART:rx_state_2\ * !MODIN5_1
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              \UART_MODX_0:BUART:rx_state_2\ * !MODIN5_1 * !MODIN5_0
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_MODX_0:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_MODX_0:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              \UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_MODX_0:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_MODX_0:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              \UART_MODX_0:BUART:rx_state_3\ * \UART_MODX_0:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_MODX_0:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_MODX_0:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * !Net_724 * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * \UART_MODX_0:BUART:rx_last\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              \UART_MODX_0:BUART:rx_state_3\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              \UART_MODX_0:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_MODX_0:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_MODX_0:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_0:BUART:rx_count_2\ * 
              !\UART_MODX_0:BUART:rx_count_1\ * 
              !\UART_MODX_0:BUART:rx_count_0\
        );
        Output = \UART_MODX_0:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_MODX_0:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_state_3\ * \UART_MODX_0:BUART:rx_state_2\
        );
        Output = \UART_MODX_0:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN5_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_724 * !\UART_MODX_0:BUART:rx_count_2\ * 
              !\UART_MODX_0:BUART:rx_count_1\ * MODIN5_1
            + Net_724 * !\UART_MODX_0:BUART:rx_count_2\ * 
              !\UART_MODX_0:BUART:rx_count_1\ * !MODIN5_1 * MODIN5_0
            + !\UART_MODX_0:BUART:rx_count_2\ * 
              !\UART_MODX_0:BUART:rx_count_1\ * MODIN5_1 * !MODIN5_0
        );
        Output = MODIN5_1 (fanout=4)

    MacroCell: Name=MODIN5_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_724 * !\UART_MODX_0:BUART:rx_count_2\ * 
              !\UART_MODX_0:BUART:rx_count_1\ * MODIN5_0
            + Net_724 * !\UART_MODX_0:BUART:rx_count_2\ * 
              !\UART_MODX_0:BUART:rx_count_1\ * !MODIN5_0
        );
        Output = MODIN5_0 (fanout=5)

    MacroCell: Name=\UART_MODX_0:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * !Net_724 * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              \UART_MODX_0:BUART:rx_state_3\ * \UART_MODX_0:BUART:rx_state_2\ * 
              !MODIN5_1
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              \UART_MODX_0:BUART:rx_state_3\ * \UART_MODX_0:BUART:rx_state_2\ * 
              !MODIN5_1 * !MODIN5_0
        );
        Output = \UART_MODX_0:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_MODX_0:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_724
        );
        Output = \UART_MODX_0:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_MODX_2:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_MODX_2:BUART:txn\ * \UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_bitclk\
            + \UART_MODX_2:BUART:txn\ * \UART_MODX_2:BUART:tx_state_2\
            + !\UART_MODX_2:BUART:tx_state_1\ * 
              \UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_shift_out\ * 
              !\UART_MODX_2:BUART:tx_state_2\
            + !\UART_MODX_2:BUART:tx_state_1\ * 
              \UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_state_2\ * 
              !\UART_MODX_2:BUART:tx_bitclk\
            + \UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_shift_out\ * 
              !\UART_MODX_2:BUART:tx_state_2\ * 
              !\UART_MODX_2:BUART:tx_counter_dp\ * 
              \UART_MODX_2:BUART:tx_bitclk\
        );
        Output = \UART_MODX_2:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_MODX_2:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_MODX_2:BUART:tx_state_1\ * \UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_2:BUART:tx_state_2\
            + \UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_2\ * 
              \UART_MODX_2:BUART:tx_counter_dp\ * 
              \UART_MODX_2:BUART:tx_bitclk\
            + \UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_state_2\ * \UART_MODX_2:BUART:tx_bitclk\
        );
        Output = \UART_MODX_2:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_MODX_2:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_bitclk_enable_pre\ * 
              !\UART_MODX_2:BUART:tx_fifo_empty\
            + !\UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_fifo_empty\ * 
              !\UART_MODX_2:BUART:tx_state_2\
            + \UART_MODX_2:BUART:tx_state_1\ * \UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_2:BUART:tx_fifo_empty\ * 
              \UART_MODX_2:BUART:tx_state_2\
            + \UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_state_2\ * \UART_MODX_2:BUART:tx_bitclk\
        );
        Output = \UART_MODX_2:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_MODX_2:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_2:BUART:tx_state_2\
            + \UART_MODX_2:BUART:tx_state_1\ * \UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_2:BUART:tx_state_2\
            + \UART_MODX_2:BUART:tx_state_1\ * \UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_state_2\ * \UART_MODX_2:BUART:tx_bitclk\
            + \UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_2\ * 
              \UART_MODX_2:BUART:tx_counter_dp\ * 
              \UART_MODX_2:BUART:tx_bitclk\
        );
        Output = \UART_MODX_2:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_MODX_2:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_state_2\
            + !\UART_MODX_2:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_MODX_2:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_MODX_2:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              \UART_MODX_2:BUART:rx_state_2\ * !Net_750 * !MODIN9_1
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              \UART_MODX_2:BUART:rx_state_2\ * !MODIN9_1 * !MODIN9_0
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \UART_MODX_2:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_MODX_2:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              \UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \UART_MODX_2:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_MODX_2:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              \UART_MODX_2:BUART:rx_state_3\ * \UART_MODX_2:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \UART_MODX_2:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_MODX_2:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              \UART_MODX_2:BUART:rx_state_3\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              \UART_MODX_2:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !Net_750 * 
              \UART_MODX_2:BUART:rx_last\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \UART_MODX_2:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_MODX_2:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_2:BUART:rx_count_2\ * 
              !\UART_MODX_2:BUART:rx_count_1\ * 
              !\UART_MODX_2:BUART:rx_count_0\
        );
        Output = \UART_MODX_2:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_MODX_2:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_state_3\ * \UART_MODX_2:BUART:rx_state_2\
        );
        Output = \UART_MODX_2:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN9_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_2:BUART:rx_count_2\ * 
              !\UART_MODX_2:BUART:rx_count_1\ * !Net_750 * MODIN9_1
            + !\UART_MODX_2:BUART:rx_count_2\ * 
              !\UART_MODX_2:BUART:rx_count_1\ * Net_750 * !MODIN9_1 * 
              MODIN9_0
            + !\UART_MODX_2:BUART:rx_count_2\ * 
              !\UART_MODX_2:BUART:rx_count_1\ * MODIN9_1 * !MODIN9_0
        );
        Output = MODIN9_1 (fanout=4)

    MacroCell: Name=MODIN9_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_MODX_2:BUART:rx_count_2\ * 
              !\UART_MODX_2:BUART:rx_count_1\ * !Net_750 * MODIN9_0
            + !\UART_MODX_2:BUART:rx_count_2\ * 
              !\UART_MODX_2:BUART:rx_count_1\ * Net_750 * !MODIN9_0
        );
        Output = MODIN9_0 (fanout=5)

    MacroCell: Name=\UART_MODX_2:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              \UART_MODX_2:BUART:rx_state_3\ * \UART_MODX_2:BUART:rx_state_2\ * 
              !Net_750 * !MODIN9_1
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              \UART_MODX_2:BUART:rx_state_3\ * \UART_MODX_2:BUART:rx_state_2\ * 
              !MODIN9_1 * !MODIN9_0
        );
        Output = \UART_MODX_2:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_MODX_2:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_750
        );
        Output = \UART_MODX_2:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_STIM_0:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_STIM_0:BUART:txn\ * \UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_bitclk\
            + \UART_STIM_0:BUART:txn\ * \UART_STIM_0:BUART:tx_state_2\
            + !\UART_STIM_0:BUART:tx_state_1\ * 
              \UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_shift_out\ * 
              !\UART_STIM_0:BUART:tx_state_2\
            + !\UART_STIM_0:BUART:tx_state_1\ * 
              \UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_state_2\ * 
              !\UART_STIM_0:BUART:tx_bitclk\
            + \UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_shift_out\ * 
              !\UART_STIM_0:BUART:tx_state_2\ * 
              !\UART_STIM_0:BUART:tx_counter_dp\ * 
              \UART_STIM_0:BUART:tx_bitclk\
        );
        Output = \UART_STIM_0:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_STIM_0:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_STIM_0:BUART:tx_state_1\ * \UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_0:BUART:tx_state_2\
            + \UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_2\ * 
              \UART_STIM_0:BUART:tx_counter_dp\ * 
              \UART_STIM_0:BUART:tx_bitclk\
            + \UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_state_2\ * \UART_STIM_0:BUART:tx_bitclk\
        );
        Output = \UART_STIM_0:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_STIM_0:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_bitclk_enable_pre\ * 
              !\UART_STIM_0:BUART:tx_fifo_empty\
            + !\UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_fifo_empty\ * 
              !\UART_STIM_0:BUART:tx_state_2\
            + \UART_STIM_0:BUART:tx_state_1\ * \UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_0:BUART:tx_fifo_empty\ * 
              \UART_STIM_0:BUART:tx_state_2\
            + \UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_state_2\ * \UART_STIM_0:BUART:tx_bitclk\
        );
        Output = \UART_STIM_0:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_STIM_0:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_0:BUART:tx_state_2\
            + \UART_STIM_0:BUART:tx_state_1\ * \UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_0:BUART:tx_state_2\
            + \UART_STIM_0:BUART:tx_state_1\ * \UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_state_2\ * \UART_STIM_0:BUART:tx_bitclk\
            + \UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_2\ * 
              \UART_STIM_0:BUART:tx_counter_dp\ * 
              \UART_STIM_0:BUART:tx_bitclk\
        );
        Output = \UART_STIM_0:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_STIM_0:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_state_2\
            + !\UART_STIM_0:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_STIM_0:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_STIM_0:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_6210 * !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              \UART_STIM_0:BUART:rx_state_2\ * !MODIN13_1
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              \UART_STIM_0:BUART:rx_state_2\ * !MODIN13_1 * !MODIN13_0
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \UART_STIM_0:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_STIM_0:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              \UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \UART_STIM_0:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_STIM_0:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              \UART_STIM_0:BUART:rx_state_3\ * \UART_STIM_0:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \UART_STIM_0:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_STIM_0:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_6210 * !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * \UART_STIM_0:BUART:rx_last\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              \UART_STIM_0:BUART:rx_state_3\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              \UART_STIM_0:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \UART_STIM_0:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_STIM_0:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_0:BUART:rx_count_2\ * 
              !\UART_STIM_0:BUART:rx_count_1\ * 
              !\UART_STIM_0:BUART:rx_count_0\
        );
        Output = \UART_STIM_0:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_STIM_0:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_state_3\ * \UART_STIM_0:BUART:rx_state_2\
        );
        Output = \UART_STIM_0:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN13_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_6210 * !\UART_STIM_0:BUART:rx_count_2\ * 
              !\UART_STIM_0:BUART:rx_count_1\ * MODIN13_1
            + Net_6210 * !\UART_STIM_0:BUART:rx_count_2\ * 
              !\UART_STIM_0:BUART:rx_count_1\ * !MODIN13_1 * MODIN13_0
            + !\UART_STIM_0:BUART:rx_count_2\ * 
              !\UART_STIM_0:BUART:rx_count_1\ * MODIN13_1 * !MODIN13_0
        );
        Output = MODIN13_1 (fanout=4)

    MacroCell: Name=MODIN13_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_6210 * !\UART_STIM_0:BUART:rx_count_2\ * 
              !\UART_STIM_0:BUART:rx_count_1\ * MODIN13_0
            + Net_6210 * !\UART_STIM_0:BUART:rx_count_2\ * 
              !\UART_STIM_0:BUART:rx_count_1\ * !MODIN13_0
        );
        Output = MODIN13_0 (fanout=5)

    MacroCell: Name=\UART_STIM_0:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_6210 * !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              \UART_STIM_0:BUART:rx_state_3\ * \UART_STIM_0:BUART:rx_state_2\ * 
              !MODIN13_1
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              \UART_STIM_0:BUART:rx_state_3\ * \UART_STIM_0:BUART:rx_state_2\ * 
              !MODIN13_1 * !MODIN13_0
        );
        Output = \UART_STIM_0:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_STIM_0:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6210
        );
        Output = \UART_STIM_0:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_STIM_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_STIM_1:BUART:txn\ * \UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_bitclk\
            + \UART_STIM_1:BUART:txn\ * \UART_STIM_1:BUART:tx_state_2\
            + !\UART_STIM_1:BUART:tx_state_1\ * 
              \UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_shift_out\ * 
              !\UART_STIM_1:BUART:tx_state_2\
            + !\UART_STIM_1:BUART:tx_state_1\ * 
              \UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_state_2\ * 
              !\UART_STIM_1:BUART:tx_bitclk\
            + \UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_shift_out\ * 
              !\UART_STIM_1:BUART:tx_state_2\ * 
              !\UART_STIM_1:BUART:tx_counter_dp\ * 
              \UART_STIM_1:BUART:tx_bitclk\
        );
        Output = \UART_STIM_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_STIM_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_STIM_1:BUART:tx_state_1\ * \UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_1:BUART:tx_state_2\
            + \UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_2\ * 
              \UART_STIM_1:BUART:tx_counter_dp\ * 
              \UART_STIM_1:BUART:tx_bitclk\
            + \UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_state_2\ * \UART_STIM_1:BUART:tx_bitclk\
        );
        Output = \UART_STIM_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_STIM_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_STIM_1:BUART:tx_fifo_empty\
            + !\UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_fifo_empty\ * 
              !\UART_STIM_1:BUART:tx_state_2\
            + \UART_STIM_1:BUART:tx_state_1\ * \UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_1:BUART:tx_fifo_empty\ * 
              \UART_STIM_1:BUART:tx_state_2\
            + \UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_state_2\ * \UART_STIM_1:BUART:tx_bitclk\
        );
        Output = \UART_STIM_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_STIM_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_1:BUART:tx_state_2\
            + \UART_STIM_1:BUART:tx_state_1\ * \UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_1:BUART:tx_state_2\
            + \UART_STIM_1:BUART:tx_state_1\ * \UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_state_2\ * \UART_STIM_1:BUART:tx_bitclk\
            + \UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_2\ * 
              \UART_STIM_1:BUART:tx_counter_dp\ * 
              \UART_STIM_1:BUART:tx_bitclk\
        );
        Output = \UART_STIM_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_STIM_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_state_2\
            + !\UART_STIM_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_STIM_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_STIM_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_6207 * !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              \UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:pollcount_1\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              \UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:pollcount_1\ * 
              !\UART_STIM_1:BUART:pollcount_0\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_5\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_4\
        );
        Output = \UART_STIM_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_STIM_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              \UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_5\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_4\
        );
        Output = \UART_STIM_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_STIM_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              \UART_STIM_1:BUART:rx_state_3\ * \UART_STIM_1:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_5\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_4\
        );
        Output = \UART_STIM_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_STIM_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_6207 * !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * \UART_STIM_1:BUART:rx_last\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              \UART_STIM_1:BUART:rx_state_3\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              \UART_STIM_1:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_5\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_4\
        );
        Output = \UART_STIM_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_STIM_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_1:BUART:rx_count_2\ * 
              !\UART_STIM_1:BUART:rx_count_1\ * 
              !\UART_STIM_1:BUART:rx_count_0\
        );
        Output = \UART_STIM_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_STIM_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_state_3\ * \UART_STIM_1:BUART:rx_state_2\
        );
        Output = \UART_STIM_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_STIM_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_6207 * !\UART_STIM_1:BUART:rx_count_2\ * 
              !\UART_STIM_1:BUART:rx_count_1\ * 
              \UART_STIM_1:BUART:pollcount_1\
            + Net_6207 * !\UART_STIM_1:BUART:rx_count_2\ * 
              !\UART_STIM_1:BUART:rx_count_1\ * 
              !\UART_STIM_1:BUART:pollcount_1\ * 
              \UART_STIM_1:BUART:pollcount_0\
            + !\UART_STIM_1:BUART:rx_count_2\ * 
              !\UART_STIM_1:BUART:rx_count_1\ * 
              \UART_STIM_1:BUART:pollcount_1\ * 
              !\UART_STIM_1:BUART:pollcount_0\
        );
        Output = \UART_STIM_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_STIM_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_6207 * !\UART_STIM_1:BUART:rx_count_2\ * 
              !\UART_STIM_1:BUART:rx_count_1\ * 
              \UART_STIM_1:BUART:pollcount_0\
            + Net_6207 * !\UART_STIM_1:BUART:rx_count_2\ * 
              !\UART_STIM_1:BUART:rx_count_1\ * 
              !\UART_STIM_1:BUART:pollcount_0\
        );
        Output = \UART_STIM_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_STIM_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_6207 * !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              \UART_STIM_1:BUART:rx_state_3\ * \UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:pollcount_1\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              \UART_STIM_1:BUART:rx_state_3\ * \UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:pollcount_1\ * 
              !\UART_STIM_1:BUART:pollcount_0\
        );
        Output = \UART_STIM_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_STIM_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6207
        );
        Output = \UART_STIM_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5287) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5287) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5287) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_MODX_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_6192 ,
            cs_addr_2 => \UART_MODX_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_MODX_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_MODX_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_MODX_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_MODX_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_MODX_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_6192 ,
            cs_addr_0 => \UART_MODX_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_MODX_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_MODX_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_MODX_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_6192 ,
            cs_addr_2 => \UART_MODX_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_MODX_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_MODX_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_MODX_1:BUART:rx_postpoll\ ,
            f0_load => \UART_MODX_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_MODX_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_MODX_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_MODX_0:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_6192 ,
            cs_addr_2 => \UART_MODX_0:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_MODX_0:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_MODX_0:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_MODX_0:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_MODX_0:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_MODX_0:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_6192 ,
            cs_addr_0 => \UART_MODX_0:BUART:counter_load_not\ ,
            ce0_reg => \UART_MODX_0:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_MODX_0:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_MODX_0:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_6192 ,
            cs_addr_2 => \UART_MODX_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_MODX_0:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_MODX_0:BUART:rx_bitclk_enable\ ,
            route_si => \UART_MODX_0:BUART:rx_postpoll\ ,
            f0_load => \UART_MODX_0:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_MODX_0:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_MODX_0:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_MODX_2:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_6192 ,
            cs_addr_2 => \UART_MODX_2:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_MODX_2:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_MODX_2:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_MODX_2:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_MODX_2:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_MODX_2:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_6192 ,
            cs_addr_0 => \UART_MODX_2:BUART:counter_load_not\ ,
            ce0_reg => \UART_MODX_2:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_MODX_2:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_MODX_2:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_6192 ,
            cs_addr_2 => \UART_MODX_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_MODX_2:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_MODX_2:BUART:rx_bitclk_enable\ ,
            route_si => \UART_MODX_2:BUART:rx_postpoll\ ,
            f0_load => \UART_MODX_2:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_MODX_2:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_MODX_2:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_STIM_0:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_6192 ,
            cs_addr_2 => \UART_STIM_0:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_STIM_0:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_STIM_0:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_STIM_0:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_STIM_0:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_STIM_0:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_6192 ,
            cs_addr_0 => \UART_STIM_0:BUART:counter_load_not\ ,
            ce0_reg => \UART_STIM_0:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_STIM_0:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_STIM_0:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_6192 ,
            cs_addr_2 => \UART_MODX_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_STIM_0:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_STIM_0:BUART:rx_bitclk_enable\ ,
            route_si => \UART_STIM_0:BUART:rx_postpoll\ ,
            f0_load => \UART_STIM_0:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_STIM_0:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_STIM_0:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_STIM_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_6192 ,
            cs_addr_2 => \UART_STIM_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_STIM_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_STIM_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_STIM_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_STIM_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_STIM_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_6192 ,
            cs_addr_0 => \UART_STIM_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_STIM_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_STIM_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_STIM_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_6192 ,
            cs_addr_2 => \UART_MODX_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_STIM_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_STIM_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_STIM_1:BUART:rx_postpoll\ ,
            f0_load => \UART_STIM_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_STIM_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_STIM_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_5287 ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_MODX_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_6192 ,
            status_3 => \UART_MODX_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_MODX_1:BUART:tx_status_2\ ,
            status_1 => \UART_MODX_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_MODX_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_MODX_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_6192 ,
            status_5 => \UART_MODX_1:BUART:rx_status_5\ ,
            status_4 => \UART_MODX_1:BUART:rx_status_4\ ,
            status_3 => \UART_MODX_1:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_MODX_0:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_6192 ,
            status_3 => \UART_MODX_0:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_MODX_0:BUART:tx_status_2\ ,
            status_1 => \UART_MODX_0:BUART:tx_fifo_empty\ ,
            status_0 => \UART_MODX_0:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_MODX_0:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_6192 ,
            status_5 => \UART_MODX_0:BUART:rx_status_5\ ,
            status_4 => \UART_MODX_0:BUART:rx_status_4\ ,
            status_3 => \UART_MODX_0:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_MODX_2:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_6192 ,
            status_3 => \UART_MODX_2:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_MODX_2:BUART:tx_status_2\ ,
            status_1 => \UART_MODX_2:BUART:tx_fifo_empty\ ,
            status_0 => \UART_MODX_2:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_MODX_2:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_6192 ,
            status_5 => \UART_MODX_2:BUART:rx_status_5\ ,
            status_4 => \UART_MODX_2:BUART:rx_status_4\ ,
            status_3 => \UART_MODX_2:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_STIM_0:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_6192 ,
            status_3 => \UART_STIM_0:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_STIM_0:BUART:tx_status_2\ ,
            status_1 => \UART_STIM_0:BUART:tx_fifo_empty\ ,
            status_0 => \UART_STIM_0:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_STIM_0:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_6192 ,
            status_5 => \UART_STIM_0:BUART:rx_status_5\ ,
            status_4 => \UART_STIM_0:BUART:rx_status_4\ ,
            status_3 => \UART_STIM_0:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_STIM_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_6192 ,
            status_3 => \UART_STIM_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_STIM_1:BUART:tx_status_2\ ,
            status_1 => \UART_STIM_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_STIM_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_STIM_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_6192 ,
            status_5 => \UART_STIM_1:BUART:rx_status_5\ ,
            status_4 => \UART_STIM_1:BUART:rx_status_4\ ,
            status_3 => \UART_STIM_1:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_5287 ,
            status_3 => \PWM_1:PWMUDB:status_3\ ,
            status_2 => \PWM_1:PWMUDB:status_2\ ,
            status_0 => \PWM_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_5287 ,
            control_7 => \PWM_1:PWMUDB:control_7\ ,
            control_6 => \PWM_1:PWMUDB:control_6\ ,
            control_5 => \PWM_1:PWMUDB:control_5\ ,
            control_4 => \PWM_1:PWMUDB:control_4\ ,
            control_3 => \PWM_1:PWMUDB:control_3\ ,
            control_2 => \PWM_1:PWMUDB:control_2\ ,
            control_1 => \PWM_1:PWMUDB:control_1\ ,
            control_0 => \PWM_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_MODX_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_6192 ,
            load => \UART_MODX_1:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \UART_MODX_1:BUART:rx_count_2\ ,
            count_1 => \UART_MODX_1:BUART:rx_count_1\ ,
            count_0 => \UART_MODX_1:BUART:rx_count_0\ ,
            tc => \UART_MODX_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_MODX_0:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_6192 ,
            load => \UART_MODX_0:BUART:rx_counter_load\ ,
            count_6 => MODIN8_6 ,
            count_5 => MODIN8_5 ,
            count_4 => MODIN8_4 ,
            count_3 => MODIN8_3 ,
            count_2 => \UART_MODX_0:BUART:rx_count_2\ ,
            count_1 => \UART_MODX_0:BUART:rx_count_1\ ,
            count_0 => \UART_MODX_0:BUART:rx_count_0\ ,
            tc => \UART_MODX_0:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_MODX_2:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_6192 ,
            load => \UART_MODX_2:BUART:rx_counter_load\ ,
            count_6 => MODIN12_6 ,
            count_5 => MODIN12_5 ,
            count_4 => MODIN12_4 ,
            count_3 => MODIN12_3 ,
            count_2 => \UART_MODX_2:BUART:rx_count_2\ ,
            count_1 => \UART_MODX_2:BUART:rx_count_1\ ,
            count_0 => \UART_MODX_2:BUART:rx_count_0\ ,
            tc => \UART_MODX_2:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_STIM_0:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_6192 ,
            load => \UART_STIM_0:BUART:rx_counter_load\ ,
            count_6 => MODIN16_6 ,
            count_5 => MODIN16_5 ,
            count_4 => MODIN16_4 ,
            count_3 => MODIN16_3 ,
            count_2 => \UART_STIM_0:BUART:rx_count_2\ ,
            count_1 => \UART_STIM_0:BUART:rx_count_1\ ,
            count_0 => \UART_STIM_0:BUART:rx_count_0\ ,
            tc => \UART_STIM_0:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_STIM_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_6192 ,
            load => \UART_STIM_1:BUART:rx_counter_load\ ,
            count_6 => \UART_STIM_1:BUART:rx_count_6\ ,
            count_5 => \UART_STIM_1:BUART:rx_count_5\ ,
            count_4 => \UART_STIM_1:BUART:rx_count_4\ ,
            count_3 => \UART_STIM_1:BUART:rx_count_3\ ,
            count_2 => \UART_STIM_1:BUART:rx_count_2\ ,
            count_1 => \UART_STIM_1:BUART:rx_count_1\ ,
            count_0 => \UART_STIM_1:BUART:rx_count_0\ ,
            tc => \UART_STIM_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USBUART_1:dp_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_3\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_2\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_1\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_0\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:bus_reset\
        PORT MAP (
            interrupt => \USBUART_1:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:arb_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:sof_int\
        PORT MAP (
            interrupt => Net_5638 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\CAN_1:isr\
        PORT MAP (
            interrupt => Net_929 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    9 :   23 :   32 : 28.13 %
IO                            :   72 :    0 :   72 : 100.00 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    1 :    0 :    1 : 100.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :  122 :   70 :  192 : 63.54 %
  Unique P-terms              :  226 :  158 :  384 : 58.85 %
  Total P-terms               :  271 :      :      :        
  Datapath Cells              :   16 :    8 :   24 : 66.67 %
  Status Cells                :   16 :    8 :   24 : 66.67 %
    StatusI Registers         :   11 :      :      :        
    Routed Count7 Load/Enable :    5 :      :      :        
  Control Cells               :    6 :   18 :   24 : 25.00 %
    Control Registers         :    1 :      :      :        
    Count7 Cells              :    5 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.200ms
Tech Mapping phase: Elapsed time ==> 0s.276ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_7@[IOP=(4)][IoId=(7)] : AIO_0(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : AIO_1(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : AIO_10(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : AIO_11(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : AIO_12(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : AIO_13(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : AIO_14(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : AIO_15(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : AIO_2(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : AIO_3(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : AIO_4(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : AIO_5(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : AIO_6(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : AIO_7(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : AIO_8(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : AIO_9(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : BUZZER(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : CAN_RX(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : CAN_TX(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : DIO_0(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : DIO_1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : DIO_10(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : DIO_11(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : DIO_12(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : DIO_13(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : DIO_14(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : DIO_15(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : DIO_2(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : DIO_3(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : DIO_4(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : DIO_5(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : DIO_6(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : DIO_7(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : DIO_8(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : DIO_9(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : KEY_1(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : KEY_2(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : LED_B(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : LED_G(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : LED_R(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : LIO_0(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : LIO_1(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : LIO_10(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : LIO_11(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : LIO_12(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : LIO_13_RST(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : LIO_2(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : LIO_3(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : LIO_4(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : LIO_5(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : LIO_6(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : LIO_7(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : LIO_8(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : LIO_9(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : MODX_1_IO(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : MODX_1_RXD(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : MODX_1_TXD(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : MODX_2_IO(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : MODX_2_RXD(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : MODX_2_TXD(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : MODX_3_IO(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : MODX_3_RXD(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : MODX_3_TXD(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : SAIO_0(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : SAIO_1(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SDIO_0(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SDIO_1(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART_1:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART_1:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBUART_1:USB\
Analog Placement phase: Elapsed time ==> 0s.047ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.285ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   40 :    8 :   48 :  83.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.75
                   Pterms :            6.05
               Macrocells :            3.05
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.408ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         20 :      10.65 :       6.10
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_0:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * !Net_724 * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              \UART_MODX_0:BUART:rx_state_2\ * !MODIN5_1
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              \UART_MODX_0:BUART:rx_state_2\ * !MODIN5_1 * !MODIN5_0
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_MODX_0:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_0:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              \UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_MODX_0:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_MODX_0:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              \UART_MODX_0:BUART:rx_state_3\ * \UART_MODX_0:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_MODX_0:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_MODX_0:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * !Net_724 * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              \UART_MODX_0:BUART:rx_state_3\ * \UART_MODX_0:BUART:rx_state_2\ * 
              !MODIN5_1
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              \UART_MODX_0:BUART:rx_state_3\ * \UART_MODX_0:BUART:rx_state_2\ * 
              !MODIN5_1 * !MODIN5_0
        );
        Output = \UART_MODX_0:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_0:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * !Net_724 * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * \UART_MODX_0:BUART:rx_last\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              \UART_MODX_0:BUART:rx_state_3\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              \UART_MODX_0:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_MODX_0:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_0:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\
        );
        Output = \UART_MODX_0:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_MODX_0:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_state_3\ * \UART_MODX_0:BUART:rx_state_2\
        );
        Output = \UART_MODX_0:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_MODX_0:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_724
        );
        Output = \UART_MODX_0:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_MODX_0:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_6192 ,
        load => \UART_MODX_0:BUART:rx_counter_load\ ,
        count_6 => MODIN8_6 ,
        count_5 => MODIN8_5 ,
        count_4 => MODIN8_4 ,
        count_3 => MODIN8_3 ,
        count_2 => \UART_MODX_0:BUART:rx_count_2\ ,
        count_1 => \UART_MODX_0:BUART:rx_count_1\ ,
        count_0 => \UART_MODX_0:BUART:rx_count_0\ ,
        tc => \UART_MODX_0:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN5_1, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_724 * !\UART_MODX_0:BUART:rx_count_2\ * 
              !\UART_MODX_0:BUART:rx_count_1\ * MODIN5_1
            + Net_724 * !\UART_MODX_0:BUART:rx_count_2\ * 
              !\UART_MODX_0:BUART:rx_count_1\ * !MODIN5_1 * MODIN5_0
            + !\UART_MODX_0:BUART:rx_count_2\ * 
              !\UART_MODX_0:BUART:rx_count_1\ * MODIN5_1 * !MODIN5_0
        );
        Output = MODIN5_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_0:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_724 * MODIN5_0
            + MODIN5_1
        );
        Output = \UART_MODX_0:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN5_0, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_724 * !\UART_MODX_0:BUART:rx_count_2\ * 
              !\UART_MODX_0:BUART:rx_count_1\ * MODIN5_0
            + Net_724 * !\UART_MODX_0:BUART:rx_count_2\ * 
              !\UART_MODX_0:BUART:rx_count_1\ * !MODIN5_0
        );
        Output = MODIN5_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_MODX_0:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_0:BUART:rx_count_2\ * 
              !\UART_MODX_0:BUART:rx_count_1\ * 
              !\UART_MODX_0:BUART:rx_count_0\
        );
        Output = \UART_MODX_0:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN9_1, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_2:BUART:rx_count_2\ * 
              !\UART_MODX_2:BUART:rx_count_1\ * !Net_750 * MODIN9_1
            + !\UART_MODX_2:BUART:rx_count_2\ * 
              !\UART_MODX_2:BUART:rx_count_1\ * Net_750 * !MODIN9_1 * 
              MODIN9_0
            + !\UART_MODX_2:BUART:rx_count_2\ * 
              !\UART_MODX_2:BUART:rx_count_1\ * MODIN9_1 * !MODIN9_0
        );
        Output = MODIN9_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_2:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_750 * MODIN9_0
            + MODIN9_1
        );
        Output = \UART_MODX_2:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN9_0, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_MODX_2:BUART:rx_count_2\ * 
              !\UART_MODX_2:BUART:rx_count_1\ * !Net_750 * MODIN9_0
            + !\UART_MODX_2:BUART:rx_count_2\ * 
              !\UART_MODX_2:BUART:rx_count_1\ * Net_750 * !MODIN9_0
        );
        Output = MODIN9_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_MODX_2:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_2:BUART:rx_count_2\ * 
              !\UART_MODX_2:BUART:rx_count_1\ * 
              !\UART_MODX_2:BUART:rx_count_0\
        );
        Output = \UART_MODX_2:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_MODX_2:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_6192 ,
        cs_addr_2 => \UART_MODX_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_MODX_2:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_MODX_2:BUART:rx_bitclk_enable\ ,
        route_si => \UART_MODX_2:BUART:rx_postpoll\ ,
        f0_load => \UART_MODX_2:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_MODX_2:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_MODX_2:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_MODX_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_6192 ,
        load => \UART_MODX_1:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \UART_MODX_1:BUART:rx_count_2\ ,
        count_1 => \UART_MODX_1:BUART:rx_count_1\ ,
        count_0 => \UART_MODX_1:BUART:rx_count_0\ ,
        tc => \UART_MODX_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_2:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              \UART_MODX_2:BUART:rx_state_2\ * !Net_750 * !MODIN9_1
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              \UART_MODX_2:BUART:rx_state_2\ * !MODIN9_1 * !MODIN9_0
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \UART_MODX_2:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_2:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              \UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \UART_MODX_2:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_MODX_2:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_750
        );
        Output = \UART_MODX_2:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_MODX_2:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              \UART_MODX_2:BUART:rx_state_3\ * \UART_MODX_2:BUART:rx_state_2\ * 
              !Net_750 * !MODIN9_1
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              \UART_MODX_2:BUART:rx_state_3\ * \UART_MODX_2:BUART:rx_state_2\ * 
              !MODIN9_1 * !MODIN9_0
        );
        Output = \UART_MODX_2:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_6196 * !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              \UART_MODX_1:BUART:rx_state_2\ * !MODIN1_1
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              \UART_MODX_1:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_MODX_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_5750, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_5422
        );
        Output = Net_5750 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_MODX_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\
        );
        Output = \UART_MODX_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_MODX_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_6196 * !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              \UART_MODX_1:BUART:rx_state_3\ * \UART_MODX_1:BUART:rx_state_2\ * 
              !MODIN1_1
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              \UART_MODX_1:BUART:rx_state_3\ * \UART_MODX_1:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
        );
        Output = \UART_MODX_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_6196 * !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * \UART_MODX_1:BUART:rx_last\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              \UART_MODX_1:BUART:rx_state_3\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              \UART_MODX_1:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_MODX_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              \UART_MODX_1:BUART:rx_state_3\ * \UART_MODX_1:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_MODX_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_MODX_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_state_3\ * \UART_MODX_1:BUART:rx_state_2\
        );
        Output = \UART_MODX_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_MODX_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              \UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_MODX_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_2:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              \UART_MODX_2:BUART:rx_state_3\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              \UART_MODX_2:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !Net_750 * 
              \UART_MODX_2:BUART:rx_last\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \UART_MODX_2:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_2:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_state_3\ * \UART_MODX_2:BUART:rx_state_2\
        );
        Output = \UART_MODX_2:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_MODX_2:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\
        );
        Output = \UART_MODX_2:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_MODX_2:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              \UART_MODX_2:BUART:rx_state_3\ * \UART_MODX_2:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \UART_MODX_2:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_6192 ,
        cs_addr_0 => \UART_MODX_0:BUART:counter_load_not\ ,
        ce0_reg => \UART_MODX_0:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_MODX_0:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_MODX_2:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_6192 ,
        load => \UART_MODX_2:BUART:rx_counter_load\ ,
        count_6 => MODIN12_6 ,
        count_5 => MODIN12_5 ,
        count_4 => MODIN12_4 ,
        count_3 => MODIN12_3 ,
        count_2 => \UART_MODX_2:BUART:rx_count_2\ ,
        count_1 => \UART_MODX_2:BUART:rx_count_1\ ,
        count_0 => \UART_MODX_2:BUART:rx_count_0\ ,
        tc => \UART_MODX_2:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5287) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5287) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_MODX_2:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_MODX_2:BUART:rx_fifonotempty\ * 
              \UART_MODX_2:BUART:rx_state_stop1_reg\
        );
        Output = \UART_MODX_2:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN13_1, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_6210 * !\UART_STIM_0:BUART:rx_count_2\ * 
              !\UART_STIM_0:BUART:rx_count_1\ * MODIN13_1
            + Net_6210 * !\UART_STIM_0:BUART:rx_count_2\ * 
              !\UART_STIM_0:BUART:rx_count_1\ * !MODIN13_1 * MODIN13_0
            + !\UART_STIM_0:BUART:rx_count_2\ * 
              !\UART_STIM_0:BUART:rx_count_1\ * MODIN13_1 * !MODIN13_0
        );
        Output = MODIN13_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_STIM_0:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_6210 * MODIN13_0
            + MODIN13_1
        );
        Output = \UART_STIM_0:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN13_0, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_6210 * !\UART_STIM_0:BUART:rx_count_2\ * 
              !\UART_STIM_0:BUART:rx_count_1\ * MODIN13_0
            + Net_6210 * !\UART_STIM_0:BUART:rx_count_2\ * 
              !\UART_STIM_0:BUART:rx_count_1\ * !MODIN13_0
        );
        Output = MODIN13_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_STIM_0:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_0:BUART:rx_count_2\ * 
              !\UART_STIM_0:BUART:rx_count_1\ * 
              !\UART_STIM_0:BUART:rx_count_0\
        );
        Output = \UART_STIM_0:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_STIM_0:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_6192 ,
        cs_addr_2 => \UART_MODX_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_STIM_0:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_STIM_0:BUART:rx_bitclk_enable\ ,
        route_si => \UART_STIM_0:BUART:rx_postpoll\ ,
        f0_load => \UART_STIM_0:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_STIM_0:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_STIM_0:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_STIM_0:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_6192 ,
        status_5 => \UART_STIM_0:BUART:rx_status_5\ ,
        status_4 => \UART_STIM_0:BUART:rx_status_4\ ,
        status_3 => \UART_STIM_0:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_STIM_0:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_6210 * !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              \UART_STIM_0:BUART:rx_state_2\ * !MODIN13_1
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              \UART_STIM_0:BUART:rx_state_2\ * !MODIN13_1 * !MODIN13_0
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \UART_STIM_0:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_STIM_0:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              \UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \UART_STIM_0:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_STIM_0:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              \UART_STIM_0:BUART:rx_state_3\ * \UART_STIM_0:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \UART_STIM_0:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_STIM_0:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_6210 * !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              \UART_STIM_0:BUART:rx_state_3\ * \UART_STIM_0:BUART:rx_state_2\ * 
              !MODIN13_1
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              \UART_STIM_0:BUART:rx_state_3\ * \UART_STIM_0:BUART:rx_state_2\ * 
              !MODIN13_1 * !MODIN13_0
        );
        Output = \UART_STIM_0:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_STIM_0:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_6210 * !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * \UART_STIM_0:BUART:rx_last\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              \UART_STIM_0:BUART:rx_state_3\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              \UART_STIM_0:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \UART_STIM_0:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_STIM_0:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\
        );
        Output = \UART_STIM_0:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_STIM_0:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_state_3\ * \UART_STIM_0:BUART:rx_state_2\
        );
        Output = \UART_STIM_0:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_STIM_0:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6210
        );
        Output = \UART_STIM_0:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_STIM_0:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_6192 ,
        load => \UART_STIM_0:BUART:rx_counter_load\ ,
        count_6 => MODIN16_6 ,
        count_5 => MODIN16_5 ,
        count_4 => MODIN16_4 ,
        count_3 => MODIN16_3 ,
        count_2 => \UART_STIM_0:BUART:rx_count_2\ ,
        count_1 => \UART_STIM_0:BUART:rx_count_1\ ,
        count_0 => \UART_STIM_0:BUART:rx_count_0\ ,
        tc => \UART_STIM_0:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_719, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_0:BUART:txn\
        );
        Output = Net_719 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_MODX_0:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_MODX_0:BUART:rx_fifonotempty\ * 
              \UART_MODX_0:BUART:rx_state_stop1_reg\
        );
        Output = \UART_MODX_0:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_1:BUART:tx_state_2\
            + \UART_MODX_1:BUART:tx_state_1\ * \UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_1:BUART:tx_state_2\
            + \UART_MODX_1:BUART:tx_state_1\ * \UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_state_2\ * \UART_MODX_1:BUART:tx_bitclk\
            + \UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_2\ * 
              \UART_MODX_1:BUART:tx_counter_dp\ * 
              \UART_MODX_1:BUART:tx_bitclk\
        );
        Output = \UART_MODX_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_bitclk_enable_pre\
            + !\UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_state_2\
        );
        Output = \UART_MODX_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_MODX_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_MODX_1:BUART:tx_state_1\ * \UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_1:BUART:tx_state_2\
            + \UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_2\ * 
              \UART_MODX_1:BUART:tx_counter_dp\ * 
              \UART_MODX_1:BUART:tx_bitclk\
            + \UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_state_2\ * \UART_MODX_1:BUART:tx_bitclk\
        );
        Output = \UART_MODX_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_6192 ,
        cs_addr_0 => \UART_MODX_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_MODX_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_MODX_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_MODX_0:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_6192 ,
        status_5 => \UART_MODX_0:BUART:rx_status_5\ ,
        status_4 => \UART_MODX_0:BUART:rx_status_4\ ,
        status_3 => \UART_MODX_0:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_6196 * !\UART_MODX_1:BUART:rx_count_2\ * 
              !\UART_MODX_1:BUART:rx_count_1\ * MODIN1_1
            + Net_6196 * !\UART_MODX_1:BUART:rx_count_2\ * 
              !\UART_MODX_1:BUART:rx_count_1\ * !MODIN1_1 * MODIN1_0
            + !\UART_MODX_1:BUART:rx_count_2\ * 
              !\UART_MODX_1:BUART:rx_count_1\ * MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_6196 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART_MODX_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_6196 * !\UART_MODX_1:BUART:rx_count_2\ * 
              !\UART_MODX_1:BUART:rx_count_1\ * MODIN1_0
            + Net_6196 * !\UART_MODX_1:BUART:rx_count_2\ * 
              !\UART_MODX_1:BUART:rx_count_1\ * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_MODX_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6196
        );
        Output = \UART_MODX_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:rx_count_2\ * 
              !\UART_MODX_1:BUART:rx_count_1\ * 
              !\UART_MODX_1:BUART:rx_count_0\
        );
        Output = \UART_MODX_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_MODX_0:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_MODX_0:BUART:rx_load_fifo\ * 
              \UART_MODX_0:BUART:rx_fifofull\
        );
        Output = \UART_MODX_0:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_MODX_0:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_6192 ,
        cs_addr_2 => \UART_MODX_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_MODX_0:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_MODX_0:BUART:rx_bitclk_enable\ ,
        route_si => \UART_MODX_0:BUART:rx_postpoll\ ,
        f0_load => \UART_MODX_0:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_MODX_0:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_MODX_0:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_MODX_1:BUART:rx_load_fifo\ * 
              \UART_MODX_1:BUART:rx_fifofull\
        );
        Output = \UART_MODX_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_MODX_1:BUART:rx_fifonotempty\ * 
              \UART_MODX_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_MODX_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_STIM_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_6207 * !\UART_STIM_1:BUART:rx_count_2\ * 
              !\UART_STIM_1:BUART:rx_count_1\ * 
              \UART_STIM_1:BUART:pollcount_1\
            + Net_6207 * !\UART_STIM_1:BUART:rx_count_2\ * 
              !\UART_STIM_1:BUART:rx_count_1\ * 
              !\UART_STIM_1:BUART:pollcount_1\ * 
              \UART_STIM_1:BUART:pollcount_0\
            + !\UART_STIM_1:BUART:rx_count_2\ * 
              !\UART_STIM_1:BUART:rx_count_1\ * 
              \UART_STIM_1:BUART:pollcount_1\ * 
              !\UART_STIM_1:BUART:pollcount_0\
        );
        Output = \UART_STIM_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_STIM_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_6207 * \UART_STIM_1:BUART:pollcount_0\
            + \UART_STIM_1:BUART:pollcount_1\
        );
        Output = \UART_STIM_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_STIM_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_6207 * !\UART_STIM_1:BUART:rx_count_2\ * 
              !\UART_STIM_1:BUART:rx_count_1\ * 
              \UART_STIM_1:BUART:pollcount_0\
            + Net_6207 * !\UART_STIM_1:BUART:rx_count_2\ * 
              !\UART_STIM_1:BUART:rx_count_1\ * 
              !\UART_STIM_1:BUART:pollcount_0\
        );
        Output = \UART_STIM_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_STIM_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_1:BUART:rx_count_2\ * 
              !\UART_STIM_1:BUART:rx_count_1\ * 
              !\UART_STIM_1:BUART:rx_count_0\
        );
        Output = \UART_STIM_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_MODX_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_6192 ,
        cs_addr_2 => \UART_MODX_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_MODX_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_MODX_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_MODX_1:BUART:rx_postpoll\ ,
        f0_load => \UART_MODX_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_MODX_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_MODX_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_MODX_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_6192 ,
        status_5 => \UART_MODX_1:BUART:rx_status_5\ ,
        status_4 => \UART_MODX_1:BUART:rx_status_4\ ,
        status_3 => \UART_MODX_1:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_2:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_MODX_2:BUART:rx_load_fifo\ * 
              \UART_MODX_2:BUART:rx_fifofull\
        );
        Output = \UART_MODX_2:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_0:BUART:txn\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_MODX_0:BUART:txn\ * \UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_bitclk\
            + \UART_MODX_0:BUART:txn\ * \UART_MODX_0:BUART:tx_state_2\
            + !\UART_MODX_0:BUART:tx_state_1\ * 
              \UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_shift_out\ * 
              !\UART_MODX_0:BUART:tx_state_2\
            + !\UART_MODX_0:BUART:tx_state_1\ * 
              \UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_state_2\ * 
              !\UART_MODX_0:BUART:tx_bitclk\
            + \UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_shift_out\ * 
              !\UART_MODX_0:BUART:tx_state_2\ * 
              !\UART_MODX_0:BUART:tx_counter_dp\ * 
              \UART_MODX_0:BUART:tx_bitclk\
        );
        Output = \UART_MODX_0:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_6192 ,
        cs_addr_0 => \UART_STIM_0:BUART:counter_load_not\ ,
        ce0_reg => \UART_STIM_0:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_STIM_0:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_MODX_2:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_6192 ,
        status_5 => \UART_MODX_2:BUART:rx_status_5\ ,
        status_4 => \UART_MODX_2:BUART:rx_status_4\ ,
        status_3 => \UART_MODX_2:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_0:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_0:BUART:tx_fifo_empty\ * 
              \UART_MODX_0:BUART:tx_state_2\
        );
        Output = \UART_MODX_0:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_0:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_bitclk_enable_pre\
            + !\UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_state_2\
        );
        Output = \UART_MODX_0:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_MODX_0:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_state_2\
            + !\UART_MODX_0:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_MODX_0:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_MODX_0:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_0:BUART:tx_fifo_notfull\
        );
        Output = \UART_MODX_0:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_0:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_bitclk_enable_pre\ * 
              !\UART_MODX_0:BUART:tx_fifo_empty\
            + !\UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_fifo_empty\ * 
              !\UART_MODX_0:BUART:tx_state_2\
            + \UART_MODX_0:BUART:tx_state_1\ * \UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_0:BUART:tx_fifo_empty\ * 
              \UART_MODX_0:BUART:tx_state_2\
            + \UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_state_2\ * \UART_MODX_0:BUART:tx_bitclk\
        );
        Output = \UART_MODX_0:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_0:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_0:BUART:tx_state_2\
            + \UART_MODX_0:BUART:tx_state_1\ * \UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_0:BUART:tx_state_2\
            + \UART_MODX_0:BUART:tx_state_1\ * \UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_state_2\ * \UART_MODX_0:BUART:tx_bitclk\
            + \UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_2\ * 
              \UART_MODX_0:BUART:tx_counter_dp\ * 
              \UART_MODX_0:BUART:tx_bitclk\
        );
        Output = \UART_MODX_0:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_MODX_0:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_MODX_0:BUART:tx_state_1\ * \UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_0:BUART:tx_state_2\
            + \UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_2\ * 
              \UART_MODX_0:BUART:tx_counter_dp\ * 
              \UART_MODX_0:BUART:tx_bitclk\
            + \UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_state_2\ * \UART_MODX_0:BUART:tx_bitclk\
        );
        Output = \UART_MODX_0:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_MODX_0:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_6192 ,
        cs_addr_2 => \UART_MODX_0:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_MODX_0:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_MODX_0:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_MODX_0:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_MODX_0:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_MODX_0:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_MODX_0:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_6192 ,
        status_3 => \UART_MODX_0:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_MODX_0:BUART:tx_status_2\ ,
        status_1 => \UART_MODX_0:BUART:tx_fifo_empty\ ,
        status_0 => \UART_MODX_0:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_STIM_0:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_STIM_0:BUART:rx_load_fifo\ * 
              \UART_STIM_0:BUART:rx_fifofull\
        );
        Output = \UART_STIM_0:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_STIM_0:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_STIM_0:BUART:rx_fifonotempty\ * 
              \UART_STIM_0:BUART:rx_state_stop1_reg\
        );
        Output = \UART_STIM_0:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5287) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_5287 ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_5287 ,
        status_3 => \PWM_1:PWMUDB:status_3\ ,
        status_2 => \PWM_1:PWMUDB:status_2\ ,
        status_0 => \PWM_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_5287 ,
        control_7 => \PWM_1:PWMUDB:control_7\ ,
        control_6 => \PWM_1:PWMUDB:control_6\ ,
        control_5 => \PWM_1:PWMUDB:control_5\ ,
        control_4 => \PWM_1:PWMUDB:control_4\ ,
        control_3 => \PWM_1:PWMUDB:control_3\ ,
        control_2 => \PWM_1:PWMUDB:control_2\ ,
        control_1 => \PWM_1:PWMUDB:control_1\ ,
        control_0 => \PWM_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_state_2\
            + !\UART_MODX_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_MODX_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_737, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:txn\
        );
        Output = Net_737 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_MODX_1:BUART:txn\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_MODX_1:BUART:txn\ * \UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_bitclk\
            + \UART_MODX_1:BUART:txn\ * \UART_MODX_1:BUART:tx_state_2\
            + !\UART_MODX_1:BUART:tx_state_1\ * 
              \UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_shift_out\ * 
              !\UART_MODX_1:BUART:tx_state_2\
            + !\UART_MODX_1:BUART:tx_state_1\ * 
              \UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_state_2\ * 
              !\UART_MODX_1:BUART:tx_bitclk\
            + \UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_shift_out\ * 
              !\UART_MODX_1:BUART:tx_state_2\ * 
              !\UART_MODX_1:BUART:tx_counter_dp\ * 
              \UART_MODX_1:BUART:tx_bitclk\
        );
        Output = \UART_MODX_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_MODX_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_MODX_1:BUART:tx_fifo_empty\
            + !\UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_fifo_empty\ * 
              !\UART_MODX_1:BUART:tx_state_2\
            + \UART_MODX_1:BUART:tx_state_1\ * \UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_1:BUART:tx_fifo_empty\ * 
              \UART_MODX_1:BUART:tx_state_2\
            + \UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_state_2\ * \UART_MODX_1:BUART:tx_bitclk\
        );
        Output = \UART_MODX_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_MODX_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_1:BUART:tx_fifo_empty\ * 
              \UART_MODX_1:BUART:tx_state_2\
        );
        Output = \UART_MODX_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_MODX_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_1:BUART:tx_ctrl_mark_last\ (fanout=40)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_MODX_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_6192 ,
        cs_addr_2 => \UART_MODX_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_MODX_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_MODX_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_MODX_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_MODX_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_MODX_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_MODX_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_6192 ,
        status_3 => \UART_MODX_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_MODX_1:BUART:tx_status_2\ ,
        status_1 => \UART_MODX_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_MODX_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_2:BUART:txn\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_MODX_2:BUART:txn\ * \UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_bitclk\
            + \UART_MODX_2:BUART:txn\ * \UART_MODX_2:BUART:tx_state_2\
            + !\UART_MODX_2:BUART:tx_state_1\ * 
              \UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_shift_out\ * 
              !\UART_MODX_2:BUART:tx_state_2\
            + !\UART_MODX_2:BUART:tx_state_1\ * 
              \UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_state_2\ * 
              !\UART_MODX_2:BUART:tx_bitclk\
            + \UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_shift_out\ * 
              !\UART_MODX_2:BUART:tx_state_2\ * 
              !\UART_MODX_2:BUART:tx_counter_dp\ * 
              \UART_MODX_2:BUART:tx_bitclk\
        );
        Output = \UART_MODX_2:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_2:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_MODX_2:BUART:tx_state_1\ * \UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_2:BUART:tx_state_2\
            + \UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_2\ * 
              \UART_MODX_2:BUART:tx_counter_dp\ * 
              \UART_MODX_2:BUART:tx_bitclk\
            + \UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_state_2\ * \UART_MODX_2:BUART:tx_bitclk\
        );
        Output = \UART_MODX_2:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_745, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_2:BUART:txn\
        );
        Output = Net_745 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_2:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_2:BUART:tx_state_2\
            + \UART_MODX_2:BUART:tx_state_1\ * \UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_2:BUART:tx_state_2\
            + \UART_MODX_2:BUART:tx_state_1\ * \UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_state_2\ * \UART_MODX_2:BUART:tx_bitclk\
            + \UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_2\ * 
              \UART_MODX_2:BUART:tx_counter_dp\ * 
              \UART_MODX_2:BUART:tx_bitclk\
        );
        Output = \UART_MODX_2:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_MODX_2:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_bitclk_enable_pre\
            + !\UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_state_2\
        );
        Output = \UART_MODX_2:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_MODX_2:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_2:BUART:tx_fifo_notfull\
        );
        Output = \UART_MODX_2:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_6192 ,
        cs_addr_0 => \UART_MODX_2:BUART:counter_load_not\ ,
        ce0_reg => \UART_MODX_2:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_MODX_2:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_MODX_2:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_6192 ,
        status_3 => \UART_MODX_2:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_MODX_2:BUART:tx_status_2\ ,
        status_1 => \UART_MODX_2:BUART:tx_fifo_empty\ ,
        status_0 => \UART_MODX_2:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_STIM_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_6207 * !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              \UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:pollcount_1\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              \UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:pollcount_1\ * 
              !\UART_STIM_1:BUART:pollcount_0\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_5\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_4\
        );
        Output = \UART_STIM_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_STIM_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              \UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_5\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_4\
        );
        Output = \UART_STIM_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_STIM_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              \UART_STIM_1:BUART:rx_state_3\ * \UART_STIM_1:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_5\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_4\
        );
        Output = \UART_STIM_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_STIM_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_6207 * !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              \UART_STIM_1:BUART:rx_state_3\ * \UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:pollcount_1\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              \UART_STIM_1:BUART:rx_state_3\ * \UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:pollcount_1\ * 
              !\UART_STIM_1:BUART:pollcount_0\
        );
        Output = \UART_STIM_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_STIM_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_6207 * !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * \UART_STIM_1:BUART:rx_last\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              \UART_STIM_1:BUART:rx_state_3\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              \UART_STIM_1:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_5\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_4\
        );
        Output = \UART_STIM_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_STIM_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_state_3\ * \UART_STIM_1:BUART:rx_state_2\
        );
        Output = \UART_STIM_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_STIM_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\
        );
        Output = \UART_STIM_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_STIM_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6207
        );
        Output = \UART_STIM_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_STIM_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_6192 ,
        cs_addr_2 => \UART_MODX_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_STIM_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_STIM_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_STIM_1:BUART:rx_postpoll\ ,
        f0_load => \UART_STIM_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_STIM_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_STIM_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_STIM_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_6192 ,
        load => \UART_STIM_1:BUART:rx_counter_load\ ,
        count_6 => \UART_STIM_1:BUART:rx_count_6\ ,
        count_5 => \UART_STIM_1:BUART:rx_count_5\ ,
        count_4 => \UART_STIM_1:BUART:rx_count_4\ ,
        count_3 => \UART_STIM_1:BUART:rx_count_3\ ,
        count_2 => \UART_STIM_1:BUART:rx_count_2\ ,
        count_1 => \UART_STIM_1:BUART:rx_count_1\ ,
        count_0 => \UART_STIM_1:BUART:rx_count_0\ ,
        tc => \UART_STIM_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_STIM_0:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_STIM_0:BUART:tx_state_1\ * \UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_0:BUART:tx_state_2\
            + \UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_2\ * 
              \UART_STIM_0:BUART:tx_counter_dp\ * 
              \UART_STIM_0:BUART:tx_bitclk\
            + \UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_state_2\ * \UART_STIM_0:BUART:tx_bitclk\
        );
        Output = \UART_STIM_0:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_STIM_0:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_0:BUART:tx_state_2\
            + \UART_STIM_0:BUART:tx_state_1\ * \UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_0:BUART:tx_state_2\
            + \UART_STIM_0:BUART:tx_state_1\ * \UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_state_2\ * \UART_STIM_0:BUART:tx_bitclk\
            + \UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_2\ * 
              \UART_STIM_0:BUART:tx_counter_dp\ * 
              \UART_STIM_0:BUART:tx_bitclk\
        );
        Output = \UART_STIM_0:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_STIM_0:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_state_2\
            + !\UART_STIM_0:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_STIM_0:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_2:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_state_2\
            + !\UART_MODX_2:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_MODX_2:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_2:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_2:BUART:tx_fifo_empty\ * 
              \UART_MODX_2:BUART:tx_state_2\
        );
        Output = \UART_MODX_2:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_MODX_2:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_bitclk_enable_pre\ * 
              !\UART_MODX_2:BUART:tx_fifo_empty\
            + !\UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_fifo_empty\ * 
              !\UART_MODX_2:BUART:tx_state_2\
            + \UART_MODX_2:BUART:tx_state_1\ * \UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_2:BUART:tx_fifo_empty\ * 
              \UART_MODX_2:BUART:tx_state_2\
            + \UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_state_2\ * \UART_MODX_2:BUART:tx_bitclk\
        );
        Output = \UART_MODX_2:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_STIM_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_STIM_1:BUART:rx_load_fifo\ * 
              \UART_STIM_1:BUART:rx_fifofull\
        );
        Output = \UART_STIM_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_MODX_2:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_6192 ,
        cs_addr_2 => \UART_MODX_2:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_MODX_2:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_MODX_2:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_MODX_2:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_MODX_2:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_MODX_2:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_STIM_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_STIM_1:BUART:tx_fifo_empty\
            + !\UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_fifo_empty\ * 
              !\UART_STIM_1:BUART:tx_state_2\
            + \UART_STIM_1:BUART:tx_state_1\ * \UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_1:BUART:tx_fifo_empty\ * 
              \UART_STIM_1:BUART:tx_state_2\
            + \UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_state_2\ * \UART_STIM_1:BUART:tx_bitclk\
        );
        Output = \UART_STIM_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_STIM_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_1:BUART:tx_fifo_empty\ * 
              \UART_STIM_1:BUART:tx_state_2\
        );
        Output = \UART_STIM_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_STIM_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_bitclk_enable_pre\
            + !\UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_state_2\
        );
        Output = \UART_STIM_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_STIM_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_1:BUART:tx_state_2\
            + \UART_STIM_1:BUART:tx_state_1\ * \UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_1:BUART:tx_state_2\
            + \UART_STIM_1:BUART:tx_state_1\ * \UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_state_2\ * \UART_STIM_1:BUART:tx_bitclk\
            + \UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_2\ * 
              \UART_STIM_1:BUART:tx_counter_dp\ * 
              \UART_STIM_1:BUART:tx_bitclk\
        );
        Output = \UART_STIM_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_STIM_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_STIM_1:BUART:tx_state_1\ * \UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_1:BUART:tx_state_2\
            + \UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_2\ * 
              \UART_STIM_1:BUART:tx_counter_dp\ * 
              \UART_STIM_1:BUART:tx_bitclk\
            + \UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_state_2\ * \UART_STIM_1:BUART:tx_bitclk\
        );
        Output = \UART_STIM_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_6192 ,
        cs_addr_0 => \UART_STIM_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_STIM_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_STIM_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_STIM_1:BUART:txn\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_STIM_1:BUART:txn\ * \UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_bitclk\
            + \UART_STIM_1:BUART:txn\ * \UART_STIM_1:BUART:tx_state_2\
            + !\UART_STIM_1:BUART:tx_state_1\ * 
              \UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_shift_out\ * 
              !\UART_STIM_1:BUART:tx_state_2\
            + !\UART_STIM_1:BUART:tx_state_1\ * 
              \UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_state_2\ * 
              !\UART_STIM_1:BUART:tx_bitclk\
            + \UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_shift_out\ * 
              !\UART_STIM_1:BUART:tx_state_2\ * 
              !\UART_STIM_1:BUART:tx_counter_dp\ * 
              \UART_STIM_1:BUART:tx_bitclk\
        );
        Output = \UART_STIM_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_STIM_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_state_2\
            + !\UART_STIM_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_STIM_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_5404, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_5403
        );
        Output = Net_5404 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_STIM_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_STIM_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_STIM_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_6192 ,
        cs_addr_2 => \UART_STIM_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_STIM_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_STIM_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_STIM_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_STIM_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_STIM_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_STIM_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_6192 ,
        status_3 => \UART_STIM_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_STIM_1:BUART:tx_status_2\ ,
        status_1 => \UART_STIM_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_STIM_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_STIM_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_STIM_1:BUART:rx_fifonotempty\ * 
              \UART_STIM_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_STIM_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_STIM_0:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_0:BUART:tx_fifo_notfull\
        );
        Output = \UART_STIM_0:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_6208, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_1:BUART:txn\
        );
        Output = Net_6208 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_STIM_0:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_6192 ,
        status_3 => \UART_STIM_0:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_STIM_0:BUART:tx_status_2\ ,
        status_1 => \UART_STIM_0:BUART:tx_fifo_empty\ ,
        status_0 => \UART_STIM_0:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_STIM_0:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_0:BUART:tx_fifo_empty\ * 
              \UART_STIM_0:BUART:tx_state_2\
        );
        Output = \UART_STIM_0:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_STIM_0:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_bitclk_enable_pre\
            + !\UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_state_2\
        );
        Output = \UART_STIM_0:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_STIM_0:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_bitclk_enable_pre\ * 
              !\UART_STIM_0:BUART:tx_fifo_empty\
            + !\UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_fifo_empty\ * 
              !\UART_STIM_0:BUART:tx_state_2\
            + \UART_STIM_0:BUART:tx_state_1\ * \UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_0:BUART:tx_fifo_empty\ * 
              \UART_STIM_0:BUART:tx_state_2\
            + \UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_state_2\ * \UART_STIM_0:BUART:tx_bitclk\
        );
        Output = \UART_STIM_0:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_6209, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_0:BUART:txn\
        );
        Output = Net_6209 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_STIM_0:BUART:txn\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_6192) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_STIM_0:BUART:txn\ * \UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_bitclk\
            + \UART_STIM_0:BUART:txn\ * \UART_STIM_0:BUART:tx_state_2\
            + !\UART_STIM_0:BUART:tx_state_1\ * 
              \UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_shift_out\ * 
              !\UART_STIM_0:BUART:tx_state_2\
            + !\UART_STIM_0:BUART:tx_state_1\ * 
              \UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_state_2\ * 
              !\UART_STIM_0:BUART:tx_bitclk\
            + \UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_shift_out\ * 
              !\UART_STIM_0:BUART:tx_state_2\ * 
              !\UART_STIM_0:BUART:tx_counter_dp\ * 
              \UART_STIM_0:BUART:tx_bitclk\
        );
        Output = \UART_STIM_0:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_STIM_0:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_6192 ,
        cs_addr_2 => \UART_STIM_0:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_STIM_0:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_STIM_0:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_STIM_0:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_STIM_0:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_STIM_0:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_STIM_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_6192 ,
        status_5 => \UART_STIM_1:BUART:rx_status_5\ ,
        status_4 => \UART_STIM_1:BUART:rx_status_4\ ,
        status_3 => \UART_STIM_1:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\USBUART_1:ep_1\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\USBUART_1:ep_2\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USBUART_1:ep_3\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART_1:dp_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(16)] 
    interrupt: Name =\CAN_1:isr\
        PORT MAP (
            interrupt => Net_929 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART_1:sof_int\
        PORT MAP (
            interrupt => Net_5638 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART_1:arb_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART_1:bus_reset\
        PORT MAP (
            interrupt => \USBUART_1:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART_1:ep_0\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = AIO_13(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_13(0)__PA ,
        pad => AIO_13(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = AIO_12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_12(0)__PA ,
        pad => AIO_12(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = AIO_11(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_11(0)__PA ,
        pad => AIO_11(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = AIO_10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_10(0)__PA ,
        pad => AIO_10(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = AIO_9(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_9(0)__PA ,
        pad => AIO_9(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = AIO_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_8(0)__PA ,
        pad => AIO_8(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = AIO_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_7(0)__PA ,
        pad => AIO_7(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = AIO_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_6(0)__PA ,
        pad => AIO_6(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = MODX_2_RXD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MODX_2_RXD(0)__PA ,
        fb => Net_750 ,
        pad => MODX_2_RXD(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = MODX_2_IO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MODX_2_IO(0)__PA ,
        pad => MODX_2_IO(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = MODX_1_TXD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MODX_1_TXD(0)__PA ,
        input => Net_737 ,
        pad => MODX_1_TXD(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = MODX_1_RXD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MODX_1_RXD(0)__PA ,
        fb => Net_6196 ,
        pad => MODX_1_RXD(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = MODX_1_IO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MODX_1_IO(0)__PA ,
        pad => MODX_1_IO(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = DIO_11(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_11(0)__PA ,
        pad => DIO_11(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = DIO_10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_10(0)__PA ,
        pad => DIO_10(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = DIO_9(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_9(0)__PA ,
        pad => DIO_9(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = DIO_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_8(0)__PA ,
        pad => DIO_8(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = DIO_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_7(0)__PA ,
        pad => DIO_7(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = DIO_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_6(0)__PA ,
        pad => DIO_6(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = DIO_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_5(0)__PA ,
        pad => DIO_5(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = DIO_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_4(0)__PA ,
        pad => DIO_4(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = LIO_11(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIO_11(0)__PA ,
        pad => LIO_11(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LIO_10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIO_10(0)__PA ,
        pad => LIO_10(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LIO_9(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIO_9(0)__PA ,
        pad => LIO_9(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LIO_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIO_8(0)__PA ,
        pad => LIO_8(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LIO_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIO_7(0)__PA ,
        pad => LIO_7(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LIO_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIO_6(0)__PA ,
        pad => LIO_6(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LIO_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIO_5(0)__PA ,
        pad => LIO_5(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LIO_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIO_4(0)__PA ,
        pad => LIO_4(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = AIO_14(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_14(0)__PA ,
        pad => AIO_14(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = AIO_15(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_15(0)__PA ,
        pad => AIO_15(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = AIO_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_5(0)__PA ,
        pad => AIO_5(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = AIO_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_4(0)__PA ,
        pad => AIO_4(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = AIO_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_3(0)__PA ,
        pad => AIO_3(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = AIO_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_2(0)__PA ,
        pad => AIO_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = AIO_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_1(0)__PA ,
        pad => AIO_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = AIO_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_0(0)__PA ,
        pad => AIO_0(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = MODX_3_IO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MODX_3_IO(0)__PA ,
        pad => MODX_3_IO(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = MODX_3_RXD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MODX_3_RXD(0)__PA ,
        fb => Net_724 ,
        pad => MODX_3_RXD(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = MODX_3_TXD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MODX_3_TXD(0)__PA ,
        input => Net_719 ,
        pad => MODX_3_TXD(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = MODX_2_TXD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MODX_2_TXD(0)__PA ,
        input => Net_745 ,
        pad => MODX_2_TXD(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = BUZZER(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BUZZER(0)__PA ,
        input => Net_602 ,
        annotation => Net_641 ,
        pad => BUZZER(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LED_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_B(0)__PA ,
        input => Net_5404 ,
        pad => LED_B(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_R(0)__PA ,
        input => Net_5750 ,
        annotation => Net_5640 ,
        pad => LED_R(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LED_G(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_G(0)__PA ,
        input => Net_5422 ,
        annotation => Net_605 ,
        pad => LED_G(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = KEY_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => KEY_1(0)__PA ,
        fb => Net_5422 ,
        annotation => Net_592 ,
        pad => KEY_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = KEY_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => KEY_2(0)__PA ,
        fb => Net_602 ,
        annotation => Net_597 ,
        pad => KEY_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = DIO_15(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_15(0)__PA ,
        pad => DIO_15(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = DIO_14(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_14(0)__PA ,
        pad => DIO_14(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = DIO_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_3(0)__PA ,
        pad => DIO_3(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = DIO_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_2(0)__PA ,
        pad => DIO_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = DIO_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_1(0)__PA ,
        pad => DIO_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = DIO_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_0(0)__PA ,
        pad => DIO_0(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = LIO_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIO_3(0)__PA ,
        pad => LIO_3(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LIO_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIO_2(0)__PA ,
        pad => LIO_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SAIO_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SAIO_0(0)__PA ,
        fb => Net_6207 ,
        pad => SAIO_0(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SAIO_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SAIO_1(0)__PA ,
        input => Net_6208 ,
        pad => SAIO_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SDIO_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SDIO_0(0)__PA ,
        fb => Net_6210 ,
        pad => SDIO_0(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SDIO_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SDIO_1(0)__PA ,
        input => Net_6209 ,
        pad => SDIO_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = CAN_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CAN_RX(0)__PA ,
        fb => Net_11 ,
        pad => CAN_RX(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = CAN_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CAN_TX(0)__PA ,
        input => Net_6239 ,
        pad => CAN_TX(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART_1:Dp\
        PORT MAP (
            in_clock_en => tmpOE__LIO_6_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__LIO_6_net_0 ,
            out_reset => zero ,
            interrupt => \USBUART_1:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = LIO_13_RST(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIO_13_RST(0)__PA ,
        pad => LIO_13_RST(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LIO_12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIO_12(0)__PA ,
        pad => LIO_12(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LIO_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIO_1(0)__PA ,
        pad => LIO_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LIO_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIO_0(0)__PA ,
        fb => Net_5403 ,
        pad => LIO_0(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = DIO_13(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_13(0)__PA ,
        pad => DIO_13(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = DIO_12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_12(0)__PA ,
        pad => DIO_12(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBUART_1:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART_1:Dp(0)\__PA ,
        analog_term => \USBUART_1:Net_1000\ ,
        pad => \USBUART_1:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART_1:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART_1:Dm(0)\__PA ,
        analog_term => \USBUART_1:Net_597\ ,
        pad => \USBUART_1:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN 2.0b group 0: 
    CAN Block @ F(CAN,0): 
    cancell: Name =\CAN_1:CanIP\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            can_rx => Net_11 ,
            can_tx => Net_6239 ,
            can_tx_en => Net_928 ,
            interrupt => Net_929 );
        Properties:
        {
            cy_registers = ""
        }
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            aclk_glb_0 => ClockBlock_ScBoostClk ,
            aclk_0 => ClockBlock_ScBoostClk_local ,
            clk_a_dig_glb_0 => ClockBlock_ScBoostClk_adig ,
            clk_a_dig_0 => ClockBlock_ScBoostClk_adig_local ,
            dclk_glb_0 => Net_6192 ,
            dclk_0 => Net_6192_local ,
            dclk_glb_1 => Net_5287 ,
            dclk_1 => Net_5287_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART_1:USB\
        PORT MAP (
            dp => \USBUART_1:Net_1000\ ,
            dm => \USBUART_1:Net_597\ ,
            sof_int => Net_5638 ,
            arb_int => \USBUART_1:Net_1889\ ,
            usb_int => \USBUART_1:Net_1876\ ,
            ept_int_8 => \USBUART_1:ep_int_8\ ,
            ept_int_7 => \USBUART_1:ep_int_7\ ,
            ept_int_6 => \USBUART_1:ep_int_6\ ,
            ept_int_5 => \USBUART_1:ep_int_5\ ,
            ept_int_4 => \USBUART_1:ep_int_4\ ,
            ept_int_3 => \USBUART_1:ep_int_3\ ,
            ept_int_2 => \USBUART_1:ep_int_2\ ,
            ept_int_1 => \USBUART_1:ep_int_1\ ,
            ept_int_0 => \USBUART_1:ep_int_0\ ,
            ord_int => \USBUART_1:Net_95\ ,
            dma_req_7 => \USBUART_1:dma_request_7\ ,
            dma_req_6 => \USBUART_1:dma_request_6\ ,
            dma_req_5 => \USBUART_1:dma_request_5\ ,
            dma_req_4 => \USBUART_1:dma_request_4\ ,
            dma_req_3 => \USBUART_1:dma_request_3\ ,
            dma_req_2 => \USBUART_1:dma_request_2\ ,
            dma_req_1 => \USBUART_1:dma_request_1\ ,
            dma_req_0 => \USBUART_1:dma_request_0\ ,
            dma_termin => \USBUART_1:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                   | 
Port | Pin | Fixed |      Type |       Drive Mode |              Name | Connections
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |         AIO_13(0) | 
     |   1 |     * |      NONE |      HI_Z_ANALOG |         AIO_12(0) | 
     |   2 |     * |      NONE |      HI_Z_ANALOG |         AIO_11(0) | 
     |   3 |     * |      NONE |      HI_Z_ANALOG |         AIO_10(0) | 
     |   4 |     * |      NONE |      HI_Z_ANALOG |          AIO_9(0) | 
     |   5 |     * |      NONE |      HI_Z_ANALOG |          AIO_8(0) | 
     |   6 |     * |      NONE |      HI_Z_ANALOG |          AIO_7(0) | 
     |   7 |     * |      NONE |      HI_Z_ANALOG |          AIO_6(0) | 
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
   1 |   2 |     * |      NONE |     HI_Z_DIGITAL |     MODX_2_RXD(0) | FB(Net_750)
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |      MODX_2_IO(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |     MODX_1_TXD(0) | In(Net_737)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |     MODX_1_RXD(0) | FB(Net_6196)
     |   7 |     * |      NONE |    OPEN_DRAIN_LO |      MODX_1_IO(0) | 
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
   2 |   0 |     * |      NONE |    OPEN_DRAIN_LO |         DIO_11(0) | 
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |         DIO_10(0) | 
     |   2 |     * |      NONE |    OPEN_DRAIN_LO |          DIO_9(0) | 
     |   3 |     * |      NONE |    OPEN_DRAIN_LO |          DIO_8(0) | 
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |          DIO_7(0) | 
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |          DIO_6(0) | 
     |   6 |     * |      NONE |    OPEN_DRAIN_LO |          DIO_5(0) | 
     |   7 |     * |      NONE |    OPEN_DRAIN_LO |          DIO_4(0) | 
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
   3 |   0 |     * |      NONE |    OPEN_DRAIN_LO |         LIO_11(0) | 
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |         LIO_10(0) | 
     |   2 |     * |      NONE |    OPEN_DRAIN_LO |          LIO_9(0) | 
     |   3 |     * |      NONE |    OPEN_DRAIN_LO |          LIO_8(0) | 
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |          LIO_7(0) | 
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |          LIO_6(0) | 
     |   6 |     * |      NONE |    OPEN_DRAIN_LO |          LIO_5(0) | 
     |   7 |     * |      NONE |    OPEN_DRAIN_LO |          LIO_4(0) | 
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
   4 |   0 |     * |      NONE |      HI_Z_ANALOG |         AIO_14(0) | 
     |   1 |     * |      NONE |      HI_Z_ANALOG |         AIO_15(0) | 
     |   2 |     * |      NONE |      HI_Z_ANALOG |          AIO_5(0) | 
     |   3 |     * |      NONE |      HI_Z_ANALOG |          AIO_4(0) | 
     |   4 |     * |      NONE |      HI_Z_ANALOG |          AIO_3(0) | 
     |   5 |     * |      NONE |      HI_Z_ANALOG |          AIO_2(0) | 
     |   6 |     * |      NONE |      HI_Z_ANALOG |          AIO_1(0) | 
     |   7 |     * |      NONE |      HI_Z_ANALOG |          AIO_0(0) | 
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
   5 |   0 |     * |      NONE |    OPEN_DRAIN_LO |      MODX_3_IO(0) | 
     |   1 |     * |      NONE |     HI_Z_DIGITAL |     MODX_3_RXD(0) | FB(Net_724)
     |   2 |     * |      NONE |         CMOS_OUT |     MODX_3_TXD(0) | In(Net_719)
     |   3 |     * |      NONE |         CMOS_OUT |     MODX_2_TXD(0) | In(Net_745)
     |   4 |     * |      NONE |         CMOS_OUT |         BUZZER(0) | In(Net_602)
     |   5 |     * |      NONE |         CMOS_OUT |          LED_B(0) | In(Net_5404)
     |   6 |     * |      NONE |         CMOS_OUT |          LED_R(0) | In(Net_5750)
     |   7 |     * |      NONE |         CMOS_OUT |          LED_G(0) | In(Net_5422)
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
   6 |   0 |     * |      NONE |      RES_PULL_UP |          KEY_1(0) | FB(Net_5422)
     |   1 |     * |      NONE |      RES_PULL_UP |          KEY_2(0) | FB(Net_602)
     |   2 |     * |      NONE |    OPEN_DRAIN_LO |         DIO_15(0) | 
     |   3 |     * |      NONE |    OPEN_DRAIN_LO |         DIO_14(0) | 
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |          DIO_3(0) | 
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |          DIO_2(0) | 
     |   6 |     * |      NONE |    OPEN_DRAIN_LO |          DIO_1(0) | 
     |   7 |     * |      NONE |    OPEN_DRAIN_LO |          DIO_0(0) | 
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_LO |          LIO_3(0) | 
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |          LIO_2(0) | 
     |   2 |     * |      NONE |    OPEN_DRAIN_LO |         SAIO_0(0) | FB(Net_6207)
     |   3 |     * |      NONE |         CMOS_OUT |         SAIO_1(0) | In(Net_6208)
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |         SDIO_0(0) | FB(Net_6210)
     |   5 |     * |      NONE |         CMOS_OUT |         SDIO_1(0) | In(Net_6209)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |         CAN_RX(0) | FB(Net_11)
     |   7 |     * |      NONE |         CMOS_OUT |         CAN_TX(0) | In(Net_6239)
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
  15 |   0 |     * |      NONE |     HI_Z_DIGITAL |     LIO_13_RST(0) | 
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |         LIO_12(0) | 
     |   2 |     * |      NONE |     HI_Z_DIGITAL |          LIO_1(0) | 
     |   3 |     * |      NONE |     HI_Z_DIGITAL |          LIO_0(0) | FB(Net_5403)
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |         DIO_13(0) | 
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |         DIO_12(0) | 
     |   6 |     * |   FALLING |      HI_Z_ANALOG | \USBUART_1:Dp(0)\ | Analog(\USBUART_1:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG | \USBUART_1:Dm(0)\ | Analog(\USBUART_1:Net_597\)
----------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.007ms
Digital Placement phase: Elapsed time ==> 3s.655ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.228ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.225ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.035ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in USB_UART_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.873ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.346ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 10s.069ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 10s.070ms
DEL: pft.M0074: information: A (re)build is required to use the analog device editor. Unable to load the necessary information from the cyfit file. Partial/wrong data will be displayed until this has been resolved.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\USB_UART.cydsn\USB_UART.cydwr ()

API generation phase: Elapsed time ==> 3s.926ms
Dependency generation phase: Elapsed time ==> 0s.055ms
Cleanup phase: Elapsed time ==> 0s.002ms
