
---------- Begin Simulation Statistics ----------
final_tick                               111071350000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 397041                       # Simulator instruction rate (inst/s)
host_mem_usage                                 660092                       # Number of bytes of host memory used
host_op_rate                                   434489                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   251.86                       # Real time elapsed on the host
host_tick_rate                              440998696                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431833                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.111071                       # Number of seconds simulated
sim_ticks                                111071350000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431833                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.110713                       # CPI: cycles per instruction
system.cpu.discardedOps                        704615                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         2833413                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.900322                       # IPC: instructions per cycle
system.cpu.numCycles                        111071350                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72954902     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241244      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154714      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120622      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166460      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646336     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534647     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431833                       # Class of committed instruction
system.cpu.tickCycles                       108237937                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9246                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22758                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          678                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           12                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        36211                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          892                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        72707                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            904                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20730844                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16623259                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            151032                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8825042                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8734348                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.972311                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050571                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                320                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          434086                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300032                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           134054                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1163                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35464712                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35464712                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35468076                       # number of overall hits
system.cpu.dcache.overall_hits::total        35468076                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        41911                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          41911                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        41920                       # number of overall misses
system.cpu.dcache.overall_misses::total         41920                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2770779000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2770779000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2770779000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2770779000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35506623                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35506623                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35509996                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35509996                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001180                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001180                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001181                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001181                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66111.020973                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66111.020973                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66096.827290                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66096.827290                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        32088                       # number of writebacks
system.cpu.dcache.writebacks::total             32088                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         6284                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6284                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         6284                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6284                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        35627                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        35627                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        35632                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        35632                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2208706000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2208706000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2209356000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2209356000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001003                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001003                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001003                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001003                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61995.284475                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61995.284475                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62004.827122                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62004.827122                       # average overall mshr miss latency
system.cpu.dcache.replacements                  35504                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21224343                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21224343                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        27697                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         27697                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1115719000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1115719000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21252040                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21252040                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001303                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001303                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40283.027043                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40283.027043                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1969                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1969                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        25728                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        25728                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    987845000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    987845000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001211                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001211                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38395.716729                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38395.716729                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14240369                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14240369                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        14214                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        14214                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1655060000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1655060000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254583                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254583                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000997                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000997                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 116438.722386                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 116438.722386                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4315                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4315                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         9899                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9899                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1220861000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1220861000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000694                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000694                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 123331.750682                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 123331.750682                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3364                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3364                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3373                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3373                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.002668                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.002668                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       650000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       650000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.001482                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.001482                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       130000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       130000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89081                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89081                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 111071350000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.923164                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35681869                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             35632                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1001.399557                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            285000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.923164                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999400                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999400                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         142788260                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        142788260                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 111071350000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 111071350000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 111071350000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49906474                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17251558                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          10044059                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     26263540                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         26263540                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     26263540                       # number of overall hits
system.cpu.icache.overall_hits::total        26263540                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          870                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            870                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          870                       # number of overall misses
system.cpu.icache.overall_misses::total           870                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     47994000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47994000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     47994000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47994000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     26264410                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     26264410                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     26264410                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     26264410                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000033                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000033                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 55165.517241                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55165.517241                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 55165.517241                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55165.517241                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          701                       # number of writebacks
system.cpu.icache.writebacks::total               701                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          870                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          870                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          870                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          870                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     46254000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     46254000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     46254000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     46254000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 53165.517241                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53165.517241                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 53165.517241                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53165.517241                       # average overall mshr miss latency
system.cpu.icache.replacements                    701                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     26263540                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        26263540                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          870                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           870                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     47994000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47994000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     26264410                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     26264410                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 55165.517241                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55165.517241                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          870                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          870                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     46254000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     46254000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 53165.517241                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53165.517241                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 111071350000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           168.964028                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26264410                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               870                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          30188.977011                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   168.964028                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.660016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.660016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          169                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          164                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.660156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          26265280                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         26265280                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 111071350000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 111071350000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 111071350000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 111071350000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109431833                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  615                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                22360                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22975                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 615                       # number of overall hits
system.l2.overall_hits::.cpu.data               22360                       # number of overall hits
system.l2.overall_hits::total                   22975                       # number of overall hits
system.l2.demand_misses::.cpu.inst                255                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              13272                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13527                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               255                       # number of overall misses
system.l2.overall_misses::.cpu.data             13272                       # number of overall misses
system.l2.overall_misses::total                 13527                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     29678000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1631569000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1661247000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     29678000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1631569000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1661247000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              870                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            35632                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                36502                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             870                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           35632                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               36502                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.293103                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.372474                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.370582                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.293103                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.372474                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.370582                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 116384.313725                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 122933.167571                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 122809.713906                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 116384.313725                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 122933.167571                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 122809.713906                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                8984                       # number of writebacks
system.l2.writebacks::total                      8984                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           255                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         13267                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13522                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          255                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        13267                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13522                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     24578000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1365689000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1390267000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     24578000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1365689000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1390267000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.293103                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.372334                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.370445                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.293103                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.372334                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.370445                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 96384.313725                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 102938.795508                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102815.190061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 96384.313725                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 102938.795508                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102815.190061                       # average overall mshr miss latency
system.l2.replacements                          10055                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        32088                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            32088                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        32088                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        32088                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          621                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              621                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          621                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          621                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           85                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            85                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               183                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   183                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            9716                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9716                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1187180000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1187180000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          9899                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9899                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.981513                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.981513                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 122188.143269                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 122188.143269                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         9716                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9716                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    992860000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    992860000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.981513                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.981513                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 102188.143269                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102188.143269                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            615                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                615                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          255                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              255                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     29678000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     29678000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          870                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            870                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.293103                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.293103                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 116384.313725                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 116384.313725                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          255                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          255                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     24578000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24578000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.293103                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.293103                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 96384.313725                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 96384.313725                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         22177                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             22177                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3556                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3556                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    444389000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    444389000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        25733                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         25733                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.138188                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.138188                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 124968.785152                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 124968.785152                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3551                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3551                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    372829000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    372829000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.137994                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.137994                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 104992.678119                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104992.678119                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 111071350000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3918.947391                       # Cycle average of tags in use
system.l2.tags.total_refs                       71939                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     14151                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.083669                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      60.285087                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        20.243879                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3838.418425                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.014718                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004942                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.937114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.956774                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          732                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3287                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     86180                       # Number of tag accesses
system.l2.tags.data_accesses                    86180                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 111071350000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     35936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1020.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     52931.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004372230750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1780                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1780                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              104660                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              34188                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       13522                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       8984                       # Number of write requests accepted
system.mem_ctrls.readBursts                     54088                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    35936                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    137                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.15                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 54088                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                35936                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   13066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   13059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   13228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   13242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1780                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.307303                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.473546                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    351.135510                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          1778     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-14847            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1780                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1780                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.178090                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.153326                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.035227                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               16      0.90%      0.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.28%      1.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      0.22%      1.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1656     93.03%     94.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.06%     94.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.06%     94.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               95      5.34%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1780                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    8768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3461632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2299904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     31.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     20.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  111054599000                       # Total gap between requests
system.mem_ctrls.avgGap                    4934444.10                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        65280                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3387584                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2298688                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 587730.319294759654                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 30499170.128030315042                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 20695597.919715572149                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1020                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        53068                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        35936                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     38241000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   2332165250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2351714613500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     37491.18                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     43946.73                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  65441746.81                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        65280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3396352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3461632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        65280                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        65280                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2299904                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2299904                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          255                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        13267                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          13522                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         8984                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          8984                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       587730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     30578110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         31165841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       587730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       587730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     20706546                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        20706546                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     20706546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       587730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     30578110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        51872387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                53951                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               35917                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3096                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3447                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3525                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3360                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3476                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3148                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3136                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3808                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3273                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3466                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3639                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3228                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3556                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3076                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3445                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2000                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2312                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2340                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1945                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2236                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2116                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2756                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2172                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2360                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2560                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2096                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2412                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1992                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2304                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2184                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1358825000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             269755000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         2370406250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                25186.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           43936.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               42216                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              30391                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            78.25                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           84.61                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        17261                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   333.210822                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   294.361882                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   200.260186                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          468      2.71%      2.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          390      2.26%      4.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        13043     75.56%     80.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          141      0.82%     81.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1765     10.23%     91.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          100      0.58%     92.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          481      2.79%     94.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          127      0.74%     95.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          746      4.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        17261                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3452864                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2298688                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               31.086900                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               20.695598                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.40                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 111071350000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        61818120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        32857110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      192751440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      93109140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 8767839600.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  11447041530                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  33011784480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   53607201420                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   482.637525                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  85696801000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3708900000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  21665649000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        61425420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        32648385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      192458700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      94377600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 8767839600.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  11346522600                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  33096432000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   53591704305                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   482.498001                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  85917520000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3708900000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  21444930000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 111071350000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3806                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8984                       # Transaction distribution
system.membus.trans_dist::CleanEvict              252                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9716                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9716                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3806                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        36280                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  36280                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5761536                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5761536                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13522                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13522    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13522                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 111071350000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           166502000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          236163750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             26603                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        41072                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          701                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4487                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9899                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9899                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           870                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        25733                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2441                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       106768                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                109209                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       402176                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     17336320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               17738496                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           10055                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2299904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            46557                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.034366                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.183580                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  44969     96.59%     96.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1576      3.39%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     12      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              46557                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 111071350000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          335019000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7830000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         320692995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
