\doxysection{DMA\+\_\+\+Configuration\+::DMA\+\_\+\+Interrupts Struct Reference}
\hypertarget{struct_d_m_a___configuration_1_1_d_m_a___interrupts}{}\label{struct_d_m_a___configuration_1_1_d_m_a___interrupts}\index{DMA\_Configuration::DMA\_Interrupts@{DMA\_Configuration::DMA\_Interrupts}}
\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___configuration_1_1_d_m_a___interrupts_aa1183482f69bcd381d00747161c14dc4}{Transfer\+\_\+\+Complete}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___configuration_1_1_d_m_a___interrupts_a60fb654f8c8065e7352b3689c22a79e6}{Half\+\_\+\+Transfer\+\_\+\+Complete}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___configuration_1_1_d_m_a___interrupts_af3ca765f55e48b8bd162b9a79a3cdf3e}{Transfer\+\_\+\+Error}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___configuration_1_1_d_m_a___interrupts_a4ee4859ef80c3019393719d8f617e37a}{Direct\+\_\+\+Mode\+\_\+\+Error}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___configuration_1_1_d_m_a___interrupts_a58629192e1891f6bb952dc8be6187a0f}{Fifo\+\_\+\+Error}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___configuration_1_1_d_m_a___interrupts_ac94ee41be721e0660687f118d11e6d1d}{Disable}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \mbox{\hyperlink{_d_m_a___defs_8h_source_l00190}{190}} of file \mbox{\hyperlink{_d_m_a___defs_8h_source}{DMA\+\_\+\+Defs.\+h}}.



\doxysubsection{Field Documentation}
\Hypertarget{struct_d_m_a___configuration_1_1_d_m_a___interrupts_a4ee4859ef80c3019393719d8f617e37a}\index{DMA\_Configuration::DMA\_Interrupts@{DMA\_Configuration::DMA\_Interrupts}!Direct\_Mode\_Error@{Direct\_Mode\_Error}}
\index{Direct\_Mode\_Error@{Direct\_Mode\_Error}!DMA\_Configuration::DMA\_Interrupts@{DMA\_Configuration::DMA\_Interrupts}}
\doxysubsubsection{\texorpdfstring{Direct\_Mode\_Error}{Direct\_Mode\_Error}}
{\footnotesize\ttfamily \label{struct_d_m_a___configuration_1_1_d_m_a___interrupts_a4ee4859ef80c3019393719d8f617e37a} 
uint32\+\_\+t Direct\+\_\+\+Mode\+\_\+\+Error}



Definition at line \mbox{\hyperlink{_d_m_a___defs_8h_source_l00195}{195}} of file \mbox{\hyperlink{_d_m_a___defs_8h_source}{DMA\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_d_m_a___configuration_1_1_d_m_a___interrupts_ac94ee41be721e0660687f118d11e6d1d}\index{DMA\_Configuration::DMA\_Interrupts@{DMA\_Configuration::DMA\_Interrupts}!Disable@{Disable}}
\index{Disable@{Disable}!DMA\_Configuration::DMA\_Interrupts@{DMA\_Configuration::DMA\_Interrupts}}
\doxysubsubsection{\texorpdfstring{Disable}{Disable}}
{\footnotesize\ttfamily \label{struct_d_m_a___configuration_1_1_d_m_a___interrupts_ac94ee41be721e0660687f118d11e6d1d} 
uint32\+\_\+t Disable}



Definition at line \mbox{\hyperlink{_d_m_a___defs_8h_source_l00197}{197}} of file \mbox{\hyperlink{_d_m_a___defs_8h_source}{DMA\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_d_m_a___configuration_1_1_d_m_a___interrupts_a58629192e1891f6bb952dc8be6187a0f}\index{DMA\_Configuration::DMA\_Interrupts@{DMA\_Configuration::DMA\_Interrupts}!Fifo\_Error@{Fifo\_Error}}
\index{Fifo\_Error@{Fifo\_Error}!DMA\_Configuration::DMA\_Interrupts@{DMA\_Configuration::DMA\_Interrupts}}
\doxysubsubsection{\texorpdfstring{Fifo\_Error}{Fifo\_Error}}
{\footnotesize\ttfamily \label{struct_d_m_a___configuration_1_1_d_m_a___interrupts_a58629192e1891f6bb952dc8be6187a0f} 
uint32\+\_\+t Fifo\+\_\+\+Error}



Definition at line \mbox{\hyperlink{_d_m_a___defs_8h_source_l00196}{196}} of file \mbox{\hyperlink{_d_m_a___defs_8h_source}{DMA\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_d_m_a___configuration_1_1_d_m_a___interrupts_a60fb654f8c8065e7352b3689c22a79e6}\index{DMA\_Configuration::DMA\_Interrupts@{DMA\_Configuration::DMA\_Interrupts}!Half\_Transfer\_Complete@{Half\_Transfer\_Complete}}
\index{Half\_Transfer\_Complete@{Half\_Transfer\_Complete}!DMA\_Configuration::DMA\_Interrupts@{DMA\_Configuration::DMA\_Interrupts}}
\doxysubsubsection{\texorpdfstring{Half\_Transfer\_Complete}{Half\_Transfer\_Complete}}
{\footnotesize\ttfamily \label{struct_d_m_a___configuration_1_1_d_m_a___interrupts_a60fb654f8c8065e7352b3689c22a79e6} 
uint32\+\_\+t Half\+\_\+\+Transfer\+\_\+\+Complete}



Definition at line \mbox{\hyperlink{_d_m_a___defs_8h_source_l00193}{193}} of file \mbox{\hyperlink{_d_m_a___defs_8h_source}{DMA\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_d_m_a___configuration_1_1_d_m_a___interrupts_aa1183482f69bcd381d00747161c14dc4}\index{DMA\_Configuration::DMA\_Interrupts@{DMA\_Configuration::DMA\_Interrupts}!Transfer\_Complete@{Transfer\_Complete}}
\index{Transfer\_Complete@{Transfer\_Complete}!DMA\_Configuration::DMA\_Interrupts@{DMA\_Configuration::DMA\_Interrupts}}
\doxysubsubsection{\texorpdfstring{Transfer\_Complete}{Transfer\_Complete}}
{\footnotesize\ttfamily \label{struct_d_m_a___configuration_1_1_d_m_a___interrupts_aa1183482f69bcd381d00747161c14dc4} 
uint32\+\_\+t Transfer\+\_\+\+Complete}



Definition at line \mbox{\hyperlink{_d_m_a___defs_8h_source_l00192}{192}} of file \mbox{\hyperlink{_d_m_a___defs_8h_source}{DMA\+\_\+\+Defs.\+h}}.

\Hypertarget{struct_d_m_a___configuration_1_1_d_m_a___interrupts_af3ca765f55e48b8bd162b9a79a3cdf3e}\index{DMA\_Configuration::DMA\_Interrupts@{DMA\_Configuration::DMA\_Interrupts}!Transfer\_Error@{Transfer\_Error}}
\index{Transfer\_Error@{Transfer\_Error}!DMA\_Configuration::DMA\_Interrupts@{DMA\_Configuration::DMA\_Interrupts}}
\doxysubsubsection{\texorpdfstring{Transfer\_Error}{Transfer\_Error}}
{\footnotesize\ttfamily \label{struct_d_m_a___configuration_1_1_d_m_a___interrupts_af3ca765f55e48b8bd162b9a79a3cdf3e} 
uint32\+\_\+t Transfer\+\_\+\+Error}



Definition at line \mbox{\hyperlink{_d_m_a___defs_8h_source_l00194}{194}} of file \mbox{\hyperlink{_d_m_a___defs_8h_source}{DMA\+\_\+\+Defs.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
DMA/DMA\+\_\+\+Defs.\+h\end{DoxyCompactItemize}
