tens36 = {LTensor[MetricG, \[Alpha], \[Beta]]*LTensor[MetricG, \[Kappa], 
       \[Lambda]]*LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Beta]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Beta]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Beta]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Beta]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Beta]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Beta]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Lambda]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*
      LTensor[p2, \[Nu]]*LTensor[p4, \[Lambda]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*
      LTensor[p2, \[Nu]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Lambda]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]], 
     LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]], 
     LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], 
     LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Kappa]]*LTensor[MetricG, \[Alpha], 
       \[Beta]]*LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Beta]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Beta]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Kappa]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[p2, \[Nu]]*LTensor[p4, \[Kappa]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Kappa]], 
     LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Kappa]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]], 
     LTensor[MetricG, \[Alpha], \[Kappa]]*LTensor[MetricG, \[Beta], 
       \[Lambda]]*LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Kappa]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Kappa]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Kappa]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p3, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Kappa]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p3, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Kappa]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p4, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Kappa]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Beta]]*LTensor[p4, \[Lambda]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Beta]]*LTensor[MetricG, \[Alpha], 
       \[Kappa]]*LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Kappa]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Kappa]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Beta]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[p2, \[Nu]]*LTensor[p4, \[Beta]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Beta]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Beta]], 
     LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Beta]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]], 
     LTensor[MetricG, \[Alpha], \[Lambda]]*LTensor[MetricG, \[Beta], 
       \[Kappa]]*LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p3, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p3, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Beta]]*LTensor[p4, \[Kappa]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]], LTensor[p2, \[Mu]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]], LTensor[p2, \[Mu]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Beta]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Beta]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Alpha]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p3, \[Beta]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]], LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Lambda]], LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Lambda]], LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*
      LTensor[p2, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Lambda]], LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Beta]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Lambda]], LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Lambda]], LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Lambda]], LTensor[p2, \[Beta]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Mu], 
       \[Nu]], LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Lambda]]*LTensor[MetricG, \[Beta], 
       \[Kappa]]*LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Lambda]]*LTensor[MetricG, \[Beta], \[Kappa]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Beta], \[Kappa]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Lambda]]*LTensor[MetricG, \[Beta], \[Kappa]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Beta], \[Kappa]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Beta], \[Kappa]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[p3, \[Alpha]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p3, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*
      LTensor[p2, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]], 
     LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*LTensor[MetricG, \[Beta], 
       \[Kappa]]*LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Kappa]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Kappa]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p4, \[Alpha]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p3, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[p2, \[Nu]]*LTensor[p4, \[Alpha]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]], 
     LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]], 
     LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Kappa]]*LTensor[MetricG, \[Beta], 
       \[Lambda]]*LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[MetricG, \[Beta], \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Beta], \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[MetricG, \[Beta], \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Beta], \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Beta], \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Lambda]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p3, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Alpha]]*LTensor[p4, \[Kappa]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]], 
     LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]], 
     LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Alpha]]*LTensor[MetricG, \[Beta], 
       \[Lambda]]*LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Lambda]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Alpha]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Alpha]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p4, \[Lambda]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]], 
     LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Mu], \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Beta]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Mu], \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Beta]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Mu], \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[MetricG, \[Kappa], 
       \[Lambda]]*LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[MetricG, \[Kappa], \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Kappa], \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[MetricG, \[Kappa], \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Kappa], \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Kappa], \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Lambda]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Alpha]]*LTensor[p4, \[Beta]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]], LTensor[p2, \[Mu]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]], LTensor[p2, \[Mu]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]], LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Alpha]]*LTensor[MetricG, \[Kappa], \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Kappa], \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p3, \[Beta]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Kappa], \[Lambda]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Lambda]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Alpha]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Beta]]*LTensor[p4, \[Alpha]], LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p4, \[Kappa]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]], LTensor[p2, \[Mu]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]], LTensor[p2, \[Mu]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]], LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]], LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Beta]], LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Beta]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]], LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Alpha]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Alpha]], LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Mu], \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]], 
     LTensor[MetricG, \[Alpha], \[Mu]]*LTensor[MetricG, \[Beta], \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Lambda]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Lambda]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Nu]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p3, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p3, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p3, \[Beta]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p3, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Lambda]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Mu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Kappa]]*LTensor[MetricG, \[Alpha], 
       \[Mu]]*LTensor[MetricG, \[Beta], \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p3, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]], 
     LTensor[MetricG, \[Alpha], \[Mu]]*LTensor[MetricG, \[Beta], \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p3, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p3, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p4, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Nu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]], LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Beta]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]], 
     LTensor[MetricG, \[Alpha], \[Mu]]*LTensor[MetricG, \[Beta], \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p3, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p3, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Nu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Beta]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p3, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Lambda]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Mu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*LTensor[MetricG, \[Alpha], 
       \[Mu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Lambda]]*LTensor[MetricG, \[Alpha], 
       \[Mu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Nu]]*LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], 
       \[Mu]]*LTensor[MetricG, \[Beta], \[Kappa]], LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Beta], \[Kappa]], LTensor[p3, \[Nu]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Beta], \[Kappa]], LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Beta], \[Kappa]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p3, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Lambda]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], LTensor[p2, \[Mu]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Beta], \[Kappa]], LTensor[p2, \[Lambda]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Beta], \[Kappa]], LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Beta], \[Kappa]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p3, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Mu]]*LTensor[p4, \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Nu]], LTensor[p2, \[Mu]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Nu]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Beta], \[Lambda]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Beta], \[Lambda]], LTensor[p2, \[Nu]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Beta], \[Lambda]], LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Beta], \[Lambda]], LTensor[p3, \[Nu]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Beta], \[Lambda]], LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Beta], \[Lambda]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Lambda]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Lambda]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Lambda]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p3, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]], LTensor[p2, \[Mu]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Beta], \[Lambda]], LTensor[p2, \[Kappa]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Beta], \[Lambda]], LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Beta], \[Lambda]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Lambda]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Lambda]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], LTensor[p2, \[Mu]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Beta]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Nu]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Lambda]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Beta]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Lambda]], LTensor[p2, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Lambda]], LTensor[p3, \[Beta]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Lambda]], LTensor[p3, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Lambda]], LTensor[p4, \[Beta]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Lambda]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Lambda]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Nu]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Lambda]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Lambda]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Nu]], LTensor[p2, \[Mu]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Lambda]], LTensor[p2, \[Beta]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Lambda]], LTensor[p3, \[Beta]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Lambda]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Lambda]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[p3, \[Beta]]*LTensor[p4, \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Lambda]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]], LTensor[p2, \[Mu]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]], LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Alpha], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Nu]], 
     LTensor[MetricG, \[Alpha], \[Nu]]*LTensor[MetricG, \[Beta], \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Lambda]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Nu]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Alpha]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Lambda]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], 
     LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Kappa]]*LTensor[MetricG, \[Alpha], 
       \[Nu]]*LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Lambda]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]], 
     LTensor[MetricG, \[Alpha], \[Lambda]]*LTensor[MetricG, \[Beta], \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[MetricG, \[Beta], \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Lambda]]*LTensor[MetricG, \[Beta], \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Beta], \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Lambda]]*LTensor[MetricG, \[Beta], \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Beta], \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Beta], \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*LTensor[MetricG, \[Beta], 
       \[Mu]]*LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]], 
     LTensor[MetricG, \[Alpha], \[Kappa]]*LTensor[MetricG, \[Beta], \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[MetricG, \[Beta], \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[MetricG, \[Beta], \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Beta], \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[MetricG, \[Beta], \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Beta], \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Beta], \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Alpha]]*LTensor[MetricG, \[Beta], \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Alpha]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p3, \[Alpha]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Kappa]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Kappa]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p3, \[Nu]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Kappa]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Lambda]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p3, \[Nu]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Beta], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Lambda]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], 
     LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Mu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Alpha]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Mu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*
      LTensor[p3, \[Alpha]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Mu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Nu]]*LTensor[MetricG, \[Beta], 
       \[Mu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[MetricG, \[Beta], 
       \[Mu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], 
       \[Mu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Nu]]*LTensor[MetricG, \[Beta], 
       \[Mu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], 
       \[Mu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p4, \[Alpha]]*LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], 
       \[Mu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Beta], \[Mu]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Mu]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Mu]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Mu]], 
     LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Mu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Mu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Nu]], 
     LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Nu]]*LTensor[MetricG, \[Beta], 
       \[Mu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], 
       \[Mu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p3, \[Alpha]]*LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], 
       \[Mu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Mu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Beta], \[Mu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Beta], \[Mu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Beta], \[Mu]], 
     LTensor[p2, \[Lambda]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Mu]], 
     LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Mu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]], 
     LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Mu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Mu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[p3, \[Alpha]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Mu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Mu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Nu]], 
     LTensor[MetricG, \[Alpha], \[Nu]]*LTensor[MetricG, \[Beta], \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p3, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p3, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p4, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Nu]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Nu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Lambda]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Mu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], LTensor[p2, \[Mu]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Beta]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Lambda]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]], 
     LTensor[MetricG, \[Alpha], \[Lambda]]*LTensor[MetricG, \[Beta], \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[MetricG, \[Beta], \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Lambda]]*LTensor[MetricG, \[Beta], \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Beta], \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Lambda]]*LTensor[MetricG, \[Beta], \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p3, \[Alpha]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Beta], \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Beta], \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Beta]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p3, \[Beta]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*LTensor[MetricG, \[Beta], 
       \[Nu]]*LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Lambda]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p3, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]], 
     LTensor[MetricG, \[Alpha], \[Beta]]*LTensor[MetricG, \[Kappa], \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[MetricG, \[Kappa], \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[MetricG, \[Kappa], \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Kappa], \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[MetricG, \[Kappa], \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Kappa], \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Kappa], \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Alpha]]*LTensor[MetricG, \[Kappa], \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Kappa], \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p3, \[Beta]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Kappa], \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Alpha]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p3, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Beta]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Beta]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p3, \[Nu]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Beta]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Lambda]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Beta]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p3, \[Beta]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p3, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p4, \[Beta]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p3, \[Beta]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p3, \[Beta]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Alpha]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Nu]]*LTensor[MetricG, \[Beta], \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Alpha]]*LTensor[MetricG, \[Beta], \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Beta], \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Lambda]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Lambda]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p3, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Beta], \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p3, \[Alpha]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Lambda]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Nu]], LTensor[p2, \[Mu]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Nu]], LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]], LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p4, \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Beta]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Nu]], 
     LTensor[MetricG, \[Alpha], \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p3, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p3, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Nu]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Nu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Mu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]], LTensor[p2, \[Mu]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]], LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Beta]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]], 
     LTensor[MetricG, \[Alpha], \[Kappa]]*LTensor[MetricG, \[Beta], \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[MetricG, \[Beta], \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[MetricG, \[Beta], \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Beta], \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[MetricG, \[Beta], \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p3, \[Alpha]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Beta], \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Beta], \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Beta]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p3, \[Beta]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Alpha]]*LTensor[MetricG, \[Beta], \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Alpha]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Alpha]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p3, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]], 
     LTensor[MetricG, \[Alpha], \[Beta]]*LTensor[MetricG, \[Kappa], \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[MetricG, \[Kappa], \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[MetricG, \[Kappa], \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Kappa], \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[MetricG, \[Kappa], \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p3, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Kappa], \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Kappa], \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Alpha]]*LTensor[MetricG, \[Kappa], \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Kappa], \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p3, \[Beta]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Kappa], \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Alpha]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p3, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p3, \[Nu]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p3, \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Beta]]*LTensor[MetricG, \[Alpha], \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p3, \[Beta]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p3, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p4, \[Beta]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p3, \[Beta]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p3, \[Beta]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Alpha]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Alpha]]*LTensor[MetricG, \[Beta], \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p3, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p3, \[Alpha]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[p3, \[Alpha]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Beta]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Nu]]*
      LTensor[MetricG, \[Lambda], \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Lambda]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], 
     LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Kappa]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Mu]]*LTensor[MetricG, \[Alpha], \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*
      LTensor[p3, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Nu]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Nu]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Nu]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Nu]], 
     LTensor[p2, \[Mu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Nu]], 
     LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Alpha], \[Nu]], 
     LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Nu]], 
     LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Nu]], 
     LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Nu]], 
     LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Nu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[p3, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Nu]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Nu]], 
     LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Kappa]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Nu]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Nu]], 
     LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[p3, \[Beta]]*LTensor[MetricG, \[Alpha], \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Nu]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Nu]], 
     LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Nu]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Nu]], 
     LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Alpha], \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Nu]], 
     LTensor[p3, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p2, \[Nu]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Kappa]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[MetricG, \[Alpha], 
       \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Lambda]]*LTensor[MetricG, \[Alpha], 
       \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Mu]]*LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], 
       \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]], LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Beta], \[Kappa]], LTensor[p3, \[Mu]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Beta], \[Kappa]], LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Beta], \[Kappa]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[MetricG, \[Alpha], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Alpha], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Alpha], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Alpha], \[Nu]], LTensor[p3, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Alpha], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Lambda]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Beta], \[Kappa]], LTensor[p2, \[Lambda]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Beta], \[Kappa]], LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Beta], \[Kappa]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[MetricG, \[Alpha], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Alpha], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Alpha], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Alpha], \[Nu]], LTensor[p3, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Alpha], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Nu]]*LTensor[p4, \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Mu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Mu]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Beta], \[Lambda]], LTensor[p2, \[Mu]]*
      LTensor[p3, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Beta], \[Lambda]], LTensor[p2, \[Mu]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Beta], \[Lambda]], LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Beta], \[Lambda]], LTensor[p3, \[Mu]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Beta], \[Lambda]], LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Beta], \[Lambda]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Lambda]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[MetricG, \[Alpha], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Alpha], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Lambda]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Alpha], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Alpha], \[Nu]], LTensor[p3, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Alpha], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Kappa]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Beta], \[Lambda]], LTensor[p2, \[Kappa]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Beta], \[Lambda]], LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Beta], \[Lambda]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Lambda]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Alpha], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[MetricG, \[Alpha], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Alpha], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Alpha], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Alpha], \[Nu]], LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Alpha], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Lambda]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Alpha], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Beta]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Alpha], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Alpha], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Mu]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Lambda]], LTensor[p2, \[Mu]]*
      LTensor[p3, \[Beta]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Lambda]], LTensor[p2, \[Mu]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Lambda]], LTensor[p3, \[Beta]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Lambda]], LTensor[p3, \[Mu]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Lambda]], LTensor[p4, \[Beta]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Lambda]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Lambda]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*
      LTensor[MetricG, \[Alpha], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Alpha], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Lambda]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Alpha], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Alpha], \[Nu]], LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Alpha], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Lambda]], LTensor[p2, \[Beta]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Lambda]], LTensor[p3, \[Beta]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Nu]]*
      LTensor[MetricG, \[Kappa], \[Lambda]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Lambda]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Alpha], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Beta]]*LTensor[p4, \[Mu]], LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[MetricG, \[Alpha], \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Alpha], \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Alpha], \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Alpha], \[Nu]], LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Alpha], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Kappa]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]], LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Alpha], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]], LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Alpha], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]], LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Alpha], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Mu]], LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Alpha], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Mu]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p2, \[Mu]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p2, \[Mu]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p2, \[Mu]]*
      LTensor[p3, \[Alpha]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p2, \[Mu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p3, \[Mu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Lambda]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], 
     LTensor[p3, \[Beta]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[p3, \[Kappa]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Kappa]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Lambda]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[p3, \[Alpha]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p3, \[Alpha]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[MetricG, \[Alpha], 
       \[Kappa]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Lambda]]*LTensor[MetricG, \[Alpha], 
       \[Kappa]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p2, \[Mu]]*LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], 
       \[Kappa]]*LTensor[MetricG, \[Beta], \[Nu]], LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Alpha], \[Kappa]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p3, \[Mu]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Kappa]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Kappa]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Alpha], \[Kappa]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Kappa]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Kappa]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Mu]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p2, \[Mu]]*
      LTensor[p3, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p2, \[Mu]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p3, \[Mu]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Beta], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Lambda]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], 
     LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Alpha]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Alpha]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Mu]]*LTensor[MetricG, \[Beta], 
       \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[MetricG, \[Beta], 
       \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], 
       \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Mu]]*LTensor[MetricG, \[Beta], 
       \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], 
       \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p4, \[Alpha]]*LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], 
       \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Mu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Mu]], 
     LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Mu]]*LTensor[MetricG, \[Beta], 
       \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], 
       \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p3, \[Alpha]]*LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], 
       \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]], 
     LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Alpha]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Mu]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*
      LTensor[p3, \[Lambda]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Mu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p2, \[Mu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], 
     LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[p3, \[Beta]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Lambda]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[p3, \[Alpha]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p3, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[MetricG, \[Alpha], 
       \[Beta]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Lambda]]*LTensor[MetricG, \[Alpha], 
       \[Beta]]*LTensor[MetricG, \[Kappa], \[Nu]], 
     LTensor[p2, \[Mu]]*LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], 
       \[Beta]]*LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Alpha], \[Beta]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p3, \[Mu]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Beta]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Beta]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Alpha], \[Beta]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Beta]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Beta]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Mu]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Mu]]*
      LTensor[p3, \[Beta]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Mu]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p3, \[Beta]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p3, \[Mu]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p4, \[Beta]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p3, \[Beta]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Lambda]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p3, \[Beta]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Alpha]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Mu]]*LTensor[MetricG, \[Beta], \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Mu]]*
      LTensor[p3, \[Alpha]]*LTensor[MetricG, \[Beta], \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Mu]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Beta], \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p3, \[Mu]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Lambda]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p3, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Beta], \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Lambda]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]], LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]], LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]], LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]], LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p4, \[Mu]], LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Beta]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Kappa], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Mu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Mu]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Mu]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Mu]]*
      LTensor[p3, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Mu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p3, \[Mu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Kappa]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]], LTensor[p2, \[Nu]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]], LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Mu]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Mu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Mu]]*
      LTensor[p3, \[Beta]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p3, \[Beta]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p4, \[Alpha]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Alpha]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Mu]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Alpha]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p3, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Mu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Mu]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Alpha]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Mu]]*LTensor[MetricG, \[Alpha], \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Mu]]*
      LTensor[p3, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Mu]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Alpha], \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p3, \[Mu]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Alpha], \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Mu]]*LTensor[MetricG, \[Alpha], \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Mu]]*
      LTensor[p3, \[Beta]]*LTensor[MetricG, \[Alpha], \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Mu]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p3, \[Beta]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Alpha], \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p3, \[Mu]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p4, \[Beta]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Alpha], \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p3, \[Beta]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Kappa]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p3, \[Beta]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Alpha]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p2, \[Mu]]*LTensor[MetricG, \[Beta], \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Mu]]*
      LTensor[p3, \[Alpha]]*LTensor[MetricG, \[Beta], \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Mu]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Beta], \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p3, \[Mu]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p3, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Mu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Beta], \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p3, \[Alpha]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Kappa]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Beta]]*
      LTensor[p2, \[Kappa]]*LTensor[p3, \[Alpha]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Lambda]]*
      LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Beta]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Mu]]*
      LTensor[MetricG, \[Lambda], \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Lambda]], LTensor[p2, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p3, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[p2, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Mu]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p3, \[Mu]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Nu]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p3, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[MetricG, \[Alpha], 
       \[Beta]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], 
       \[Beta]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], 
       \[Beta]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], 
       \[Beta]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p3, \[Mu]]*LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], 
       \[Beta]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], 
       \[Beta]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Lambda]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Mu]]*LTensor[MetricG, \[Alpha], 
       \[Beta]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Nu]]*LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], 
       \[Beta]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p3, \[Nu]]*LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], 
       \[Beta]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*
      LTensor[p2, \[Lambda]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Lambda]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p3, \[Lambda]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Beta]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[p2, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Mu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Kappa]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Kappa]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Kappa]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Beta]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Kappa]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Kappa]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Nu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Kappa]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Nu]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p3, \[Beta]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Kappa]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Kappa]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p3, \[Beta]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Kappa]]*LTensor[p3, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[MetricG, \[Alpha], 
       \[Kappa]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], 
       \[Kappa]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], 
       \[Kappa]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], 
       \[Kappa]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p3, \[Mu]]*LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], 
       \[Kappa]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], 
       \[Kappa]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Kappa]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Mu]]*LTensor[MetricG, \[Alpha], 
       \[Kappa]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Nu]]*LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], 
       \[Kappa]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p3, \[Nu]]*LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], 
       \[Kappa]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Lambda]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p3, \[Lambda]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Beta]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*
      LTensor[p2, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Lambda]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Beta]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Nu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Nu]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p3, \[Beta]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p3, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[MetricG, \[Alpha], 
       \[Lambda]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], 
       \[Lambda]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Mu]]*LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], 
       \[Lambda]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], 
       \[Lambda]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p3, \[Mu]]*LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], 
       \[Lambda]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], 
       \[Lambda]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Mu]]*LTensor[MetricG, \[Alpha], 
       \[Lambda]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Nu]]*LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], 
       \[Lambda]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p3, \[Nu]]*LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], 
       \[Lambda]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p3, \[Kappa]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Alpha], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p3, \[Beta]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Alpha]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[p2, \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Lambda]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Lambda]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Mu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Alpha]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Mu]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Nu]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Lambda]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Lambda]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p3, \[Alpha]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p3, \[Alpha]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Lambda]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Lambda]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Alpha]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*
      LTensor[p3, \[Alpha]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*
      LTensor[p2, \[Nu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Kappa]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Alpha]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Mu]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Nu]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Kappa]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p3, \[Alpha]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Kappa]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Kappa]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p3, \[Kappa]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Alpha]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Beta], \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p3, \[Kappa]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Lambda]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Lambda]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Lambda]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*
      LTensor[p2, \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Beta]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p3, \[Kappa]]*LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Alpha]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Mu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Mu]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Mu]]*LTensor[p3, \[Alpha]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Nu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p2, \[Nu]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p2, \[Nu]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Mu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Nu]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p3, \[Beta]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Beta]]*LTensor[p2, \[Nu]]*LTensor[p3, \[Alpha]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p3, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*
      LTensor[p3, \[Beta]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Alpha]]*LTensor[p2, \[Beta]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p3, \[Beta]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Kappa]]*LTensor[p2, \[Lambda]]*LTensor[p3, \[Beta]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Mu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Beta]]*LTensor[p3, \[Alpha]]*LTensor[p4, \[Mu]]*
      LTensor[p4, \[Nu]]*LTensor[MetricG, \[Kappa], \[Lambda]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p3, \[Lambda]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Mu]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Mu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Mu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p3, \[Nu]]*LTensor[p4, \[Alpha]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Kappa]]*LTensor[p3, \[Nu]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*LTensor[p4, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Beta]]*
      LTensor[p3, \[Kappa]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Alpha]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Beta]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Kappa]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Beta]]*LTensor[p3, \[Kappa]]*
      LTensor[p4, \[Alpha]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]], 
     LTensor[p2, \[Lambda]]*LTensor[p3, \[Kappa]]*LTensor[p4, \[Alpha]]*
      LTensor[p4, \[Beta]]*LTensor[p4, \[Mu]]*LTensor[p4, \[Nu]]}
 
Attributes[LTensor] = {NHoldRest, ReadProtected}
 
SyntaxInformation[LTensor] = {"ArgumentsPattern" -> {_, __}}
