16:30:02 INFO  : Registering command handlers for SDK TCF services
16:30:03 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\thyoo\vivado\ps_digital_clock\ps_digital_clock.sdk\temp_xsdb_launch_script.tcl
16:30:05 INFO  : XSCT server has started successfully.
16:30:05 INFO  : Successfully done setting XSCT server connection channel  
16:30:05 INFO  : Successfully done setting SDK workspace  
16:30:05 INFO  : Processing command line option -hwspec C:/Users/thyoo/vivado/ps_digital_clock/ps_digital_clock.sdk/system_wrapper.hdf.
16:33:10 INFO  : Saving repository preferences.
16:33:10 INFO  : Reading in cores from local repositories: 
		 C:\Users\thyoo\vivado\ip_repo
16:33:10 INFO  : Cleaning BSP projects in the workspace.
16:33:24 INFO  : No changes in MSS file content so not generating sources.
16:34:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:36:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:17 INFO  : Jtag cable 'Platform Cable USB Port_#0002.Hub_#0003' is selected.
16:36:17 INFO  : 'jtag frequency' command is executed.
16:36:17 INFO  : Sourcing of 'C:/Users/thyoo/vivado/ps_digital_clock/ps_digital_clock.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:36:17 INFO  : Context for 'APU' is selected.
16:36:17 INFO  : System reset is completed.
16:36:20 INFO  : 'after 3000' command is executed.
16:36:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB Port_#0002.Hub_#0003" && level==0} -index 1' command is executed.
16:36:29 INFO  : FPGA configured successfully with bitstream "C:/Users/thyoo/vivado/ps_digital_clock/ps_digital_clock.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:36:29 INFO  : Context for 'APU' is selected.
16:36:29 INFO  : Hardware design information is loaded from 'C:/Users/thyoo/vivado/ps_digital_clock/ps_digital_clock.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:36:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:36:29 INFO  : Context for 'APU' is selected.
16:36:30 INFO  : 'ps7_init' command is executed.
16:36:30 INFO  : 'ps7_post_config' command is executed.
16:36:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:31 INFO  : The application 'C:/Users/thyoo/vivado/ps_digital_clock/ps_digital_clock.sdk/ps_digital_clock/Debug/ps_digital_clock.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:36:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:36:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/thyoo/vivado/ps_digital_clock/ps_digital_clock.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB Port_#0002.Hub_#0003"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB Port_#0002.Hub_#0003" && level==0} -index 1
fpga -file C:/Users/thyoo/vivado/ps_digital_clock/ps_digital_clock.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB Port_#0002.Hub_#0003"} -index 0
loadhw -hw C:/Users/thyoo/vivado/ps_digital_clock/ps_digital_clock.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB Port_#0002.Hub_#0003"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB Port_#0002.Hub_#0003"} -index 0
dow C:/Users/thyoo/vivado/ps_digital_clock/ps_digital_clock.sdk/ps_digital_clock/Debug/ps_digital_clock.elf
configparams force-mem-access 0
----------------End of Script----------------

16:36:31 INFO  : Memory regions updated for context APU
16:36:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:31 INFO  : 'con' command is executed.
16:36:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB Port_#0002.Hub_#0003"} -index 0
con
----------------End of Script----------------

16:36:31 INFO  : Launch script is exported to file 'C:\Users\thyoo\vivado\ps_digital_clock\ps_digital_clock.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\ps_digital_clock_debug.tcl'
16:37:49 INFO  : Disconnected from the channel tcfchan#1.
16:37:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:51 INFO  : Jtag cable 'Platform Cable USB Port_#0002.Hub_#0003' is selected.
16:37:51 INFO  : 'jtag frequency' command is executed.
16:37:51 INFO  : Sourcing of 'C:/Users/thyoo/vivado/ps_digital_clock/ps_digital_clock.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:37:51 INFO  : Context for 'APU' is selected.
16:37:51 INFO  : System reset is completed.
16:37:54 INFO  : 'after 3000' command is executed.
16:37:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB Port_#0002.Hub_#0003" && level==0} -index 1' command is executed.
16:38:03 INFO  : FPGA configured successfully with bitstream "C:/Users/thyoo/vivado/ps_digital_clock/ps_digital_clock.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:38:03 INFO  : Context for 'APU' is selected.
16:38:04 INFO  : Hardware design information is loaded from 'C:/Users/thyoo/vivado/ps_digital_clock/ps_digital_clock.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:38:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:05 INFO  : Context for 'APU' is selected.
16:38:05 INFO  : 'ps7_init' command is executed.
16:38:05 INFO  : 'ps7_post_config' command is executed.
16:38:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:06 INFO  : The application 'C:/Users/thyoo/vivado/ps_digital_clock/ps_digital_clock.sdk/ps_digital_clock/Debug/ps_digital_clock.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/thyoo/vivado/ps_digital_clock/ps_digital_clock.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB Port_#0002.Hub_#0003"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB Port_#0002.Hub_#0003" && level==0} -index 1
fpga -file C:/Users/thyoo/vivado/ps_digital_clock/ps_digital_clock.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB Port_#0002.Hub_#0003"} -index 0
loadhw -hw C:/Users/thyoo/vivado/ps_digital_clock/ps_digital_clock.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB Port_#0002.Hub_#0003"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB Port_#0002.Hub_#0003"} -index 0
dow C:/Users/thyoo/vivado/ps_digital_clock/ps_digital_clock.sdk/ps_digital_clock/Debug/ps_digital_clock.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:06 INFO  : Memory regions updated for context APU
16:38:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:06 INFO  : 'con' command is executed.
16:38:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB Port_#0002.Hub_#0003"} -index 0
con
----------------End of Script----------------

16:38:06 INFO  : Launch script is exported to file 'C:\Users\thyoo\vivado\ps_digital_clock\ps_digital_clock.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\ps_digital_clock_debug.tcl'
12:24:18 INFO  : Disconnected from the channel tcfchan#2.
