begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/******************************************************************************  *  * Module Name: extables - ACPI tables for Example program  *  *****************************************************************************/
end_comment

begin_comment
comment|/*  * Copyright (C) 2000 - 2014, Intel Corp.  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions, and the following disclaimer,  *    without modification.  * 2. Redistributions in binary form must reproduce at minimum a disclaimer  *    substantially similar to the "NO WARRANTY" disclaimer below  *    ("Disclaimer") and any redistribution must be conditioned upon  *    including a substantially similar Disclaimer requirement for further  *    binary redistribution.  * 3. Neither the names of the above-listed copyright holders nor the names  *    of any contributors may be used to endorse or promote products derived  *    from this software without specific prior written permission.  *  * Alternatively, this software may be distributed under the terms of the  * GNU General Public License ("GPL") version 2 as published by the Free  * Software Foundation.  *  * NO WARRANTY  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT  * HOLDERS OR CONTRIBUTORS BE LIABLE FOR SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING  * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE  * POSSIBILITY OF SUCH DAMAGES.  */
end_comment

begin_include
include|#
directive|include
file|"examples.h"
end_include

begin_include
include|#
directive|include
file|"actables.h"
end_include

begin_define
define|#
directive|define
name|_COMPONENT
value|ACPI_EXAMPLE
end_define

begin_macro
name|ACPI_MODULE_NAME
argument_list|(
literal|"extables"
argument_list|)
end_macro

begin_comment
comment|/******************************************************************************  *  * ACPICA Example tables and table setup  *  * This module contains the ACPI tables used for the example program. The  * original source code for the tables appears at the end of the module.  *  *****************************************************************************/
end_comment

begin_comment
comment|/* These tables will be modified at runtime */
end_comment

begin_decl_stmt
name|unsigned
name|char
name|RsdpCode
index|[]
init|=
block|{
literal|0x52
block|,
literal|0x53
block|,
literal|0x44
block|,
literal|0x20
block|,
literal|0x50
block|,
literal|0x54
block|,
literal|0x52
block|,
literal|0x20
block|,
comment|/* 00000000    "RSD PTR " */
literal|0x43
block|,
literal|0x49
block|,
literal|0x4E
block|,
literal|0x54
block|,
literal|0x45
block|,
literal|0x4C
block|,
literal|0x20
block|,
literal|0x02
block|,
comment|/* 00000008    "CINTEL ." */
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x24
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
comment|/* 00000010    "....$..." */
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
comment|/* 00000018    "........" */
literal|0xDC
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
comment|/* 00000020    "...."     */
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|unsigned
name|char
name|RsdtCode
index|[]
init|=
block|{
literal|0x52
block|,
literal|0x53
block|,
literal|0x44
block|,
literal|0x54
block|,
literal|0x28
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
comment|/* 00000000    "RSDT(..." */
literal|0x01
block|,
literal|0x10
block|,
literal|0x49
block|,
literal|0x4E
block|,
literal|0x54
block|,
literal|0x45
block|,
literal|0x4C
block|,
literal|0x20
block|,
comment|/* 00000008    "..INTEL " */
literal|0x54
block|,
literal|0x45
block|,
literal|0x4D
block|,
literal|0x50
block|,
literal|0x4C
block|,
literal|0x41
block|,
literal|0x54
block|,
literal|0x45
block|,
comment|/* 00000010    "TEMPLATE" */
literal|0x01
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x49
block|,
literal|0x4E
block|,
literal|0x54
block|,
literal|0x4C
block|,
comment|/* 00000018    "....INTL" */
literal|0x15
block|,
literal|0x11
block|,
literal|0x13
block|,
literal|0x20
block|,
literal|0x01
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
comment|/* 00000020    "... ...." */
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|unsigned
name|char
name|XsdtCode
index|[]
init|=
block|{
literal|0x58
block|,
literal|0x53
block|,
literal|0x44
block|,
literal|0x54
block|,
literal|0x2C
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
comment|/* 00000000    "XSDT,..." */
literal|0x01
block|,
literal|0x06
block|,
literal|0x49
block|,
literal|0x4E
block|,
literal|0x54
block|,
literal|0x45
block|,
literal|0x4C
block|,
literal|0x20
block|,
comment|/* 00000008    "..INTEL " */
literal|0x54
block|,
literal|0x45
block|,
literal|0x4D
block|,
literal|0x50
block|,
literal|0x4C
block|,
literal|0x41
block|,
literal|0x54
block|,
literal|0x45
block|,
comment|/* 00000010    "TEMPLATE" */
literal|0x01
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x49
block|,
literal|0x4E
block|,
literal|0x54
block|,
literal|0x4C
block|,
comment|/* 00000018    "....INTL" */
literal|0x15
block|,
literal|0x11
block|,
literal|0x13
block|,
literal|0x20
block|,
literal|0x01
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
comment|/* 00000020    "... ...." */
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
comment|/* 00000028    "...."     */
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|unsigned
name|char
name|FadtCode
index|[]
init|=
block|{
literal|0x46
block|,
literal|0x41
block|,
literal|0x43
block|,
literal|0x50
block|,
literal|0x0C
block|,
literal|0x01
block|,
literal|0x00
block|,
literal|0x00
block|,
comment|/* 00000000    "FACP...." */
literal|0x05
block|,
literal|0x64
block|,
literal|0x49
block|,
literal|0x4E
block|,
literal|0x54
block|,
literal|0x45
block|,
literal|0x4C
block|,
literal|0x20
block|,
comment|/* 00000008    ".dINTEL " */
literal|0x54
block|,
literal|0x45
block|,
literal|0x4D
block|,
literal|0x50
block|,
literal|0x4C
block|,
literal|0x41
block|,
literal|0x54
block|,
literal|0x45
block|,
comment|/* 00000010    "TEMPLATE" */
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x49
block|,
literal|0x4E
block|,
literal|0x54
block|,
literal|0x4C
block|,
comment|/* 00000018    "....INTL" */
literal|0x15
block|,
literal|0x11
block|,
literal|0x13
block|,
literal|0x20
block|,
literal|0x01
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
comment|/* 00000020    "... ...." */
literal|0x01
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
comment|/* 00000028    "........" */
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
comment|/* 00000030    "........" */
literal|0x01
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
comment|/* 00000038    "........" */
literal|0x01
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
comment|/* 00000040    "........" */
literal|0x01
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x01
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
comment|/* 00000048    "........" */
literal|0x01
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
comment|/* 00000050    "........" */
literal|0x04
block|,
literal|0x02
block|,
literal|0x01
block|,
literal|0x04
block|,
literal|0x08
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
comment|/* 00000058    "........" */
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
comment|/* 00000060    "........" */
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
comment|/* 00000068    "........" */
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x01
block|,
literal|0x08
block|,
literal|0x00
block|,
literal|0x01
block|,
comment|/* 00000070    "........" */
literal|0x01
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
comment|/* 00000078    "........" */
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x01
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
comment|/* 00000080    "........" */
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x01
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
comment|/* 00000088    "........" */
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x01
block|,
literal|0x20
block|,
literal|0x00
block|,
literal|0x02
block|,
comment|/* 00000090    "..... .." */
literal|0x01
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
comment|/* 00000098    "........" */
literal|0x01
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
comment|/* 000000A0    "........" */
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x01
block|,
literal|0x10
block|,
literal|0x00
block|,
literal|0x02
block|,
comment|/* 000000A8    "........" */
literal|0x01
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
comment|/* 000000B0    "........" */
literal|0x01
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
comment|/* 000000B8    "........" */
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x01
block|,
literal|0x08
block|,
literal|0x00
block|,
literal|0x00
block|,
comment|/* 000000C0    "........" */
literal|0x01
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
comment|/* 000000C8    "........" */
literal|0x01
block|,
literal|0x20
block|,
literal|0x00
block|,
literal|0x03
block|,
literal|0x01
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
comment|/* 000000D0    ". ......" */
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x01
block|,
literal|0x40
block|,
literal|0x00
block|,
literal|0x01
block|,
comment|/* 000000D8    ".....@.." */
literal|0x01
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
comment|/* 000000E0    "........" */
literal|0x01
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
comment|/* 000000E8    "........" */
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x01
block|,
literal|0x08
block|,
literal|0x00
block|,
literal|0x01
block|,
comment|/* 000000F0    "........" */
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
comment|/* 000000F8    "........" */
literal|0x01
block|,
literal|0x08
block|,
literal|0x00
block|,
literal|0x01
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
comment|/* 00000100    "........" */
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
comment|/* 00000108    "...."     */
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Fixed tables */
end_comment

begin_decl_stmt
specifier|static
name|unsigned
name|char
name|FacsCode
index|[]
init|=
block|{
literal|0x46
block|,
literal|0x41
block|,
literal|0x43
block|,
literal|0x53
block|,
literal|0x40
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
comment|/* 00000000    "FACS@..." */
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
comment|/* 00000008    "........" */
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
comment|/* 00000010    "........" */
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
comment|/* 00000018    "........" */
literal|0x02
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
comment|/* 00000020    "........" */
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
comment|/* 00000028    "........" */
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
comment|/* 00000030    "........" */
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
comment|/* 00000038    "........" */
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|unsigned
name|char
name|DsdtCode
index|[]
init|=
block|{
literal|0x44
block|,
literal|0x53
block|,
literal|0x44
block|,
literal|0x54
block|,
literal|0x8C
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
comment|/* 00000000    "DSDT...." */
literal|0x02
block|,
literal|0x76
block|,
literal|0x49
block|,
literal|0x6E
block|,
literal|0x74
block|,
literal|0x65
block|,
literal|0x6C
block|,
literal|0x00
block|,
comment|/* 00000008    ".vIntel." */
literal|0x54
block|,
literal|0x65
block|,
literal|0x6D
block|,
literal|0x70
block|,
literal|0x6C
block|,
literal|0x61
block|,
literal|0x74
block|,
literal|0x65
block|,
comment|/* 00000010    "Template" */
literal|0x01
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0x49
block|,
literal|0x4E
block|,
literal|0x54
block|,
literal|0x4C
block|,
comment|/* 00000018    "....INTL" */
literal|0x24
block|,
literal|0x04
block|,
literal|0x14
block|,
literal|0x20
block|,
literal|0x5B
block|,
literal|0x80
block|,
literal|0x47
block|,
literal|0x4E
block|,
comment|/* 00000020    "$.. [.GN" */
literal|0x56
block|,
literal|0x53
block|,
literal|0x00
block|,
literal|0x0C
block|,
literal|0x98
block|,
literal|0xEE
block|,
literal|0xBB
block|,
literal|0xDF
block|,
comment|/* 00000028    "VS......" */
literal|0x0A
block|,
literal|0x13
block|,
literal|0x5B
block|,
literal|0x81
block|,
literal|0x0B
block|,
literal|0x47
block|,
literal|0x4E
block|,
literal|0x56
block|,
comment|/* 00000030    "..[..GNV" */
literal|0x53
block|,
literal|0x00
block|,
literal|0x46
block|,
literal|0x4C
block|,
literal|0x44
block|,
literal|0x31
block|,
literal|0x08
block|,
literal|0x14
block|,
comment|/* 00000038    "S.FLD1.." */
literal|0x4C
block|,
literal|0x04
block|,
literal|0x4D
block|,
literal|0x41
block|,
literal|0x49
block|,
literal|0x4E
block|,
literal|0x01
block|,
literal|0x70
block|,
comment|/* 00000040    "L.MAIN.p" */
literal|0x73
block|,
literal|0x0D
block|,
literal|0x4D
block|,
literal|0x61
block|,
literal|0x69
block|,
literal|0x6E
block|,
literal|0x2F
block|,
literal|0x41
block|,
comment|/* 00000048    "s.Main/A" */
literal|0x72
block|,
literal|0x67
block|,
literal|0x30
block|,
literal|0x3A
block|,
literal|0x20
block|,
literal|0x00
block|,
literal|0x68
block|,
literal|0x00
block|,
comment|/* 00000050    "rg0: .h." */
literal|0x5B
block|,
literal|0x31
block|,
literal|0x70
block|,
literal|0x00
block|,
literal|0x46
block|,
literal|0x4C
block|,
literal|0x44
block|,
literal|0x31
block|,
comment|/* 00000058    "[1p.FLD1" */
literal|0x86
block|,
literal|0x5C
block|,
literal|0x00
block|,
literal|0x00
block|,
literal|0xA4
block|,
literal|0x0D
block|,
literal|0x4D
block|,
literal|0x61
block|,
comment|/* 00000060    ".\....Ma" */
literal|0x69
block|,
literal|0x6E
block|,
literal|0x20
block|,
literal|0x73
block|,
literal|0x75
block|,
literal|0x63
block|,
literal|0x63
block|,
literal|0x65
block|,
comment|/* 00000068    "in succe" */
literal|0x73
block|,
literal|0x73
block|,
literal|0x66
block|,
literal|0x75
block|,
literal|0x6C
block|,
literal|0x6C
block|,
literal|0x79
block|,
literal|0x20
block|,
comment|/* 00000070    "ssfully " */
literal|0x63
block|,
literal|0x6F
block|,
literal|0x6D
block|,
literal|0x70
block|,
literal|0x6C
block|,
literal|0x65
block|,
literal|0x74
block|,
literal|0x65
block|,
comment|/* 00000078    "complete" */
literal|0x64
block|,
literal|0x20
block|,
literal|0x65
block|,
literal|0x78
block|,
literal|0x65
block|,
literal|0x63
block|,
literal|0x75
block|,
literal|0x74
block|,
comment|/* 00000080    "d execut" */
literal|0x69
block|,
literal|0x6F
block|,
literal|0x6E
block|,
literal|0x00
comment|/* 00000088    "ion."     */
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Useful pointers */
end_comment

begin_decl_stmt
name|ACPI_TABLE_RSDP
modifier|*
name|Rsdp
init|=
name|ACPI_CAST_PTR
argument_list|(
name|ACPI_TABLE_RSDP
argument_list|,
name|RsdpCode
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|ACPI_TABLE_RSDT
modifier|*
name|Rsdt
init|=
name|ACPI_CAST_PTR
argument_list|(
name|ACPI_TABLE_RSDT
argument_list|,
name|RsdtCode
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|ACPI_TABLE_XSDT
modifier|*
name|Xsdt
init|=
name|ACPI_CAST_PTR
argument_list|(
name|ACPI_TABLE_XSDT
argument_list|,
name|XsdtCode
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|ACPI_TABLE_FADT
modifier|*
name|Fadt
init|=
name|ACPI_CAST_PTR
argument_list|(
name|ACPI_TABLE_FADT
argument_list|,
name|FadtCode
argument_list|)
decl_stmt|;
end_decl_stmt

begin_comment
comment|/******************************************************************************  *  * Build the various required ACPI tables:  *  * 1) Setup RSDP to point to the RSDT and XSDT  * 2) Setup RSDT/XSDT to point to the FADT  * 3) Setup FADT to point to the DSDT and FACS  * 4) Update checksums for all modified tables  *  *****************************************************************************/
end_comment

begin_function
name|void
name|ExInitializeAcpiTables
parameter_list|(
name|void
parameter_list|)
block|{
comment|/* Setup RSDP */
name|Rsdp
operator|->
name|RsdtPhysicalAddress
operator|=
operator|(
name|UINT32
operator|)
name|ACPI_TO_INTEGER
argument_list|(
name|RsdtCode
argument_list|)
expr_stmt|;
name|Rsdp
operator|->
name|XsdtPhysicalAddress
operator|=
operator|(
name|UINT64
operator|)
name|ACPI_TO_INTEGER
argument_list|(
name|XsdtCode
argument_list|)
expr_stmt|;
comment|/* RSDT and XSDT */
name|Rsdt
operator|->
name|TableOffsetEntry
index|[
literal|0
index|]
operator|=
operator|(
name|UINT32
operator|)
name|ACPI_TO_INTEGER
argument_list|(
name|FadtCode
argument_list|)
expr_stmt|;
name|Xsdt
operator|->
name|TableOffsetEntry
index|[
literal|0
index|]
operator|=
operator|(
name|UINT64
operator|)
name|ACPI_TO_INTEGER
argument_list|(
name|FadtCode
argument_list|)
expr_stmt|;
comment|/* FADT */
name|Fadt
operator|->
name|Facs
operator|=
literal|0
expr_stmt|;
name|Fadt
operator|->
name|Dsdt
operator|=
literal|0
expr_stmt|;
name|Fadt
operator|->
name|XFacs
operator|=
operator|(
name|UINT64
operator|)
name|ACPI_TO_INTEGER
argument_list|(
name|FacsCode
argument_list|)
expr_stmt|;
name|Fadt
operator|->
name|XDsdt
operator|=
operator|(
name|UINT64
operator|)
name|ACPI_TO_INTEGER
argument_list|(
name|DsdtCode
argument_list|)
expr_stmt|;
comment|/* Set new checksums for the modified tables */
name|Rsdp
operator|->
name|Checksum
operator|=
literal|0
expr_stmt|;
name|Rsdp
operator|->
name|Checksum
operator|=
operator|(
name|UINT8
operator|)
operator|-
name|AcpiTbChecksum
argument_list|(
operator|(
name|void
operator|*
operator|)
name|RsdpCode
argument_list|,
name|ACPI_RSDP_CHECKSUM_LENGTH
argument_list|)
expr_stmt|;
name|Rsdt
operator|->
name|Header
operator|.
name|Checksum
operator|=
literal|0
expr_stmt|;
name|Rsdt
operator|->
name|Header
operator|.
name|Checksum
operator|=
operator|(
name|UINT8
operator|)
operator|-
name|AcpiTbChecksum
argument_list|(
operator|(
name|void
operator|*
operator|)
name|Rsdt
argument_list|,
name|Rsdt
operator|->
name|Header
operator|.
name|Length
argument_list|)
expr_stmt|;
name|Xsdt
operator|->
name|Header
operator|.
name|Checksum
operator|=
literal|0
expr_stmt|;
name|Xsdt
operator|->
name|Header
operator|.
name|Checksum
operator|=
operator|(
name|UINT8
operator|)
operator|-
name|AcpiTbChecksum
argument_list|(
operator|(
name|void
operator|*
operator|)
name|Xsdt
argument_list|,
name|Xsdt
operator|->
name|Header
operator|.
name|Length
argument_list|)
expr_stmt|;
name|Fadt
operator|->
name|Header
operator|.
name|Checksum
operator|=
literal|0
expr_stmt|;
name|Fadt
operator|->
name|Header
operator|.
name|Checksum
operator|=
operator|(
name|UINT8
operator|)
operator|-
name|AcpiTbChecksum
argument_list|(
operator|(
name|void
operator|*
operator|)
name|Fadt
argument_list|,
name|Fadt
operator|->
name|Header
operator|.
name|Length
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/******************************************************************************  *  * OSL support - return the address of the RSDP  *  *****************************************************************************/
end_comment

begin_function
name|ACPI_PHYSICAL_ADDRESS
name|AcpiOsGetRootPointer
parameter_list|(
name|void
parameter_list|)
block|{
return|return
operator|(
operator|(
name|ACPI_PHYSICAL_ADDRESS
operator|)
name|RsdpCode
operator|)
return|;
block|}
end_function

begin_ifdef
ifdef|#
directive|ifdef
name|DO_NOT_COMPILE_ACPI_TABLE_CODE
end_ifdef

begin_comment
comment|/******************************************************************************  *  * ACPICA Example table source code  *  * This is the original source code for the tables above  *  *****************************************************************************/
end_comment

begin_comment
comment|/* RSDP */
end_comment

begin_expr_stmt
index|[
literal|0008
index|]
name|Signature
operator|:
literal|"RSD PTR "
index|[
literal|0001
index|]
name|Checksum
operator|:
literal|43
index|[
literal|0006
index|]
name|Oem
name|ID
operator|:
literal|"INTEL "
index|[
literal|0001
index|]
name|Revision
operator|:
literal|02
index|[
literal|0004
index|]
name|RSDT
name|Address
operator|:
literal|00000000
index|[
literal|0004
index|]
name|Length
operator|:
literal|00000024
index|[
literal|0008
index|]
name|XSDT
name|Address
operator|:
literal|0000000000000000
index|[
literal|0001
index|]
name|Extended
name|Checksum
operator|:
name|DC
index|[
literal|0003
index|]
name|Reserved
operator|:
literal|000000
comment|/* RSDT */
index|[
literal|0004
index|]
name|Signature
operator|:
literal|"RSDT"
index|[
name|Root
name|System
name|Description
name|Table
index|]
index|[
literal|0004
index|]
name|Table
name|Length
operator|:
literal|00000044
index|[
literal|0001
index|]
name|Revision
operator|:
literal|01
index|[
literal|0001
index|]
name|Checksum
operator|:
name|B1
index|[
literal|0006
index|]
name|Oem
name|ID
operator|:
literal|"INTEL "
index|[
literal|0008
index|]
name|Oem
name|Table
name|ID
operator|:
literal|"TEMPLATE"
index|[
literal|0004
index|]
name|Oem
name|Revision
operator|:
literal|00000001
index|[
literal|0004
index|]
name|Asl
name|Compiler
name|ID
operator|:
literal|"INTL"
index|[
literal|0004
index|]
name|Asl
name|Compiler
name|Revision
operator|:
literal|20100528
index|[
literal|0004
index|]
name|ACPI
name|Table
name|Address
literal|0
operator|:
literal|00000001
comment|/* XSDT */
index|[
literal|0004
index|]
name|Signature
operator|:
literal|"XSDT"
index|[
name|Extended
name|System
name|Description
name|Table
index|]
index|[
literal|0004
index|]
name|Table
name|Length
operator|:
literal|00000064
index|[
literal|0001
index|]
name|Revision
operator|:
literal|01
index|[
literal|0001
index|]
name|Checksum
operator|:
literal|8B
index|[
literal|0006
index|]
name|Oem
name|ID
operator|:
literal|"INTEL "
index|[
literal|0008
index|]
name|Oem
name|Table
name|ID
operator|:
literal|"TEMPLATE"
index|[
literal|0004
index|]
name|Oem
name|Revision
operator|:
literal|00000001
index|[
literal|0004
index|]
name|Asl
name|Compiler
name|ID
operator|:
literal|"INTL"
index|[
literal|0004
index|]
name|Asl
name|Compiler
name|Revision
operator|:
literal|20100528
index|[
literal|0008
index|]
name|ACPI
name|Table
name|Address
literal|0
operator|:
literal|0000000000000001
comment|/* FADT */
index|[
literal|0004
index|]
name|Signature
operator|:
literal|"FACP"
index|[
name|Fixed
name|ACPI
name|Description
name|Table
argument_list|(
name|FADT
argument_list|)
index|]
index|[
literal|0004
index|]
name|Table
name|Length
operator|:
literal|0000010C
index|[
literal|0001
index|]
name|Revision
operator|:
literal|05
index|[
literal|0001
index|]
name|Checksum
operator|:
literal|18
index|[
literal|0006
index|]
name|Oem
name|ID
operator|:
literal|"INTEL "
index|[
literal|0008
index|]
name|Oem
name|Table
name|ID
operator|:
literal|"TEMPLATE"
index|[
literal|0004
index|]
name|Oem
name|Revision
operator|:
literal|00000000
index|[
literal|0004
index|]
name|Asl
name|Compiler
name|ID
operator|:
literal|"INTL"
index|[
literal|0004
index|]
name|Asl
name|Compiler
name|Revision
operator|:
literal|20111123
index|[
literal|0004
index|]
name|FACS
name|Address
operator|:
literal|00000001
index|[
literal|0004
index|]
name|DSDT
name|Address
operator|:
literal|00000001
index|[
literal|0001
index|]
name|Model
operator|:
literal|00
index|[
literal|0001
index|]
name|PM
name|Profile
operator|:
literal|00
index|[
name|Unspecified
index|]
index|[
literal|0002
index|]
name|SCI
name|Interrupt
operator|:
literal|0000
index|[
literal|0004
index|]
name|SMI
name|Command
name|Port
operator|:
literal|00000000
index|[
literal|0001
index|]
name|ACPI
name|Enable
name|Value
operator|:
literal|00
index|[
literal|0001
index|]
name|ACPI
name|Disable
name|Value
operator|:
literal|00
index|[
literal|0001
index|]
name|S4BIOS
name|Command
operator|:
literal|00
index|[
literal|0001
index|]
name|P
operator|-
name|State
name|Control
operator|:
literal|00
index|[
literal|0004
index|]
name|PM1A
name|Event
name|Block
name|Address
operator|:
literal|00000001
index|[
literal|0004
index|]
name|PM1B
name|Event
name|Block
name|Address
operator|:
literal|00000000
index|[
literal|0004
index|]
name|PM1A
name|Control
name|Block
name|Address
operator|:
literal|00000001
index|[
literal|0004
index|]
name|PM1B
name|Control
name|Block
name|Address
operator|:
literal|00000000
index|[
literal|0004
index|]
name|PM2
name|Control
name|Block
name|Address
operator|:
literal|00000001
index|[
literal|0004
index|]
name|PM
name|Timer
name|Block
name|Address
operator|:
literal|00000001
index|[
literal|0004
index|]
name|GPE0
name|Block
name|Address
operator|:
literal|00000001
index|[
literal|0004
index|]
name|GPE1
name|Block
name|Address
operator|:
literal|00000000
index|[
literal|0001
index|]
name|PM1
name|Event
name|Block
name|Length
operator|:
literal|04
index|[
literal|0001
index|]
name|PM1
name|Control
name|Block
name|Length
operator|:
literal|02
index|[
literal|0001
index|]
name|PM2
name|Control
name|Block
name|Length
operator|:
literal|01
index|[
literal|0001
index|]
name|PM
name|Timer
name|Block
name|Length
operator|:
literal|04
index|[
literal|0001
index|]
name|GPE0
name|Block
name|Length
operator|:
literal|08
index|[
literal|0001
index|]
name|GPE1
name|Block
name|Length
operator|:
literal|00
index|[
literal|0001
index|]
name|GPE1
name|Base
name|Offset
operator|:
literal|00
index|[
literal|0001
index|]
name|_CST
name|Support
operator|:
literal|00
index|[
literal|0002
index|]
name|C2
name|Latency
operator|:
literal|0000
index|[
literal|0002
index|]
name|C3
name|Latency
operator|:
literal|0000
index|[
literal|0002
index|]
name|CPU
name|Cache
name|Size
operator|:
literal|0000
index|[
literal|0002
index|]
name|Cache
name|Flush
name|Stride
operator|:
literal|0000
index|[
literal|0001
index|]
name|Duty
name|Cycle
name|Offset
operator|:
literal|00
index|[
literal|0001
index|]
name|Duty
name|Cycle
name|Width
operator|:
literal|00
index|[
literal|0001
index|]
name|RTC
name|Day
name|Alarm
name|Index
operator|:
literal|00
index|[
literal|0001
index|]
name|RTC
name|Month
name|Alarm
name|Index
operator|:
literal|00
index|[
literal|0001
index|]
name|RTC
name|Century
name|Index
operator|:
literal|00
index|[
literal|0002
index|]
name|Boot
name|Flags
argument_list|(
argument|decoded below
argument_list|)
operator|:
literal|0000
name|Legacy
name|Devices
name|Supported
argument_list|(
name|V2
argument_list|)
operator|:
literal|0
literal|8042
name|Present
name|on
name|ports
literal|60
operator|/
literal|64
operator|(
name|V2
operator|)
operator|:
literal|0
name|VGA
name|Not
name|Present
argument_list|(
name|V4
argument_list|)
operator|:
literal|0
name|MSI
name|Not
name|Supported
argument_list|(
name|V4
argument_list|)
operator|:
literal|0
name|PCIe
name|ASPM
name|Not
name|Supported
argument_list|(
name|V4
argument_list|)
operator|:
literal|0
name|CMOS
name|RTC
name|Not
name|Present
argument_list|(
name|V5
argument_list|)
operator|:
literal|0
index|[
literal|0001
index|]
name|Reserved
operator|:
literal|00
index|[
literal|0004
index|]
name|Flags
argument_list|(
argument|decoded below
argument_list|)
operator|:
literal|00000000
name|WBINVD
name|instruction
name|is
name|operational
argument_list|(
name|V1
argument_list|)
operator|:
literal|0
name|WBINVD
name|flushes
name|all
name|caches
argument_list|(
name|V1
argument_list|)
operator|:
literal|0
name|All
name|CPUs
name|support
name|C1
argument_list|(
name|V1
argument_list|)
operator|:
literal|0
name|C2
name|works
name|on
name|MP
name|system
argument_list|(
name|V1
argument_list|)
operator|:
literal|0
name|Control
name|Method
name|Power
name|Button
argument_list|(
name|V1
argument_list|)
operator|:
literal|0
name|Control
name|Method
name|Sleep
name|Button
argument_list|(
name|V1
argument_list|)
operator|:
literal|0
name|RTC
name|wake
name|not
name|in
name|fixed
name|reg
name|space
argument_list|(
name|V1
argument_list|)
operator|:
literal|0
name|RTC
name|can
name|wake
name|system
name|from
name|S4
argument_list|(
name|V1
argument_list|)
operator|:
literal|0
literal|32
operator|-
name|bit
name|PM
name|Timer
argument_list|(
name|V1
argument_list|)
operator|:
literal|0
name|Docking
name|Supported
argument_list|(
name|V1
argument_list|)
operator|:
literal|0
name|Reset
name|Register
name|Supported
argument_list|(
name|V2
argument_list|)
operator|:
literal|0
name|Sealed
name|Case
argument_list|(
name|V3
argument_list|)
operator|:
literal|0
name|Headless
operator|-
name|No
name|Video
argument_list|(
name|V3
argument_list|)
operator|:
literal|0
name|Use
name|native
name|instr
name|after
name|SLP_TYPx
argument_list|(
name|V3
argument_list|)
operator|:
literal|0
name|PCIEXP_WAK
name|Bits
name|Supported
argument_list|(
name|V4
argument_list|)
operator|:
literal|0
name|Use
name|Platform
name|Timer
argument_list|(
name|V4
argument_list|)
operator|:
literal|0
name|RTC_STS
name|valid
name|on
name|S4
name|wake
argument_list|(
name|V4
argument_list|)
operator|:
literal|0
name|Remote
name|Power
operator|-
name|on
name|capable
argument_list|(
name|V4
argument_list|)
operator|:
literal|0
name|Use
name|APIC
name|Cluster
name|Model
argument_list|(
name|V4
argument_list|)
operator|:
literal|0
name|Use
name|APIC
name|Physical
name|Destination
name|Mode
argument_list|(
name|V4
argument_list|)
operator|:
literal|0
name|Hardware
name|Reduced
argument_list|(
name|V5
argument_list|)
operator|:
literal|0
name|Low
name|Power
name|S0
name|Idle
argument_list|(
name|V5
argument_list|)
operator|:
literal|0
index|[
literal|0012
index|]
name|Reset
name|Register
operator|:
index|[
name|Generic
name|Address
name|Structure
index|]
index|[
literal|0001
index|]
name|Space
name|ID
operator|:
literal|01
index|[
name|SystemIO
index|]
index|[
literal|0001
index|]
name|Bit
name|Width
operator|:
literal|08
index|[
literal|0001
index|]
name|Bit
name|Offset
operator|:
literal|00
index|[
literal|0001
index|]
name|Encoded
name|Access
name|Width
operator|:
literal|01
index|[
name|Byte
name|Access
operator|:
literal|8
index|]
index|[
literal|0008
index|]
name|Address
operator|:
literal|0000000000000001
index|[
literal|0001
index|]
name|Value
name|to
name|cause
name|reset
operator|:
literal|00
index|[
literal|0003
index|]
name|Reserved
operator|:
literal|000000
index|[
literal|0008
index|]
name|FACS
name|Address
operator|:
literal|0000000000000001
index|[
literal|0008
index|]
name|DSDT
name|Address
operator|:
literal|0000000000000001
index|[
literal|0012
index|]
name|PM1A
name|Event
name|Block
operator|:
index|[
name|Generic
name|Address
name|Structure
index|]
index|[
literal|0001
index|]
name|Space
name|ID
operator|:
literal|01
index|[
name|SystemIO
index|]
index|[
literal|0001
index|]
name|Bit
name|Width
operator|:
literal|20
index|[
literal|0001
index|]
name|Bit
name|Offset
operator|:
literal|00
index|[
literal|0001
index|]
name|Encoded
name|Access
name|Width
operator|:
literal|02
index|[
name|Word
name|Access
operator|:
literal|16
index|]
index|[
literal|0008
index|]
name|Address
operator|:
literal|0000000000000001
index|[
literal|0012
index|]
name|PM1B
name|Event
name|Block
operator|:
index|[
name|Generic
name|Address
name|Structure
index|]
index|[
literal|0001
index|]
name|Space
name|ID
operator|:
literal|01
index|[
name|SystemIO
index|]
index|[
literal|0001
index|]
name|Bit
name|Width
operator|:
literal|00
index|[
literal|0001
index|]
name|Bit
name|Offset
operator|:
literal|00
index|[
literal|0001
index|]
name|Encoded
name|Access
name|Width
operator|:
literal|00
index|[
name|Undefined
operator|/
name|Legacy
index|]
index|[
literal|0008
index|]
name|Address
operator|:
literal|0000000000000000
index|[
literal|0012
index|]
name|PM1A
name|Control
name|Block
operator|:
index|[
name|Generic
name|Address
name|Structure
index|]
index|[
literal|0001
index|]
name|Space
name|ID
operator|:
literal|01
index|[
name|SystemIO
index|]
index|[
literal|0001
index|]
name|Bit
name|Width
operator|:
literal|10
index|[
literal|0001
index|]
name|Bit
name|Offset
operator|:
literal|00
index|[
literal|0001
index|]
name|Encoded
name|Access
name|Width
operator|:
literal|02
index|[
name|Word
name|Access
operator|:
literal|16
index|]
index|[
literal|0008
index|]
name|Address
operator|:
literal|0000000000000001
index|[
literal|0012
index|]
name|PM1B
name|Control
name|Block
operator|:
index|[
name|Generic
name|Address
name|Structure
index|]
index|[
literal|0001
index|]
name|Space
name|ID
operator|:
literal|01
index|[
name|SystemIO
index|]
index|[
literal|0001
index|]
name|Bit
name|Width
operator|:
literal|00
index|[
literal|0001
index|]
name|Bit
name|Offset
operator|:
literal|00
index|[
literal|0001
index|]
name|Encoded
name|Access
name|Width
operator|:
literal|00
index|[
name|Undefined
operator|/
name|Legacy
index|]
index|[
literal|0008
index|]
name|Address
operator|:
literal|0000000000000000
index|[
literal|0012
index|]
name|PM2
name|Control
name|Block
operator|:
index|[
name|Generic
name|Address
name|Structure
index|]
index|[
literal|0001
index|]
name|Space
name|ID
operator|:
literal|01
index|[
name|SystemIO
index|]
index|[
literal|0001
index|]
name|Bit
name|Width
operator|:
literal|08
index|[
literal|0001
index|]
name|Bit
name|Offset
operator|:
literal|00
index|[
literal|0001
index|]
name|Encoded
name|Access
name|Width
operator|:
literal|00
index|[
name|Undefined
operator|/
name|Legacy
index|]
index|[
literal|0008
index|]
name|Address
operator|:
literal|0000000000000001
index|[
literal|0012
index|]
name|PM
name|Timer
name|Block
operator|:
index|[
name|Generic
name|Address
name|Structure
index|]
index|[
literal|0001
index|]
name|Space
name|ID
operator|:
literal|01
index|[
name|SystemIO
index|]
index|[
literal|0001
index|]
name|Bit
name|Width
operator|:
literal|20
index|[
literal|0001
index|]
name|Bit
name|Offset
operator|:
literal|00
index|[
literal|0001
index|]
name|Encoded
name|Access
name|Width
operator|:
literal|03
index|[
name|DWord
name|Access
operator|:
literal|32
index|]
index|[
literal|0008
index|]
name|Address
operator|:
literal|0000000000000001
index|[
literal|0012
index|]
name|GPE0
name|Block
operator|:
index|[
name|Generic
name|Address
name|Structure
index|]
index|[
literal|0001
index|]
name|Space
name|ID
operator|:
literal|01
index|[
name|SystemIO
index|]
index|[
literal|0001
index|]
name|Bit
name|Width
operator|:
literal|40
index|[
literal|0001
index|]
name|Bit
name|Offset
operator|:
literal|00
index|[
literal|0001
index|]
name|Encoded
name|Access
name|Width
operator|:
literal|01
index|[
name|Byte
name|Access
operator|:
literal|8
index|]
index|[
literal|0008
index|]
name|Address
operator|:
literal|0000000000000001
index|[
literal|0012
index|]
name|GPE1
name|Block
operator|:
index|[
name|Generic
name|Address
name|Structure
index|]
index|[
literal|0001
index|]
name|Space
name|ID
operator|:
literal|01
index|[
name|SystemIO
index|]
index|[
literal|0001
index|]
name|Bit
name|Width
operator|:
literal|00
index|[
literal|0001
index|]
name|Bit
name|Offset
operator|:
literal|00
index|[
literal|0001
index|]
name|Encoded
name|Access
name|Width
operator|:
literal|00
index|[
name|Undefined
operator|/
name|Legacy
index|]
index|[
literal|0008
index|]
name|Address
operator|:
literal|0000000000000000
index|[
literal|0012
index|]
name|Sleep
name|Control
name|Register
operator|:
index|[
name|Generic
name|Address
name|Structure
index|]
index|[
literal|0001
index|]
name|Space
name|ID
operator|:
literal|01
index|[
name|SystemIO
index|]
index|[
literal|0001
index|]
name|Bit
name|Width
operator|:
literal|08
index|[
literal|0001
index|]
name|Bit
name|Offset
operator|:
literal|00
index|[
literal|0001
index|]
name|Encoded
name|Access
name|Width
operator|:
literal|01
index|[
name|Byte
name|Access
operator|:
literal|8
index|]
index|[
literal|0008
index|]
name|Address
operator|:
literal|0000000000000000
index|[
literal|0012
index|]
name|Sleep
name|Status
name|Register
operator|:
index|[
name|Generic
name|Address
name|Structure
index|]
index|[
literal|0001
index|]
name|Space
name|ID
operator|:
literal|01
index|[
name|SystemIO
index|]
index|[
literal|0001
index|]
name|Bit
name|Width
operator|:
literal|08
index|[
literal|0001
index|]
name|Bit
name|Offset
operator|:
literal|00
index|[
literal|0001
index|]
name|Encoded
name|Access
name|Width
operator|:
literal|01
index|[
name|Byte
name|Access
operator|:
literal|8
index|]
index|[
literal|0008
index|]
name|Address
operator|:
literal|0000000000000000
comment|/* FACS */
index|[
literal|0004
index|]
name|Signature
operator|:
literal|"FACS"
index|[
literal|0004
index|]
name|Length
operator|:
literal|00000040
index|[
literal|0004
index|]
name|Hardware
name|Signature
operator|:
literal|00000000
index|[
literal|0004
index|]
literal|32
name|Firmware
name|Waking
name|Vector
operator|:
literal|00000000
index|[
literal|0004
index|]
name|Global
name|Lock
operator|:
literal|00000000
index|[
literal|0004
index|]
name|Flags
argument_list|(
argument|decoded below
argument_list|)
operator|:
literal|00000000
name|S4BIOS
name|Support
name|Present
operator|:
literal|0
literal|64
operator|-
name|bit
name|Wake
name|Supported
argument_list|(
name|V2
argument_list|)
operator|:
literal|0
index|[
literal|0008
index|]
literal|64
name|Firmware
name|Waking
name|Vector
operator|:
literal|0000000000000000
index|[
literal|0001
index|]
name|Version
operator|:
literal|02
index|[
literal|0003
index|]
name|Reserved
operator|:
literal|000000
index|[
literal|0004
index|]
name|OspmFlags
argument_list|(
argument|decoded below
argument_list|)
operator|:
literal|00000000
literal|64
operator|-
name|bit
name|Wake
name|Env
name|Required
argument_list|(
name|V2
argument_list|)
operator|:
literal|0
comment|/* DSDT - ASL code */
name|DefinitionBlock
argument_list|(
literal|"dsdt.aml"
argument_list|,
literal|"DSDT"
argument_list|,
literal|2
argument_list|,
literal|"Intel"
argument_list|,
literal|"Template"
argument_list|,
literal|0x00000001
argument_list|)
block|{
name|OperationRegion
argument_list|(
argument|GNVS
argument_list|,
argument|SystemMemory
argument_list|,
literal|0xDFBBEE98
argument_list|,
literal|0x00000013
argument_list|)
name|Field
argument_list|(
argument|GNVS
argument_list|,
argument|AnyAcc
argument_list|,
argument|NoLock
argument_list|,
argument|Preserve
argument_list|)
block|{
name|FLD1
block|,
literal|8
block|,     }
name|Method
argument_list|(
argument|MAIN
argument_list|,
literal|1
argument_list|,
argument|NotSerialized
argument_list|)
block|{
name|Store
argument_list|(
argument|Concatenate (
literal|"Main/Arg0: "
argument|, Arg0)
argument_list|,
argument|Debug
argument_list|)
name|Store
argument_list|(
argument|Zero
argument_list|,
argument|FLD1
argument_list|)
name|Notify
argument_list|(
argument|\
argument_list|,
argument|Zero
argument_list|)
name|Return
argument_list|(
literal|"Main successfully completed execution"
argument_list|)
block|}
block|}
end_expr_stmt

begin_endif
endif|#
directive|endif
end_endif

end_unit

