
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source runs/M200_W4/run.tcl
# read_verilog -sv runs/M200_W4/sum_signed.sv
# read_xdc runs/M200_W4/sum_signed.xdc
# synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Command: synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2572650
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3037.266 ; gain = 239.832 ; free physical = 137808 ; free virtual = 209174
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.121; parent = 2372.960; children = 254.161
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.312; parent = 3040.238; children = 973.074
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sum_signed' [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M200_W4/sum_signed.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'sum_signed' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M200_W4/sum_signed.sv:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3114.203 ; gain = 316.770 ; free physical = 137719 ; free virtual = 209086
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.121; parent = 2372.960; children = 254.161
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4087.281; parent = 3114.207; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3132.016 ; gain = 334.582 ; free physical = 137735 ; free virtual = 209102
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.121; parent = 2372.960; children = 254.161
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4105.094; parent = 3132.020; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3132.016 ; gain = 334.582 ; free physical = 137737 ; free virtual = 209104
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.121; parent = 2372.960; children = 254.161
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4105.094; parent = 3132.020; children = 973.074
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3132.016 ; gain = 0.000 ; free physical = 137737 ; free virtual = 209103
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M200_W4/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M200_W4/sum_signed.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3303.703 ; gain = 0.000 ; free physical = 137759 ; free virtual = 209125
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3303.703 ; gain = 0.000 ; free physical = 137759 ; free virtual = 209125
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3303.703 ; gain = 506.270 ; free physical = 137769 ; free virtual = 209135
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.121; parent = 2372.960; children = 254.161
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4244.766; parent = 3271.691; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3303.703 ; gain = 506.270 ; free physical = 137769 ; free virtual = 209135
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.121; parent = 2372.960; children = 254.161
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4244.766; parent = 3271.691; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3303.703 ; gain = 506.270 ; free physical = 137775 ; free virtual = 209141
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.121; parent = 2372.960; children = 254.161
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4244.766; parent = 3271.691; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3303.703 ; gain = 506.270 ; free physical = 137774 ; free virtual = 209142
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.121; parent = 2372.960; children = 254.161
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4244.766; parent = 3271.691; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 6     
	   2 Input    8 Bit       Adders := 12    
	   2 Input    7 Bit       Adders := 25    
	   2 Input    6 Bit       Adders := 50    
	   2 Input    5 Bit       Adders := 100   
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 12    
	                7 Bit    Registers := 28    
	                6 Bit    Registers := 50    
	                5 Bit    Registers := 100   
	                1 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 3303.703 ; gain = 506.270 ; free physical = 138684 ; free virtual = 210046
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.121; parent = 2372.960; children = 254.161
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4244.766; parent = 3271.691; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3673.016 ; gain = 875.582 ; free physical = 137707 ; free virtual = 209078
Synthesis current peak Physical Memory [PSS] (MB): peak = 3211.188; parent = 2957.058; children = 254.161
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4646.094; parent = 3673.020; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3678.016 ; gain = 880.582 ; free physical = 137698 ; free virtual = 209070
Synthesis current peak Physical Memory [PSS] (MB): peak = 3216.328; parent = 2962.198; children = 254.161
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4651.094; parent = 3678.020; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 3705.055 ; gain = 907.621 ; free physical = 137637 ; free virtual = 209009
Synthesis current peak Physical Memory [PSS] (MB): peak = 3221.266; parent = 2967.136; children = 254.161
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4678.133; parent = 3705.059; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 3718.930 ; gain = 921.496 ; free physical = 137398 ; free virtual = 208769
Synthesis current peak Physical Memory [PSS] (MB): peak = 3221.465; parent = 2967.335; children = 254.161
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4692.008; parent = 3718.934; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 3718.930 ; gain = 921.496 ; free physical = 137398 ; free virtual = 208770
Synthesis current peak Physical Memory [PSS] (MB): peak = 3221.480; parent = 2967.351; children = 254.161
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4692.008; parent = 3718.934; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 3718.930 ; gain = 921.496 ; free physical = 137400 ; free virtual = 208772
Synthesis current peak Physical Memory [PSS] (MB): peak = 3221.590; parent = 2967.460; children = 254.161
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4692.008; parent = 3718.934; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 3718.930 ; gain = 921.496 ; free physical = 137402 ; free virtual = 208773
Synthesis current peak Physical Memory [PSS] (MB): peak = 3221.652; parent = 2967.522; children = 254.161
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4692.008; parent = 3718.934; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 3718.930 ; gain = 921.496 ; free physical = 137401 ; free virtual = 208773
Synthesis current peak Physical Memory [PSS] (MB): peak = 3221.652; parent = 2967.522; children = 254.161
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4692.008; parent = 3718.934; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 3718.930 ; gain = 921.496 ; free physical = 137401 ; free virtual = 208773
Synthesis current peak Physical Memory [PSS] (MB): peak = 3221.652; parent = 2967.522; children = 254.161
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4692.008; parent = 3718.934; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|sum_signed  | vld_layer8_reg        | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|sum_signed  | reduce_layer63_reg[6] | 4      | 7     | YES          | NO                 | YES               | 7      | 0       | 
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |    61|
|3     |LUT1   |    49|
|4     |LUT2   |   498|
|5     |LUT3   |   250|
|6     |LUT4   |   150|
|7     |LUT5   |   100|
|8     |LUT6   |   300|
|9     |SRL16E |     8|
|10    |FDRE   |  1205|
|11    |IBUF   |   803|
|12    |OBUF   |    13|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 3718.930 ; gain = 921.496 ; free physical = 137402 ; free virtual = 208773
Synthesis current peak Physical Memory [PSS] (MB): peak = 3221.652; parent = 2967.522; children = 254.161
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4692.008; parent = 3718.934; children = 973.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 3718.930 ; gain = 749.809 ; free physical = 137407 ; free virtual = 208778
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 3718.938 ; gain = 921.496 ; free physical = 137407 ; free virtual = 208778
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3730.898 ; gain = 0.000 ; free physical = 137526 ; free virtual = 208897
INFO: [Netlist 29-17] Analyzing 865 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sum_signed' is not ideal for floorplanning, since the cellview 'sum_signed' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M200_W4/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M200_W4/sum_signed.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3791.566 ; gain = 0.000 ; free physical = 137560 ; free virtual = 208931
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 804 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 803 instances

Synth Design complete, checksum: d5c2d8bb
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 3791.566 ; gain = 2086.953 ; free physical = 137635 ; free virtual = 209007
# report_utilization -file runs/M200_W4/util.rpt
# report_timing_summary -file runs/M200_W4/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 4572.570 ; gain = 781.004 ; free physical = 137351 ; free virtual = 208722
# exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  4 17:44:49 2025...
