                   SYNTHESIS REPORT
====================Information====================
commit date: Wed_Oct_13_20:56:13_2021_+0800
top_name: ysyx_210456
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40
====================ERROR & WARNING====================
Errors
1. Error:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210456.v:2480: continuous assignment output pc_o must be a net. (VER-261)
2. Error:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210456.v:2493: continuous assignment output inst_o must be a net. (VER-261)
Warnings
1. Warning:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210456.v:607: Parameter keyword used in local parameter declaration. (VER-329)
2. Warning:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210456.v:897: Parameter keyword used in local parameter declaration. (VER-329)
3. Warning:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210456.v:1327: Net clint_data_read_mmio connected to instance clint is declared as reg data type but is not driven by an always block. (VER-1004)
4. Warning:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210456.v:1989: Net mem_valid_origin connected to instance Mem_stage is declared as reg data type but is not driven by an always block. (VER-1004)
5. Warning:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210456.v:1989: Net mem_size_origin connected to instance Mem_stage is declared as reg data type but is not driven by an always block. (VER-1004)
6. Warning:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210456.v:1989: Net mem_load_en_origin connected to instance Mem_stage is declared as reg data type but is not driven by an always block. (VER-1004)
7. Warning:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210456.v:1989: Net mem_save_en_origin connected to instance Mem_stage is declared as reg data type but is not driven by an always block. (VER-1004)
8. Warning:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210456.v:1989: Net mem_data_origin connected to instance Mem_stage is declared as reg data type but is not driven by an always block. (VER-1004)
9. Warning:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210456.v:1989: Net mem_addr_origin connected to instance Mem_stage is declared as reg data type but is not driven by an always block. (VER-1004)
10. Warning: Cannot find the design 'ysyx_210456_clint' in the library 'WORK'. (LBR-1)
11. Warning: Cannot find the design 'ysyx_210456_if_stage' in the library 'WORK'. (LBR-1)
12. Warning: Cannot find the design 'ysyx_210456_id_stage' in the library 'WORK'. (LBR-1)
13. Warning: Cannot find the design 'ysyx_210456_exe_stage' in the library 'WORK'. (LBR-1)
14. Warning: Cannot find the design 'ysyx_210456_mem_stage' in the library 'WORK'. (LBR-1)
15. Warning: Cannot find the design 'ysyx_210456_wb_stage' in the library 'WORK'. (LBR-1)
16. Warning: Cannot find the design 'ysyx_210456_regfile' in the library 'WORK'. (LBR-1)
17. Warning: Cannot find the design 'ysyx_210456_csrs' in the library 'WORK'. (LBR-1)
18. Warning: Design 'ysyx_210456' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
19. Warning: Cannot find the design 'ysyx_210456_clint' in the library 'WORK'. (LBR-1)
20. Warning: Cannot find the design 'ysyx_210456_if_stage' in the library 'WORK'. (LBR-1)
21. Warning: Cannot find the design 'ysyx_210456_id_stage' in the library 'WORK'. (LBR-1)
22. Warning: Cannot find the design 'ysyx_210456_exe_stage' in the library 'WORK'. (LBR-1)
23. Warning: Cannot find the design 'ysyx_210456_mem_stage' in the library 'WORK'. (LBR-1)
24. Warning: Cannot find the design 'ysyx_210456_wb_stage' in the library 'WORK'. (LBR-1)
25. Warning: Cannot find the design 'ysyx_210456_regfile' in the library 'WORK'. (LBR-1)
26. Warning: Cannot find the design 'ysyx_210456_csrs' in the library 'WORK'. (LBR-1)
27. Warning: Unable to resolve reference 'ysyx_210456_clint' in 'ysyx_210456_cpu'. (LINK-5)
28. Warning: Unable to resolve reference 'ysyx_210456_if_stage' in 'ysyx_210456_cpu'. (LINK-5)
29. Warning: Unable to resolve reference 'ysyx_210456_id_stage' in 'ysyx_210456_cpu'. (LINK-5)
30. Warning: Unable to resolve reference 'ysyx_210456_exe_stage' in 'ysyx_210456_cpu'. (LINK-5)
31. Warning: Unable to resolve reference 'ysyx_210456_mem_stage' in 'ysyx_210456_cpu'. (LINK-5)
32. Warning: Unable to resolve reference 'ysyx_210456_wb_stage' in 'ysyx_210456_cpu'. (LINK-5)
33. Warning: Unable to resolve reference 'ysyx_210456_regfile' in 'ysyx_210456_cpu'. (LINK-5)
34. Warning: Unable to resolve reference 'ysyx_210456_csrs' in 'ysyx_210456_cpu'. (LINK-5)
35. Warning: Design 'ysyx_210456' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
36. Warning: Design 'ysyx_210456' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
37. Warning: Design 'ysyx_210456' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
38. Warning: Design 'ysyx_210456' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
39. Warning: Design 'ysyx_210456' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
40. Warning: Design 'ysyx_210456' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
41. Warning: Design 'ysyx_210456' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
42. Warning: Design 'ysyx_210456' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
43. Warning: Design 'ysyx_210456' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
44. Warning: Design 'ysyx_210456' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
45. Warning: Design 'ysyx_210456' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
46. Warning: Design 'ysyx_210456' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
47. Warning: Design 'ysyx_210456' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
48. Warning: Design 'ysyx_210456' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
49. Warning: Design 'ysyx_210456' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
50. Warning: Design 'ysyx_210456' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
51. Warning: Design 'ysyx_210456' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
52. Warning: Cannot find the design 'ysyx_210456_clint' in the library 'WORK'. (LBR-1)
53. Warning: Cannot find the design 'ysyx_210456_if_stage' in the library 'WORK'. (LBR-1)
54. Warning: Cannot find the design 'ysyx_210456_id_stage' in the library 'WORK'. (LBR-1)
55. Warning: Cannot find the design 'ysyx_210456_exe_stage' in the library 'WORK'. (LBR-1)
56. Warning: Cannot find the design 'ysyx_210456_mem_stage' in the library 'WORK'. (LBR-1)
57. Warning: Cannot find the design 'ysyx_210456_wb_stage' in the library 'WORK'. (LBR-1)
58. Warning: Cannot find the design 'ysyx_210456_regfile' in the library 'WORK'. (LBR-1)
59. Warning: Cannot find the design 'ysyx_210456_csrs' in the library 'WORK'. (LBR-1)
60. Warning: Unable to resolve reference 'ysyx_210456_clint' in 'ysyx_210456_cpu'. (LINK-5)
61. Warning: Unable to resolve reference 'ysyx_210456_if_stage' in 'ysyx_210456_cpu'. (LINK-5)
62. Warning: Unable to resolve reference 'ysyx_210456_id_stage' in 'ysyx_210456_cpu'. (LINK-5)
63. Warning: Unable to resolve reference 'ysyx_210456_exe_stage' in 'ysyx_210456_cpu'. (LINK-5)
64. Warning: Unable to resolve reference 'ysyx_210456_mem_stage' in 'ysyx_210456_cpu'. (LINK-5)
65. Warning: Unable to resolve reference 'ysyx_210456_wb_stage' in 'ysyx_210456_cpu'. (LINK-5)
66. Warning: Unable to resolve reference 'ysyx_210456_regfile' in 'ysyx_210456_cpu'. (LINK-5)
67. Warning: Unable to resolve reference 'ysyx_210456_csrs' in 'ysyx_210456_cpu'. (LINK-5)
68. Warning: The design named ysyx_210456_cpu has 1044 out of 1557 cells marked size-only, which may limit optimization. (OPT-301)
69. Warning: Cannot find the design 'ysyx_210456_clint' in the library 'WORK'. (LBR-1)
70. Warning: Cannot find the design 'ysyx_210456_if_stage' in the library 'WORK'. (LBR-1)
71. Warning: Cannot find the design 'ysyx_210456_id_stage' in the library 'WORK'. (LBR-1)
72. Warning: Cannot find the design 'ysyx_210456_exe_stage' in the library 'WORK'. (LBR-1)
73. Warning: Cannot find the design 'ysyx_210456_mem_stage' in the library 'WORK'. (LBR-1)
74. Warning: Cannot find the design 'ysyx_210456_wb_stage' in the library 'WORK'. (LBR-1)
75. Warning: Cannot find the design 'ysyx_210456_regfile' in the library 'WORK'. (LBR-1)
76. Warning: Cannot find the design 'ysyx_210456_csrs' in the library 'WORK'. (LBR-1)
77. Warning: Unable to resolve reference 'ysyx_210456_clint' in 'ysyx_210456_cpu'. (LINK-5)
78. Warning: Unable to resolve reference 'ysyx_210456_if_stage' in 'ysyx_210456_cpu'. (LINK-5)
79. Warning: Unable to resolve reference 'ysyx_210456_id_stage' in 'ysyx_210456_cpu'. (LINK-5)
80. Warning: Unable to resolve reference 'ysyx_210456_exe_stage' in 'ysyx_210456_cpu'. (LINK-5)
81. Warning: Unable to resolve reference 'ysyx_210456_mem_stage' in 'ysyx_210456_cpu'. (LINK-5)
82. Warning: Unable to resolve reference 'ysyx_210456_wb_stage' in 'ysyx_210456_cpu'. (LINK-5)
83. Warning: Unable to resolve reference 'ysyx_210456_regfile' in 'ysyx_210456_cpu'. (LINK-5)
84. Warning: Unable to resolve reference 'ysyx_210456_csrs' in 'ysyx_210456_cpu'. (LINK-5)
85. Warning: Design 'ysyx_210456' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
86. Warning: Cannot find the design 'ysyx_210456_clint' in the library 'WORK'. (LBR-1)
87. Warning: Cannot find the design 'ysyx_210456_if_stage' in the library 'WORK'. (LBR-1)
88. Warning: Cannot find the design 'ysyx_210456_id_stage' in the library 'WORK'. (LBR-1)
89. Warning: Cannot find the design 'ysyx_210456_exe_stage' in the library 'WORK'. (LBR-1)
90. Warning: Cannot find the design 'ysyx_210456_mem_stage' in the library 'WORK'. (LBR-1)
91. Warning: Cannot find the design 'ysyx_210456_wb_stage' in the library 'WORK'. (LBR-1)
92. Warning: Cannot find the design 'ysyx_210456_regfile' in the library 'WORK'. (LBR-1)
93. Warning: Cannot find the design 'ysyx_210456_csrs' in the library 'WORK'. (LBR-1)
94. Warning: Unable to resolve reference 'ysyx_210456_clint' in 'ysyx_210456_cpu'. (LINK-5)
95. Warning: Unable to resolve reference 'ysyx_210456_if_stage' in 'ysyx_210456_cpu'. (LINK-5)
96. Warning: Unable to resolve reference 'ysyx_210456_id_stage' in 'ysyx_210456_cpu'. (LINK-5)
97. Warning: Unable to resolve reference 'ysyx_210456_exe_stage' in 'ysyx_210456_cpu'. (LINK-5)
98. Warning: Unable to resolve reference 'ysyx_210456_mem_stage' in 'ysyx_210456_cpu'. (LINK-5)
99. Warning: Unable to resolve reference 'ysyx_210456_wb_stage' in 'ysyx_210456_cpu'. (LINK-5)
100. Warning: Unable to resolve reference 'ysyx_210456_regfile' in 'ysyx_210456_cpu'. (LINK-5)
101. Warning: Unable to resolve reference 'ysyx_210456_csrs' in 'ysyx_210456_cpu'. (LINK-5)
102. Warning: Design 'ysyx_210456' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
103. Warning: Cannot find the design 'ysyx_210456_clint' in the library 'WORK'. (LBR-1)
104. Warning: Cannot find the design 'ysyx_210456_if_stage' in the library 'WORK'. (LBR-1)
105. Warning: Cannot find the design 'ysyx_210456_id_stage' in the library 'WORK'. (LBR-1)
106. Warning: Cannot find the design 'ysyx_210456_exe_stage' in the library 'WORK'. (LBR-1)
107. Warning: Cannot find the design 'ysyx_210456_mem_stage' in the library 'WORK'. (LBR-1)
108. Warning: Cannot find the design 'ysyx_210456_wb_stage' in the library 'WORK'. (LBR-1)
109. Warning: Cannot find the design 'ysyx_210456_regfile' in the library 'WORK'. (LBR-1)
110. Warning: Cannot find the design 'ysyx_210456_csrs' in the library 'WORK'. (LBR-1)
111. Warning: Unable to resolve reference 'ysyx_210456_clint' in 'ysyx_210456_cpu'. (LINK-5)
112. Warning: Unable to resolve reference 'ysyx_210456_if_stage' in 'ysyx_210456_cpu'. (LINK-5)
113. Warning: Unable to resolve reference 'ysyx_210456_id_stage' in 'ysyx_210456_cpu'. (LINK-5)
114. Warning: Unable to resolve reference 'ysyx_210456_exe_stage' in 'ysyx_210456_cpu'. (LINK-5)
115. Warning: Unable to resolve reference 'ysyx_210456_mem_stage' in 'ysyx_210456_cpu'. (LINK-5)
116. Warning: Unable to resolve reference 'ysyx_210456_wb_stage' in 'ysyx_210456_cpu'. (LINK-5)
117. Warning: Unable to resolve reference 'ysyx_210456_regfile' in 'ysyx_210456_cpu'. (LINK-5)
118. Warning: Unable to resolve reference 'ysyx_210456_csrs' in 'ysyx_210456_cpu'. (LINK-5)
119. Warning: Cannot find the design 'ysyx_210456_clint' in the library 'WORK'. (LBR-1)
120. Warning: Cannot find the design 'ysyx_210456_if_stage' in the library 'WORK'. (LBR-1)
121. Warning: Cannot find the design 'ysyx_210456_id_stage' in the library 'WORK'. (LBR-1)
122. Warning: Cannot find the design 'ysyx_210456_exe_stage' in the library 'WORK'. (LBR-1)
123. Warning: Cannot find the design 'ysyx_210456_mem_stage' in the library 'WORK'. (LBR-1)
124. Warning: Cannot find the design 'ysyx_210456_wb_stage' in the library 'WORK'. (LBR-1)
125. Warning: Cannot find the design 'ysyx_210456_regfile' in the library 'WORK'. (LBR-1)
126. Warning: Cannot find the design 'ysyx_210456_csrs' in the library 'WORK'. (LBR-1)
127. Warning: Unable to resolve reference 'ysyx_210456_clint' in 'ysyx_210456_cpu'. (LINK-5)
128. Warning: Unable to resolve reference 'ysyx_210456_if_stage' in 'ysyx_210456_cpu'. (LINK-5)
129. Warning: Unable to resolve reference 'ysyx_210456_id_stage' in 'ysyx_210456_cpu'. (LINK-5)
130. Warning: Unable to resolve reference 'ysyx_210456_exe_stage' in 'ysyx_210456_cpu'. (LINK-5)
131. Warning: Unable to resolve reference 'ysyx_210456_mem_stage' in 'ysyx_210456_cpu'. (LINK-5)
132. Warning: Unable to resolve reference 'ysyx_210456_wb_stage' in 'ysyx_210456_cpu'. (LINK-5)
133. Warning: Unable to resolve reference 'ysyx_210456_regfile' in 'ysyx_210456_cpu'. (LINK-5)
134. Warning: Unable to resolve reference 'ysyx_210456_csrs' in 'ysyx_210456_cpu'. (LINK-5)
135. Warning: Cannot find the design 'ysyx_210456_clint' in the library 'WORK'. (LBR-1)
136. Warning: Cannot find the design 'ysyx_210456_if_stage' in the library 'WORK'. (LBR-1)
137. Warning: Cannot find the design 'ysyx_210456_id_stage' in the library 'WORK'. (LBR-1)
138. Warning: Cannot find the design 'ysyx_210456_exe_stage' in the library 'WORK'. (LBR-1)
139. Warning: Cannot find the design 'ysyx_210456_mem_stage' in the library 'WORK'. (LBR-1)
140. Warning: Cannot find the design 'ysyx_210456_wb_stage' in the library 'WORK'. (LBR-1)
141. Warning: Cannot find the design 'ysyx_210456_regfile' in the library 'WORK'. (LBR-1)
142. Warning: Cannot find the design 'ysyx_210456_csrs' in the library 'WORK'. (LBR-1)
143. Warning: Unable to resolve reference 'ysyx_210456_clint' in 'ysyx_210456_cpu'. (LINK-5)
144. Warning: Unable to resolve reference 'ysyx_210456_if_stage' in 'ysyx_210456_cpu'. (LINK-5)
145. Warning: Unable to resolve reference 'ysyx_210456_id_stage' in 'ysyx_210456_cpu'. (LINK-5)
146. Warning: Unable to resolve reference 'ysyx_210456_exe_stage' in 'ysyx_210456_cpu'. (LINK-5)
147. Warning: Unable to resolve reference 'ysyx_210456_mem_stage' in 'ysyx_210456_cpu'. (LINK-5)
148. Warning: Unable to resolve reference 'ysyx_210456_wb_stage' in 'ysyx_210456_cpu'. (LINK-5)
149. Warning: Unable to resolve reference 'ysyx_210456_regfile' in 'ysyx_210456_cpu'. (LINK-5)
150. Warning: Unable to resolve reference 'ysyx_210456_csrs' in 'ysyx_210456_cpu'. (LINK-5)
151. Warning: Design 'ysyx_210456' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
152. Warning: Cannot find the design 'ysyx_210456_clint' in the library 'WORK'. (LBR-1)
153. Warning: Cannot find the design 'ysyx_210456_if_stage' in the library 'WORK'. (LBR-1)
154. Warning: Cannot find the design 'ysyx_210456_id_stage' in the library 'WORK'. (LBR-1)
155. Warning: Cannot find the design 'ysyx_210456_exe_stage' in the library 'WORK'. (LBR-1)
156. Warning: Cannot find the design 'ysyx_210456_mem_stage' in the library 'WORK'. (LBR-1)
157. Warning: Cannot find the design 'ysyx_210456_wb_stage' in the library 'WORK'. (LBR-1)
158. Warning: Cannot find the design 'ysyx_210456_regfile' in the library 'WORK'. (LBR-1)
159. Warning: Cannot find the design 'ysyx_210456_csrs' in the library 'WORK'. (LBR-1)
160. Warning: Unable to resolve reference 'ysyx_210456_clint' in 'ysyx_210456_cpu'. (LINK-5)
161. Warning: Unable to resolve reference 'ysyx_210456_if_stage' in 'ysyx_210456_cpu'. (LINK-5)
162. Warning: Unable to resolve reference 'ysyx_210456_id_stage' in 'ysyx_210456_cpu'. (LINK-5)
163. Warning: Unable to resolve reference 'ysyx_210456_exe_stage' in 'ysyx_210456_cpu'. (LINK-5)
164. Warning: Unable to resolve reference 'ysyx_210456_mem_stage' in 'ysyx_210456_cpu'. (LINK-5)
165. Warning: Unable to resolve reference 'ysyx_210456_wb_stage' in 'ysyx_210456_cpu'. (LINK-5)
166. Warning: Unable to resolve reference 'ysyx_210456_regfile' in 'ysyx_210456_cpu'. (LINK-5)
167. Warning: Unable to resolve reference 'ysyx_210456_csrs' in 'ysyx_210456_cpu'. (LINK-5)
168. Warning: Design 'ysyx_210456' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
169. Warning: Design 'ysyx_210456' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
170. Warning: Design 'ysyx_210456' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
171. Warning: Design 'ysyx_210456' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
172. Warning: Design 'ysyx_210456' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
173. Warning: Design 'ysyx_210456' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
174. Warning: Design 'ysyx_210456' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
175. Warning: Design 'ysyx_210456' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
176. Warning: Design 'ysyx_210456' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
177. Warning: Design 'ysyx_210456' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
178. Warning: Design 'ysyx_210456' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
179. Warning: Design 'ysyx_210456' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
180. Warning: Design 'ysyx_210456' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
****** Message Summary: 2 Error(s), 180 Warning(s) ******
#========================================================================
# Area
#========================================================================
total    std      mem  ipio  sub_harden
58675.0  58675.0  0.0  0.0   0.0 
#========================================================================
# Cell Count
#========================================================================
total  std   mem  ipio  sub_harden
4323   4331  0    0     0 
#========================================================================
f=100MHz PASS!!!
======================AREA REPORT======================
Warning: Design 'ysyx_210456' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : ysyx_210456
Date   : Wed Oct 13 21:01:52 2021
****************************************
    
Number of ports:                         1783
Number of nets:                          7484
Number of cells:                         4512
Number of combinational cells:           3085
Number of sequential cells:              1246
Number of macros/black boxes:               0
Number of buf/inv:                        646
Number of references:                       5
Combinational area:              27029.135109
Buf/Inv area:                     3558.340789
Noncombinational area:           31645.834663
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)
Total cell area:                 58674.969772
Total area:                 undefined
Information: This design contains black box (unknown) components. (RPT-8)
Hierarchical area distribution
------------------------------
                                  Global cell area            Local cell area
                                  -------------------  ------------------------------ 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-   Black-
                                  Total       Total    national    national    boxes   Design
--------------------------------  ----------  -------  ----------  ----------  ------  ----------------------
ysyx_210456                       58674.9698    100.0   1217.0440      0.0000  0.0000  ysyx_210456
crossbar                           5974.9465     10.2   2489.2248   3485.7217  0.0000  ysyx_210456_crossbar_0
u_axi_rw                           8544.8592     14.6   6574.7272   1970.1321  0.0000  ysyx_210456_axi_rw_0
u_cpu                             42938.1200     73.2  16748.1391  26189.9809  0.0000  ysyx_210456_cpu_0
--------------------------------  ----------  -------  ----------  ----------  ------  ----------------------
Total                                                  27029.1351  31645.8347  0.0000
=====================TIMING REPORT====================
Warning: Design 'ysyx_210456' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 3
        -transition_time
Design : ysyx_210456
Date   : Wed Oct 13 21:01:50 2021
****************************************
 # A fanout number of 1000 was used for high fanout net computations.
 scc011ums_hd_lvt_ss_v1p08_125c_ccs
  Startpoint: u_cpu/if_id_inst_reg_7_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: u_cpu/id_exe_csr_addr_reg_5_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  u_cpu/if_id_inst_reg_7_/CK (LVT_DQHDV1)               0.0000    0.0000 #   0.0000 r
  u_cpu/if_id_inst_reg_7_/Q (LVT_DQHDV1)                0.0848    0.2347     0.2347 f
  u_cpu/if_id_inst[7] (net)                     3                 0.0000     0.2347 f
  u_cpu/U54/A4 (LVT_OR4HDV1)                            0.0848    0.0000     0.2347 f
  u_cpu/U54/Z (LVT_OR4HDV1)                             0.1056    0.3836     0.6183 f
  u_cpu/n33 (net)                               1                 0.0000     0.6183 f
  u_cpu/U55/A3 (LVT_OR3HDV1)                            0.1056    0.0000     0.6183 f
  u_cpu/U55/Z (LVT_OR3HDV1)                             0.0902    0.2775     0.8957 f
  u_cpu/n34 (net)                               1                 0.0000     0.8957 f
  u_cpu/U56/A3 (LVT_NOR3HDV1)                           0.0902    0.0000     0.8957 f
  u_cpu/U56/ZN (LVT_NOR3HDV1)                           0.1927    0.1477     1.0435 r
  u_cpu/n70 (net)                               1                 0.0000     1.0435 r
  u_cpu/U79/A1 (LVT_NAND2HDV1)                          0.1927    0.0000     1.0435 r
  u_cpu/U79/ZN (LVT_NAND2HDV1)                          0.0739    0.0619     1.1054 f
  u_cpu/n1004 (net)                             1                 0.0000     1.1054 f
  u_cpu/U5/A4 (LVT_OR4HDV1)                             0.0739    0.0000     1.1054 f
  u_cpu/U5/Z (LVT_OR4HDV1)                              0.1146    0.3920     1.4974 f
  u_cpu/n1005 (net)                             1                 0.0000     1.4974 f
  u_cpu/U64/C (LVT_OAI211HDV1)                          0.1146    0.0000     1.4974 f
  u_cpu/U64/ZN (LVT_OAI211HDV1)                         0.1851    0.0759     1.5733 r
  u_cpu/n1008 (net)                             1                 0.0000     1.5733 r
  u_cpu/U1666/B2 (LVT_INOR3HDV1)                        0.1851    0.0000     1.5733 r
  u_cpu/U1666/ZN (LVT_INOR3HDV1)                        0.0944    0.0810     1.6542 f
  u_cpu/n103 (net)                              2                 0.0000     1.6542 f
  u_cpu/U94/B (LVT_OA31HDV1)                            0.0944    0.0000     1.6542 f
  u_cpu/U94/Z (LVT_OA31HDV1)                            0.1024    0.1274     1.7816 f
  u_cpu/n73 (net)                               1                 0.0000     1.7816 f
  u_cpu/U1191/A2 (LVT_OAI21HDV1)                        0.1024    0.0000     1.7816 f
  u_cpu/U1191/ZN (LVT_OAI21HDV1)                        0.1460    0.1150     1.8966 r
  u_cpu/n217 (net)                              1                 0.0000     1.8966 r
  u_cpu/U1466/A3 (LVT_NAND3HDV1)                        0.1460    0.0000     1.8966 r
  u_cpu/U1466/ZN (LVT_NAND3HDV1)                        0.1899    0.1348     2.0315 f
  u_cpu/stall (net)                             4                 0.0000     2.0315 f
  u_cpu/U8/A3 (LVT_NOR3HDV1)                            0.1899    0.0000     2.0315 f
  u_cpu/U8/ZN (LVT_NOR3HDV1)                            0.2907    0.2120     2.2434 r
  u_cpu/n114 (net)                              2                 0.0000     2.2434 r
  u_cpu/U17/A1 (LVT_NAND2HDV2)                          0.2907    0.0000     2.2434 r
  u_cpu/U17/ZN (LVT_NAND2HDV2)                          0.1532    0.1277     2.3711 f
  u_cpu/n1009 (net)                             2                 0.0000     2.3711 f
  u_cpu/U1667/A2 (LVT_NOR2HDV2)                         0.1532    0.0000     2.3711 f
  u_cpu/U1667/ZN (LVT_NOR2HDV2)                         0.4742    0.2939     2.6650 r
  u_cpu/n117 (net)                             19                 0.0000     2.6650 r
  u_cpu/U1673/I (LVT_BUFHDV1)                           0.4742    0.0000     2.6650 r
  u_cpu/U1673/Z (LVT_BUFHDV1)                           0.4761    0.3597     3.0247 r
  u_cpu/n1030 (net)                            28                 0.0000     3.0247 r
  u_cpu/U1695/I (LVT_BUFHDV1)                           0.4761    0.0000     3.0247 r
  u_cpu/U1695/Z (LVT_BUFHDV1)                           0.4827    0.3632     3.3879 r
  u_cpu/n1032 (net)                            29                 0.0000     3.3879 r
  u_cpu/U49/I (LVT_BUFHDV1)                             0.4827    0.0000     3.3879 r
  u_cpu/U49/Z (LVT_BUFHDV1)                             0.4973    0.3712     3.7591 r
  u_cpu/n1041 (net)                            30                 0.0000     3.7591 r
  u_cpu/U509/A1 (LVT_AO22HDV1)                          0.4973    0.0000     3.7591 r
  u_cpu/U509/Z (LVT_AO22HDV1)                           0.0734    0.2383     3.9974 r
  u_cpu/n581 (net)                              1                 0.0000     3.9974 r
  u_cpu/id_exe_csr_addr_reg_5_/D (LVT_DQHDV1)           0.0734    0.0000     3.9974 r
  data arrival time                                                          3.9974
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  u_cpu/id_exe_csr_addr_reg_5_/CK (LVT_DQHDV1)                    0.0000     6.3500 r
  library setup time                                             -0.0823     6.2677
  data required time                                                         6.2677
  ------------------------------------------------------------------------------------
  data required time                                                         6.2677
  data arrival time                                                         -3.9974
  ------------------------------------------------------------------------------------
  slack (MET)                                                                2.2703
  Startpoint: u_cpu/if_id_inst_reg_7_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: u_cpu/id_exe_csr_addr_reg_4_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  u_cpu/if_id_inst_reg_7_/CK (LVT_DQHDV1)               0.0000    0.0000 #   0.0000 r
  u_cpu/if_id_inst_reg_7_/Q (LVT_DQHDV1)                0.0848    0.2347     0.2347 f
  u_cpu/if_id_inst[7] (net)                     3                 0.0000     0.2347 f
  u_cpu/U54/A4 (LVT_OR4HDV1)                            0.0848    0.0000     0.2347 f
  u_cpu/U54/Z (LVT_OR4HDV1)                             0.1056    0.3836     0.6183 f
  u_cpu/n33 (net)                               1                 0.0000     0.6183 f
  u_cpu/U55/A3 (LVT_OR3HDV1)                            0.1056    0.0000     0.6183 f
  u_cpu/U55/Z (LVT_OR3HDV1)                             0.0902    0.2775     0.8957 f
  u_cpu/n34 (net)                               1                 0.0000     0.8957 f
  u_cpu/U56/A3 (LVT_NOR3HDV1)                           0.0902    0.0000     0.8957 f
  u_cpu/U56/ZN (LVT_NOR3HDV1)                           0.1927    0.1477     1.0435 r
  u_cpu/n70 (net)                               1                 0.0000     1.0435 r
  u_cpu/U79/A1 (LVT_NAND2HDV1)                          0.1927    0.0000     1.0435 r
  u_cpu/U79/ZN (LVT_NAND2HDV1)                          0.0739    0.0619     1.1054 f
  u_cpu/n1004 (net)                             1                 0.0000     1.1054 f
  u_cpu/U5/A4 (LVT_OR4HDV1)                             0.0739    0.0000     1.1054 f
  u_cpu/U5/Z (LVT_OR4HDV1)                              0.1146    0.3920     1.4974 f
  u_cpu/n1005 (net)                             1                 0.0000     1.4974 f
  u_cpu/U64/C (LVT_OAI211HDV1)                          0.1146    0.0000     1.4974 f
  u_cpu/U64/ZN (LVT_OAI211HDV1)                         0.1851    0.0759     1.5733 r
  u_cpu/n1008 (net)                             1                 0.0000     1.5733 r
  u_cpu/U1666/B2 (LVT_INOR3HDV1)                        0.1851    0.0000     1.5733 r
  u_cpu/U1666/ZN (LVT_INOR3HDV1)                        0.0944    0.0810     1.6542 f
  u_cpu/n103 (net)                              2                 0.0000     1.6542 f
  u_cpu/U94/B (LVT_OA31HDV1)                            0.0944    0.0000     1.6542 f
  u_cpu/U94/Z (LVT_OA31HDV1)                            0.1024    0.1274     1.7816 f
  u_cpu/n73 (net)                               1                 0.0000     1.7816 f
  u_cpu/U1191/A2 (LVT_OAI21HDV1)                        0.1024    0.0000     1.7816 f
  u_cpu/U1191/ZN (LVT_OAI21HDV1)                        0.1460    0.1150     1.8966 r
  u_cpu/n217 (net)                              1                 0.0000     1.8966 r
  u_cpu/U1466/A3 (LVT_NAND3HDV1)                        0.1460    0.0000     1.8966 r
  u_cpu/U1466/ZN (LVT_NAND3HDV1)                        0.1899    0.1348     2.0315 f
  u_cpu/stall (net)                             4                 0.0000     2.0315 f
  u_cpu/U8/A3 (LVT_NOR3HDV1)                            0.1899    0.0000     2.0315 f
  u_cpu/U8/ZN (LVT_NOR3HDV1)                            0.2907    0.2120     2.2434 r
  u_cpu/n114 (net)                              2                 0.0000     2.2434 r
  u_cpu/U17/A1 (LVT_NAND2HDV2)                          0.2907    0.0000     2.2434 r
  u_cpu/U17/ZN (LVT_NAND2HDV2)                          0.1532    0.1277     2.3711 f
  u_cpu/n1009 (net)                             2                 0.0000     2.3711 f
  u_cpu/U1667/A2 (LVT_NOR2HDV2)                         0.1532    0.0000     2.3711 f
  u_cpu/U1667/ZN (LVT_NOR2HDV2)                         0.4742    0.2939     2.6650 r
  u_cpu/n117 (net)                             19                 0.0000     2.6650 r
  u_cpu/U1673/I (LVT_BUFHDV1)                           0.4742    0.0000     2.6650 r
  u_cpu/U1673/Z (LVT_BUFHDV1)                           0.4761    0.3597     3.0247 r
  u_cpu/n1030 (net)                            28                 0.0000     3.0247 r
  u_cpu/U1695/I (LVT_BUFHDV1)                           0.4761    0.0000     3.0247 r
  u_cpu/U1695/Z (LVT_BUFHDV1)                           0.4827    0.3632     3.3879 r
  u_cpu/n1032 (net)                            29                 0.0000     3.3879 r
  u_cpu/U49/I (LVT_BUFHDV1)                             0.4827    0.0000     3.3879 r
  u_cpu/U49/Z (LVT_BUFHDV1)                             0.4973    0.3712     3.7591 r
  u_cpu/n1041 (net)                            30                 0.0000     3.7591 r
  u_cpu/U508/A1 (LVT_AO22HDV1)                          0.4973    0.0000     3.7591 r
  u_cpu/U508/Z (LVT_AO22HDV1)                           0.0734    0.2383     3.9974 r
  u_cpu/n580 (net)                              1                 0.0000     3.9974 r
  u_cpu/id_exe_csr_addr_reg_4_/D (LVT_DQHDV1)           0.0734    0.0000     3.9974 r
  data arrival time                                                          3.9974
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  u_cpu/id_exe_csr_addr_reg_4_/CK (LVT_DQHDV1)                    0.0000     6.3500 r
  library setup time                                             -0.0823     6.2677
  data required time                                                         6.2677
  ------------------------------------------------------------------------------------
  data required time                                                         6.2677
  data arrival time                                                         -3.9974
  ------------------------------------------------------------------------------------
  slack (MET)                                                                2.2703
  Startpoint: u_cpu/if_id_inst_reg_7_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: u_cpu/id_exe_csr_addr_reg_3_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  u_cpu/if_id_inst_reg_7_/CK (LVT_DQHDV1)               0.0000    0.0000 #   0.0000 r
  u_cpu/if_id_inst_reg_7_/Q (LVT_DQHDV1)                0.0848    0.2347     0.2347 f
  u_cpu/if_id_inst[7] (net)                     3                 0.0000     0.2347 f
  u_cpu/U54/A4 (LVT_OR4HDV1)                            0.0848    0.0000     0.2347 f
  u_cpu/U54/Z (LVT_OR4HDV1)                             0.1056    0.3836     0.6183 f
  u_cpu/n33 (net)                               1                 0.0000     0.6183 f
  u_cpu/U55/A3 (LVT_OR3HDV1)                            0.1056    0.0000     0.6183 f
  u_cpu/U55/Z (LVT_OR3HDV1)                             0.0902    0.2775     0.8957 f
  u_cpu/n34 (net)                               1                 0.0000     0.8957 f
  u_cpu/U56/A3 (LVT_NOR3HDV1)                           0.0902    0.0000     0.8957 f
  u_cpu/U56/ZN (LVT_NOR3HDV1)                           0.1927    0.1477     1.0435 r
  u_cpu/n70 (net)                               1                 0.0000     1.0435 r
  u_cpu/U79/A1 (LVT_NAND2HDV1)                          0.1927    0.0000     1.0435 r
  u_cpu/U79/ZN (LVT_NAND2HDV1)                          0.0739    0.0619     1.1054 f
  u_cpu/n1004 (net)                             1                 0.0000     1.1054 f
  u_cpu/U5/A4 (LVT_OR4HDV1)                             0.0739    0.0000     1.1054 f
  u_cpu/U5/Z (LVT_OR4HDV1)                              0.1146    0.3920     1.4974 f
  u_cpu/n1005 (net)                             1                 0.0000     1.4974 f
  u_cpu/U64/C (LVT_OAI211HDV1)                          0.1146    0.0000     1.4974 f
  u_cpu/U64/ZN (LVT_OAI211HDV1)                         0.1851    0.0759     1.5733 r
  u_cpu/n1008 (net)                             1                 0.0000     1.5733 r
  u_cpu/U1666/B2 (LVT_INOR3HDV1)                        0.1851    0.0000     1.5733 r
  u_cpu/U1666/ZN (LVT_INOR3HDV1)                        0.0944    0.0810     1.6542 f
  u_cpu/n103 (net)                              2                 0.0000     1.6542 f
  u_cpu/U94/B (LVT_OA31HDV1)                            0.0944    0.0000     1.6542 f
  u_cpu/U94/Z (LVT_OA31HDV1)                            0.1024    0.1274     1.7816 f
  u_cpu/n73 (net)                               1                 0.0000     1.7816 f
  u_cpu/U1191/A2 (LVT_OAI21HDV1)                        0.1024    0.0000     1.7816 f
  u_cpu/U1191/ZN (LVT_OAI21HDV1)                        0.1460    0.1150     1.8966 r
  u_cpu/n217 (net)                              1                 0.0000     1.8966 r
  u_cpu/U1466/A3 (LVT_NAND3HDV1)                        0.1460    0.0000     1.8966 r
  u_cpu/U1466/ZN (LVT_NAND3HDV1)                        0.1899    0.1348     2.0315 f
  u_cpu/stall (net)                             4                 0.0000     2.0315 f
  u_cpu/U8/A3 (LVT_NOR3HDV1)                            0.1899    0.0000     2.0315 f
  u_cpu/U8/ZN (LVT_NOR3HDV1)                            0.2907    0.2120     2.2434 r
  u_cpu/n114 (net)                              2                 0.0000     2.2434 r
  u_cpu/U17/A1 (LVT_NAND2HDV2)                          0.2907    0.0000     2.2434 r
  u_cpu/U17/ZN (LVT_NAND2HDV2)                          0.1532    0.1277     2.3711 f
  u_cpu/n1009 (net)                             2                 0.0000     2.3711 f
  u_cpu/U1667/A2 (LVT_NOR2HDV2)                         0.1532    0.0000     2.3711 f
  u_cpu/U1667/ZN (LVT_NOR2HDV2)                         0.4742    0.2939     2.6650 r
  u_cpu/n117 (net)                             19                 0.0000     2.6650 r
  u_cpu/U1673/I (LVT_BUFHDV1)                           0.4742    0.0000     2.6650 r
  u_cpu/U1673/Z (LVT_BUFHDV1)                           0.4761    0.3597     3.0247 r
  u_cpu/n1030 (net)                            28                 0.0000     3.0247 r
  u_cpu/U1695/I (LVT_BUFHDV1)                           0.4761    0.0000     3.0247 r
  u_cpu/U1695/Z (LVT_BUFHDV1)                           0.4827    0.3632     3.3879 r
  u_cpu/n1032 (net)                            29                 0.0000     3.3879 r
  u_cpu/U49/I (LVT_BUFHDV1)                             0.4827    0.0000     3.3879 r
  u_cpu/U49/Z (LVT_BUFHDV1)                             0.4973    0.3712     3.7591 r
  u_cpu/n1041 (net)                            30                 0.0000     3.7591 r
  u_cpu/U507/A1 (LVT_AO22HDV1)                          0.4973    0.0000     3.7591 r
  u_cpu/U507/Z (LVT_AO22HDV1)                           0.0734    0.2383     3.9974 r
  u_cpu/n579 (net)                              1                 0.0000     3.9974 r
  u_cpu/id_exe_csr_addr_reg_3_/D (LVT_DQHDV1)           0.0734    0.0000     3.9974 r
  data arrival time                                                          3.9974
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  u_cpu/id_exe_csr_addr_reg_3_/CK (LVT_DQHDV1)                    0.0000     6.3500 r
  library setup time                                             -0.0823     6.2677
  data required time                                                         6.2677
  ------------------------------------------------------------------------------------
  data required time                                                         6.2677
  data arrival time                                                         -3.9974
  ------------------------------------------------------------------------------------
  slack (MET)                                                                2.2703
