;redcode
;assert 1
	SPL 0, <-3
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB @121, 106
	ADD 30, 9
	ADD 30, 9
	DJN -1, @-20
	DJN -1, @-20
	MOV -61, <-20
	DJN 210, 860
	MOV -61, <-20
	SUB @121, 106
	ADD #270, <1
	ADD 30, 9
	MOV -1, <-30
	DJN 210, 860
	SUB -61, <-20
	SUB @121, 106
	ADD #270, <1
	SPL 0, <402
	SLT 100, 107
	SUB 0, 402
	JMN 300, 90
	ADD #270, <1
	SUB @862, @0
	SPL 0, <-3
	SPL 0, <402
	SLT 100, 107
	SUB 0, 402
	DJN 210, 860
	ADD #270, <1
	SUB @121, 106
	DJN 210, 860
	ADD #270, <1
	JMN 20, <-3
	SLT 20, @12
	DJN 130, @8
	ADD 3, 20
	SPL 0, <-3
	SPL 0, <-3
	DJN -1, @-20
	SPL 0, <-3
	SUB @121, 106
	ADD 30, 9
	DJN -1, @-20
	MOV -4, <-20
	ADD <210, 40
	DJN -1, @-20
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB @121, 106
