<profile>

<section name = "Vitis HLS Report for 'axi_slave_lite_reg'" level="0">
<item name = "Date">Tue Apr  9 14:26:50 2024
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">axi_slave_lite_demo</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu19eg-ffvc1760-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 2.015 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">0, 0, 0 ns, 0 ns, 1, 1, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 212, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 168, -</column>
<column name="Register">-, -, 63, -, -</column>
<specialColumn name="Available">1968, 1968, 1045440, 522720, 128</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="and_ln534_fu_500_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_141">and, 0, 0, 2, 1, 1</column>
<column name="ret_fu_305_p2">and, 0, 0, 8, 8, 8</column>
<column name="icmp_ln870_fu_486_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="s_axi_r_rdata">select, 0, 0, 64, 1, 64</column>
<column name="select_ln124_fu_492_p3">select, 0, 0, 64, 1, 64</column>
<column name="select_ln534_fu_506_p3">select, 0, 0, 64, 1, 64</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_phi_mux_p_Val2_1_phi_fu_227_p14">14, 3, 5, 15</column>
<column name="ap_phi_mux_wready_V_phi_fu_246_p14">14, 3, 1, 3</column>
<column name="ap_sig_allocacmp_inner_reg0_V_load">9, 2, 9, 18</column>
<column name="ap_sig_allocacmp_inner_reg1_V_load">9, 2, 9, 18</column>
<column name="ap_sig_allocacmp_inner_reg2_V_load">9, 2, 9, 18</column>
<column name="ap_sig_allocacmp_inner_reg3_V_load">9, 2, 10, 20</column>
<column name="rdata_V">20, 4, 12, 48</column>
<column name="s_axi_ar_arready">14, 3, 1, 3</column>
<column name="s_axi_aw_awready">14, 3, 1, 3</column>
<column name="s_axi_b_bvalid">14, 3, 1, 3</column>
<column name="s_axi_r_rvalid">14, 3, 1, 3</column>
<column name="s_axi_w_wready">14, 3, 1, 3</column>
<column name="state1_V">14, 3, 2, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="inner_reg0_V">9, 0, 9, 0</column>
<column name="inner_reg1_V">9, 0, 11, 2</column>
<column name="inner_reg2_V">9, 0, 9, 0</column>
<column name="inner_reg3_V">10, 0, 12, 2</column>
<column name="raddr_V">5, 0, 5, 0</column>
<column name="rdata_V">12, 0, 12, 0</column>
<column name="state1_V">2, 0, 2, 0</column>
<column name="state_V">1, 0, 1, 0</column>
<column name="waddr_V">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, axi_slave_lite_reg, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_none, axi_slave_lite_reg, return value</column>
<column name="s_axi_ar_araddr">in, 64, ap_none, s_axi_ar_araddr, pointer</column>
<column name="s_axi_ar_arready">out, 1, ap_none, s_axi_ar_arready, pointer</column>
<column name="s_axi_ar_arvalid">in, 1, ap_none, s_axi_ar_arvalid, pointer</column>
<column name="s_axi_aw_awaddr">in, 64, ap_none, s_axi_aw_awaddr, pointer</column>
<column name="s_axi_aw_awready">out, 1, ap_none, s_axi_aw_awready, pointer</column>
<column name="s_axi_aw_awvalid">in, 1, ap_none, s_axi_aw_awvalid, pointer</column>
<column name="s_axi_b_bresp">out, 2, ap_none, s_axi_b_bresp, pointer</column>
<column name="s_axi_b_bready">in, 1, ap_none, s_axi_b_bready, pointer</column>
<column name="s_axi_b_bvalid">out, 1, ap_none, s_axi_b_bvalid, pointer</column>
<column name="s_axi_r_rdata">out, 64, ap_none, s_axi_r_rdata, pointer</column>
<column name="s_axi_r_rresp">out, 2, ap_none, s_axi_r_rresp, pointer</column>
<column name="s_axi_r_rready">in, 1, ap_none, s_axi_r_rready, pointer</column>
<column name="s_axi_r_rvalid">out, 1, ap_none, s_axi_r_rvalid, pointer</column>
<column name="s_axi_w_wdata">in, 64, ap_none, s_axi_w_wdata, pointer</column>
<column name="s_axi_w_wstrb">in, 8, ap_none, s_axi_w_wstrb, pointer</column>
<column name="s_axi_w_wready">out, 1, ap_none, s_axi_w_wready, pointer</column>
<column name="s_axi_w_wvalid">in, 1, ap_none, s_axi_w_wvalid, pointer</column>
</table>
</item>
</section>
</profile>
