--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx25t,fgg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock USER_CLOCK
--------------+------------+------------+------------+------------+---------------------+--------+
              |Max Setup to|  Process   |Max Hold to |  Process   |                     | Clock  |
Source        | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)    | Phase  |
--------------+------------+------------+------------+------------+---------------------+--------+
W_DUTY_SEL<1> |    1.809(R)|      SLOW  |    2.711(R)|      SLOW  |W_SELECTED_FREQ      |   0.000|
W_DUTY_SEL<2> |    1.964(R)|      SLOW  |    2.995(R)|      SLOW  |W_SELECTED_FREQ      |   0.000|
W_DUTY_SEL<3> |    1.727(R)|      SLOW  |    3.353(R)|      SLOW  |W_SELECTED_FREQ      |   0.000|
W_FREQ_SEL<0> |    2.537(R)|      SLOW  |   -0.966(R)|      SLOW  |W_FREQ<0>            |   0.000|
              |    2.537(R)|      SLOW  |   -0.966(R)|      SLOW  |W_FREQ<1>            |   0.000|
W_FREQ_SEL<1> |    1.907(R)|      SLOW  |   -0.346(R)|      SLOW  |W_FREQ<2>            |   0.000|
              |    0.587(R)|      FAST  |    1.606(R)|      SLOW  |freqmux/W_freq0_freq1|   0.000|
W_PHASE_SEL<1>|    1.211(R)|      SLOW  |    3.122(R)|      SLOW  |W_SELECTED_FREQ      |   0.000|
W_PHASE_SEL<2>|    1.777(R)|      SLOW  |    3.075(R)|      SLOW  |W_SELECTED_FREQ      |   0.000|
W_PHASE_SEL<3>|    1.394(R)|      SLOW  |    3.489(R)|      SLOW  |W_SELECTED_FREQ      |   0.000|
W_PHASE_SEL<4>|    1.082(R)|      SLOW  |    3.834(R)|      SLOW  |W_SELECTED_FREQ      |   0.000|
--------------+------------+------------+------------+------------+---------------------+--------+

Clock to Setup on destination clock USER_CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USER_CLOCK     |    3.082|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Jun 02 15:08:31 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 239 MB



