`begin_keywords "1800-2017"
`line 1 "LogicLeftShiftRegister_PosEdge_4Bit.v" 1
module LogicLeftShiftRegister_PosEdge_4Bit (clock, reset, D, Q);
    input clock;
    input reset;
    input [3:0] D;
    output reg [3:0] Q;

`line 7 "LogicLeftShiftRegister_PosEdge_4Bit.v" 0
    always @(posedge clock)
    begin
        if (reset)
            Q = 4'b0000;
        else
            Q = Q << 1 ;        
    end
endmodule

`line 16 "LogicLeftShiftRegister_PosEdge_4Bit.v" 2
