# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Pruc_CLOCK.srcs/sim_1/new/CNT_SIM.vhd" \

# Do not sort compile order
nosort
