INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Winter/Desktop/vivado/Exercise/project_1/project_1.srcs/sources_1/new/pro_1_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_1_design
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Winter/Desktop/vivado/Exercise/project_1/pro_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pro_1_tb
