
*** Running vivado
    with args -log alchitry_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source alchitry_top.tcl -notrace



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Apr  1 12:56:06 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source alchitry_top.tcl -notrace
Command: link_design -top alchitry_top -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 491.371 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 95 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/constraint/alchitry.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/constraint/alchitry.xdc:5]
Finished Parsing XDC File [C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/constraint/alchitry.xdc]
Parsing XDC File [C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/constraint/au_props.xdc]
Finished Parsing XDC File [C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/constraint/au_props.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1190.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 6 instances

8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1190.320 ; gain = 903.879
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.644 . Memory (MB): peak = 1190.320 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 23cbb4556

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1226.070 ; gain = 35.750

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 23cbb4556

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1617.434 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 23cbb4556

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1617.434 ; gain = 0.000
Phase 1 Initialization | Checksum: 23cbb4556

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1617.434 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 23cbb4556

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1617.434 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 23cbb4556

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1617.434 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 23cbb4556

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1617.434 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 197180efa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1617.434 ; gain = 0.000
Retarget | Checksum: 197180efa
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 24b876e07

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1617.434 ; gain = 0.000
Constant propagation | Checksum: 24b876e07
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1617.434 ; gain = 0.000
Phase 5 Sweep | Checksum: 1a0f7cd56

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1617.434 ; gain = 0.000
Sweep | Checksum: 1a0f7cd56
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1a0f7cd56

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1617.434 ; gain = 0.000
BUFG optimization | Checksum: 1a0f7cd56
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1a0f7cd56

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1617.434 ; gain = 0.000
Shift Register Optimization | Checksum: 1a0f7cd56
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1a0f7cd56

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1617.434 ; gain = 0.000
Post Processing Netlist | Checksum: 1a0f7cd56
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 24c50d40f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1617.434 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1617.434 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 24c50d40f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1617.434 ; gain = 0.000
Phase 9 Finalization | Checksum: 24c50d40f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1617.434 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 24c50d40f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1617.434 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 24c50d40f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1691.113 ; gain = 0.000
Ending Power Optimization Task | Checksum: 24c50d40f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.334 . Memory (MB): peak = 1691.113 ; gain = 73.680

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 24c50d40f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1691.113 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1691.113 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 24c50d40f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1691.113 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file alchitry_top_drc_opted.rpt -pb alchitry_top_drc_opted.pb -rpx alchitry_top_drc_opted.rpx
Command: report_drc -file alchitry_top_drc_opted.rpt -pb alchitry_top_drc_opted.pb -rpx alchitry_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/vivado/blank.runs/impl_1/alchitry_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1691.113 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1691.113 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1691.113 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1691.113 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1691.113 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1691.113 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1691.113 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/vivado/blank.runs/impl_1/alchitry_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1691.113 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17dbe02a8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1691.113 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1691.113 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 24d03c2d5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1691.113 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 328a38f94

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.249 . Memory (MB): peak = 1691.113 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 328a38f94

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.252 . Memory (MB): peak = 1691.113 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 328a38f94

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.254 . Memory (MB): peak = 1691.113 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 33ee4da71

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.339 . Memory (MB): peak = 1691.113 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2dd9a8063

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.392 . Memory (MB): peak = 1691.113 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2dd9a8063

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.395 . Memory (MB): peak = 1691.113 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 221ac76c0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1691.113 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 272beea7d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1691.113 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 64 LUTNM shape to break, 64 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 10, two critical 54, total 64, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 93 nets or LUTs. Breaked 64 LUTs, combined 29 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1691.113 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           64  |             29  |                    93  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           64  |             29  |                    93  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1eb4df7b5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1691.113 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 1b5386dea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1691.113 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1b5386dea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1691.113 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22c9346cb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1691.113 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 194a556f5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1691.113 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18d19819f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1691.113 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1da7c8465

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1691.113 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1aeca1357

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1691.113 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 248b657f7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1691.113 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1f20abb65

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1691.113 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1ea3f8c6c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1691.113 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 192e998ee

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1691.113 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 192e998ee

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1691.113 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e140180b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.551 | TNS=-590.532 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c7e87f44

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1691.113 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 280620de6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1691.113 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e140180b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1691.113 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.965. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2a02ab36f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1691.113 ; gain = 0.000

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1691.113 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 2a02ab36f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1691.113 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2a02ab36f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1691.113 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                2x2|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2a02ab36f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1691.113 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 2a02ab36f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1691.113 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1691.113 ; gain = 0.000

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1691.113 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2aa9cbdf3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1691.113 ; gain = 0.000
Ending Placer Task | Checksum: 1db72a364

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1691.113 ; gain = 0.000
78 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1691.113 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file alchitry_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1691.113 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file alchitry_top_utilization_placed.rpt -pb alchitry_top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file alchitry_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1691.113 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1691.113 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1691.113 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1691.113 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1691.113 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1691.113 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1691.113 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1691.113 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/vivado/blank.runs/impl_1/alchitry_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.089 . Memory (MB): peak = 1691.113 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 0.10s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1691.113 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.965 | TNS=-336.692 |
Phase 1 Physical Synthesis Initialization | Checksum: 1fa01fad2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1691.113 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.965 | TNS=-336.692 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1fa01fad2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1691.113 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.965 | TNS=-336.692 |
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'brams/bram2/ram_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'brams/bram2/ram_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net brams/bram2/ram_reg_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net display/D_state_q[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net display/D_state_q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.917 | TNS=-325.567 |
INFO: [Physopt 32-702] Processed net display/D_state_q[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/D_states_q_reg[5]_2[0]. Critical path length was reduced through logic transformation on cell sm/ram_reg_i_13_comp.
INFO: [Physopt 32-735] Processed net display/override_address. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.902 | TNS=-325.973 |
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'brams/bram1/ram_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'brams/bram1/ram_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net brams/bram1/DOADO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/override_address. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net display/override_address. Critical path length was reduced through logic transformation on cell display/ram_reg_i_33_comp_2.
INFO: [Physopt 32-735] Processed net sm/M_sm_bra[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.721 | TNS=-325.601 |
INFO: [Physopt 32-702] Processed net sm/D_states_q_reg[5]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/D_states_d__0[4]. Critical path length was reduced through logic transformation on cell sm/D_states_q[4]_i_1_comp.
INFO: [Physopt 32-735] Processed net sm/D_states_q[4]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.709 | TNS=-325.472 |
INFO: [Physopt 32-702] Processed net sm/D_states_q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[1]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/D_states_q[1]_i_2_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[1]_i_2_comp.
INFO: [Physopt 32-735] Processed net sm/D_states_q[1]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.706 | TNS=-325.440 |
INFO: [Physopt 32-663] Processed net sm/D_states_q_reg[5]_0[1].  Re-placed instance sm/D_states_q_reg[2]
INFO: [Physopt 32-735] Processed net sm/D_states_q_reg[5]_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.677 | TNS=-325.411 |
INFO: [Physopt 32-702] Processed net sm/D_states_q[1]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/D_states_q[1]_i_3_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[1]_i_3_comp.
INFO: [Physopt 32-735] Processed net sm/D_states_q[1]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.677 | TNS=-325.143 |
INFO: [Physopt 32-702] Processed net sm/D_states_q_reg[5]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/D_states_d__0[2]. Critical path length was reduced through logic transformation on cell sm/D_states_q[2]_i_1_comp.
INFO: [Physopt 32-735] Processed net sm/D_states_q[2]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.661 | TNS=-325.127 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net sm/D_states_q[2]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.653 | TNS=-325.003 |
INFO: [Physopt 32-702] Processed net sm/D_states_q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/D_states_d__0[3]. Critical path length was reduced through logic transformation on cell sm/D_states_q[3]_i_1_comp.
INFO: [Physopt 32-735] Processed net sm/D_states_q[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.632 | TNS=-324.807 |
INFO: [Physopt 32-710] Processed net sm/D_states_q_reg[5]_2[0]. Critical path length was reduced through logic transformation on cell sm/ram_reg_i_13_comp_1.
INFO: [Physopt 32-735] Processed net sm/M_sm_bra[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.625 | TNS=-324.688 |
INFO: [Physopt 32-663] Processed net sm/D_states_q[6].  Re-placed instance sm/D_states_q_reg[6]
INFO: [Physopt 32-735] Processed net sm/D_states_q[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.592 | TNS=-324.402 |
INFO: [Physopt 32-710] Processed net sm/D_states_d__0[4]. Critical path length was reduced through logic transformation on cell sm/D_states_q[4]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net sm/D_states_q[4]_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.537 | TNS=-324.205 |
INFO: [Physopt 32-702] Processed net sm/D_states_q[2]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/D_states_q[2]_i_3_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[2]_i_3_comp.
INFO: [Physopt 32-735] Processed net sm/D_states_q[2]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.525 | TNS=-324.178 |
INFO: [Physopt 32-710] Processed net display/override_address. Critical path length was reduced through logic transformation on cell display/ram_reg_i_33_comp_3.
INFO: [Physopt 32-735] Processed net sm/M_alum_out[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.520 | TNS=-323.887 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net sm/M_alum_out[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.458 | TNS=-321.142 |
INFO: [Physopt 32-710] Processed net sm/D_states_d__0[3]. Critical path length was reduced through logic transformation on cell sm/D_states_q[3]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net sm/D_states_q[3]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.356 | TNS=-321.018 |
INFO: [Physopt 32-663] Processed net sm/D_states_q[7].  Re-placed instance sm/D_states_q_reg[7]
INFO: [Physopt 32-735] Processed net sm/D_states_q[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.342 | TNS=-320.725 |
INFO: [Physopt 32-702] Processed net sm/D_states_q[7]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/D_states_q[7]_i_7_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[7]_i_7_comp.
INFO: [Physopt 32-735] Processed net sm/D_states_q[7]_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.337 | TNS=-320.589 |
INFO: [Physopt 32-702] Processed net sm/M_alum_out[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][0]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/D_registers_q[7][0]_i_6_n_0. Critical path length was reduced through logic transformation on cell sm/D_registers_q[7][0]_i_6_comp.
INFO: [Physopt 32-735] Processed net L_reg/D_registers_q_reg[7][29]_i_9_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.311 | TNS=-319.467 |
INFO: [Physopt 32-710] Processed net sm/D_states_q[7]_i_1_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[7]_i_1_comp.
INFO: [Physopt 32-735] Processed net sm/D_states_q[7]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.271 | TNS=-317.075 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net L_reg/D_registers_q_reg[7][29]_i_9_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.012 | TNS=-311.992 |
INFO: [Physopt 32-710] Processed net sm/D_states_q[7]_i_1_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[7]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net sm/D_states_q[7]_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.972 | TNS=-311.664 |
INFO: [Physopt 32-702] Processed net L_reg/D_registers_q_reg[7][29]_i_9_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][30]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/D_registers_q[7][30]_i_7_n_0. Critical path length was reduced through logic transformation on cell sm/D_registers_q[7][30]_i_7_comp.
INFO: [Physopt 32-735] Processed net sm/D_registers_q[7][27]_i_7_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.970 | TNS=-308.422 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net L_reg/D_registers_q[7][0]_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.969 | TNS=-307.300 |
INFO: [Physopt 32-702] Processed net sm/D_states_q[7]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/D_states_q[7]_i_28_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[7]_i_28_comp.
INFO: [Physopt 32-735] Processed net sm/M_alum_out[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.921 | TNS=-306.916 |
INFO: [Physopt 32-663] Processed net sm/M_alum_out[27].  Re-placed instance sm/D_registers_q[7][27]_i_2
INFO: [Physopt 32-735] Processed net sm/M_alum_out[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.904 | TNS=-306.132 |
INFO: [Physopt 32-702] Processed net L_reg/D_registers_q[7][0]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net L_reg/D_registers_q[7][0]_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.872 | TNS=-305.061 |
INFO: [Physopt 32-710] Processed net sm/D_states_q[7]_i_28_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[7]_i_28_comp_1.
INFO: [Physopt 32-735] Processed net sm/M_alum_out[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.841 | TNS=-304.781 |
INFO: [Physopt 32-702] Processed net sm/D_states_q[7]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/D_states_q[7]_i_29_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[7]_i_29_comp.
INFO: [Physopt 32-735] Processed net sm/M_alum_out[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.841 | TNS=-303.949 |
INFO: [Physopt 32-702] Processed net sm/D_registers_q_reg[7][27]_i_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/D_registers_q_reg[7][27]_i_8. Critical path length was reduced through logic transformation on cell sm/D_registers_q[7][26]_i_4_comp.
INFO: [Physopt 32-735] Processed net sm/D_registers_q[7][25]_i_7_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.804 | TNS=-300.384 |
INFO: [Physopt 32-702] Processed net L_reg/D_registers_q[7][0]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net L_reg/D_registers_q[7][0]_i_20_n_0. Critical path length was reduced through logic transformation on cell L_reg/D_registers_q[7][0]_i_20_comp.
INFO: [Physopt 32-735] Processed net sm/D_registers_q_reg[7][20]_i_8. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.737 | TNS=-298.990 |
INFO: [Physopt 32-702] Processed net sm/M_alum_out[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/D_states_q_reg[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/D_states_q_reg[6]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net L_reg/D_states_q_reg[6]_0. Critical path length was reduced through logic transformation on cell L_reg/D_registers_q[7][31]_i_83_comp.
INFO: [Physopt 32-735] Processed net L_reg/D_registers_q[7][29]_i_8. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.722 | TNS=-294.902 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net sm/D_registers_q_reg[7][20]_i_8. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.706 | TNS=-292.945 |
INFO: [Physopt 32-702] Processed net sm/D_states_q[7]_i_17_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/D_states_q[7]_i_17_n_0_repN_1. Critical path length was reduced through logic transformation on cell sm/D_states_q[7]_i_17_comp_3.
INFO: [Physopt 32-735] Processed net sm/D_states_q[7]_i_30_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.687 | TNS=-292.905 |
INFO: [Physopt 32-702] Processed net sm/D_states_q[7]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/M_alum_out[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][11]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][11]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net sm/D_registers_q[7][27]_i_25_n_0.  Re-placed instance sm/D_registers_q[7][27]_i_25
INFO: [Physopt 32-735] Processed net sm/D_registers_q[7][27]_i_25_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.640 | TNS=-292.153 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net sm/D_registers_q[7][11]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.638 | TNS=-290.401 |
INFO: [Physopt 32-710] Processed net sm/D_states_q[7]_i_40_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[7]_i_40_comp.
INFO: [Physopt 32-735] Processed net sm/M_alum_out[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.611 | TNS=-289.969 |
INFO: [Physopt 32-710] Processed net sm/M_alum_out[0]. Critical path length was reduced through logic transformation on cell sm/D_registers_q[7][0]_i_3_comp_2.
INFO: [Physopt 32-735] Processed net sm/D_registers_q[7][0]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.588 | TNS=-289.444 |
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][28]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][27]_i_7_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/D_registers_q[7][27]_i_7_0. Critical path length was reduced through logic transformation on cell sm/D_registers_q[7][29]_i_10_comp_2.
INFO: [Physopt 32-735] Processed net sm/D_registers_q[7][25]_i_7_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.577 | TNS=-284.524 |
INFO: [Physopt 32-710] Processed net sm/D_registers_q[7][30]_i_7_n_0. Critical path length was reduced through logic transformation on cell sm/D_registers_q[7][30]_i_7_comp_1.
INFO: [Physopt 32-735] Processed net sm/D_registers_q[7][25]_i_7_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.565 | TNS=-280.949 |
INFO: [Physopt 32-663] Processed net sm/M_alum_out[9].  Re-placed instance sm/D_registers_q[7][9]_i_2
INFO: [Physopt 32-735] Processed net sm/M_alum_out[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.546 | TNS=-282.293 |
INFO: [Physopt 32-702] Processed net sm/M_alum_out[28]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net sm/M_alum_out[7].  Re-placed instance sm/D_registers_q[7][7]_i_2
INFO: [Physopt 32-735] Processed net sm/M_alum_out[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.532 | TNS=-284.742 |
INFO: [Physopt 32-81] Processed net sm/M_alum_out[9]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net sm/M_alum_out[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.515 | TNS=-283.758 |
INFO: [Physopt 32-710] Processed net L_reg/D_registers_q[7][0]_i_20_n_0. Critical path length was reduced through logic transformation on cell L_reg/D_registers_q[7][0]_i_20_comp_1.
INFO: [Physopt 32-735] Processed net sm/D_registers_q[7][0]_i_24_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.464 | TNS=-282.814 |
INFO: [Physopt 32-663] Processed net sm/M_alum_out[9]_repN.  Re-placed instance sm/D_registers_q[7][9]_i_2_replica
INFO: [Physopt 32-735] Processed net sm/M_alum_out[9]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.460 | TNS=-282.782 |
INFO: [Physopt 32-702] Processed net sm/M_alum_out[9]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net sm/D_registers_q[7][9]_i_5_n_0.  Re-placed instance sm/D_registers_q[7][9]_i_5
INFO: [Physopt 32-735] Processed net sm/D_registers_q[7][9]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.457 | TNS=-283.894 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net sm/D_states_q[7]_i_31_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.452 | TNS=-283.622 |
INFO: [Physopt 32-710] Processed net sm/D_registers_q_reg[7][27]_i_8. Critical path length was reduced through logic transformation on cell sm/D_registers_q[7][26]_i_4_comp_1.
INFO: [Physopt 32-735] Processed net sm/D_registers_q[7][27]_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.438 | TNS=-279.991 |
INFO: [Physopt 32-702] Processed net sm/D_registers_q_reg[7][20]_i_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/D_registers_q_reg[7][20]_i_8. Critical path length was reduced through logic transformation on cell sm/D_registers_q[7][0]_i_23_comp_1.
INFO: [Physopt 32-735] Processed net sm/D_registers_q[7][20]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.433 | TNS=-279.887 |
INFO: [Physopt 32-702] Processed net L_reg/D_registers_q_reg[7][22]_i_8_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net L_reg/D_registers_q_reg[7][22]_i_8_1. Critical path length was reduced through logic transformation on cell L_reg/D_registers_q[7][21]_i_4_comp.
INFO: [Physopt 32-735] Processed net L_reg/D_registers_q[7][22]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.423 | TNS=-278.863 |
INFO: [Physopt 32-710] Processed net sm/D_registers_q[7][11]_i_6_n_0. Critical path length was reduced through logic transformation on cell sm/D_registers_q[7][11]_i_6_comp.
INFO: [Physopt 32-735] Processed net sm/D_registers_q[7][27]_i_25_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.413 | TNS=-276.919 |
INFO: [Physopt 32-702] Processed net L_reg/D_registers_q[7][24]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net L_reg/D_registers_q[7][24]_i_11_n_0. Critical path length was reduced through logic transformation on cell L_reg/D_registers_q[7][24]_i_11_comp.
INFO: [Physopt 32-735] Processed net L_reg/D_registers_q[7][22]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.382 | TNS=-266.275 |
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][0]_i_24_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][16]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/D_registers_q[7][16]_i_4_n_0. Critical path length was reduced through logic transformation on cell sm/D_registers_q[7][16]_i_4_comp.
INFO: [Physopt 32-735] Processed net sm/D_registers_q[7][17]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.379 | TNS=-266.325 |
INFO: [Physopt 32-710] Processed net sm/D_registers_q[7][0]_i_24_n_0_repN. Critical path length was reduced through logic transformation on cell sm/D_registers_q[7][0]_i_24_comp_2.
INFO: [Physopt 32-735] Processed net sm/D_registers_q[7][19]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.361 | TNS=-265.771 |
INFO: [Physopt 32-663] Processed net sm/D_states_q[3]_i_4_n_0.  Re-placed instance sm/D_states_q[3]_i_4_comp_1
INFO: [Physopt 32-735] Processed net sm/D_states_q[3]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.348 | TNS=-265.758 |
INFO: [Physopt 32-702] Processed net sm/D_states_q[3]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/D_states_q[3]_i_15_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[3]_i_15_comp.
INFO: [Physopt 32-735] Processed net sm/D_states_q[3]_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.339 | TNS=-265.509 |
INFO: [Physopt 32-702] Processed net sm/D_states_q[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][17]_i_11_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net sm/D_states_q_reg[6]_9.  Re-placed instance sm/D_registers_q[7][17]_i_9
INFO: [Physopt 32-735] Processed net sm/D_states_q_reg[6]_9. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.336 | TNS=-265.476 |
INFO: [Physopt 32-710] Processed net L_reg/D_registers_q_reg[7][22]_i_8_1. Critical path length was reduced through logic transformation on cell L_reg/D_registers_q[7][21]_i_4_comp_1.
INFO: [Physopt 32-735] Processed net L_reg/D_registers_q[7][22]_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.311 | TNS=-262.153 |
INFO: [Physopt 32-663] Processed net sm/D_states_q_reg[6]_10.  Re-placed instance sm/D_registers_q[7][15]_i_7
INFO: [Physopt 32-735] Processed net sm/D_states_q_reg[6]_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.310 | TNS=-261.162 |
INFO: [Physopt 32-710] Processed net sm/M_alum_out[9]_repN. Critical path length was reduced through logic transformation on cell sm/D_registers_q[7][9]_i_2_replica_comp.
INFO: [Physopt 32-735] Processed net sm/D_registers_q[7][9]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.299 | TNS=-261.074 |
INFO: [Physopt 32-710] Processed net sm/D_registers_q[7][27]_i_7_0. Critical path length was reduced through logic transformation on cell sm/D_registers_q[7][29]_i_10_comp_3.
INFO: [Physopt 32-735] Processed net sm/D_registers_q[7][27]_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.286 | TNS=-254.271 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net sm/D_states_q[7]_i_31_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.285 | TNS=-254.267 |
INFO: [Physopt 32-702] Processed net sm/D_states_q[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][11]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net L_reg/D_registers_q[7][7]_i_14_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.277 | TNS=-253.403 |
INFO: [Physopt 32-702] Processed net L_reg/D_registers_q[7][31]_i_161_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/D_registers_q[7][31]_i_181_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][22]_i_9_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/D_registers_q[7][22]_i_25_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/D_registers_q[7][22]_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/D_registers_q[7][22]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][12]_i_8_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][17]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][12]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][12]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][12]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q_reg[3]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/M_sm_bsel[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][31]_i_160_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][31]_i_179_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/D_sclk_counter_q_reg[4]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net sm/D_states_q_reg[5]_0[1].  Re-placed instance sm/D_states_q_reg[2]
INFO: [Physopt 32-735] Processed net sm/D_states_q_reg[5]_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.277 | TNS=-253.307 |
INFO: [Physopt 32-702] Processed net sm/D_states_q_reg[5]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/D_state_q[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net sm/D_states_q[7]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.249 | TNS=-252.811 |
INFO: [Physopt 32-702] Processed net brams/bram2/ram_reg_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net sm/M_alum_out[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.240 | TNS=-252.676 |
INFO: [Physopt 32-702] Processed net sm/M_alum_out[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][0]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/D_registers_q_reg[7][29]_i_9_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][30]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][27]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][22]_i_9_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/D_registers_q[7][22]_i_25_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/D_registers_q[7][22]_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/D_registers_q[7][22]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][12]_i_8_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][17]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][12]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][12]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][12]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q_reg[3]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/M_sm_bsel[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][31]_i_160_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][31]_i_179_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/D_sclk_counter_q_reg[4]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net sm/D_states_q_reg[5]_2[0].  Re-placed instance sm/ram_reg_i_13_comp_1
INFO: [Physopt 32-735] Processed net sm/D_states_q_reg[5]_2[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.238 | TNS=-252.610 |
INFO: [Physopt 32-702] Processed net sm/D_states_q_reg[5]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[2]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[2]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_d__0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.238 | TNS=-252.610 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1691.113 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 1935a1b6d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1691.113 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.238 | TNS=-252.610 |
INFO: [Physopt 32-702] Processed net sm/D_states_q_reg[5]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/D_state_q[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[2]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/D_states_q[2]_i_5_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[2]_i_5_comp.
INFO: [Physopt 32-735] Processed net sm/D_states_q[2]_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.235 | TNS=-252.607 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net sm/D_states_q[2]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.217 | TNS=-252.589 |
INFO: [Physopt 32-702] Processed net sm/D_states_q[2]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/M_alum_out[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][0]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/D_registers_q_reg[7][29]_i_9_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][30]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][27]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][22]_i_9_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/D_registers_q[7][22]_i_25_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/D_registers_q[7][22]_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/D_registers_q[7][22]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][12]_i_8_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][17]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][12]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][12]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][12]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q_reg[3]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/M_sm_bsel[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][31]_i_160_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][31]_i_179_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/D_sclk_counter_q_reg[4]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net sm/D_states_d__0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.215 | TNS=-252.487 |
INFO: [Physopt 32-702] Processed net sm/D_states_q_reg[5]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/D_states_q[7]_i_1_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[7]_i_1_comp.
INFO: [Physopt 32-735] Processed net sm/D_states_q[7]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.209 | TNS=-252.191 |
INFO: [Physopt 32-663] Processed net sm/D_states_q[6].  Re-placed instance sm/D_states_q_reg[6]
INFO: [Physopt 32-735] Processed net sm/D_states_q[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.178 | TNS=-252.809 |
INFO: [Physopt 32-663] Processed net sm/D_states_q[7]_i_7_n_0.  Re-placed instance sm/D_states_q[7]_i_7_comp_2
INFO: [Physopt 32-735] Processed net sm/D_states_q[7]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.174 | TNS=-252.329 |
INFO: [Physopt 32-702] Processed net sm/D_states_q[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/D_states_d__0[6]. Critical path length was reduced through logic transformation on cell sm/D_states_q[6]_i_1_comp.
INFO: [Physopt 32-735] Processed net sm/D_states_q[6]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.174 | TNS=-251.976 |
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'brams/bram2/ram_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'brams/bram2/ram_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net brams/bram2/ram_reg_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net sm/D_states_q_reg[5]_2[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.136 | TNS=-251.866 |
INFO: [Physopt 32-702] Processed net sm/D_states_q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net sm/D_states_q[1]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.122 | TNS=-251.712 |
INFO: [Physopt 32-702] Processed net sm/D_states_q[4]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/D_states_q[4]_i_5_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[4]_i_5_comp.
INFO: [Physopt 32-735] Processed net sm/D_states_q[4]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.122 | TNS=-251.661 |
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'brams/bram1/ram_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'brams/bram1/ram_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net brams/bram1/DOADO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/ADDRARDADDR[0]. Critical path length was reduced through logic transformation on cell sm/ram_reg_i_13__0_comp.
INFO: [Physopt 32-735] Processed net display/override_address. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.118 | TNS=-251.322 |
INFO: [Physopt 32-710] Processed net sm/D_states_q[7]_i_1_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[7]_i_1_comp_2.
INFO: [Physopt 32-735] Processed net sm/D_states_q[7]_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.115 | TNS=-250.634 |
INFO: [Physopt 32-702] Processed net sm/D_states_q[2]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net sm/D_states_d__0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.100 | TNS=-250.619 |
INFO: [Physopt 32-702] Processed net sm/D_states_d__0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q_reg[5]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/D_state_q[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[2]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/M_alum_out[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][0]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/D_registers_q_reg[7][29]_i_9_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][30]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][27]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][22]_i_9_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/D_registers_q[7][22]_i_25_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/D_registers_q[7][22]_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/D_registers_q[7][22]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][12]_i_8_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][17]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][12]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][12]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][12]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q_reg[3]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/M_sm_bsel[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][31]_i_160_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][31]_i_179_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/D_sclk_counter_q_reg[4]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_d__0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.100 | TNS=-250.619 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1691.113 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 1935a1b6d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1691.113 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1691.113 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.100 | TNS=-250.619 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.865  |         86.074  |            2  |              0  |                    81  |           0  |           2  |  00:00:08  |
|  Total          |          1.865  |         86.074  |            2  |              0  |                    81  |           0  |           3  |  00:00:08  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1691.113 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 134fc2e91

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1691.113 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
495 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1691.113 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1691.113 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1691.113 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1691.113 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1691.113 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1691.113 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1691.113 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1691.113 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/vivado/blank.runs/impl_1/alchitry_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1214aab6 ConstDB: 0 ShapeSum: 5ce1c36b RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 515f8dba | NumContArr: 8ffd689f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 266aeeb93

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1767.793 ; gain = 76.680

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 266aeeb93

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1767.793 ; gain = 76.680

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 266aeeb93

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1767.793 ; gain = 76.680
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 298caf5a3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1799.125 ; gain = 108.012
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.804 | TNS=-183.789| WHS=-0.182 | THS=-5.569 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2212
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2212
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1ab80410e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1799.125 ; gain = 108.012

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1ab80410e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1799.125 ; gain = 108.012

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 17cf372bc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1799.125 ; gain = 108.012
Phase 4 Initial Routing | Checksum: 17cf372bc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1799.125 ; gain = 108.012

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1350
 Number of Nodes with overlaps = 589
 Number of Nodes with overlaps = 285
 Number of Nodes with overlaps = 189
 Number of Nodes with overlaps = 132
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.320 | TNS=-707.774| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1dc29b882

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1831.715 ; gain = 140.602

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 641
 Number of Nodes with overlaps = 325
 Number of Nodes with overlaps = 203
 Number of Nodes with overlaps = 139
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.453 | TNS=-573.143| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2cb9da2ce

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1831.730 ; gain = 140.617

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 619
 Number of Nodes with overlaps = 269
 Number of Nodes with overlaps = 182
 Number of Nodes with overlaps = 95
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.654 | TNS=-622.483| WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 1eebae64d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 1831.730 ; gain = 140.617
Phase 5 Rip-up And Reroute | Checksum: 1eebae64d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 1831.730 ; gain = 140.617

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 25e45bcdb

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 1831.730 ; gain = 140.617
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.374 | TNS=-557.506| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 1cac0990d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1831.730 ; gain = 140.617

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1cac0990d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1831.730 ; gain = 140.617
Phase 6 Delay and Skew Optimization | Checksum: 1cac0990d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1831.730 ; gain = 140.617

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.374 | TNS=-549.762| WHS=0.043  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 255cb1710

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1831.730 ; gain = 140.617
Phase 7 Post Hold Fix | Checksum: 255cb1710

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1831.730 ; gain = 140.617

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.19557 %
  Global Horizontal Routing Utilization  = 1.39003 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 59.4595%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 79.2793%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 80.8824%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 72.0588%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 255cb1710

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1831.730 ; gain = 140.617

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 255cb1710

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1831.730 ; gain = 140.617

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 203e626b1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1831.730 ; gain = 140.617

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 203e626b1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1831.730 ; gain = 140.617

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.374 | TNS=-549.762| WHS=0.043  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 203e626b1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1831.730 ; gain = 140.617
Total Elapsed time in route_design: 24.408 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 164578a4b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1831.730 ; gain = 140.617
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 164578a4b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1831.730 ; gain = 140.617

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
511 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 1831.730 ; gain = 140.617
INFO: [Vivado 12-24828] Executing command : report_drc -file alchitry_top_drc_routed.rpt -pb alchitry_top_drc_routed.pb -rpx alchitry_top_drc_routed.rpx
Command: report_drc -file alchitry_top_drc_routed.rpt -pb alchitry_top_drc_routed.pb -rpx alchitry_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/vivado/blank.runs/impl_1/alchitry_top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file alchitry_top_methodology_drc_routed.rpt -pb alchitry_top_methodology_drc_routed.pb -rpx alchitry_top_methodology_drc_routed.rpx
Command: report_methodology -file alchitry_top_methodology_drc_routed.rpt -pb alchitry_top_methodology_drc_routed.pb -rpx alchitry_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/vivado/blank.runs/impl_1/alchitry_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file alchitry_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file alchitry_top_route_status.rpt -pb alchitry_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file alchitry_top_power_routed.rpt -pb alchitry_top_power_summary_routed.pb -rpx alchitry_top_power_routed.rpx
Command: report_power -file alchitry_top_power_routed.rpt -pb alchitry_top_power_summary_routed.pb -rpx alchitry_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
528 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file alchitry_top_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file alchitry_top_bus_skew_routed.rpt -pb alchitry_top_bus_skew_routed.pb -rpx alchitry_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1868.727 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1868.727 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1868.727 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1868.727 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1868.727 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1868.727 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1868.727 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/vivado/blank.runs/impl_1/alchitry_top_routed.dcp' has been generated.
Command: write_bitstream -force alchitry_top.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 13306400 bits.
Writing bitstream ./alchitry_top.bit...
Writing bitstream ./alchitry_top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
543 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2378.555 ; gain = 509.828
INFO: [Common 17-206] Exiting Vivado at Tue Apr  1 12:57:12 2025...
