-I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Configurations" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\Infra" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\Infra\\Platform" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\Infra\\Platform\\Tricore" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\Infra\\Platform\\Tricore\\Compilers" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\Infra\\Sfr" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\Infra\\Sfr\\TC37AED" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\Infra\\Sfr\\TC37AED\\_Reg" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\Infra\\Ssw" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\Infra\\Ssw\\TC37AED" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\Infra\\Ssw\\TC37AED\\Tricore" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\Service" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\Service\\CpuGeneric" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\Service\\CpuGeneric\\StdIf" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\Service\\CpuGeneric\\_Utilities" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\iLLD" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\iLLD\\TC37AED" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\iLLD\\TC37AED\\Tricore" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\iLLD\\TC37AED\\Tricore\\Asclin" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\iLLD\\TC37AED\\Tricore\\Asclin\\Asc" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\iLLD\\TC37AED\\Tricore\\Asclin\\Std" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\iLLD\\TC37AED\\Tricore\\Cpu" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\iLLD\\TC37AED\\Tricore\\Cpu\\Irq" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\iLLD\\TC37AED\\Tricore\\Cpu\\Std" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\iLLD\\TC37AED\\Tricore\\Cpu\\Trap" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\iLLD\\TC37AED\\Tricore\\Dma" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\iLLD\\TC37AED\\Tricore\\Dma\\Dma" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\iLLD\\TC37AED\\Tricore\\Dma\\Std" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\iLLD\\TC37AED\\Tricore\\Evadc" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\iLLD\\TC37AED\\Tricore\\Evadc\\Adc" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\iLLD\\TC37AED\\Tricore\\Evadc\\Std" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\iLLD\\TC37AED\\Tricore\\Gpt12" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\iLLD\\TC37AED\\Tricore\\Gpt12\\Std" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\iLLD\\TC37AED\\Tricore\\Gtm" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\iLLD\\TC37AED\\Tricore\\Gtm\\Std" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\iLLD\\TC37AED\\Tricore\\Gtm\\Tim" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\iLLD\\TC37AED\\Tricore\\Gtm\\Tim\\In" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\iLLD\\TC37AED\\Tricore\\Gtm\\Tom" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\iLLD\\TC37AED\\Tricore\\Gtm\\Tom\\Pwm" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\iLLD\\TC37AED\\Tricore\\Gtm\\Tom\\Timer" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\iLLD\\TC37AED\\Tricore\\Mtu" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\iLLD\\TC37AED\\Tricore\\Mtu\\Std" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\iLLD\\TC37AED\\Tricore\\Pms" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\iLLD\\TC37AED\\Tricore\\Pms\\Std" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\iLLD\\TC37AED\\Tricore\\Port" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\iLLD\\TC37AED\\Tricore\\Port\\Io" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\iLLD\\TC37AED\\Tricore\\Port\\Std" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\iLLD\\TC37AED\\Tricore\\Scu" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\iLLD\\TC37AED\\Tricore\\Scu\\Std" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\iLLD\\TC37AED\\Tricore\\Src" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\iLLD\\TC37AED\\Tricore\\Src\\Std" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\iLLD\\TC37AED\\Tricore\\Stm" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\iLLD\\TC37AED\\Tricore\\Stm\\Std" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\iLLD\\TC37AED\\Tricore\\_Impl" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\iLLD\\TC37AED\\Tricore\\_Lib" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\iLLD\\TC37AED\\Tricore\\_Lib\\DataHandling" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\Libraries\\iLLD\\TC37AED\\Tricore\\_PinMap" -I"D:\\Tsinghua\\IntellectualRacingTeam\\XinDong2025\\Example\\XinDong_TC377TX-Example_PeriodicInterrupt\\XinDongLib" 