[
  {
    "code": "define i32 @main() {\nentry:\n  ret i32 0\n}",
    "task": "validity",
    "architecture": "llvm_ir"
  },
  {
    "code": "define i32 @main() {\nentry:\n  ret i32 0\n}",
    "task": "validity",
    "architecture": "llvm_ir"
  },
  {
    "code": "define i32 @main() {\nentry:\n  ret i32 0\n}",
    "task": "validity",
    "architecture": "llvm_ir"
  },
  {
    "code": "; Trace-based pseudocode for Sort3 variant 1\n; Steps: if_a_gt_c_swap_ac, if_a_gt_b_swap_ab, if_b_gt_c_swap_bc, if_b_gt_c_swap_bc, done",
    "task": "sort3_trace",
    "architecture": "llvm_ir"
  },
  {
    "code": "; Trace-based pseudocode for Sort3 variant 2\n; Steps: if_a_gt_b_swap_ab, if_b_gt_c_swap_bc, if_a_gt_b_swap_ab, done",
    "task": "sort3_trace",
    "architecture": "llvm_ir"
  },
  {
    "code": "; Trace-based pseudocode for Sort3 variant 3\n; Steps: if_b_gt_c_swap_bc, if_a_gt_c_swap_ac, if_a_gt_c_swap_ac, if_a_gt_b_swap_ab, if_a_gt_c_swap_ac, if_a_gt_c_swap_ac, if_a_gt_b_swap_ab, if_a_gt_c_swap_ac",
    "task": "sort3_trace",
    "architecture": "llvm_ir"
  },
  {
    "code": "; Trace-based pseudocode for Sort3 variant 4\n; Steps: if_b_gt_c_swap_bc, if_b_gt_c_swap_bc, if_a_gt_b_swap_ab, if_a_gt_c_swap_ac, if_b_gt_c_swap_bc, done",
    "task": "sort3_trace",
    "architecture": "llvm_ir"
  },
  {
    "code": "; Trace-based pseudocode for Sort3 variant 5\n; Steps: if_a_gt_b_swap_ab, if_b_gt_c_swap_bc, if_b_gt_c_swap_bc, done",
    "task": "sort3_trace",
    "architecture": "llvm_ir"
  },
  {
    "code": "; Trace-based pseudocode for Latency Optimization 1\n; Steps: if_b_gt_c_swap_bc, if_a_gt_c_swap_ac, if_a_gt_b_swap_ab, if_a_gt_b_swap_ab, done",
    "task": "latency_optimization",
    "architecture": "llvm_ir"
  },
  {
    "code": "; Trace-based pseudocode for Latency Optimization 2\n; Steps: if_b_gt_c_swap_bc, if_a_gt_b_swap_ab, if_a_gt_b_swap_ab, if_b_gt_c_swap_bc, done",
    "task": "latency_optimization",
    "architecture": "llvm_ir"
  },
  {
    "code": "; Trace-based pseudocode for Latency Optimization 3\n; Steps: if_b_gt_c_swap_bc, if_a_gt_b_swap_ab, load_prefetch, if_b_gt_c_swap_bc, if_a_gt_b_swap_ab, done",
    "task": "latency_optimization",
    "architecture": "llvm_ir"
  },
  {
    "code": "; Trace-based pseudocode for Latency Optimization 4\n; Steps: if_a_gt_c_swap_ac, if_a_gt_b_swap_ab, load_prefetch, if_b_gt_c_swap_bc, if_a_gt_c_swap_ac, done",
    "task": "latency_optimization",
    "architecture": "llvm_ir"
  },
  {
    "code": "; Trace-based pseudocode for Latency Optimization 5\n; Steps: if_a_gt_c_swap_ac, load_prefetch, if_b_gt_c_swap_bc, if_a_gt_b_swap_ab, if_a_gt_c_swap_ac, done",
    "task": "latency_optimization",
    "architecture": "llvm_ir"
  },
  {
    "code": "; Trace-based pseudocode for Latency Optimization 6\n; Steps: if_a_gt_b_swap_ab, if_a_gt_c_swap_ac, if_b_gt_c_swap_bc, if_b_gt_c_swap_bc, done",
    "task": "latency_optimization",
    "architecture": "llvm_ir"
  },
  {
    "code": "; Trace-based pseudocode for Latency Optimization 7\n; Steps: if_a_gt_b_swap_ab, if_b_gt_c_swap_bc, if_a_gt_c_swap_ac, if_a_gt_b_swap_ab, done",
    "task": "latency_optimization",
    "architecture": "llvm_ir"
  },
  {
    "code": "; Trace-based pseudocode for Latency Optimization 8\n; Steps: if_a_gt_c_swap_ac, if_a_gt_b_swap_ab, if_b_gt_c_swap_bc, if_a_gt_c_swap_ac, done",
    "task": "latency_optimization",
    "architecture": "llvm_ir"
  },
  {
    "code": "; Trace-based pseudocode for Latency Optimization 9\n; Steps: if_a_gt_c_swap_ac, if_a_gt_b_swap_ab, if_b_gt_c_swap_bc, done",
    "task": "latency_optimization",
    "architecture": "llvm_ir"
  },
  {
    "code": "; Trace-based pseudocode for Latency Optimization 10\n; Steps: if_a_gt_b_swap_ab, if_a_gt_c_swap_ac, if_b_gt_c_swap_bc, if_a_gt_b_swap_ab, done",
    "task": "latency_optimization",
    "architecture": "llvm_ir"
  }
]
