Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Apr 15 13:42:15 2020
| Host         : DESKTOP-LHKOAFS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 2 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.910        0.000                      0                 3275        0.130        0.000                      0                 3275        3.000        0.000                       0                   774  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clkfbout   {0.000 5.000}      10.000          100.000         
  clkout0    {0.000 5.000}      10.000          100.000         
  clkout3    {0.000 40.000}     80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout0           5.410        0.000                      0                  840        0.130        0.000                      0                  840        4.020        0.000                       0                   388  
  clkout3          55.072        0.000                      0                 2434        0.263        0.000                      0                 2434       38.750        0.000                       0                   382  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout3       clkout0             3.910        0.000                      0                   32        0.498        0.000                      0                   32  
clkout0       clkout3             5.189        0.000                      0                   37        0.170        0.000                      0                   37  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdv/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   clkdv/bufclkfb/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.410ns  (required time - arrival time)
  Source:                 accel/accel/RESET_INT_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.642ns (16.587%)  route 3.229ns (83.413%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 8.495 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=382, routed)         1.716    -0.824    accel/accel/clk100
    SLICE_X6Y66          FDRE                                         r  accel/accel/RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  accel/accel/RESET_INT_reg/Q
                         net (fo=73, routed)          2.729     2.423    accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[12]_0
    SLICE_X10Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.547 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP[8]_i_1/O
                         net (fo=9, routed)           0.500     3.047    accel/accel/Accel_Calculation/ACCEL_Y_CLIP[1]
    SLICE_X10Y78         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=382, routed)         1.515     8.495    accel/accel/Accel_Calculation/clk100
    SLICE_X10Y78         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/C
                         clock pessimism              0.559     9.054    
                         clock uncertainty           -0.074     8.981    
    SLICE_X10Y78         FDRE (Setup_fdre_C_R)       -0.524     8.457    accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -3.047    
  -------------------------------------------------------------------
                         slack                                  5.410    

Slack (MET) :             5.410ns  (required time - arrival time)
  Source:                 accel/accel/RESET_INT_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.642ns (16.587%)  route 3.229ns (83.413%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 8.495 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=382, routed)         1.716    -0.824    accel/accel/clk100
    SLICE_X6Y66          FDRE                                         r  accel/accel/RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  accel/accel/RESET_INT_reg/Q
                         net (fo=73, routed)          2.729     2.423    accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[12]_0
    SLICE_X10Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.547 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP[8]_i_1/O
                         net (fo=9, routed)           0.500     3.047    accel/accel/Accel_Calculation/ACCEL_Y_CLIP[1]
    SLICE_X10Y78         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=382, routed)         1.515     8.495    accel/accel/Accel_Calculation/clk100
    SLICE_X10Y78         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/C
                         clock pessimism              0.559     9.054    
                         clock uncertainty           -0.074     8.981    
    SLICE_X10Y78         FDRE (Setup_fdre_C_R)       -0.524     8.457    accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[1]
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -3.047    
  -------------------------------------------------------------------
                         slack                                  5.410    

Slack (MET) :             5.410ns  (required time - arrival time)
  Source:                 accel/accel/RESET_INT_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.642ns (16.587%)  route 3.229ns (83.413%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 8.495 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=382, routed)         1.716    -0.824    accel/accel/clk100
    SLICE_X6Y66          FDRE                                         r  accel/accel/RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  accel/accel/RESET_INT_reg/Q
                         net (fo=73, routed)          2.729     2.423    accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[12]_0
    SLICE_X10Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.547 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP[8]_i_1/O
                         net (fo=9, routed)           0.500     3.047    accel/accel/Accel_Calculation/ACCEL_Y_CLIP[1]
    SLICE_X10Y78         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=382, routed)         1.515     8.495    accel/accel/Accel_Calculation/clk100
    SLICE_X10Y78         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[5]/C
                         clock pessimism              0.559     9.054    
                         clock uncertainty           -0.074     8.981    
    SLICE_X10Y78         FDRE (Setup_fdre_C_R)       -0.524     8.457    accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[5]
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -3.047    
  -------------------------------------------------------------------
                         slack                                  5.410    

Slack (MET) :             5.410ns  (required time - arrival time)
  Source:                 accel/accel/RESET_INT_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.642ns (16.587%)  route 3.229ns (83.413%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 8.495 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=382, routed)         1.716    -0.824    accel/accel/clk100
    SLICE_X6Y66          FDRE                                         r  accel/accel/RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  accel/accel/RESET_INT_reg/Q
                         net (fo=73, routed)          2.729     2.423    accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[12]_0
    SLICE_X10Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.547 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP[8]_i_1/O
                         net (fo=9, routed)           0.500     3.047    accel/accel/Accel_Calculation/ACCEL_Y_CLIP[1]
    SLICE_X10Y78         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=382, routed)         1.515     8.495    accel/accel/Accel_Calculation/clk100
    SLICE_X10Y78         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[6]/C
                         clock pessimism              0.559     9.054    
                         clock uncertainty           -0.074     8.981    
    SLICE_X10Y78         FDRE (Setup_fdre_C_R)       -0.524     8.457    accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[6]
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -3.047    
  -------------------------------------------------------------------
                         slack                                  5.410    

Slack (MET) :             5.410ns  (required time - arrival time)
  Source:                 accel/accel/RESET_INT_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.642ns (16.587%)  route 3.229ns (83.413%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 8.495 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=382, routed)         1.716    -0.824    accel/accel/clk100
    SLICE_X6Y66          FDRE                                         r  accel/accel/RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  accel/accel/RESET_INT_reg/Q
                         net (fo=73, routed)          2.729     2.423    accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[12]_0
    SLICE_X10Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.547 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP[8]_i_1/O
                         net (fo=9, routed)           0.500     3.047    accel/accel/Accel_Calculation/ACCEL_Y_CLIP[1]
    SLICE_X10Y78         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=382, routed)         1.515     8.495    accel/accel/Accel_Calculation/clk100
    SLICE_X10Y78         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[7]/C
                         clock pessimism              0.559     9.054    
                         clock uncertainty           -0.074     8.981    
    SLICE_X10Y78         FDRE (Setup_fdre_C_R)       -0.524     8.457    accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[7]
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -3.047    
  -------------------------------------------------------------------
                         slack                                  5.410    

Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 accel/accel/RESET_INT_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.642ns (16.415%)  route 3.269ns (83.585%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=382, routed)         1.716    -0.824    accel/accel/clk100
    SLICE_X6Y66          FDRE                                         r  accel/accel/RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  accel/accel/RESET_INT_reg/Q
                         net (fo=73, routed)          2.729     2.423    accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[12]_0
    SLICE_X10Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.547 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP[8]_i_1/O
                         net (fo=9, routed)           0.540     3.087    accel/accel/Accel_Calculation/ACCEL_Y_CLIP[1]
    SLICE_X11Y77         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=382, routed)         1.513     8.493    accel/accel/Accel_Calculation/clk100
    SLICE_X11Y77         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[8]/C
                         clock pessimism              0.559     9.052    
                         clock uncertainty           -0.074     8.979    
    SLICE_X11Y77         FDRE (Setup_fdre_C_R)       -0.429     8.550    accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[8]
  -------------------------------------------------------------------
                         required time                          8.550    
                         arrival time                          -3.087    
  -------------------------------------------------------------------
                         slack                                  5.462    

Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 accel/accel/RESET_INT_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.642ns (16.587%)  route 3.229ns (83.413%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 8.495 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=382, routed)         1.716    -0.824    accel/accel/clk100
    SLICE_X6Y66          FDRE                                         r  accel/accel/RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  accel/accel/RESET_INT_reg/Q
                         net (fo=73, routed)          2.729     2.423    accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[12]_0
    SLICE_X10Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.547 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP[8]_i_1/O
                         net (fo=9, routed)           0.500     3.047    accel/accel/Accel_Calculation/ACCEL_Y_CLIP[1]
    SLICE_X11Y78         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=382, routed)         1.515     8.495    accel/accel/Accel_Calculation/clk100
    SLICE_X11Y78         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[2]/C
                         clock pessimism              0.559     9.054    
                         clock uncertainty           -0.074     8.981    
    SLICE_X11Y78         FDRE (Setup_fdre_C_R)       -0.429     8.552    accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[2]
  -------------------------------------------------------------------
                         required time                          8.552    
                         arrival time                          -3.047    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 accel/accel/RESET_INT_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.642ns (16.587%)  route 3.229ns (83.413%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 8.495 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=382, routed)         1.716    -0.824    accel/accel/clk100
    SLICE_X6Y66          FDRE                                         r  accel/accel/RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  accel/accel/RESET_INT_reg/Q
                         net (fo=73, routed)          2.729     2.423    accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[12]_0
    SLICE_X10Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.547 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP[8]_i_1/O
                         net (fo=9, routed)           0.500     3.047    accel/accel/Accel_Calculation/ACCEL_Y_CLIP[1]
    SLICE_X11Y78         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=382, routed)         1.515     8.495    accel/accel/Accel_Calculation/clk100
    SLICE_X11Y78         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[3]/C
                         clock pessimism              0.559     9.054    
                         clock uncertainty           -0.074     8.981    
    SLICE_X11Y78         FDRE (Setup_fdre_C_R)       -0.429     8.552    accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[3]
  -------------------------------------------------------------------
                         required time                          8.552    
                         arrival time                          -3.047    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 accel/accel/RESET_INT_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.642ns (16.587%)  route 3.229ns (83.413%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 8.495 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=382, routed)         1.716    -0.824    accel/accel/clk100
    SLICE_X6Y66          FDRE                                         r  accel/accel/RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  accel/accel/RESET_INT_reg/Q
                         net (fo=73, routed)          2.729     2.423    accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[12]_0
    SLICE_X10Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.547 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP[8]_i_1/O
                         net (fo=9, routed)           0.500     3.047    accel/accel/Accel_Calculation/ACCEL_Y_CLIP[1]
    SLICE_X11Y78         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=382, routed)         1.515     8.495    accel/accel/Accel_Calculation/clk100
    SLICE_X11Y78         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[4]/C
                         clock pessimism              0.559     9.054    
                         clock uncertainty           -0.074     8.981    
    SLICE_X11Y78         FDRE (Setup_fdre_C_R)       -0.429     8.552    accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[4]
  -------------------------------------------------------------------
                         required time                          8.552    
                         arrival time                          -3.047    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 accel/accel/RESET_INT_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.642ns (17.236%)  route 3.083ns (82.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=382, routed)         1.716    -0.824    accel/accel/clk100
    SLICE_X6Y66          FDRE                                         r  accel/accel/RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  accel/accel/RESET_INT_reg/Q
                         net (fo=73, routed)          2.301     1.995    accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[12]_0
    SLICE_X6Y77          LUT4 (Prop_lut4_I0_O)        0.124     2.119 r  accel/accel/Accel_Calculation/ACCEL_X_CLIP[8]_i_1/O
                         net (fo=9, routed)           0.782     2.901    accel/accel/Accel_Calculation/ACCEL_X_CLIP[8]
    SLICE_X8Y78          FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=382, routed)         1.512     8.492    accel/accel/Accel_Calculation/clk100
    SLICE_X8Y78          FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[0]/C
                         clock pessimism              0.559     9.051    
                         clock uncertainty           -0.074     8.978    
    SLICE_X8Y78          FDRE (Setup_fdre_C_R)       -0.524     8.454    accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[0]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -2.901    
  -------------------------------------------------------------------
                         slack                                  5.553    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Data_Reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=382, routed)         0.565    -0.599    accel/accel/ADXL_Control/clk100
    SLICE_X11Y72         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  accel/accel/ADXL_Control/Data_Reg_reg[0][0]/Q
                         net (fo=2, routed)           0.120    -0.338    accel/accel/ADXL_Control/Adxl_Data_Ready
    SLICE_X10Y71         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=382, routed)         0.834    -0.839    accel/accel/ADXL_Control/clk100
    SLICE_X10Y71         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
                         clock pessimism              0.254    -0.585    
    SLICE_X10Y71         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.468    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Data_Reg_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=382, routed)         0.565    -0.599    accel/accel/ADXL_Control/clk100
    SLICE_X9Y72          FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  accel/accel/ADXL_Control/Data_Reg_reg[6][3]/Q
                         net (fo=3, routed)           0.068    -0.390    accel/accel/ADXL_Control/in[11]
    SLICE_X9Y72          FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=382, routed)         0.833    -0.840    accel/accel/ADXL_Control/clk100
    SLICE_X9Y72          FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[7][3]/C
                         clock pessimism              0.241    -0.599    
    SLICE_X9Y72          FDRE (Hold_fdre_C_D)         0.076    -0.523    accel/accel/ADXL_Control/Data_Reg_reg[7][3]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Data_Reg_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.066%)  route 0.130ns (47.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=382, routed)         0.565    -0.599    accel/accel/ADXL_Control/clk100
    SLICE_X11Y72         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  accel/accel/ADXL_Control/Data_Reg_reg[0][7]/Q
                         net (fo=4, routed)           0.130    -0.328    accel/accel/ADXL_Control/Adxl_Conf_Err
    SLICE_X10Y71         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=382, routed)         0.834    -0.839    accel/accel/ADXL_Control/clk100
    SLICE_X10Y71         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][7]_srl3/CLK
                         clock pessimism              0.254    -0.585    
    SLICE_X10Y71         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.470    accel/accel/ADXL_Control/Data_Reg_reg[3][7]_srl3
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/Dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=382, routed)         0.563    -0.601    accel/accel/ADXL_Control/SPI_Interface/clk100
    SLICE_X12Y73         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.327    accel/accel/ADXL_Control/Dout[2]
    SLICE_X12Y74         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=382, routed)         0.830    -0.843    accel/accel/ADXL_Control/clk100
    SLICE_X12Y74         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
                         clock pessimism              0.254    -0.589    
    SLICE_X12Y74         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.480    accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/FSM_sequential_StC_Spi_SendRec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/FSM_sequential_StC_Spi_SendRec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.526%)  route 0.121ns (39.474%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=382, routed)         0.568    -0.596    accel/accel/ADXL_Control/clk100
    SLICE_X9Y68          FDRE                                         r  accel/accel/ADXL_Control/FSM_sequential_StC_Spi_SendRec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  accel/accel/ADXL_Control/FSM_sequential_StC_Spi_SendRec_reg[0]/Q
                         net (fo=10, routed)          0.121    -0.334    accel/accel/ADXL_Control/SPI_Interface/StC_Spi_SendRec[0]
    SLICE_X8Y68          LUT5 (Prop_lut5_I3_O)        0.045    -0.289 r  accel/accel/ADXL_Control/SPI_Interface/FSM_sequential_StC_Spi_SendRec[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    accel/accel/ADXL_Control/SPI_Interface_n_5
    SLICE_X8Y68          FDRE                                         r  accel/accel/ADXL_Control/FSM_sequential_StC_Spi_SendRec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=382, routed)         0.837    -0.836    accel/accel/ADXL_Control/clk100
    SLICE_X8Y68          FDRE                                         r  accel/accel/ADXL_Control/FSM_sequential_StC_Spi_SendRec_reg[2]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X8Y68          FDRE (Hold_fdre_C_D)         0.120    -0.463    accel/accel/ADXL_Control/FSM_sequential_StC_Spi_SendRec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Cmd_Reg_reg[1][3]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Cmd_Reg_reg[2][3]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=382, routed)         0.567    -0.597    accel/accel/ADXL_Control/clk100
    SLICE_X11Y69         FDSE                                         r  accel/accel/ADXL_Control/Cmd_Reg_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDSE (Prop_fdse_C_Q)         0.141    -0.456 r  accel/accel/ADXL_Control/Cmd_Reg_reg[1][3]/Q
                         net (fo=1, routed)           0.113    -0.343    accel/accel/ADXL_Control/Cmd_Reg_reg[1]_2[3]
    SLICE_X10Y68         FDSE                                         r  accel/accel/ADXL_Control/Cmd_Reg_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=382, routed)         0.837    -0.836    accel/accel/ADXL_Control/clk100
    SLICE_X10Y68         FDSE                                         r  accel/accel/ADXL_Control/Cmd_Reg_reg[2][3]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X10Y68         FDSE (Hold_fdse_C_D)         0.063    -0.519    accel/accel/ADXL_Control/Cmd_Reg_reg[2][3]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/MISO_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/SPI_Interface/Dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.092%)  route 0.125ns (46.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=382, routed)         0.563    -0.601    accel/accel/ADXL_Control/SPI_Interface/clk100
    SLICE_X13Y73         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/MISO_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  accel/accel/ADXL_Control/SPI_Interface/MISO_REG_reg[3]/Q
                         net (fo=2, routed)           0.125    -0.336    accel/accel/ADXL_Control/SPI_Interface/MISO_REG[3]
    SLICE_X12Y73         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=382, routed)         0.831    -0.842    accel/accel/ADXL_Control/SPI_Interface/clk100
    SLICE_X12Y73         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[3]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X12Y73         FDRE (Hold_fdre_C_D)         0.076    -0.512    accel/accel/ADXL_Control/SPI_Interface/Dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Cmd_Reg_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Cmd_Reg_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=382, routed)         0.567    -0.597    accel/accel/ADXL_Control/clk100
    SLICE_X11Y69         FDRE                                         r  accel/accel/ADXL_Control/Cmd_Reg_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  accel/accel/ADXL_Control/Cmd_Reg_reg[1][4]/Q
                         net (fo=1, routed)           0.116    -0.340    accel/accel/ADXL_Control/Cmd_Reg_reg[1]_2[4]
    SLICE_X10Y68         FDRE                                         r  accel/accel/ADXL_Control/Cmd_Reg_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=382, routed)         0.837    -0.836    accel/accel/ADXL_Control/clk100
    SLICE_X10Y68         FDRE                                         r  accel/accel/ADXL_Control/Cmd_Reg_reg[2][4]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X10Y68         FDRE (Hold_fdre_C_D)         0.063    -0.519    accel/accel/ADXL_Control/Cmd_Reg_reg[2][4]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/D_Send_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=382, routed)         0.569    -0.595    accel/accel/ADXL_Control/clk100
    SLICE_X10Y67         FDRE                                         r  accel/accel/ADXL_Control/D_Send_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  accel/accel/ADXL_Control/D_Send_reg[0]/Q
                         net (fo=1, routed)           0.082    -0.349    accel/accel/ADXL_Control/SPI_Interface/Q[0]
    SLICE_X11Y67         LUT2 (Prop_lut2_I0_O)        0.045    -0.304 r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    accel/accel/ADXL_Control/SPI_Interface/p_1_in[0]
    SLICE_X11Y67         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=382, routed)         0.838    -0.835    accel/accel/ADXL_Control/SPI_Interface/clk100
    SLICE_X11Y67         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X11Y67         FDRE (Hold_fdre_C_D)         0.091    -0.491    accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Data_Reg_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.256ns (76.077%)  route 0.081ns (23.923%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=382, routed)         0.565    -0.599    accel/accel/ADXL_Control/clk100
    SLICE_X11Y72         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  accel/accel/ADXL_Control/Data_Reg_reg[5][0]/Q
                         net (fo=3, routed)           0.081    -0.378    accel/accel/ADXL_Control/Data_Reg_reg[5]_4[0]
    SLICE_X10Y72         LUT2 (Prop_lut2_I0_O)        0.045    -0.333 r  accel/accel/ADXL_Control/ACCEL_Y_SUM[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.333    accel/accel/ADXL_Control/ACCEL_Y_SUM[0]_i_5_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.263 r  accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.263    accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[0]_i_1_n_7
    SLICE_X10Y72         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=382, routed)         0.833    -0.840    accel/accel/ADXL_Control/clk100
    SLICE_X10Y72         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[0]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X10Y72         FDRE (Hold_fdre_C_D)         0.134    -0.452    accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[0]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdv/mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clkdv/buf100/I0
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clkdv/clkout0_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y69     accel/accel/ADXL_Control/Cmd_Reg_Data_Addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y69     accel/accel/ADXL_Control/Cmd_Reg_Data_Addr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y69      accel/accel/ADXL_Control/Cmd_Reg_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y69      accel/accel/ADXL_Control/Cmd_Reg_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y69      accel/accel/ADXL_Control/Cmd_Reg_reg[0][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y69      accel/accel/ADXL_Control/Cmd_Reg_reg[0][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y67      accel/accel/ADXL_Control/Cmd_Reg_reg[1][0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y74     accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y74     accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y74     accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y74     accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y74     accel/accel/ADXL_Control/Data_Reg_reg[3][5]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y74     accel/accel/ADXL_Control/Data_Reg_reg[3][6]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y71     accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y71     accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y74     accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y74     accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y74     accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y74     accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y74     accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y74     accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y74     accel/accel/ADXL_Control/Data_Reg_reg[3][5]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y74     accel/accel/ADXL_Control/Data_Reg_reg[3][6]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y71     accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y71     accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y71     accel/accel/ADXL_Control/Data_Reg_reg[3][7]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y71     accel/accel/ADXL_Control/Data_Reg_reg[3][7]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       55.072ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       38.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             55.072ns  (required time - arrival time)
  Source:                 mips/dp/pcValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        24.543ns  (logic 3.726ns (15.181%)  route 20.817ns (84.819%))
  Logic Levels:           19  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=9 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 78.583 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=380, routed)         1.723    -0.817    mips/dp/clk12
    SLICE_X7Y91          FDRE                                         r  mips/dp/pcValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.419    -0.398 r  mips/dp/pcValue_reg[5]/Q
                         net (fo=109, routed)         1.973     1.575    mips/dp/regfile_instance/pc[3]
    SLICE_X0Y89          LUT6 (Prop_lut6_I4_O)        0.299     1.874 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_113/O
                         net (fo=1, routed)           0.000     1.874    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_113_n_0
    SLICE_X0Y89          MUXF7 (Prop_muxf7_I1_O)      0.217     2.091 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_56/O
                         net (fo=1, routed)           0.000     2.091    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_56_n_0
    SLICE_X0Y89          MUXF8 (Prop_muxf8_I1_O)      0.094     2.185 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_22/O
                         net (fo=50, routed)          2.761     4.946    mips/dp/regfile_instance/pcValue_reg[2][23]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.316     5.262 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_93/O
                         net (fo=7, routed)           1.101     6.364    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_93_n_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I3_O)        0.124     6.488 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_81/O
                         net (fo=95, routed)          2.525     9.012    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_81_n_0
    SLICE_X14Y105        LUT2 (Prop_lut2_I1_O)        0.124     9.136 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_107/O
                         net (fo=17, routed)          0.656     9.792    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_107_n_0
    SLICE_X12Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.916 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_148/O
                         net (fo=3, routed)           0.885    10.801    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_148_n_0
    SLICE_X12Y101        LUT3 (Prop_lut3_I0_O)        0.124    10.925 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_138/O
                         net (fo=4, routed)           0.814    11.739    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_138_n_0
    SLICE_X15Y101        LUT3 (Prop_lut3_I2_O)        0.152    11.891 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_134/O
                         net (fo=1, routed)           0.433    12.325    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_134_n_0
    SLICE_X15Y101        LUT6 (Prop_lut6_I5_O)        0.326    12.651 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_89/O
                         net (fo=1, routed)           0.292    12.943    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_89_n_0
    SLICE_X15Y100        LUT6 (Prop_lut6_I5_O)        0.124    13.067 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.297    13.365    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_38_n_0
    SLICE_X13Y99         LUT6 (Prop_lut6_I1_O)        0.124    13.489 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_8/O
                         net (fo=272, routed)         4.123    17.611    memIO/screen_mem/smem_reg_768_895_1_1/A1
    SLICE_X14Y83         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    17.735 r  memIO/screen_mem/smem_reg_768_895_1_1/SP.LOW/O
                         net (fo=1, routed)           0.000    17.735    memIO/screen_mem/smem_reg_768_895_1_1/SPO0
    SLICE_X14Y83         MUXF7 (Prop_muxf7_I0_O)      0.241    17.976 r  memIO/screen_mem/smem_reg_768_895_1_1/F7.SP/O
                         net (fo=1, routed)           0.571    18.547    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_122_0
    SLICE_X13Y83         LUT4 (Prop_lut4_I2_O)        0.298    18.845 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_149/O
                         net (fo=1, routed)           0.897    19.742    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_149_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I1_O)        0.124    19.866 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_122/O
                         net (fo=1, routed)           1.128    20.994    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_122_n_0
    SLICE_X11Y87         LUT6 (Prop_lut6_I1_O)        0.124    21.118 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_62/O
                         net (fo=1, routed)           1.155    22.273    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_62_n_0
    SLICE_X12Y95         LUT6 (Prop_lut6_I3_O)        0.124    22.397 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.436    22.833    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_25_n_0
    SLICE_X12Y95         LUT6 (Prop_lut6_I1_O)        0.124    22.957 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.770    23.727    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/DIA1
    SLICE_X6Y94          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=380, routed)         1.603    78.583    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y94          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.576    79.159    
                         clock uncertainty           -0.102    79.057    
    SLICE_X6Y94          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    78.799    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         78.799    
                         arrival time                         -23.727    
  -------------------------------------------------------------------
                         slack                                 55.072    

Slack (MET) :             55.232ns  (required time - arrival time)
  Source:                 mips/dp/pcValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        24.288ns  (logic 3.726ns (15.341%)  route 20.562ns (84.659%))
  Logic Levels:           19  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=9 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 78.504 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=380, routed)         1.723    -0.817    mips/dp/clk12
    SLICE_X7Y91          FDRE                                         r  mips/dp/pcValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.419    -0.398 r  mips/dp/pcValue_reg[5]/Q
                         net (fo=109, routed)         1.973     1.575    mips/dp/regfile_instance/pc[3]
    SLICE_X0Y89          LUT6 (Prop_lut6_I4_O)        0.299     1.874 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_113/O
                         net (fo=1, routed)           0.000     1.874    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_113_n_0
    SLICE_X0Y89          MUXF7 (Prop_muxf7_I1_O)      0.217     2.091 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_56/O
                         net (fo=1, routed)           0.000     2.091    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_56_n_0
    SLICE_X0Y89          MUXF8 (Prop_muxf8_I1_O)      0.094     2.185 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_22/O
                         net (fo=50, routed)          2.761     4.946    mips/dp/regfile_instance/pcValue_reg[2][23]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.316     5.262 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_93/O
                         net (fo=7, routed)           1.101     6.364    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_93_n_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I3_O)        0.124     6.488 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_81/O
                         net (fo=95, routed)          2.525     9.012    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_81_n_0
    SLICE_X14Y105        LUT2 (Prop_lut2_I1_O)        0.124     9.136 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_107/O
                         net (fo=17, routed)          0.656     9.792    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_107_n_0
    SLICE_X12Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.916 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_148/O
                         net (fo=3, routed)           0.885    10.801    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_148_n_0
    SLICE_X12Y101        LUT3 (Prop_lut3_I0_O)        0.124    10.925 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_138/O
                         net (fo=4, routed)           0.814    11.739    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_138_n_0
    SLICE_X15Y101        LUT3 (Prop_lut3_I2_O)        0.152    11.891 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_134/O
                         net (fo=1, routed)           0.433    12.325    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_134_n_0
    SLICE_X15Y101        LUT6 (Prop_lut6_I5_O)        0.326    12.651 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_89/O
                         net (fo=1, routed)           0.292    12.943    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_89_n_0
    SLICE_X15Y100        LUT6 (Prop_lut6_I5_O)        0.124    13.067 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.297    13.365    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_38_n_0
    SLICE_X13Y99         LUT6 (Prop_lut6_I1_O)        0.124    13.489 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_8/O
                         net (fo=272, routed)         4.123    17.611    memIO/screen_mem/smem_reg_768_895_1_1/A1
    SLICE_X14Y83         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    17.735 r  memIO/screen_mem/smem_reg_768_895_1_1/SP.LOW/O
                         net (fo=1, routed)           0.000    17.735    memIO/screen_mem/smem_reg_768_895_1_1/SPO0
    SLICE_X14Y83         MUXF7 (Prop_muxf7_I0_O)      0.241    17.976 r  memIO/screen_mem/smem_reg_768_895_1_1/F7.SP/O
                         net (fo=1, routed)           0.571    18.547    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_122_0
    SLICE_X13Y83         LUT4 (Prop_lut4_I2_O)        0.298    18.845 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_149/O
                         net (fo=1, routed)           0.897    19.742    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_149_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I1_O)        0.124    19.866 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_122/O
                         net (fo=1, routed)           1.128    20.994    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_122_n_0
    SLICE_X11Y87         LUT6 (Prop_lut6_I1_O)        0.124    21.118 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_62/O
                         net (fo=1, routed)           1.155    22.273    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_62_n_0
    SLICE_X12Y95         LUT6 (Prop_lut6_I3_O)        0.124    22.397 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.436    22.833    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_25_n_0
    SLICE_X12Y95         LUT6 (Prop_lut6_I1_O)        0.124    22.957 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.514    23.471    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/DIA1
    SLICE_X8Y95          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=380, routed)         1.524    78.504    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/WCLK
    SLICE_X8Y95          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.559    79.063    
                         clock uncertainty           -0.102    78.961    
    SLICE_X8Y95          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    78.703    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         78.703    
                         arrival time                         -23.471    
  -------------------------------------------------------------------
                         slack                                 55.232    

Slack (MET) :             55.712ns  (required time - arrival time)
  Source:                 mips/dp/pcValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        24.001ns  (logic 3.726ns (15.524%)  route 20.275ns (84.476%))
  Logic Levels:           19  (LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 78.583 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=380, routed)         1.723    -0.817    mips/dp/clk12
    SLICE_X7Y91          FDRE                                         r  mips/dp/pcValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.419    -0.398 r  mips/dp/pcValue_reg[5]/Q
                         net (fo=109, routed)         1.973     1.575    mips/dp/regfile_instance/pc[3]
    SLICE_X0Y89          LUT6 (Prop_lut6_I4_O)        0.299     1.874 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_113/O
                         net (fo=1, routed)           0.000     1.874    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_113_n_0
    SLICE_X0Y89          MUXF7 (Prop_muxf7_I1_O)      0.217     2.091 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_56/O
                         net (fo=1, routed)           0.000     2.091    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_56_n_0
    SLICE_X0Y89          MUXF8 (Prop_muxf8_I1_O)      0.094     2.185 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_22/O
                         net (fo=50, routed)          2.761     4.946    mips/dp/regfile_instance/pcValue_reg[2][23]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.316     5.262 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_93/O
                         net (fo=7, routed)           1.101     6.364    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_93_n_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I3_O)        0.124     6.488 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_81/O
                         net (fo=95, routed)          2.525     9.012    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_81_n_0
    SLICE_X14Y105        LUT2 (Prop_lut2_I1_O)        0.124     9.136 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_107/O
                         net (fo=17, routed)          0.656     9.792    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_107_n_0
    SLICE_X12Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.916 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_148/O
                         net (fo=3, routed)           0.885    10.801    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_148_n_0
    SLICE_X12Y101        LUT3 (Prop_lut3_I0_O)        0.124    10.925 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_138/O
                         net (fo=4, routed)           0.814    11.739    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_138_n_0
    SLICE_X15Y101        LUT3 (Prop_lut3_I2_O)        0.152    11.891 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_134/O
                         net (fo=1, routed)           0.433    12.325    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_134_n_0
    SLICE_X15Y101        LUT6 (Prop_lut6_I5_O)        0.326    12.651 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_89/O
                         net (fo=1, routed)           0.292    12.943    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_89_n_0
    SLICE_X15Y100        LUT6 (Prop_lut6_I5_O)        0.124    13.067 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.297    13.365    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_38_n_0
    SLICE_X13Y99         LUT6 (Prop_lut6_I1_O)        0.124    13.489 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_8/O
                         net (fo=272, routed)         4.189    17.678    memIO/screen_mem/smem_reg_768_895_0_0/A1
    SLICE_X14Y86         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    17.802 r  memIO/screen_mem/smem_reg_768_895_0_0/SP.LOW/O
                         net (fo=1, routed)           0.000    17.802    memIO/screen_mem/smem_reg_768_895_0_0/SPO0
    SLICE_X14Y86         MUXF7 (Prop_muxf7_I0_O)      0.241    18.043 r  memIO/screen_mem/smem_reg_768_895_0_0/F7.SP/O
                         net (fo=1, routed)           0.802    18.844    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_136_0
    SLICE_X15Y85         LUT4 (Prop_lut4_I2_O)        0.298    19.142 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_154/O
                         net (fo=1, routed)           0.804    19.947    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_154_n_0
    SLICE_X13Y85         LUT6 (Prop_lut6_I1_O)        0.124    20.071 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_136/O
                         net (fo=1, routed)           0.573    20.644    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_136_n_0
    SLICE_X11Y87         LUT6 (Prop_lut6_I1_O)        0.124    20.768 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_70/O
                         net (fo=1, routed)           0.804    21.572    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_70_n_0
    SLICE_X10Y89         LUT6 (Prop_lut6_I0_O)        0.124    21.696 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.514    22.210    mips/dp/regfile_instance/mem_readdata[0]
    SLICE_X8Y90          LUT5 (Prop_lut5_I1_O)        0.124    22.334 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.851    23.184    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/DIA0
    SLICE_X6Y94          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=380, routed)         1.603    78.583    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y94          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.576    79.159    
                         clock uncertainty           -0.102    79.057    
    SLICE_X6Y94          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    78.896    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         78.896    
                         arrival time                         -23.184    
  -------------------------------------------------------------------
                         slack                                 55.712    

Slack (MET) :             55.790ns  (required time - arrival time)
  Source:                 mips/dp/pcValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        23.827ns  (logic 3.726ns (15.637%)  route 20.101ns (84.362%))
  Logic Levels:           19  (LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 78.504 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=380, routed)         1.723    -0.817    mips/dp/clk12
    SLICE_X7Y91          FDRE                                         r  mips/dp/pcValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.419    -0.398 r  mips/dp/pcValue_reg[5]/Q
                         net (fo=109, routed)         1.973     1.575    mips/dp/regfile_instance/pc[3]
    SLICE_X0Y89          LUT6 (Prop_lut6_I4_O)        0.299     1.874 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_113/O
                         net (fo=1, routed)           0.000     1.874    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_113_n_0
    SLICE_X0Y89          MUXF7 (Prop_muxf7_I1_O)      0.217     2.091 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_56/O
                         net (fo=1, routed)           0.000     2.091    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_56_n_0
    SLICE_X0Y89          MUXF8 (Prop_muxf8_I1_O)      0.094     2.185 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_22/O
                         net (fo=50, routed)          2.761     4.946    mips/dp/regfile_instance/pcValue_reg[2][23]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.316     5.262 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_93/O
                         net (fo=7, routed)           1.101     6.364    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_93_n_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I3_O)        0.124     6.488 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_81/O
                         net (fo=95, routed)          2.525     9.012    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_81_n_0
    SLICE_X14Y105        LUT2 (Prop_lut2_I1_O)        0.124     9.136 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_107/O
                         net (fo=17, routed)          0.656     9.792    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_107_n_0
    SLICE_X12Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.916 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_148/O
                         net (fo=3, routed)           0.885    10.801    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_148_n_0
    SLICE_X12Y101        LUT3 (Prop_lut3_I0_O)        0.124    10.925 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_138/O
                         net (fo=4, routed)           0.814    11.739    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_138_n_0
    SLICE_X15Y101        LUT3 (Prop_lut3_I2_O)        0.152    11.891 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_134/O
                         net (fo=1, routed)           0.433    12.325    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_134_n_0
    SLICE_X15Y101        LUT6 (Prop_lut6_I5_O)        0.326    12.651 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_89/O
                         net (fo=1, routed)           0.292    12.943    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_89_n_0
    SLICE_X15Y100        LUT6 (Prop_lut6_I5_O)        0.124    13.067 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.297    13.365    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_38_n_0
    SLICE_X13Y99         LUT6 (Prop_lut6_I1_O)        0.124    13.489 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_8/O
                         net (fo=272, routed)         4.189    17.678    memIO/screen_mem/smem_reg_768_895_0_0/A1
    SLICE_X14Y86         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    17.802 r  memIO/screen_mem/smem_reg_768_895_0_0/SP.LOW/O
                         net (fo=1, routed)           0.000    17.802    memIO/screen_mem/smem_reg_768_895_0_0/SPO0
    SLICE_X14Y86         MUXF7 (Prop_muxf7_I0_O)      0.241    18.043 r  memIO/screen_mem/smem_reg_768_895_0_0/F7.SP/O
                         net (fo=1, routed)           0.802    18.844    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_136_0
    SLICE_X15Y85         LUT4 (Prop_lut4_I2_O)        0.298    19.142 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_154/O
                         net (fo=1, routed)           0.804    19.947    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_154_n_0
    SLICE_X13Y85         LUT6 (Prop_lut6_I1_O)        0.124    20.071 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_136/O
                         net (fo=1, routed)           0.573    20.644    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_136_n_0
    SLICE_X11Y87         LUT6 (Prop_lut6_I1_O)        0.124    20.768 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_70/O
                         net (fo=1, routed)           0.804    21.572    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_70_n_0
    SLICE_X10Y89         LUT6 (Prop_lut6_I0_O)        0.124    21.696 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.514    22.210    mips/dp/regfile_instance/mem_readdata[0]
    SLICE_X8Y90          LUT5 (Prop_lut5_I1_O)        0.124    22.334 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.677    23.011    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/DIA0
    SLICE_X8Y95          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=380, routed)         1.524    78.504    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/WCLK
    SLICE_X8Y95          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.559    79.063    
                         clock uncertainty           -0.102    78.961    
    SLICE_X8Y95          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    78.800    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         78.800    
                         arrival time                         -23.011    
  -------------------------------------------------------------------
                         slack                                 55.790    

Slack (MET) :             56.145ns  (required time - arrival time)
  Source:                 mips/dp/pcValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        23.448ns  (logic 3.726ns (15.890%)  route 19.722ns (84.110%))
  Logic Levels:           19  (LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 78.504 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=380, routed)         1.723    -0.817    mips/dp/clk12
    SLICE_X7Y91          FDRE                                         r  mips/dp/pcValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.419    -0.398 r  mips/dp/pcValue_reg[5]/Q
                         net (fo=109, routed)         1.973     1.575    mips/dp/regfile_instance/pc[3]
    SLICE_X0Y89          LUT6 (Prop_lut6_I4_O)        0.299     1.874 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_113/O
                         net (fo=1, routed)           0.000     1.874    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_113_n_0
    SLICE_X0Y89          MUXF7 (Prop_muxf7_I1_O)      0.217     2.091 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_56/O
                         net (fo=1, routed)           0.000     2.091    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_56_n_0
    SLICE_X0Y89          MUXF8 (Prop_muxf8_I1_O)      0.094     2.185 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_22/O
                         net (fo=50, routed)          2.761     4.946    mips/dp/regfile_instance/pcValue_reg[2][23]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.316     5.262 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_93/O
                         net (fo=7, routed)           1.101     6.364    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_93_n_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I3_O)        0.124     6.488 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_81/O
                         net (fo=95, routed)          2.525     9.012    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_81_n_0
    SLICE_X14Y105        LUT2 (Prop_lut2_I1_O)        0.124     9.136 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_107/O
                         net (fo=17, routed)          0.656     9.792    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_107_n_0
    SLICE_X12Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.916 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_148/O
                         net (fo=3, routed)           0.885    10.801    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_148_n_0
    SLICE_X12Y101        LUT3 (Prop_lut3_I0_O)        0.124    10.925 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_138/O
                         net (fo=4, routed)           0.814    11.739    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_138_n_0
    SLICE_X15Y101        LUT3 (Prop_lut3_I2_O)        0.152    11.891 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_134/O
                         net (fo=1, routed)           0.433    12.325    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_134_n_0
    SLICE_X15Y101        LUT6 (Prop_lut6_I5_O)        0.326    12.651 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_89/O
                         net (fo=1, routed)           0.292    12.943    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_89_n_0
    SLICE_X15Y100        LUT6 (Prop_lut6_I5_O)        0.124    13.067 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.297    13.365    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_38_n_0
    SLICE_X13Y99         LUT6 (Prop_lut6_I1_O)        0.124    13.489 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_8/O
                         net (fo=272, routed)         3.971    17.460    memIO/screen_mem/smem_reg_512_639_2_2/A1
    SLICE_X14Y82         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    17.584 r  memIO/screen_mem/smem_reg_512_639_2_2/SP.LOW/O
                         net (fo=1, routed)           0.000    17.584    memIO/screen_mem/smem_reg_512_639_2_2/SPO0
    SLICE_X14Y82         MUXF7 (Prop_muxf7_I0_O)      0.241    17.825 r  memIO/screen_mem/smem_reg_512_639_2_2/F7.SP/O
                         net (fo=1, routed)           0.810    18.634    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_142_1
    SLICE_X15Y82         LUT4 (Prop_lut4_I3_O)        0.298    18.932 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_158/O
                         net (fo=1, routed)           0.455    19.388    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_158_n_0
    SLICE_X11Y82         LUT6 (Prop_lut6_I1_O)        0.124    19.512 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_142/O
                         net (fo=1, routed)           0.949    20.461    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_142_n_0
    SLICE_X11Y85         LUT5 (Prop_lut5_I3_O)        0.124    20.585 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_76/O
                         net (fo=1, routed)           0.594    21.179    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_76_n_0
    SLICE_X11Y89         LUT6 (Prop_lut6_I0_O)        0.124    21.303 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.568    21.871    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I2_O)        0.124    21.995 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.637    22.632    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/DIB0
    SLICE_X8Y95          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=380, routed)         1.524    78.504    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/WCLK
    SLICE_X8Y95          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism              0.559    79.063    
                         clock uncertainty           -0.102    78.961    
    SLICE_X8Y95          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    78.776    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         78.776    
                         arrival time                         -22.632    
  -------------------------------------------------------------------
                         slack                                 56.145    

Slack (MET) :             56.173ns  (required time - arrival time)
  Source:                 mips/dp/pcValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        23.473ns  (logic 3.854ns (16.419%)  route 19.619ns (83.581%))
  Logic Levels:           18  (LUT3=1 LUT4=1 LUT5=7 LUT6=5 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 78.583 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=380, routed)         1.723    -0.817    mips/dp/clk12
    SLICE_X7Y91          FDRE                                         r  mips/dp/pcValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.419    -0.398 r  mips/dp/pcValue_reg[5]/Q
                         net (fo=109, routed)         1.973     1.575    mips/dp/regfile_instance/pc[3]
    SLICE_X0Y89          LUT6 (Prop_lut6_I4_O)        0.299     1.874 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_113/O
                         net (fo=1, routed)           0.000     1.874    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_113_n_0
    SLICE_X0Y89          MUXF7 (Prop_muxf7_I1_O)      0.217     2.091 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_56/O
                         net (fo=1, routed)           0.000     2.091    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_56_n_0
    SLICE_X0Y89          MUXF8 (Prop_muxf8_I1_O)      0.094     2.185 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_22/O
                         net (fo=50, routed)          2.761     4.946    mips/dp/regfile_instance/pcValue_reg[2][23]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.316     5.262 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_93/O
                         net (fo=7, routed)           1.101     6.364    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_93_n_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I3_O)        0.124     6.488 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_81/O
                         net (fo=95, routed)          2.664     9.152    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_81_n_0
    SLICE_X14Y103        LUT5 (Prop_lut5_I4_O)        0.152     9.304 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_110/O
                         net (fo=4, routed)           0.973    10.277    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_110_n_0
    SLICE_X12Y102        LUT3 (Prop_lut3_I0_O)        0.348    10.625 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_139/O
                         net (fo=4, routed)           0.464    11.089    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_139_n_0
    SLICE_X12Y102        LUT5 (Prop_lut5_I4_O)        0.150    11.239 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_128/O
                         net (fo=2, routed)           0.594    11.833    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_128_n_0
    SLICE_X15Y101        LUT5 (Prop_lut5_I2_O)        0.328    12.161 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_84/O
                         net (fo=1, routed)           0.667    12.828    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_84_n_0
    SLICE_X15Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.952 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_34/O
                         net (fo=1, routed)           0.312    13.264    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_34_n_0
    SLICE_X14Y100        LUT5 (Prop_lut5_I1_O)        0.124    13.388 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_7/O
                         net (fo=266, routed)         3.686    17.074    memIO/screen_mem/smem_reg_0_127_3_3/A2
    SLICE_X8Y81          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    17.198 r  memIO/screen_mem/smem_reg_0_127_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000    17.198    memIO/screen_mem/smem_reg_0_127_3_3/SPO0
    SLICE_X8Y81          MUXF7 (Prop_muxf7_I0_O)      0.241    17.439 r  memIO/screen_mem/smem_reg_0_127_3_3/F7.SP/O
                         net (fo=1, routed)           0.639    18.077    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_140_1
    SLICE_X9Y82          LUT4 (Prop_lut4_I3_O)        0.298    18.375 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_157/O
                         net (fo=1, routed)           0.786    19.161    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_157_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I1_O)        0.124    19.285 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_140/O
                         net (fo=1, routed)           0.928    20.213    memIO/screen_mem/mem_reg_r1_0_31_0_5_i_31_3
    SLICE_X11Y85         LUT5 (Prop_lut5_I4_O)        0.124    20.337 r  memIO/screen_mem/mem_reg_r1_0_31_0_5_i_74/O
                         net (fo=1, routed)           0.917    21.254    memIO/screen_mem/mem_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X11Y89         LUT6 (Prop_lut6_I0_O)        0.124    21.378 r  memIO/screen_mem/mem_reg_r1_0_31_0_5_i_31/O
                         net (fo=1, routed)           0.417    21.795    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5_1
    SLICE_X10Y91         LUT6 (Prop_lut6_I2_O)        0.124    21.919 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.738    22.656    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/DIB1
    SLICE_X6Y94          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=380, routed)         1.603    78.583    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y94          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.576    79.159    
                         clock uncertainty           -0.102    79.057    
    SLICE_X6Y94          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    78.829    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         78.829    
                         arrival time                         -22.656    
  -------------------------------------------------------------------
                         slack                                 56.173    

Slack (MET) :             56.178ns  (required time - arrival time)
  Source:                 mips/dp/pcValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        23.372ns  (logic 3.854ns (16.490%)  route 19.518ns (83.510%))
  Logic Levels:           18  (LUT3=1 LUT4=1 LUT5=7 LUT6=5 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 78.504 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=380, routed)         1.723    -0.817    mips/dp/clk12
    SLICE_X7Y91          FDRE                                         r  mips/dp/pcValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.419    -0.398 r  mips/dp/pcValue_reg[5]/Q
                         net (fo=109, routed)         1.973     1.575    mips/dp/regfile_instance/pc[3]
    SLICE_X0Y89          LUT6 (Prop_lut6_I4_O)        0.299     1.874 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_113/O
                         net (fo=1, routed)           0.000     1.874    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_113_n_0
    SLICE_X0Y89          MUXF7 (Prop_muxf7_I1_O)      0.217     2.091 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_56/O
                         net (fo=1, routed)           0.000     2.091    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_56_n_0
    SLICE_X0Y89          MUXF8 (Prop_muxf8_I1_O)      0.094     2.185 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_22/O
                         net (fo=50, routed)          2.761     4.946    mips/dp/regfile_instance/pcValue_reg[2][23]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.316     5.262 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_93/O
                         net (fo=7, routed)           1.101     6.364    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_93_n_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I3_O)        0.124     6.488 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_81/O
                         net (fo=95, routed)          2.664     9.152    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_81_n_0
    SLICE_X14Y103        LUT5 (Prop_lut5_I4_O)        0.152     9.304 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_110/O
                         net (fo=4, routed)           0.973    10.277    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_110_n_0
    SLICE_X12Y102        LUT3 (Prop_lut3_I0_O)        0.348    10.625 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_139/O
                         net (fo=4, routed)           0.464    11.089    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_139_n_0
    SLICE_X12Y102        LUT5 (Prop_lut5_I4_O)        0.150    11.239 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_128/O
                         net (fo=2, routed)           0.594    11.833    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_128_n_0
    SLICE_X15Y101        LUT5 (Prop_lut5_I2_O)        0.328    12.161 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_84/O
                         net (fo=1, routed)           0.667    12.828    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_84_n_0
    SLICE_X15Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.952 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_34/O
                         net (fo=1, routed)           0.312    13.264    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_34_n_0
    SLICE_X14Y100        LUT5 (Prop_lut5_I1_O)        0.124    13.388 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_7/O
                         net (fo=266, routed)         3.686    17.074    memIO/screen_mem/smem_reg_0_127_3_3/A2
    SLICE_X8Y81          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    17.198 r  memIO/screen_mem/smem_reg_0_127_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000    17.198    memIO/screen_mem/smem_reg_0_127_3_3/SPO0
    SLICE_X8Y81          MUXF7 (Prop_muxf7_I0_O)      0.241    17.439 r  memIO/screen_mem/smem_reg_0_127_3_3/F7.SP/O
                         net (fo=1, routed)           0.639    18.077    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_140_1
    SLICE_X9Y82          LUT4 (Prop_lut4_I3_O)        0.298    18.375 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_157/O
                         net (fo=1, routed)           0.786    19.161    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_157_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I1_O)        0.124    19.285 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_140/O
                         net (fo=1, routed)           0.928    20.213    memIO/screen_mem/mem_reg_r1_0_31_0_5_i_31_3
    SLICE_X11Y85         LUT5 (Prop_lut5_I4_O)        0.124    20.337 r  memIO/screen_mem/mem_reg_r1_0_31_0_5_i_74/O
                         net (fo=1, routed)           0.917    21.254    memIO/screen_mem/mem_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X11Y89         LUT6 (Prop_lut6_I0_O)        0.124    21.378 r  memIO/screen_mem/mem_reg_r1_0_31_0_5_i_31/O
                         net (fo=1, routed)           0.417    21.795    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5_1
    SLICE_X10Y91         LUT6 (Prop_lut6_I2_O)        0.124    21.919 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.637    22.555    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/DIB1
    SLICE_X8Y95          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=380, routed)         1.524    78.504    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/WCLK
    SLICE_X8Y95          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.559    79.063    
                         clock uncertainty           -0.102    78.961    
    SLICE_X8Y95          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    78.733    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         78.733    
                         arrival time                         -22.555    
  -------------------------------------------------------------------
                         slack                                 56.178    

Slack (MET) :             56.245ns  (required time - arrival time)
  Source:                 mips/dp/pcValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        23.444ns  (logic 3.726ns (15.894%)  route 19.718ns (84.106%))
  Logic Levels:           19  (LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 78.583 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=380, routed)         1.723    -0.817    mips/dp/clk12
    SLICE_X7Y91          FDRE                                         r  mips/dp/pcValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.419    -0.398 r  mips/dp/pcValue_reg[5]/Q
                         net (fo=109, routed)         1.973     1.575    mips/dp/regfile_instance/pc[3]
    SLICE_X0Y89          LUT6 (Prop_lut6_I4_O)        0.299     1.874 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_113/O
                         net (fo=1, routed)           0.000     1.874    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_113_n_0
    SLICE_X0Y89          MUXF7 (Prop_muxf7_I1_O)      0.217     2.091 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_56/O
                         net (fo=1, routed)           0.000     2.091    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_56_n_0
    SLICE_X0Y89          MUXF8 (Prop_muxf8_I1_O)      0.094     2.185 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_22/O
                         net (fo=50, routed)          2.761     4.946    mips/dp/regfile_instance/pcValue_reg[2][23]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.316     5.262 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_93/O
                         net (fo=7, routed)           1.101     6.364    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_93_n_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I3_O)        0.124     6.488 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_81/O
                         net (fo=95, routed)          2.525     9.012    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_81_n_0
    SLICE_X14Y105        LUT2 (Prop_lut2_I1_O)        0.124     9.136 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_107/O
                         net (fo=17, routed)          0.656     9.792    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_107_n_0
    SLICE_X12Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.916 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_148/O
                         net (fo=3, routed)           0.885    10.801    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_148_n_0
    SLICE_X12Y101        LUT3 (Prop_lut3_I0_O)        0.124    10.925 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_138/O
                         net (fo=4, routed)           0.814    11.739    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_138_n_0
    SLICE_X15Y101        LUT3 (Prop_lut3_I2_O)        0.152    11.891 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_134/O
                         net (fo=1, routed)           0.433    12.325    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_134_n_0
    SLICE_X15Y101        LUT6 (Prop_lut6_I5_O)        0.326    12.651 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_89/O
                         net (fo=1, routed)           0.292    12.943    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_89_n_0
    SLICE_X15Y100        LUT6 (Prop_lut6_I5_O)        0.124    13.067 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_38/O
                         net (fo=1, routed)           0.297    13.365    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_38_n_0
    SLICE_X13Y99         LUT6 (Prop_lut6_I1_O)        0.124    13.489 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_8/O
                         net (fo=272, routed)         3.971    17.460    memIO/screen_mem/smem_reg_512_639_2_2/A1
    SLICE_X14Y82         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    17.584 r  memIO/screen_mem/smem_reg_512_639_2_2/SP.LOW/O
                         net (fo=1, routed)           0.000    17.584    memIO/screen_mem/smem_reg_512_639_2_2/SPO0
    SLICE_X14Y82         MUXF7 (Prop_muxf7_I0_O)      0.241    17.825 r  memIO/screen_mem/smem_reg_512_639_2_2/F7.SP/O
                         net (fo=1, routed)           0.810    18.634    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_142_1
    SLICE_X15Y82         LUT4 (Prop_lut4_I3_O)        0.298    18.932 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_158/O
                         net (fo=1, routed)           0.455    19.388    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_158_n_0
    SLICE_X11Y82         LUT6 (Prop_lut6_I1_O)        0.124    19.512 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_142/O
                         net (fo=1, routed)           0.949    20.461    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_142_n_0
    SLICE_X11Y85         LUT5 (Prop_lut5_I3_O)        0.124    20.585 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_76/O
                         net (fo=1, routed)           0.594    21.179    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_76_n_0
    SLICE_X11Y89         LUT6 (Prop_lut6_I0_O)        0.124    21.303 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.568    21.871    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I2_O)        0.124    21.995 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.632    22.627    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/DIB0
    SLICE_X6Y94          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=380, routed)         1.603    78.583    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y94          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism              0.576    79.159    
                         clock uncertainty           -0.102    79.057    
    SLICE_X6Y94          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    78.872    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         78.872    
                         arrival time                         -22.627    
  -------------------------------------------------------------------
                         slack                                 56.245    

Slack (MET) :             56.374ns  (required time - arrival time)
  Source:                 mips/dp/pcValue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r2_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        23.238ns  (logic 3.548ns (15.268%)  route 19.690ns (84.732%))
  Logic Levels:           15  (LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 78.586 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=380, routed)         1.722    -0.818    mips/dp/clk12
    SLICE_X6Y90          FDRE                                         r  mips/dp/pcValue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  mips/dp/pcValue_reg[7]/Q
                         net (fo=109, routed)         2.201     1.902    mips/dp/regfile_instance/pc[5]
    SLICE_X1Y93          LUT6 (Prop_lut6_I1_O)        0.124     2.026 r  mips/dp/regfile_instance/mem_reg_r2_0_31_0_5_i_9/O
                         net (fo=2, routed)           0.682     2.707    mips/dp/regfile_instance/pcValue_reg[3]_0
    SLICE_X1Y93          LUT4 (Prop_lut4_I2_O)        0.124     2.831 r  mips/dp/regfile_instance/mem_reg_r2_0_31_0_5_i_2/O
                         net (fo=39, routed)          2.635     5.466    mips/dp/regfile_instance/mem_reg_r2_0_31_24_29/ADDRB3
    SLICE_X2Y97          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     5.590 r  mips/dp/regfile_instance/mem_reg_r2_0_31_24_29/RAMB_D1/O
                         net (fo=2, routed)           0.789     6.379    mips/dp/regfile_instance/ReadData20[27]
    SLICE_X0Y97          LUT5 (Prop_lut5_I3_O)        0.152     6.531 r  mips/dp/regfile_instance/mem_reg_r1_0_31_24_29_i_50/O
                         net (fo=14, routed)          2.009     8.540    mips/dp/regfile_instance/mem_reg_r1_0_31_24_29_i_50_n_0
    SLICE_X10Y102        LUT4 (Prop_lut4_I0_O)        0.326     8.866 r  mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_95/O
                         net (fo=5, routed)           1.475    10.341    mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_95_n_0
    SLICE_X12Y106        LUT6 (Prop_lut6_I5_O)        0.124    10.465 f  mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_104/O
                         net (fo=2, routed)           1.073    11.538    mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_104_n_0
    SLICE_X12Y106        LUT3 (Prop_lut3_I1_O)        0.146    11.684 f  mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_93/O
                         net (fo=2, routed)           0.744    12.428    mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_93_n_0
    SLICE_X11Y105        LUT6 (Prop_lut6_I5_O)        0.328    12.756 f  mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_72/O
                         net (fo=1, routed)           0.980    13.736    mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_72_n_0
    SLICE_X9Y103         LUT6 (Prop_lut6_I5_O)        0.124    13.860 r  mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_48/O
                         net (fo=1, routed)           0.680    14.540    mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_48_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124    14.664 r  mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_33/O
                         net (fo=1, routed)           0.000    14.664    mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_33_n_0
    SLICE_X6Y100         MUXF7 (Prop_muxf7_I0_O)      0.209    14.873 r  mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_15/O
                         net (fo=5, routed)           1.392    16.264    mips/dp/regfile_instance/mem_addr[17]
    SLICE_X12Y95         LUT2 (Prop_lut2_I0_O)        0.321    16.585 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_75/O
                         net (fo=6, routed)           1.167    17.753    mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_17_1
    SLICE_X15Y92         LUT3 (Prop_lut3_I0_O)        0.354    18.107 r  mips/dp/regfile_instance/period[31]_i_3/O
                         net (fo=31, routed)          1.693    19.800    memIO/data_mem/mem_reg_r1_0_31_0_5_i_6
    SLICE_X11Y98         LUT4 (Prop_lut4_I1_O)        0.326    20.126 r  memIO/data_mem/mem_reg_r1_0_31_24_29_i_16/O
                         net (fo=1, routed)           1.222    21.348    mips/dp/regfile_instance/mem_reg_r2_0_31_30_31_0[5]
    SLICE_X1Y98          LUT5 (Prop_lut5_I1_O)        0.124    21.472 r  mips/dp/regfile_instance/mem_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.948    22.420    mips/dp/regfile_instance/mem_reg_r2_0_31_24_29/DIC1
    SLICE_X2Y97          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=380, routed)         1.606    78.586    mips/dp/regfile_instance/mem_reg_r2_0_31_24_29/WCLK
    SLICE_X2Y97          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.559    79.145    
                         clock uncertainty           -0.102    79.043    
    SLICE_X2Y97          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    78.794    mips/dp/regfile_instance/mem_reg_r2_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         78.794    
                         arrival time                         -22.420    
  -------------------------------------------------------------------
                         slack                                 56.374    

Slack (MET) :             56.448ns  (required time - arrival time)
  Source:                 mips/dp/pcValue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r2_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        23.185ns  (logic 3.548ns (15.303%)  route 19.637ns (84.697%))
  Logic Levels:           15  (LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 78.586 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=380, routed)         1.722    -0.818    mips/dp/clk12
    SLICE_X6Y90          FDRE                                         r  mips/dp/pcValue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  mips/dp/pcValue_reg[7]/Q
                         net (fo=109, routed)         2.201     1.902    mips/dp/regfile_instance/pc[5]
    SLICE_X1Y93          LUT6 (Prop_lut6_I1_O)        0.124     2.026 r  mips/dp/regfile_instance/mem_reg_r2_0_31_0_5_i_9/O
                         net (fo=2, routed)           0.682     2.707    mips/dp/regfile_instance/pcValue_reg[3]_0
    SLICE_X1Y93          LUT4 (Prop_lut4_I2_O)        0.124     2.831 r  mips/dp/regfile_instance/mem_reg_r2_0_31_0_5_i_2/O
                         net (fo=39, routed)          2.635     5.466    mips/dp/regfile_instance/mem_reg_r2_0_31_24_29/ADDRB3
    SLICE_X2Y97          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     5.590 r  mips/dp/regfile_instance/mem_reg_r2_0_31_24_29/RAMB_D1/O
                         net (fo=2, routed)           0.789     6.379    mips/dp/regfile_instance/ReadData20[27]
    SLICE_X0Y97          LUT5 (Prop_lut5_I3_O)        0.152     6.531 r  mips/dp/regfile_instance/mem_reg_r1_0_31_24_29_i_50/O
                         net (fo=14, routed)          2.009     8.540    mips/dp/regfile_instance/mem_reg_r1_0_31_24_29_i_50_n_0
    SLICE_X10Y102        LUT4 (Prop_lut4_I0_O)        0.326     8.866 r  mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_95/O
                         net (fo=5, routed)           1.475    10.341    mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_95_n_0
    SLICE_X12Y106        LUT6 (Prop_lut6_I5_O)        0.124    10.465 f  mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_104/O
                         net (fo=2, routed)           1.073    11.538    mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_104_n_0
    SLICE_X12Y106        LUT3 (Prop_lut3_I1_O)        0.146    11.684 f  mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_93/O
                         net (fo=2, routed)           0.744    12.428    mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_93_n_0
    SLICE_X11Y105        LUT6 (Prop_lut6_I5_O)        0.328    12.756 f  mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_72/O
                         net (fo=1, routed)           0.980    13.736    mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_72_n_0
    SLICE_X9Y103         LUT6 (Prop_lut6_I5_O)        0.124    13.860 r  mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_48/O
                         net (fo=1, routed)           0.680    14.540    mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_48_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124    14.664 r  mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_33/O
                         net (fo=1, routed)           0.000    14.664    mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_33_n_0
    SLICE_X6Y100         MUXF7 (Prop_muxf7_I0_O)      0.209    14.873 r  mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_15/O
                         net (fo=5, routed)           1.392    16.264    mips/dp/regfile_instance/mem_addr[17]
    SLICE_X12Y95         LUT2 (Prop_lut2_I0_O)        0.321    16.585 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_75/O
                         net (fo=6, routed)           1.167    17.753    mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_17_1
    SLICE_X15Y92         LUT3 (Prop_lut3_I0_O)        0.354    18.107 r  mips/dp/regfile_instance/period[31]_i_3/O
                         net (fo=31, routed)          2.020    20.127    memIO/data_mem/mem_reg_r1_0_31_0_5_i_6
    SLICE_X9Y99          LUT4 (Prop_lut4_I1_O)        0.326    20.453 r  memIO/data_mem/mem_reg_r1_0_31_24_29_i_12/O
                         net (fo=1, routed)           1.033    21.486    mips/dp/regfile_instance/mem_reg_r2_0_31_30_31_0[3]
    SLICE_X3Y98          LUT5 (Prop_lut5_I1_O)        0.124    21.610 r  mips/dp/regfile_instance/mem_reg_r1_0_31_24_29_i_3/O
                         net (fo=2, routed)           0.758    22.367    mips/dp/regfile_instance/mem_reg_r2_0_31_24_29/DIB1
    SLICE_X2Y97          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=380, routed)         1.606    78.586    mips/dp/regfile_instance/mem_reg_r2_0_31_24_29/WCLK
    SLICE_X2Y97          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_24_29/RAMB_D1/CLK
                         clock pessimism              0.559    79.145    
                         clock uncertainty           -0.102    79.043    
    SLICE_X2Y97          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    78.815    mips/dp/regfile_instance/mem_reg_r2_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         78.815    
                         arrival time                         -22.367    
  -------------------------------------------------------------------
                         slack                                 56.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mips/dp/pcValue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcValue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=380, routed)         0.602    -0.562    mips/dp/clk12
    SLICE_X7Y90          FDRE                                         r  mips/dp/pcValue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  mips/dp/pcValue_reg[0]/Q
                         net (fo=2, routed)           0.168    -0.253    mips/dp/pcValue_reg_n_0_[0]
    SLICE_X7Y90          LUT6 (Prop_lut6_I3_O)        0.045    -0.208 r  mips/dp/pcValue[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    mips/dp/pcValue[0]_i_1_n_0
    SLICE_X7Y90          FDRE                                         r  mips/dp/pcValue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=380, routed)         0.873    -0.800    mips/dp/clk12
    SLICE_X7Y90          FDRE                                         r  mips/dp/pcValue_reg[0]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X7Y90          FDRE (Hold_fdre_C_D)         0.091    -0.471    mips/dp/pcValue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 memIO/period_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r1_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.231ns (29.050%)  route 0.564ns (70.950%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=380, routed)         0.575    -0.589    memIO/clk12
    SLICE_X13Y94         FDRE                                         r  memIO/period_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  memIO/period_reg[16]/Q
                         net (fo=5, routed)           0.078    -0.370    mips/dp/regfile_instance/Q[11]
    SLICE_X12Y94         LUT6 (Prop_lut6_I4_O)        0.045    -0.325 r  mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_18/O
                         net (fo=1, routed)           0.328     0.003    mips/dp/regfile_instance/mem_readdata[16]
    SLICE_X7Y94          LUT5 (Prop_lut5_I1_O)        0.045     0.048 r  mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_6/O
                         net (fo=2, routed)           0.158     0.206    mips/dp/regfile_instance/mem_reg_r1_0_31_12_17/DIC0
    SLICE_X6Y95          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=380, routed)         0.874    -0.799    mips/dp/regfile_instance/mem_reg_r1_0_31_12_17/WCLK
    SLICE_X6Y95          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_12_17/RAMC/CLK
                         clock pessimism              0.275    -0.524    
    SLICE_X6Y95          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.380    mips/dp/regfile_instance/mem_reg_r1_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 mips/dp/regfile_instance/mem_reg_r1_0_31_24_29/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcValue_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.431ns (60.954%)  route 0.276ns (39.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=380, routed)         0.605    -0.559    mips/dp/regfile_instance/mem_reg_r1_0_31_24_29/WCLK
    SLICE_X2Y98          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_24_29/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386    -0.173 r  mips/dp/regfile_instance/mem_reg_r1_0_31_24_29/RAMC_D1/O
                         net (fo=2, routed)           0.276     0.103    mips/dp/regfile_instance/ReadData10[29]
    SLICE_X1Y97          LUT6 (Prop_lut6_I4_O)        0.045     0.148 r  mips/dp/regfile_instance/pcValue[29]_i_1/O
                         net (fo=1, routed)           0.000     0.148    mips/dp/p_1_in[29]
    SLICE_X1Y97          FDRE                                         r  mips/dp/pcValue_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=380, routed)         0.878    -0.795    mips/dp/clk12
    SLICE_X1Y97          FDRE                                         r  mips/dp/pcValue_reg[29]/C
                         clock pessimism              0.252    -0.543    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.091    -0.452    mips/dp/pcValue_reg[29]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 mips/dp/pcValue_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcValue_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.359ns (51.763%)  route 0.335ns (48.237%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=380, routed)         0.603    -0.561    mips/dp/clk12
    SLICE_X7Y95          FDRE                                         r  mips/dp/pcValue_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  mips/dp/pcValue_reg[16]/Q
                         net (fo=1, routed)           0.182    -0.238    mips/dp/pcValue_reg_n_0_[16]
    SLICE_X4Y95          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.130 r  mips/dp/pcValue1_carry__2/O[3]
                         net (fo=4, routed)           0.152     0.022    mips/dp/regfile_instance/reg_writedata0[15]
    SLICE_X7Y95          LUT6 (Prop_lut6_I0_O)        0.110     0.132 r  mips/dp/regfile_instance/pcValue[16]_i_1/O
                         net (fo=1, routed)           0.000     0.132    mips/dp/p_1_in[16]
    SLICE_X7Y95          FDRE                                         r  mips/dp/pcValue_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=380, routed)         0.874    -0.799    mips/dp/clk12
    SLICE_X7Y95          FDRE                                         r  mips/dp/pcValue_reg[16]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X7Y95          FDRE (Hold_fdre_C_D)         0.091    -0.470    mips/dp/pcValue_reg[16]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 memIO/lights_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.254ns (32.155%)  route 0.536ns (67.845%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=380, routed)         0.574    -0.590    memIO/clk12
    SLICE_X14Y91         FDRE                                         r  memIO/lights_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  memIO/lights_reg[6]/Q
                         net (fo=1, routed)           0.163    -0.263    mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_3_0[6]
    SLICE_X14Y91         LUT6 (Prop_lut6_I4_O)        0.045    -0.218 r  mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_9/O
                         net (fo=1, routed)           0.245     0.027    mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_9_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.045     0.072 r  mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.127     0.200    mips/dp/regfile_instance/mem_reg_r2_0_31_6_11/DIA0
    SLICE_X8Y92          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=380, routed)         0.845    -0.828    mips/dp/regfile_instance/mem_reg_r2_0_31_6_11/WCLK
    SLICE_X8Y92          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism              0.275    -0.553    
    SLICE_X8Y92          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.406    mips/dp/regfile_instance/mem_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 memIO/period_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r2_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.231ns (29.195%)  route 0.560ns (70.805%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=380, routed)         0.574    -0.590    memIO/clk12
    SLICE_X13Y92         FDRE                                         r  memIO/period_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  memIO/period_reg[8]/Q
                         net (fo=5, routed)           0.219    -0.231    memIO/data_mem/Q[2]
    SLICE_X13Y91         LUT4 (Prop_lut4_I0_O)        0.045    -0.186 r  memIO/data_mem/mem_reg_r1_0_31_6_11_i_14/O
                         net (fo=1, routed)           0.137    -0.049    mips/dp/regfile_instance/mem_reg_r2_0_31_6_11_3
    SLICE_X12Y91         LUT6 (Prop_lut6_I2_O)        0.045    -0.004 r  mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.205     0.201    mips/dp/regfile_instance/mem_reg_r2_0_31_6_11/DIB0
    SLICE_X8Y92          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=380, routed)         0.845    -0.828    mips/dp/regfile_instance/mem_reg_r2_0_31_6_11/WCLK
    SLICE_X8Y92          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_6_11/RAMB/CLK
                         clock pessimism              0.275    -0.553    
    SLICE_X8Y92          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.407    mips/dp/regfile_instance/mem_reg_r2_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 mips/dp/regfile_instance/mem_reg_r1_0_31_30_31/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcValue_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.523ns (69.650%)  route 0.228ns (30.350%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=380, routed)         0.604    -0.560    mips/dp/regfile_instance/mem_reg_r1_0_31_30_31/WCLK
    SLICE_X2Y96          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_30_31/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478    -0.082 r  mips/dp/regfile_instance/mem_reg_r1_0_31_30_31/RAMA_D1/O
                         net (fo=2, routed)           0.228     0.146    mips/dp/regfile_instance/ReadData10[31]
    SLICE_X5Y97          LUT6 (Prop_lut6_I4_O)        0.045     0.191 r  mips/dp/regfile_instance/pcValue[31]_i_2/O
                         net (fo=1, routed)           0.000     0.191    mips/dp/p_1_in[31]
    SLICE_X5Y97          FDRE                                         r  mips/dp/pcValue_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=380, routed)         0.875    -0.798    mips/dp/clk12
    SLICE_X5Y97          FDRE                                         r  mips/dp/pcValue_reg[31]/C
                         clock pessimism              0.275    -0.523    
    SLICE_X5Y97          FDRE (Hold_fdre_C_D)         0.092    -0.431    mips/dp/pcValue_reg[31]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 memIO/period_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r1_0_31_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.231ns (27.640%)  route 0.605ns (72.360%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=380, routed)         0.575    -0.589    memIO/clk12
    SLICE_X13Y94         FDRE                                         r  memIO/period_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  memIO/period_reg[14]/Q
                         net (fo=5, routed)           0.171    -0.277    mips/dp/regfile_instance/Q[9]
    SLICE_X14Y95         LUT6 (Prop_lut6_I3_O)        0.045    -0.232 r  mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_14/O
                         net (fo=1, routed)           0.284     0.052    mips/dp/regfile_instance/mem_readdata[14]
    SLICE_X7Y95          LUT5 (Prop_lut5_I1_O)        0.045     0.097 r  mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_4/O
                         net (fo=2, routed)           0.149     0.246    mips/dp/regfile_instance/mem_reg_r1_0_31_12_17/DIB0
    SLICE_X6Y95          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=380, routed)         0.874    -0.799    mips/dp/regfile_instance/mem_reg_r1_0_31_12_17/WCLK
    SLICE_X6Y95          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_12_17/RAMB/CLK
                         clock pessimism              0.275    -0.524    
    SLICE_X6Y95          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.378    mips/dp/regfile_instance/mem_reg_r1_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 memIO/period_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r1_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.254ns (30.849%)  route 0.569ns (69.151%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=380, routed)         0.575    -0.589    memIO/clk12
    SLICE_X10Y94         FDRE                                         r  memIO/period_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  memIO/period_reg[17]/Q
                         net (fo=5, routed)           0.186    -0.239    memIO/data_mem/Q[3]
    SLICE_X8Y93          LUT6 (Prop_lut6_I4_O)        0.045    -0.194 r  memIO/data_mem/mem_reg_r1_0_31_12_17_i_16/O
                         net (fo=1, routed)           0.257     0.063    mips/dp/regfile_instance/mem_reg_r2_0_31_30_31_0[0]
    SLICE_X7Y93          LUT5 (Prop_lut5_I1_O)        0.045     0.108 r  mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_5/O
                         net (fo=2, routed)           0.126     0.234    mips/dp/regfile_instance/mem_reg_r1_0_31_12_17/DIC1
    SLICE_X6Y95          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=380, routed)         0.874    -0.799    mips/dp/regfile_instance/mem_reg_r1_0_31_12_17/WCLK
    SLICE_X6Y95          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_12_17/RAMC_D1/CLK
                         clock pessimism              0.275    -0.524    
    SLICE_X6Y95          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.410    mips/dp/regfile_instance/mem_reg_r1_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 mips/dp/pcValue_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r2_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.363ns (44.397%)  route 0.455ns (55.603%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=380, routed)         0.605    -0.559    mips/dp/clk12
    SLICE_X3Y97          FDRE                                         r  mips/dp/pcValue_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  mips/dp/pcValue_reg[21]/Q
                         net (fo=1, routed)           0.119    -0.299    mips/dp/pcValue_reg_n_0_[21]
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.184 r  mips/dp/pcValue1_carry__4/O[0]
                         net (fo=4, routed)           0.224     0.040    mips/dp/regfile_instance/reg_writedata0[20]
    SLICE_X5Y98          LUT5 (Prop_lut5_I3_O)        0.107     0.147 r  mips/dp/regfile_instance/mem_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.111     0.258    mips/dp/regfile_instance/mem_reg_r2_0_31_18_23/DIB1
    SLICE_X6Y97          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=380, routed)         0.875    -0.798    mips/dp/regfile_instance/mem_reg_r2_0_31_18_23/WCLK
    SLICE_X6Y97          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.275    -0.523    
    SLICE_X6Y97          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.399    mips/dp/regfile_instance/mem_reg_r2_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.658    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { clkdv/mmcm/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         80.000      77.845     BUFGCTRL_X0Y17   clkdv/buf12/I0
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X10Y89     memIO/lights_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X9Y99      memIO/lights_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X12Y94     memIO/lights_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X8Y90      memIO/lights_reg[10]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X12Y94     memIO/lights_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X8Y90      memIO/lights_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X12Y91     memIO/lights_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X10Y91     memIO/lights_reg[12]_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT3
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X8Y86      memIO/screen_mem/smem_reg_384_511_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X8Y85      memIO/screen_mem/smem_reg_384_511_1_1/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X8Y85      memIO/screen_mem/smem_reg_384_511_1_1/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X8Y85      memIO/screen_mem/smem_reg_384_511_1_1/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X8Y85      memIO/screen_mem/smem_reg_384_511_1_1/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X8Y80      memIO/screen_mem/smem_reg_384_511_2_2/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X14Y86     memIO/screen_mem/smem_reg_768_895_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X14Y86     memIO/screen_mem/smem_reg_768_895_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X14Y83     memIO/screen_mem/smem_reg_768_895_1_1/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X14Y83     memIO/screen_mem/smem_reg_768_895_1_1/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X12Y88     memIO/screen_mem/smem_reg_1024_1151_1_1/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X12Y88     memIO/screen_mem/smem_reg_1024_1151_1_1/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X12Y88     memIO/screen_mem/smem_reg_1024_1151_1_1/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X12Y88     memIO/screen_mem/smem_reg_1024_1151_1_1/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X12Y89     memIO/screen_mem/smem_reg_1024_1151_2_2/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X12Y89     memIO/screen_mem/smem_reg_1024_1151_2_2/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X12Y89     memIO/screen_mem/smem_reg_1024_1151_2_2/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X12Y89     memIO/screen_mem/smem_reg_1024_1151_2_2/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X8Y80      memIO/screen_mem/smem_reg_384_511_2_2/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X12Y89     memIO/screen_mem/smem_reg_1024_1151_2_2/SP.HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.498ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.910ns  (required time - arrival time)
  Source:                 memIO/period_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 2.800ns (52.590%)  route 2.524ns (47.410%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=380, routed)         1.646    -0.894    memIO/clk12
    SLICE_X12Y93         FDRE                                         r  memIO/period_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  memIO/period_reg[5]/Q
                         net (fo=5, routed)           0.735     0.359    memIO/period[5]
    SLICE_X11Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.483 r  memIO/count[0]_i_73/O
                         net (fo=1, routed)           0.000     0.483    memIO/count[0]_i_73_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.015 r  memIO/count_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000     1.015    memIO/count_reg[0]_i_56_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.129 r  memIO/count_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     1.129    memIO/count_reg[0]_i_55_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.243 r  memIO/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.243    memIO/count_reg[0]_i_35_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.357 r  memIO/count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.357    memIO/count_reg[0]_i_34_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.471 r  memIO/count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.471    memIO/count_reg[0]_i_24_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.805 r  memIO/count_reg[0]_i_23/O[1]
                         net (fo=2, routed)           0.737     2.542    sound/count1[25]
    SLICE_X10Y95         LUT4 (Prop_lut4_I1_O)        0.303     2.845 r  sound/count[0]_i_10/O
                         net (fo=1, routed)           0.000     2.845    sound/count[0]_i_10_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.378 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.053     4.431    sound/clear
    SLICE_X9Y92          FDRE                                         r  sound/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=382, routed)         1.523     8.503    sound/clk100
    SLICE_X9Y92          FDRE                                         r  sound/count_reg[10]/C
                         clock pessimism              0.395     8.898    
                         clock uncertainty           -0.222     8.676    
    SLICE_X9Y92          FDRE (Setup_fdre_C_R)       -0.335     8.341    sound/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.341    
                         arrival time                          -4.431    
  -------------------------------------------------------------------
                         slack                                  3.910    

Slack (MET) :             3.910ns  (required time - arrival time)
  Source:                 memIO/period_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 2.800ns (52.590%)  route 2.524ns (47.410%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=380, routed)         1.646    -0.894    memIO/clk12
    SLICE_X12Y93         FDRE                                         r  memIO/period_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  memIO/period_reg[5]/Q
                         net (fo=5, routed)           0.735     0.359    memIO/period[5]
    SLICE_X11Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.483 r  memIO/count[0]_i_73/O
                         net (fo=1, routed)           0.000     0.483    memIO/count[0]_i_73_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.015 r  memIO/count_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000     1.015    memIO/count_reg[0]_i_56_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.129 r  memIO/count_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     1.129    memIO/count_reg[0]_i_55_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.243 r  memIO/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.243    memIO/count_reg[0]_i_35_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.357 r  memIO/count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.357    memIO/count_reg[0]_i_34_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.471 r  memIO/count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.471    memIO/count_reg[0]_i_24_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.805 r  memIO/count_reg[0]_i_23/O[1]
                         net (fo=2, routed)           0.737     2.542    sound/count1[25]
    SLICE_X10Y95         LUT4 (Prop_lut4_I1_O)        0.303     2.845 r  sound/count[0]_i_10/O
                         net (fo=1, routed)           0.000     2.845    sound/count[0]_i_10_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.378 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.053     4.431    sound/clear
    SLICE_X9Y92          FDRE                                         r  sound/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=382, routed)         1.523     8.503    sound/clk100
    SLICE_X9Y92          FDRE                                         r  sound/count_reg[11]/C
                         clock pessimism              0.395     8.898    
                         clock uncertainty           -0.222     8.676    
    SLICE_X9Y92          FDRE (Setup_fdre_C_R)       -0.335     8.341    sound/count_reg[11]
  -------------------------------------------------------------------
                         required time                          8.341    
                         arrival time                          -4.431    
  -------------------------------------------------------------------
                         slack                                  3.910    

Slack (MET) :             3.910ns  (required time - arrival time)
  Source:                 memIO/period_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 2.800ns (52.590%)  route 2.524ns (47.410%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=380, routed)         1.646    -0.894    memIO/clk12
    SLICE_X12Y93         FDRE                                         r  memIO/period_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  memIO/period_reg[5]/Q
                         net (fo=5, routed)           0.735     0.359    memIO/period[5]
    SLICE_X11Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.483 r  memIO/count[0]_i_73/O
                         net (fo=1, routed)           0.000     0.483    memIO/count[0]_i_73_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.015 r  memIO/count_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000     1.015    memIO/count_reg[0]_i_56_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.129 r  memIO/count_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     1.129    memIO/count_reg[0]_i_55_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.243 r  memIO/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.243    memIO/count_reg[0]_i_35_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.357 r  memIO/count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.357    memIO/count_reg[0]_i_34_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.471 r  memIO/count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.471    memIO/count_reg[0]_i_24_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.805 r  memIO/count_reg[0]_i_23/O[1]
                         net (fo=2, routed)           0.737     2.542    sound/count1[25]
    SLICE_X10Y95         LUT4 (Prop_lut4_I1_O)        0.303     2.845 r  sound/count[0]_i_10/O
                         net (fo=1, routed)           0.000     2.845    sound/count[0]_i_10_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.378 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.053     4.431    sound/clear
    SLICE_X9Y92          FDRE                                         r  sound/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=382, routed)         1.523     8.503    sound/clk100
    SLICE_X9Y92          FDRE                                         r  sound/count_reg[8]/C
                         clock pessimism              0.395     8.898    
                         clock uncertainty           -0.222     8.676    
    SLICE_X9Y92          FDRE (Setup_fdre_C_R)       -0.335     8.341    sound/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.341    
                         arrival time                          -4.431    
  -------------------------------------------------------------------
                         slack                                  3.910    

Slack (MET) :             3.910ns  (required time - arrival time)
  Source:                 memIO/period_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 2.800ns (52.590%)  route 2.524ns (47.410%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=380, routed)         1.646    -0.894    memIO/clk12
    SLICE_X12Y93         FDRE                                         r  memIO/period_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  memIO/period_reg[5]/Q
                         net (fo=5, routed)           0.735     0.359    memIO/period[5]
    SLICE_X11Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.483 r  memIO/count[0]_i_73/O
                         net (fo=1, routed)           0.000     0.483    memIO/count[0]_i_73_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.015 r  memIO/count_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000     1.015    memIO/count_reg[0]_i_56_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.129 r  memIO/count_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     1.129    memIO/count_reg[0]_i_55_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.243 r  memIO/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.243    memIO/count_reg[0]_i_35_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.357 r  memIO/count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.357    memIO/count_reg[0]_i_34_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.471 r  memIO/count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.471    memIO/count_reg[0]_i_24_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.805 r  memIO/count_reg[0]_i_23/O[1]
                         net (fo=2, routed)           0.737     2.542    sound/count1[25]
    SLICE_X10Y95         LUT4 (Prop_lut4_I1_O)        0.303     2.845 r  sound/count[0]_i_10/O
                         net (fo=1, routed)           0.000     2.845    sound/count[0]_i_10_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.378 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.053     4.431    sound/clear
    SLICE_X9Y92          FDRE                                         r  sound/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=382, routed)         1.523     8.503    sound/clk100
    SLICE_X9Y92          FDRE                                         r  sound/count_reg[9]/C
                         clock pessimism              0.395     8.898    
                         clock uncertainty           -0.222     8.676    
    SLICE_X9Y92          FDRE (Setup_fdre_C_R)       -0.335     8.341    sound/count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.341    
                         arrival time                          -4.431    
  -------------------------------------------------------------------
                         slack                                  3.910    

Slack (MET) :             3.917ns  (required time - arrival time)
  Source:                 memIO/period_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.317ns  (logic 2.800ns (52.663%)  route 2.517ns (47.337%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=380, routed)         1.646    -0.894    memIO/clk12
    SLICE_X12Y93         FDRE                                         r  memIO/period_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  memIO/period_reg[5]/Q
                         net (fo=5, routed)           0.735     0.359    memIO/period[5]
    SLICE_X11Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.483 r  memIO/count[0]_i_73/O
                         net (fo=1, routed)           0.000     0.483    memIO/count[0]_i_73_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.015 r  memIO/count_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000     1.015    memIO/count_reg[0]_i_56_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.129 r  memIO/count_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     1.129    memIO/count_reg[0]_i_55_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.243 r  memIO/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.243    memIO/count_reg[0]_i_35_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.357 r  memIO/count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.357    memIO/count_reg[0]_i_34_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.471 r  memIO/count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.471    memIO/count_reg[0]_i_24_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.805 r  memIO/count_reg[0]_i_23/O[1]
                         net (fo=2, routed)           0.737     2.542    sound/count1[25]
    SLICE_X10Y95         LUT4 (Prop_lut4_I1_O)        0.303     2.845 r  sound/count[0]_i_10/O
                         net (fo=1, routed)           0.000     2.845    sound/count[0]_i_10_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.378 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.045     4.423    sound/clear
    SLICE_X9Y90          FDRE                                         r  sound/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=382, routed)         1.522     8.502    sound/clk100
    SLICE_X9Y90          FDRE                                         r  sound/count_reg[0]/C
                         clock pessimism              0.395     8.897    
                         clock uncertainty           -0.222     8.675    
    SLICE_X9Y90          FDRE (Setup_fdre_C_R)       -0.335     8.340    sound/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.340    
                         arrival time                          -4.423    
  -------------------------------------------------------------------
                         slack                                  3.917    

Slack (MET) :             3.917ns  (required time - arrival time)
  Source:                 memIO/period_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.317ns  (logic 2.800ns (52.663%)  route 2.517ns (47.337%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=380, routed)         1.646    -0.894    memIO/clk12
    SLICE_X12Y93         FDRE                                         r  memIO/period_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  memIO/period_reg[5]/Q
                         net (fo=5, routed)           0.735     0.359    memIO/period[5]
    SLICE_X11Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.483 r  memIO/count[0]_i_73/O
                         net (fo=1, routed)           0.000     0.483    memIO/count[0]_i_73_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.015 r  memIO/count_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000     1.015    memIO/count_reg[0]_i_56_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.129 r  memIO/count_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     1.129    memIO/count_reg[0]_i_55_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.243 r  memIO/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.243    memIO/count_reg[0]_i_35_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.357 r  memIO/count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.357    memIO/count_reg[0]_i_34_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.471 r  memIO/count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.471    memIO/count_reg[0]_i_24_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.805 r  memIO/count_reg[0]_i_23/O[1]
                         net (fo=2, routed)           0.737     2.542    sound/count1[25]
    SLICE_X10Y95         LUT4 (Prop_lut4_I1_O)        0.303     2.845 r  sound/count[0]_i_10/O
                         net (fo=1, routed)           0.000     2.845    sound/count[0]_i_10_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.378 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.045     4.423    sound/clear
    SLICE_X9Y90          FDRE                                         r  sound/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=382, routed)         1.522     8.502    sound/clk100
    SLICE_X9Y90          FDRE                                         r  sound/count_reg[1]/C
                         clock pessimism              0.395     8.897    
                         clock uncertainty           -0.222     8.675    
    SLICE_X9Y90          FDRE (Setup_fdre_C_R)       -0.335     8.340    sound/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.340    
                         arrival time                          -4.423    
  -------------------------------------------------------------------
                         slack                                  3.917    

Slack (MET) :             3.917ns  (required time - arrival time)
  Source:                 memIO/period_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.317ns  (logic 2.800ns (52.663%)  route 2.517ns (47.337%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=380, routed)         1.646    -0.894    memIO/clk12
    SLICE_X12Y93         FDRE                                         r  memIO/period_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  memIO/period_reg[5]/Q
                         net (fo=5, routed)           0.735     0.359    memIO/period[5]
    SLICE_X11Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.483 r  memIO/count[0]_i_73/O
                         net (fo=1, routed)           0.000     0.483    memIO/count[0]_i_73_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.015 r  memIO/count_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000     1.015    memIO/count_reg[0]_i_56_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.129 r  memIO/count_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     1.129    memIO/count_reg[0]_i_55_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.243 r  memIO/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.243    memIO/count_reg[0]_i_35_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.357 r  memIO/count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.357    memIO/count_reg[0]_i_34_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.471 r  memIO/count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.471    memIO/count_reg[0]_i_24_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.805 r  memIO/count_reg[0]_i_23/O[1]
                         net (fo=2, routed)           0.737     2.542    sound/count1[25]
    SLICE_X10Y95         LUT4 (Prop_lut4_I1_O)        0.303     2.845 r  sound/count[0]_i_10/O
                         net (fo=1, routed)           0.000     2.845    sound/count[0]_i_10_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.378 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.045     4.423    sound/clear
    SLICE_X9Y90          FDRE                                         r  sound/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=382, routed)         1.522     8.502    sound/clk100
    SLICE_X9Y90          FDRE                                         r  sound/count_reg[2]/C
                         clock pessimism              0.395     8.897    
                         clock uncertainty           -0.222     8.675    
    SLICE_X9Y90          FDRE (Setup_fdre_C_R)       -0.335     8.340    sound/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.340    
                         arrival time                          -4.423    
  -------------------------------------------------------------------
                         slack                                  3.917    

Slack (MET) :             3.917ns  (required time - arrival time)
  Source:                 memIO/period_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.317ns  (logic 2.800ns (52.663%)  route 2.517ns (47.337%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=380, routed)         1.646    -0.894    memIO/clk12
    SLICE_X12Y93         FDRE                                         r  memIO/period_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  memIO/period_reg[5]/Q
                         net (fo=5, routed)           0.735     0.359    memIO/period[5]
    SLICE_X11Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.483 r  memIO/count[0]_i_73/O
                         net (fo=1, routed)           0.000     0.483    memIO/count[0]_i_73_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.015 r  memIO/count_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000     1.015    memIO/count_reg[0]_i_56_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.129 r  memIO/count_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     1.129    memIO/count_reg[0]_i_55_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.243 r  memIO/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.243    memIO/count_reg[0]_i_35_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.357 r  memIO/count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.357    memIO/count_reg[0]_i_34_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.471 r  memIO/count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.471    memIO/count_reg[0]_i_24_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.805 r  memIO/count_reg[0]_i_23/O[1]
                         net (fo=2, routed)           0.737     2.542    sound/count1[25]
    SLICE_X10Y95         LUT4 (Prop_lut4_I1_O)        0.303     2.845 r  sound/count[0]_i_10/O
                         net (fo=1, routed)           0.000     2.845    sound/count[0]_i_10_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.378 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.045     4.423    sound/clear
    SLICE_X9Y90          FDRE                                         r  sound/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=382, routed)         1.522     8.502    sound/clk100
    SLICE_X9Y90          FDRE                                         r  sound/count_reg[3]/C
                         clock pessimism              0.395     8.897    
                         clock uncertainty           -0.222     8.675    
    SLICE_X9Y90          FDRE (Setup_fdre_C_R)       -0.335     8.340    sound/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.340    
                         arrival time                          -4.423    
  -------------------------------------------------------------------
                         slack                                  3.917    

Slack (MET) :             4.049ns  (required time - arrival time)
  Source:                 memIO/period_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.186ns  (logic 2.800ns (53.993%)  route 2.386ns (46.007%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=380, routed)         1.646    -0.894    memIO/clk12
    SLICE_X12Y93         FDRE                                         r  memIO/period_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  memIO/period_reg[5]/Q
                         net (fo=5, routed)           0.735     0.359    memIO/period[5]
    SLICE_X11Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.483 r  memIO/count[0]_i_73/O
                         net (fo=1, routed)           0.000     0.483    memIO/count[0]_i_73_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.015 r  memIO/count_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000     1.015    memIO/count_reg[0]_i_56_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.129 r  memIO/count_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     1.129    memIO/count_reg[0]_i_55_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.243 r  memIO/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.243    memIO/count_reg[0]_i_35_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.357 r  memIO/count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.357    memIO/count_reg[0]_i_34_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.471 r  memIO/count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.471    memIO/count_reg[0]_i_24_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.805 r  memIO/count_reg[0]_i_23/O[1]
                         net (fo=2, routed)           0.737     2.542    sound/count1[25]
    SLICE_X10Y95         LUT4 (Prop_lut4_I1_O)        0.303     2.845 r  sound/count[0]_i_10/O
                         net (fo=1, routed)           0.000     2.845    sound/count[0]_i_10_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.378 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.914     4.292    sound/clear
    SLICE_X9Y91          FDRE                                         r  sound/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=382, routed)         1.523     8.503    sound/clk100
    SLICE_X9Y91          FDRE                                         r  sound/count_reg[4]/C
                         clock pessimism              0.395     8.898    
                         clock uncertainty           -0.222     8.676    
    SLICE_X9Y91          FDRE (Setup_fdre_C_R)       -0.335     8.341    sound/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.341    
                         arrival time                          -4.292    
  -------------------------------------------------------------------
                         slack                                  4.049    

Slack (MET) :             4.049ns  (required time - arrival time)
  Source:                 memIO/period_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.186ns  (logic 2.800ns (53.993%)  route 2.386ns (46.007%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=380, routed)         1.646    -0.894    memIO/clk12
    SLICE_X12Y93         FDRE                                         r  memIO/period_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  memIO/period_reg[5]/Q
                         net (fo=5, routed)           0.735     0.359    memIO/period[5]
    SLICE_X11Y91         LUT1 (Prop_lut1_I0_O)        0.124     0.483 r  memIO/count[0]_i_73/O
                         net (fo=1, routed)           0.000     0.483    memIO/count[0]_i_73_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.015 r  memIO/count_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000     1.015    memIO/count_reg[0]_i_56_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.129 r  memIO/count_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     1.129    memIO/count_reg[0]_i_55_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.243 r  memIO/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.243    memIO/count_reg[0]_i_35_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.357 r  memIO/count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.357    memIO/count_reg[0]_i_34_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.471 r  memIO/count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.471    memIO/count_reg[0]_i_24_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.805 r  memIO/count_reg[0]_i_23/O[1]
                         net (fo=2, routed)           0.737     2.542    sound/count1[25]
    SLICE_X10Y95         LUT4 (Prop_lut4_I1_O)        0.303     2.845 r  sound/count[0]_i_10/O
                         net (fo=1, routed)           0.000     2.845    sound/count[0]_i_10_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.378 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.914     4.292    sound/clear
    SLICE_X9Y91          FDRE                                         r  sound/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=382, routed)         1.523     8.503    sound/clk100
    SLICE_X9Y91          FDRE                                         r  sound/count_reg[5]/C
                         clock pessimism              0.395     8.898    
                         clock uncertainty           -0.222     8.676    
    SLICE_X9Y91          FDRE (Setup_fdre_C_R)       -0.335     8.341    sound/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.341    
                         arrival time                          -4.292    
  -------------------------------------------------------------------
                         slack                                  4.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.434ns (41.274%)  route 0.618ns (58.726%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=380, routed)         0.573    -0.591    memIO/clk12
    SLICE_X11Y89         FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  memIO/period_reg[0]/Q
                         net (fo=4, routed)           0.313    -0.138    sound/Q[0]
    SLICE_X10Y92         LUT4 (Prop_lut4_I0_O)        0.046    -0.092 r  sound/count[0]_i_50/O
                         net (fo=1, routed)           0.000    -0.092    sound/count[0]_i_50_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     0.035 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.035    sound/count_reg[0]_i_25_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.075 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.075    sound/count_reg[0]_i_13_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.115 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.115    sound/count_reg[0]_i_3_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.155 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.305     0.460    sound/clear
    SLICE_X9Y95          FDRE                                         r  sound/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=382, routed)         0.846    -0.827    sound/clk100
    SLICE_X9Y95          FDRE                                         r  sound/count_reg[20]/C
                         clock pessimism              0.557    -0.271    
                         clock uncertainty            0.222    -0.048    
    SLICE_X9Y95          FDRE (Hold_fdre_C_R)         0.011    -0.037    sound/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.434ns (41.274%)  route 0.618ns (58.726%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=380, routed)         0.573    -0.591    memIO/clk12
    SLICE_X11Y89         FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  memIO/period_reg[0]/Q
                         net (fo=4, routed)           0.313    -0.138    sound/Q[0]
    SLICE_X10Y92         LUT4 (Prop_lut4_I0_O)        0.046    -0.092 r  sound/count[0]_i_50/O
                         net (fo=1, routed)           0.000    -0.092    sound/count[0]_i_50_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     0.035 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.035    sound/count_reg[0]_i_25_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.075 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.075    sound/count_reg[0]_i_13_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.115 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.115    sound/count_reg[0]_i_3_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.155 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.305     0.460    sound/clear
    SLICE_X9Y95          FDRE                                         r  sound/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=382, routed)         0.846    -0.827    sound/clk100
    SLICE_X9Y95          FDRE                                         r  sound/count_reg[21]/C
                         clock pessimism              0.557    -0.271    
                         clock uncertainty            0.222    -0.048    
    SLICE_X9Y95          FDRE (Hold_fdre_C_R)         0.011    -0.037    sound/count_reg[21]
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.434ns (41.274%)  route 0.618ns (58.726%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=380, routed)         0.573    -0.591    memIO/clk12
    SLICE_X11Y89         FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  memIO/period_reg[0]/Q
                         net (fo=4, routed)           0.313    -0.138    sound/Q[0]
    SLICE_X10Y92         LUT4 (Prop_lut4_I0_O)        0.046    -0.092 r  sound/count[0]_i_50/O
                         net (fo=1, routed)           0.000    -0.092    sound/count[0]_i_50_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     0.035 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.035    sound/count_reg[0]_i_25_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.075 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.075    sound/count_reg[0]_i_13_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.115 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.115    sound/count_reg[0]_i_3_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.155 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.305     0.460    sound/clear
    SLICE_X9Y95          FDRE                                         r  sound/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=382, routed)         0.846    -0.827    sound/clk100
    SLICE_X9Y95          FDRE                                         r  sound/count_reg[22]/C
                         clock pessimism              0.557    -0.271    
                         clock uncertainty            0.222    -0.048    
    SLICE_X9Y95          FDRE (Hold_fdre_C_R)         0.011    -0.037    sound/count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.434ns (41.274%)  route 0.618ns (58.726%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=380, routed)         0.573    -0.591    memIO/clk12
    SLICE_X11Y89         FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  memIO/period_reg[0]/Q
                         net (fo=4, routed)           0.313    -0.138    sound/Q[0]
    SLICE_X10Y92         LUT4 (Prop_lut4_I0_O)        0.046    -0.092 r  sound/count[0]_i_50/O
                         net (fo=1, routed)           0.000    -0.092    sound/count[0]_i_50_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     0.035 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.035    sound/count_reg[0]_i_25_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.075 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.075    sound/count_reg[0]_i_13_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.115 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.115    sound/count_reg[0]_i_3_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.155 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.305     0.460    sound/clear
    SLICE_X9Y95          FDRE                                         r  sound/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=382, routed)         0.846    -0.827    sound/clk100
    SLICE_X9Y95          FDRE                                         r  sound/count_reg[23]/C
                         clock pessimism              0.557    -0.271    
                         clock uncertainty            0.222    -0.048    
    SLICE_X9Y95          FDRE (Hold_fdre_C_R)         0.011    -0.037    sound/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.434ns (39.588%)  route 0.662ns (60.412%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=380, routed)         0.573    -0.591    memIO/clk12
    SLICE_X11Y89         FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  memIO/period_reg[0]/Q
                         net (fo=4, routed)           0.313    -0.138    sound/Q[0]
    SLICE_X10Y92         LUT4 (Prop_lut4_I0_O)        0.046    -0.092 r  sound/count[0]_i_50/O
                         net (fo=1, routed)           0.000    -0.092    sound/count[0]_i_50_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     0.035 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.035    sound/count_reg[0]_i_25_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.075 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.075    sound/count_reg[0]_i_13_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.115 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.115    sound/count_reg[0]_i_3_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.155 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.350     0.505    sound/clear
    SLICE_X9Y93          FDRE                                         r  sound/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=382, routed)         0.846    -0.827    sound/clk100
    SLICE_X9Y93          FDRE                                         r  sound/count_reg[12]/C
                         clock pessimism              0.557    -0.271    
                         clock uncertainty            0.222    -0.048    
    SLICE_X9Y93          FDRE (Hold_fdre_C_R)         0.011    -0.037    sound/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.434ns (39.588%)  route 0.662ns (60.412%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=380, routed)         0.573    -0.591    memIO/clk12
    SLICE_X11Y89         FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  memIO/period_reg[0]/Q
                         net (fo=4, routed)           0.313    -0.138    sound/Q[0]
    SLICE_X10Y92         LUT4 (Prop_lut4_I0_O)        0.046    -0.092 r  sound/count[0]_i_50/O
                         net (fo=1, routed)           0.000    -0.092    sound/count[0]_i_50_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     0.035 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.035    sound/count_reg[0]_i_25_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.075 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.075    sound/count_reg[0]_i_13_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.115 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.115    sound/count_reg[0]_i_3_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.155 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.350     0.505    sound/clear
    SLICE_X9Y93          FDRE                                         r  sound/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=382, routed)         0.846    -0.827    sound/clk100
    SLICE_X9Y93          FDRE                                         r  sound/count_reg[13]/C
                         clock pessimism              0.557    -0.271    
                         clock uncertainty            0.222    -0.048    
    SLICE_X9Y93          FDRE (Hold_fdre_C_R)         0.011    -0.037    sound/count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.434ns (39.588%)  route 0.662ns (60.412%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=380, routed)         0.573    -0.591    memIO/clk12
    SLICE_X11Y89         FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  memIO/period_reg[0]/Q
                         net (fo=4, routed)           0.313    -0.138    sound/Q[0]
    SLICE_X10Y92         LUT4 (Prop_lut4_I0_O)        0.046    -0.092 r  sound/count[0]_i_50/O
                         net (fo=1, routed)           0.000    -0.092    sound/count[0]_i_50_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     0.035 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.035    sound/count_reg[0]_i_25_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.075 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.075    sound/count_reg[0]_i_13_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.115 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.115    sound/count_reg[0]_i_3_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.155 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.350     0.505    sound/clear
    SLICE_X9Y93          FDRE                                         r  sound/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=382, routed)         0.846    -0.827    sound/clk100
    SLICE_X9Y93          FDRE                                         r  sound/count_reg[14]/C
                         clock pessimism              0.557    -0.271    
                         clock uncertainty            0.222    -0.048    
    SLICE_X9Y93          FDRE (Hold_fdre_C_R)         0.011    -0.037    sound/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.434ns (39.588%)  route 0.662ns (60.412%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=380, routed)         0.573    -0.591    memIO/clk12
    SLICE_X11Y89         FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  memIO/period_reg[0]/Q
                         net (fo=4, routed)           0.313    -0.138    sound/Q[0]
    SLICE_X10Y92         LUT4 (Prop_lut4_I0_O)        0.046    -0.092 r  sound/count[0]_i_50/O
                         net (fo=1, routed)           0.000    -0.092    sound/count[0]_i_50_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     0.035 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.035    sound/count_reg[0]_i_25_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.075 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.075    sound/count_reg[0]_i_13_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.115 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.115    sound/count_reg[0]_i_3_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.155 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.350     0.505    sound/clear
    SLICE_X9Y93          FDRE                                         r  sound/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=382, routed)         0.846    -0.827    sound/clk100
    SLICE_X9Y93          FDRE                                         r  sound/count_reg[15]/C
                         clock pessimism              0.557    -0.271    
                         clock uncertainty            0.222    -0.048    
    SLICE_X9Y93          FDRE (Hold_fdre_C_R)         0.011    -0.037    sound/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.434ns (39.584%)  route 0.662ns (60.416%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=380, routed)         0.573    -0.591    memIO/clk12
    SLICE_X11Y89         FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  memIO/period_reg[0]/Q
                         net (fo=4, routed)           0.313    -0.138    sound/Q[0]
    SLICE_X10Y92         LUT4 (Prop_lut4_I0_O)        0.046    -0.092 r  sound/count[0]_i_50/O
                         net (fo=1, routed)           0.000    -0.092    sound/count[0]_i_50_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     0.035 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.035    sound/count_reg[0]_i_25_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.075 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.075    sound/count_reg[0]_i_13_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.115 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.115    sound/count_reg[0]_i_3_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.155 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.350     0.505    sound/clear
    SLICE_X9Y96          FDRE                                         r  sound/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=382, routed)         0.846    -0.827    sound/clk100
    SLICE_X9Y96          FDRE                                         r  sound/count_reg[24]/C
                         clock pessimism              0.557    -0.271    
                         clock uncertainty            0.222    -0.048    
    SLICE_X9Y96          FDRE (Hold_fdre_C_R)         0.011    -0.037    sound/count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.434ns (39.584%)  route 0.662ns (60.416%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=380, routed)         0.573    -0.591    memIO/clk12
    SLICE_X11Y89         FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  memIO/period_reg[0]/Q
                         net (fo=4, routed)           0.313    -0.138    sound/Q[0]
    SLICE_X10Y92         LUT4 (Prop_lut4_I0_O)        0.046    -0.092 r  sound/count[0]_i_50/O
                         net (fo=1, routed)           0.000    -0.092    sound/count[0]_i_50_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     0.035 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.035    sound/count_reg[0]_i_25_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.075 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.075    sound/count_reg[0]_i_13_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.115 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.115    sound/count_reg[0]_i_3_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.155 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.350     0.505    sound/clear
    SLICE_X9Y96          FDRE                                         r  sound/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=382, routed)         0.846    -0.827    sound/clk100
    SLICE_X9Y96          FDRE                                         r  sound/count_reg[25]/C
                         clock pessimism              0.557    -0.271    
                         clock uncertainty            0.222    -0.048    
    SLICE_X9Y96          FDRE (Hold_fdre_C_R)         0.011    -0.037    sound/count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.543    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        5.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.189ns  (required time - arrival time)
  Source:                 buttonInputDevice/downDebouncer/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        4.214ns  (logic 0.890ns (21.121%)  route 3.324ns (78.879%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 78.583 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.822ns = ( 69.178 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=382, routed)         1.718    69.178    buttonInputDevice/downDebouncer/clk100
    SLICE_X2Y84          FDRE                                         r  buttonInputDevice/downDebouncer/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    69.696 r  buttonInputDevice/downDebouncer/clean_reg/Q
                         net (fo=7, routed)           1.087    70.784    buttonInputDevice/downDebouncer/down
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.124    70.908 f  buttonInputDevice/downDebouncer/mem_reg_r1_0_31_0_5_i_77/O
                         net (fo=2, routed)           0.763    71.671    mips/dp/regfile_instance/keyb_char[0]
    SLICE_X15Y92         LUT6 (Prop_lut6_I3_O)        0.124    71.795 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.734    72.529    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.124    72.653 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.740    73.392    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/DIC0
    SLICE_X6Y94          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=380, routed)         1.603    78.583    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y94          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism              0.395    78.978    
                         clock uncertainty           -0.222    78.756    
    SLICE_X6Y94          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    78.581    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         78.581    
                         arrival time                         -73.392    
  -------------------------------------------------------------------
                         slack                                  5.189    

Slack (MET) :             5.213ns  (required time - arrival time)
  Source:                 buttonInputDevice/downDebouncer/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        4.111ns  (logic 0.890ns (21.650%)  route 3.221ns (78.350%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 78.504 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.822ns = ( 69.178 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=382, routed)         1.718    69.178    buttonInputDevice/downDebouncer/clk100
    SLICE_X2Y84          FDRE                                         r  buttonInputDevice/downDebouncer/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    69.696 r  buttonInputDevice/downDebouncer/clean_reg/Q
                         net (fo=7, routed)           1.087    70.784    buttonInputDevice/downDebouncer/down
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.124    70.908 f  buttonInputDevice/downDebouncer/mem_reg_r1_0_31_0_5_i_77/O
                         net (fo=2, routed)           0.763    71.671    mips/dp/regfile_instance/keyb_char[0]
    SLICE_X15Y92         LUT6 (Prop_lut6_I3_O)        0.124    71.795 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.734    72.529    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.124    72.653 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.637    73.289    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/DIC0
    SLICE_X8Y95          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=380, routed)         1.524    78.504    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/WCLK
    SLICE_X8Y95          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism              0.395    78.899    
                         clock uncertainty           -0.222    78.677    
    SLICE_X8Y95          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    78.502    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         78.502    
                         arrival time                         -73.289    
  -------------------------------------------------------------------
                         slack                                  5.213    

Slack (MET) :             5.286ns  (required time - arrival time)
  Source:                 buttonInputDevice/downDebouncer/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r1_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        4.129ns  (logic 0.890ns (21.553%)  route 3.239ns (78.447%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 78.582 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.822ns = ( 69.178 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=382, routed)         1.718    69.178    buttonInputDevice/downDebouncer/clk100
    SLICE_X2Y84          FDRE                                         r  buttonInputDevice/downDebouncer/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    69.696 f  buttonInputDevice/downDebouncer/clean_reg/Q
                         net (fo=7, routed)           1.087    70.784    buttonInputDevice/downDebouncer/down
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.124    70.908 r  buttonInputDevice/downDebouncer/mem_reg_r1_0_31_0_5_i_77/O
                         net (fo=2, routed)           0.799    71.707    mips/dp/regfile_instance/keyb_char[0]
    SLICE_X14Y91         LUT6 (Prop_lut6_I3_O)        0.124    71.831 r  mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_9/O
                         net (fo=1, routed)           0.768    72.599    mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_9_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.124    72.723 r  mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.584    73.308    mips/dp/regfile_instance/mem_reg_r1_0_31_6_11/DIA0
    SLICE_X6Y92          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=380, routed)         1.602    78.582    mips/dp/regfile_instance/mem_reg_r1_0_31_6_11/WCLK
    SLICE_X6Y92          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism              0.395    78.977    
                         clock uncertainty           -0.222    78.755    
    SLICE_X6Y92          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    78.594    mips/dp/regfile_instance/mem_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         78.594    
                         arrival time                         -73.308    
  -------------------------------------------------------------------
                         slack                                  5.286    

Slack (MET) :             5.339ns  (required time - arrival time)
  Source:                 clkdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/buf12/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        2.264ns  (logic 0.743ns (32.816%)  route 1.521ns (67.184%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.112ns = ( 76.888 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 69.070 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    67.460 r  clkdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           1.610    69.070    clkdv/clkout0_BUFG
    SLICE_X52Y100        FDRE                                         r  clkdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.419    69.489 r  clkdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.697    70.186    clkdv/p_0_in
    SLICE_X52Y100        LUT2 (Prop_lut2_I1_O)        0.324    70.510 f  clkdv/I1_i_1/O
                         net (fo=4, routed)           0.824    71.334    clkdv/not_clock_enable
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  clkdv/buf12/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  clkdv/buf12/I0
                         clock pessimism              0.395    77.284    
                         clock uncertainty           -0.222    77.062    
    BUFGCTRL_X0Y17       BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.388    76.674    clkdv/buf12
  -------------------------------------------------------------------
                         required time                         76.674    
                         arrival time                         -71.334    
  -------------------------------------------------------------------
                         slack                                  5.339    

Slack (MET) :             5.441ns  (required time - arrival time)
  Source:                 buttonInputDevice/downDebouncer/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.895ns  (logic 0.890ns (22.847%)  route 3.005ns (77.153%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 78.503 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.822ns = ( 69.178 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=382, routed)         1.718    69.178    buttonInputDevice/downDebouncer/clk100
    SLICE_X2Y84          FDRE                                         r  buttonInputDevice/downDebouncer/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    69.696 f  buttonInputDevice/downDebouncer/clean_reg/Q
                         net (fo=7, routed)           1.087    70.784    buttonInputDevice/downDebouncer/down
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.124    70.908 r  buttonInputDevice/downDebouncer/mem_reg_r1_0_31_0_5_i_77/O
                         net (fo=2, routed)           0.799    71.707    mips/dp/regfile_instance/keyb_char[0]
    SLICE_X14Y91         LUT6 (Prop_lut6_I3_O)        0.124    71.831 r  mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_9/O
                         net (fo=1, routed)           0.768    72.599    mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_9_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.124    72.723 r  mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.350    73.074    mips/dp/regfile_instance/mem_reg_r2_0_31_6_11/DIA0
    SLICE_X8Y92          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=380, routed)         1.523    78.503    mips/dp/regfile_instance/mem_reg_r2_0_31_6_11/WCLK
    SLICE_X8Y92          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism              0.395    78.898    
                         clock uncertainty           -0.222    78.676    
    SLICE_X8Y92          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    78.515    mips/dp/regfile_instance/mem_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         78.515    
                         arrival time                         -73.074    
  -------------------------------------------------------------------
                         slack                                  5.441    

Slack (MET) :             5.525ns  (required time - arrival time)
  Source:                 buttonInputDevice/downDebouncer/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.892ns  (logic 1.126ns (28.934%)  route 2.766ns (71.066%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 78.583 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.822ns = ( 69.178 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=382, routed)         1.718    69.178    buttonInputDevice/downDebouncer/clk100
    SLICE_X2Y84          FDRE                                         r  buttonInputDevice/downDebouncer/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    69.696 f  buttonInputDevice/downDebouncer/clean_reg/Q
                         net (fo=7, routed)           1.087    70.784    mips/dp/regfile_instance/down
    SLICE_X9Y89          LUT5 (Prop_lut5_I3_O)        0.152    70.936 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_71/O
                         net (fo=1, routed)           0.314    71.249    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_71_n_0
    SLICE_X10Y89         LUT6 (Prop_lut6_I4_O)        0.332    71.581 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.514    72.095    mips/dp/regfile_instance/mem_readdata[0]
    SLICE_X8Y90          LUT5 (Prop_lut5_I1_O)        0.124    72.219 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.851    73.070    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/DIA0
    SLICE_X6Y94          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=380, routed)         1.603    78.583    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y94          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.395    78.978    
                         clock uncertainty           -0.222    78.756    
    SLICE_X6Y94          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    78.595    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         78.595    
                         arrival time                         -73.070    
  -------------------------------------------------------------------
                         slack                                  5.525    

Slack (MET) :             5.620ns  (required time - arrival time)
  Source:                 buttonInputDevice/downDebouncer/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.718ns  (logic 1.126ns (30.287%)  route 2.592ns (69.713%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 78.504 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.822ns = ( 69.178 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=382, routed)         1.718    69.178    buttonInputDevice/downDebouncer/clk100
    SLICE_X2Y84          FDRE                                         r  buttonInputDevice/downDebouncer/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    69.696 f  buttonInputDevice/downDebouncer/clean_reg/Q
                         net (fo=7, routed)           1.087    70.784    mips/dp/regfile_instance/down
    SLICE_X9Y89          LUT5 (Prop_lut5_I3_O)        0.152    70.936 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_71/O
                         net (fo=1, routed)           0.314    71.249    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_71_n_0
    SLICE_X10Y89         LUT6 (Prop_lut6_I4_O)        0.332    71.581 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.514    72.095    mips/dp/regfile_instance/mem_readdata[0]
    SLICE_X8Y90          LUT5 (Prop_lut5_I1_O)        0.124    72.219 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.677    72.896    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/DIA0
    SLICE_X8Y95          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=380, routed)         1.524    78.504    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/WCLK
    SLICE_X8Y95          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.395    78.899    
                         clock uncertainty           -0.222    78.677    
    SLICE_X8Y95          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    78.516    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         78.516    
                         arrival time                         -72.896    
  -------------------------------------------------------------------
                         slack                                  5.620    

Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r2_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.668ns  (logic 0.897ns (24.454%)  route 2.771ns (75.546%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 78.504 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.908ns = ( 69.092 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=382, routed)         1.632    69.092    accel/accel/Accel_Calculation/clk100
    SLICE_X8Y78          FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.478    69.570 r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[1]/Q
                         net (fo=1, routed)           1.482    71.052    memIO/data_mem/mem_reg_r1_0_31_12_17_i_5_0[0]
    SLICE_X8Y93          LUT6 (Prop_lut6_I3_O)        0.295    71.347 r  memIO/data_mem/mem_reg_r1_0_31_12_17_i_16/O
                         net (fo=1, routed)           0.579    71.926    mips/dp/regfile_instance/mem_reg_r2_0_31_30_31_0[0]
    SLICE_X7Y93          LUT5 (Prop_lut5_I1_O)        0.124    72.050 r  mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_5/O
                         net (fo=2, routed)           0.710    72.760    mips/dp/regfile_instance/mem_reg_r2_0_31_12_17/DIC1
    SLICE_X8Y96          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=380, routed)         1.524    78.504    mips/dp/regfile_instance/mem_reg_r2_0_31_12_17/WCLK
    SLICE_X8Y96          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_12_17/RAMC_D1/CLK
                         clock pessimism              0.395    78.899    
                         clock uncertainty           -0.222    78.677    
    SLICE_X8Y96          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    78.428    mips/dp/regfile_instance/mem_reg_r2_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         78.428    
                         arrival time                         -72.760    
  -------------------------------------------------------------------
                         slack                                  5.668    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r2_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.733ns  (logic 0.766ns (20.521%)  route 2.967ns (79.479%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 78.504 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.908ns = ( 69.092 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=382, routed)         1.632    69.092    accel/accel/Accel_Calculation/clk100
    SLICE_X8Y78          FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.518    69.610 r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[0]/Q
                         net (fo=1, routed)           1.546    71.156    mips/dp/regfile_instance/mem_reg_r1_0_31_24_29_i_2_0[0]
    SLICE_X12Y94         LUT6 (Prop_lut6_I3_O)        0.124    71.280 r  mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_18/O
                         net (fo=1, routed)           0.701    71.981    mips/dp/regfile_instance/mem_readdata[16]
    SLICE_X7Y94          LUT5 (Prop_lut5_I1_O)        0.124    72.105 r  mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_6/O
                         net (fo=2, routed)           0.720    72.825    mips/dp/regfile_instance/mem_reg_r2_0_31_12_17/DIC0
    SLICE_X8Y96          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=380, routed)         1.524    78.504    mips/dp/regfile_instance/mem_reg_r2_0_31_12_17/WCLK
    SLICE_X8Y96          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_12_17/RAMC/CLK
                         clock pessimism              0.395    78.899    
                         clock uncertainty           -0.222    78.677    
    SLICE_X8Y96          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    78.502    mips/dp/regfile_instance/mem_reg_r2_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         78.502    
                         arrival time                         -72.825    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r1_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.517ns  (logic 0.766ns (21.777%)  route 2.751ns (78.223%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 78.584 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 69.089 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=382, routed)         1.629    69.089    accel/accel/Accel_Calculation/clk100
    SLICE_X8Y77          FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.518    69.607 r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[5]/Q
                         net (fo=1, routed)           1.745    71.352    mips/dp/regfile_instance/mem_reg_r1_0_31_24_29_i_2_0[4]
    SLICE_X9Y98          LUT6 (Prop_lut6_I3_O)        0.124    71.476 r  mips/dp/regfile_instance/mem_reg_r1_0_31_18_23_i_12/O
                         net (fo=1, routed)           0.519    71.996    mips/dp/regfile_instance/mem_readdata[21]
    SLICE_X5Y98          LUT5 (Prop_lut5_I1_O)        0.124    72.120 r  mips/dp/regfile_instance/mem_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.487    72.607    mips/dp/regfile_instance/mem_reg_r1_0_31_18_23/DIB1
    SLICE_X6Y98          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=380, routed)         1.604    78.584    mips/dp/regfile_instance/mem_reg_r1_0_31_18_23/WCLK
    SLICE_X6Y98          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.395    78.979    
                         clock uncertainty           -0.222    78.757    
    SLICE_X6Y98          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    78.529    mips/dp/regfile_instance/mem_reg_r1_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         78.529    
                         arrival time                         -72.607    
  -------------------------------------------------------------------
                         slack                                  5.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.254ns (29.300%)  route 0.613ns (70.700%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=382, routed)         0.565    -0.599    accel/accel/Accel_Calculation/clk100
    SLICE_X10Y78         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[6]/Q
                         net (fo=1, routed)           0.377    -0.058    accel/accel/Accel_Calculation/accelY[6]
    SLICE_X10Y90         LUT4 (Prop_lut4_I0_O)        0.045    -0.013 r  accel/accel/Accel_Calculation/mem_reg_r1_0_31_6_11_i_10/O
                         net (fo=1, routed)           0.108     0.095    mips/dp/regfile_instance/mem_reg_r2_0_31_6_11_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I2_O)        0.045     0.140 r  mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.127     0.268    mips/dp/regfile_instance/mem_reg_r2_0_31_6_11/DIA0
    SLICE_X8Y92          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=380, routed)         0.845    -0.828    mips/dp/regfile_instance/mem_reg_r2_0_31_6_11/WCLK
    SLICE_X8Y92          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.222    -0.049    
    SLICE_X8Y92          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.098    mips/dp/regfile_instance/mem_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.231ns (26.059%)  route 0.655ns (73.941%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=382, routed)         0.565    -0.599    accel/accel/Accel_Calculation/clk100
    SLICE_X11Y78         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[4]/Q
                         net (fo=1, routed)           0.300    -0.158    mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_1_0[3]
    SLICE_X10Y90         LUT4 (Prop_lut4_I0_O)        0.045    -0.113 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_37/O
                         net (fo=1, routed)           0.108    -0.005    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_37_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I2_O)        0.045     0.040 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.248     0.287    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/DIC0
    SLICE_X8Y95          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=380, routed)         0.846    -0.827    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/WCLK
    SLICE_X8Y95          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism              0.557    -0.271    
                         clock uncertainty            0.222    -0.048    
    SLICE_X8Y95          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     0.096    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.231ns (23.901%)  route 0.735ns (76.099%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=382, routed)         0.565    -0.599    accel/accel/Accel_Calculation/clk100
    SLICE_X11Y78         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[4]/Q
                         net (fo=1, routed)           0.300    -0.158    mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_1_0[3]
    SLICE_X10Y90         LUT4 (Prop_lut4_I0_O)        0.045    -0.113 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_37/O
                         net (fo=1, routed)           0.108    -0.005    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_37_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I2_O)        0.045     0.040 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.328     0.367    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/DIC0
    SLICE_X6Y94          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=380, routed)         0.874    -0.799    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y94          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.222    -0.020    
    SLICE_X6Y94          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     0.124    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r1_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.254ns (25.130%)  route 0.757ns (74.870%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=382, routed)         0.565    -0.599    accel/accel/Accel_Calculation/clk100
    SLICE_X10Y78         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[6]/Q
                         net (fo=1, routed)           0.377    -0.058    accel/accel/Accel_Calculation/accelY[6]
    SLICE_X10Y90         LUT4 (Prop_lut4_I0_O)        0.045    -0.013 r  accel/accel/Accel_Calculation/mem_reg_r1_0_31_6_11_i_10/O
                         net (fo=1, routed)           0.108     0.095    mips/dp/regfile_instance/mem_reg_r2_0_31_6_11_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I2_O)        0.045     0.140 r  mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.271     0.411    mips/dp/regfile_instance/mem_reg_r1_0_31_6_11/DIA0
    SLICE_X6Y92          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=380, routed)         0.873    -0.800    mips/dp/regfile_instance/mem_reg_r1_0_31_6_11/WCLK
    SLICE_X6Y92          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism              0.557    -0.244    
                         clock uncertainty            0.222    -0.021    
    SLICE_X6Y92          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.126    mips/dp/regfile_instance/mem_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r2_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.231ns (23.305%)  route 0.760ns (76.695%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=382, routed)         0.565    -0.599    accel/accel/Accel_Calculation/clk100
    SLICE_X11Y77         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[8]/Q
                         net (fo=1, routed)           0.389    -0.070    memIO/mem_reg_r1_0_31_6_11_i_4[1]
    SLICE_X12Y91         LUT4 (Prop_lut4_I2_O)        0.045    -0.025 r  memIO/mem_reg_r1_0_31_6_11_i_13/O
                         net (fo=1, routed)           0.167     0.142    mips/dp/regfile_instance/mem_reg_r2_0_31_6_11_2
    SLICE_X12Y91         LUT6 (Prop_lut6_I1_O)        0.045     0.187 r  mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.205     0.392    mips/dp/regfile_instance/mem_reg_r2_0_31_6_11/DIB0
    SLICE_X8Y92          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=380, routed)         0.845    -0.828    mips/dp/regfile_instance/mem_reg_r2_0_31_6_11/WCLK
    SLICE_X8Y92          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_6_11/RAMB/CLK
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.222    -0.049    
    SLICE_X8Y92          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     0.097    mips/dp/regfile_instance/mem_reg_r2_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r2_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.231ns (22.102%)  route 0.814ns (77.898%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=382, routed)         0.593    -0.571    accel/accel/Accel_Calculation/clk100
    SLICE_X7Y78          FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[2]/Q
                         net (fo=1, routed)           0.460     0.030    mips/dp/regfile_instance/mem_reg_r1_0_31_24_29_i_2_0[1]
    SLICE_X7Y94          LUT6 (Prop_lut6_I3_O)        0.045     0.075 r  mips/dp/regfile_instance/mem_reg_r1_0_31_18_23_i_10/O
                         net (fo=1, routed)           0.172     0.247    mips/dp/regfile_instance/mem_readdata[18]
    SLICE_X6Y96          LUT5 (Prop_lut5_I1_O)        0.045     0.292 r  mips/dp/regfile_instance/mem_reg_r1_0_31_18_23_i_2/O
                         net (fo=2, routed)           0.182     0.474    mips/dp/regfile_instance/mem_reg_r2_0_31_18_23/DIA0
    SLICE_X6Y97          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=380, routed)         0.875    -0.798    mips/dp/regfile_instance/mem_reg_r2_0_31_18_23/WCLK
    SLICE_X6Y97          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_18_23/RAMA/CLK
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.222    -0.019    
    SLICE_X6Y97          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.128    mips/dp/regfile_instance/mem_reg_r2_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r1_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.231ns (22.043%)  route 0.817ns (77.957%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=382, routed)         0.593    -0.571    accel/accel/Accel_Calculation/clk100
    SLICE_X7Y78          FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[2]/Q
                         net (fo=1, routed)           0.460     0.030    mips/dp/regfile_instance/mem_reg_r1_0_31_24_29_i_2_0[1]
    SLICE_X7Y94          LUT6 (Prop_lut6_I3_O)        0.045     0.075 r  mips/dp/regfile_instance/mem_reg_r1_0_31_18_23_i_10/O
                         net (fo=1, routed)           0.172     0.247    mips/dp/regfile_instance/mem_readdata[18]
    SLICE_X6Y96          LUT5 (Prop_lut5_I1_O)        0.045     0.292 r  mips/dp/regfile_instance/mem_reg_r1_0_31_18_23_i_2/O
                         net (fo=2, routed)           0.185     0.477    mips/dp/regfile_instance/mem_reg_r1_0_31_18_23/DIA0
    SLICE_X6Y98          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=380, routed)         0.875    -0.798    mips/dp/regfile_instance/mem_reg_r1_0_31_18_23/WCLK
    SLICE_X6Y98          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_18_23/RAMA/CLK
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.222    -0.019    
    SLICE_X6Y98          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.128    mips/dp/regfile_instance/mem_reg_r1_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.477    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r1_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.254ns (24.200%)  route 0.796ns (75.800%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=382, routed)         0.565    -0.599    accel/accel/Accel_Calculation/clk100
    SLICE_X8Y77          FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[7]/Q
                         net (fo=1, routed)           0.500     0.064    mips/dp/regfile_instance/mem_reg_r1_0_31_24_29_i_2_0[6]
    SLICE_X9Y98          LUT6 (Prop_lut6_I3_O)        0.045     0.109 r  mips/dp/regfile_instance/mem_reg_r1_0_31_18_23_i_16/O
                         net (fo=1, routed)           0.227     0.337    mips/dp/regfile_instance/mem_readdata[23]
    SLICE_X7Y98          LUT5 (Prop_lut5_I1_O)        0.045     0.382 r  mips/dp/regfile_instance/mem_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.068     0.450    mips/dp/regfile_instance/mem_reg_r1_0_31_18_23/DIC1
    SLICE_X6Y98          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=380, routed)         0.875    -0.798    mips/dp/regfile_instance/mem_reg_r1_0_31_18_23/WCLK
    SLICE_X6Y98          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.222    -0.019    
    SLICE_X6Y98          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     0.095    mips/dp/regfile_instance/mem_reg_r1_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r2_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.272ns (25.340%)  route 0.801ns (74.660%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=382, routed)         0.593    -0.571    accel/accel/Accel_Calculation/clk100
    SLICE_X7Y78          FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.128    -0.443 r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[3]/Q
                         net (fo=1, routed)           0.514     0.071    mips/dp/regfile_instance/mem_reg_r1_0_31_24_29_i_2_0[2]
    SLICE_X7Y94          LUT6 (Prop_lut6_I3_O)        0.099     0.170 r  mips/dp/regfile_instance/mem_reg_r1_0_31_18_23_i_8/O
                         net (fo=1, routed)           0.166     0.335    mips/dp/regfile_instance/mem_readdata[19]
    SLICE_X6Y96          LUT5 (Prop_lut5_I1_O)        0.045     0.380 r  mips/dp/regfile_instance/mem_reg_r1_0_31_18_23_i_1/O
                         net (fo=2, routed)           0.122     0.502    mips/dp/regfile_instance/mem_reg_r2_0_31_18_23/DIA1
    SLICE_X6Y97          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=380, routed)         0.875    -0.798    mips/dp/regfile_instance/mem_reg_r2_0_31_18_23/WCLK
    SLICE_X6Y97          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.222    -0.019    
    SLICE_X6Y97          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     0.101    mips/dp/regfile_instance/mem_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.502    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r2_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.291ns (27.011%)  route 0.786ns (72.989%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=382, routed)         0.565    -0.599    accel/accel/Accel_Calculation/clk100
    SLICE_X10Y78         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[7]/Q
                         net (fo=1, routed)           0.487     0.036    mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_1_0[5]
    SLICE_X10Y89         LUT4 (Prop_lut4_I2_O)        0.098     0.134 r  mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_7/O
                         net (fo=1, routed)           0.112     0.246    mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_7_n_0
    SLICE_X10Y90         LUT6 (Prop_lut6_I1_O)        0.045     0.291 r  mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.187     0.478    mips/dp/regfile_instance/mem_reg_r2_0_31_6_11/DIA1
    SLICE_X8Y92          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=380, routed)         0.845    -0.828    mips/dp/regfile_instance/mem_reg_r2_0_31_6_11/WCLK
    SLICE_X8Y92          RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_6_11/RAMA_D1/CLK
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.222    -0.049    
    SLICE_X8Y92          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     0.071    mips/dp/regfile_instance/mem_reg_r2_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                  0.408    





