/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  reg [4:0] _01_;
  reg [11:0] _02_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_16z = ~(celloutsig_1_4z[3] & celloutsig_1_11z);
  assign celloutsig_1_19z = ~(celloutsig_1_16z & celloutsig_1_11z);
  assign celloutsig_0_19z = ~(in_data[76] & celloutsig_0_5z[3]);
  assign celloutsig_0_20z = ~(in_data[76] & celloutsig_0_13z);
  assign celloutsig_0_24z = ~(celloutsig_0_10z[0] & celloutsig_0_21z);
  assign celloutsig_1_1z = ~(in_data[145] & celloutsig_1_0z[4]);
  assign celloutsig_0_8z = ~(celloutsig_0_0z | celloutsig_0_3z);
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 7'h00;
    else _00_ <= { in_data[89:85], celloutsig_0_3z, celloutsig_0_0z };
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 5'h00;
    else _01_ <= { in_data[22:19], celloutsig_0_1z };
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 12'h000;
    else _02_ <= { in_data[43:42], celloutsig_0_5z };
  assign celloutsig_0_0z = in_data[12:5] == in_data[16:9];
  assign celloutsig_0_13z = { celloutsig_0_11z[2:1], celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } == { celloutsig_0_10z[4:0], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_1z = in_data[83:66] == in_data[37:20];
  assign celloutsig_1_3z = { celloutsig_1_2z[12:5], celloutsig_1_1z } == { celloutsig_1_0z[3:0], celloutsig_1_0z };
  assign celloutsig_0_4z = { in_data[77:68], celloutsig_0_3z } === { in_data[13:4], celloutsig_0_0z };
  assign celloutsig_0_3z = { in_data[35:33], celloutsig_0_2z, celloutsig_0_2z } <= { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_15z = { celloutsig_1_2z[6:0], celloutsig_1_14z } <= celloutsig_1_2z[12:2];
  assign celloutsig_0_9z = { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_1z } <= { _00_[6:3], celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_17z = { in_data[95:84], _01_, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_4z } <= { celloutsig_0_5z[3:2], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_18z = { celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_3z } <= { _00_, celloutsig_0_17z };
  assign celloutsig_0_21z = { celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_17z } <= { celloutsig_0_12z[2], celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_0z, _02_, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_2z = { in_data[41:32], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } <= { in_data[60:47], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_23z = { _01_, celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_20z } <= { celloutsig_0_12z[1:0], celloutsig_0_10z };
  assign celloutsig_1_11z = celloutsig_1_4z[3:1] != { celloutsig_1_2z[3:2], celloutsig_1_1z };
  assign celloutsig_0_14z = { _00_[6:3], celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z } != { celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_0_5z = - in_data[34:25];
  assign celloutsig_0_12z = - { _00_[1:0], celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_1_2z = - in_data[157:144];
  assign celloutsig_1_6z = - celloutsig_1_2z[3:1];
  assign celloutsig_0_7z = | { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_25z = { _02_[7], celloutsig_0_18z, celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_8z } >> in_data[39:35];
  assign celloutsig_1_14z = celloutsig_1_5z[3:0] >> { celloutsig_1_5z[4:2], celloutsig_1_11z };
  assign celloutsig_1_18z = celloutsig_1_6z >> { celloutsig_1_4z[3], celloutsig_1_15z, celloutsig_1_11z };
  assign celloutsig_0_10z = { in_data[65:64], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_8z } >> in_data[35:30];
  assign celloutsig_0_11z = { celloutsig_0_5z[4:0], celloutsig_0_0z } >> _00_[5:0];
  assign celloutsig_1_0z = in_data[155:151] >> in_data[182:178];
  assign celloutsig_1_4z = { in_data[136:134], celloutsig_1_1z } >> { celloutsig_1_0z[4:2], celloutsig_1_1z };
  assign celloutsig_1_5z = { celloutsig_1_4z[2:1], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z } >> celloutsig_1_2z[7:3];
  assign { out_data[130:128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
