Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jun  7 14:05:59 2024
| Host         : LAPTOP-RPUCV7SL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPU_control_sets_placed.rpt
| Design       : CPU
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   243 |
| Unused register locations in slices containing registers |    48 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             169 |           72 |
| No           | No                    | Yes                    |              98 |           29 |
| No           | Yes                   | No                     |              26 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            7267 |         3532 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------+---------------------------------+------------------+------------------+----------------+
|        Clock Signal        |          Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------------+---------------------------------+------------------+------------------+----------------+
|  IFetch/E[0]               |                                 |                  |                1 |              2 |
|  n_0_4804_BUFG             |                                 |                  |                1 |              2 |
|  fpga_clk_IBUF_BUFG        |                                 |                  |                1 |              2 |
|  IFetch/led_reg[15]_3[0]   |                                 |                  |                2 |              4 |
|  Tube/tube1_reg[7]_i_1_n_2 |                                 |                  |                2 |              7 |
|  Tube/tube0_reg[7]_i_2_n_2 |                                 |                  |                2 |              7 |
|  Tube/divclk_reg_n_2       |                                 | Tube/disp_bit[1] |                2 |              8 |
|  Tube/divclk_reg_n_2       |                                 |                  |                4 |             15 |
| ~Clock/clk/inst/clk_out1   | ALU/led_reg[15]_0[0]            | Tube/i_reg[0]_0  |                6 |             16 |
| ~fpga_clk_IBUF_BUFG        | ALU/E[0]                        | Tube/i_reg[0]_0  |               10 |             16 |
|  fpga_clk_IBUF_BUFG        |                                 | Tube/divclk      |                5 |             18 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[34]0             | Tube/i_reg[0]_0  |               13 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[43]0             | Tube/i_reg[0]_0  |               17 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[49]0             | Tube/i_reg[0]_0  |               10 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[76]0             | Tube/i_reg[0]_0  |               19 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[82]0             | Tube/i_reg[0]_0  |               15 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[69]0             | Tube/i_reg[0]_0  |               14 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[86]0             | Tube/i_reg[0]_0  |               14 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[32]0             | Tube/i_reg[0]_0  |               12 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[3]0              | Tube/i_reg[0]_0  |               14 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[36]0             | Tube/i_reg[0]_0  |               14 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[44]0             | Tube/i_reg[0]_0  |               11 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[2]0              | Tube/i_reg[0]_0  |               15 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[59]0             | Tube/i_reg[0]_0  |               13 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[60]0             | Tube/i_reg[0]_0  |               13 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[4]0              | Tube/i_reg[0]_0  |               15 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[30]0             | Tube/i_reg[0]_0  |               22 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[68]0             | Tube/i_reg[0]_0  |               12 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[6]0              | Tube/i_reg[0]_0  |               17 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[39]0             | Tube/i_reg[0]_0  |               14 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[58]0             | Tube/i_reg[0]_0  |               13 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[7]0              | Tube/i_reg[0]_0  |               18 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[71]0             | Tube/i_reg[0]_0  |               14 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[72]0             | Tube/i_reg[0]_0  |               13 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[46]0             | Tube/i_reg[0]_0  |               20 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[47]0             | Tube/i_reg[0]_0  |               27 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[55]0             | Tube/i_reg[0]_0  |               10 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[51]0             | Tube/i_reg[0]_0  |                9 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[56]0             | Tube/i_reg[0]_0  |               14 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[70]0             | Tube/i_reg[0]_0  |               15 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[33]0             | Tube/i_reg[0]_0  |               13 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[53]0             | Tube/i_reg[0]_0  |               11 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[73]0             | Tube/i_reg[0]_0  |               14 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[48]0             | Tube/i_reg[0]_0  |               17 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[31]0             | Tube/i_reg[0]_0  |               24 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[75]0             | Tube/i_reg[0]_0  |               16 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[35]0             | Tube/i_reg[0]_0  |               16 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[38]0             | Tube/i_reg[0]_0  |               16 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[77]0             | Tube/i_reg[0]_0  |               17 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[78]0             | Tube/i_reg[0]_0  |               19 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[79]0             | Tube/i_reg[0]_0  |               23 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[40]0             | Tube/i_reg[0]_0  |               15 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[50]0             | Tube/i_reg[0]_0  |               13 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[57]0             | Tube/i_reg[0]_0  |               13 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[45]0             | Tube/i_reg[0]_0  |               18 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[63]0             | Tube/i_reg[0]_0  |               18 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[66]0             | Tube/i_reg[0]_0  |               14 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[61]0             | Tube/i_reg[0]_0  |               15 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[67]0             | Tube/i_reg[0]_0  |               13 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[29]0             | Tube/i_reg[0]_0  |               20 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[37]0             | Tube/i_reg[0]_0  |               16 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[80]0             | Tube/i_reg[0]_0  |               17 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[65]0             | Tube/i_reg[0]_0  |               11 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[81]0             | Tube/i_reg[0]_0  |               16 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[54]0             | Tube/i_reg[0]_0  |               16 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[83]0             | Tube/i_reg[0]_0  |               14 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[84]0             | Tube/i_reg[0]_0  |               14 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[85]0             | Tube/i_reg[0]_0  |               17 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[97]0             | Tube/i_reg[0]_0  |               14 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[91]0             | Tube/i_reg[0]_0  |               17 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[92]0             | Tube/i_reg[0]_0  |               19 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[93]0             | Tube/i_reg[0]_0  |               18 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[95]0             | Tube/i_reg[0]_0  |               24 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[9]0              | Tube/i_reg[0]_0  |               26 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[8]0              | Tube/i_reg[0]_0  |               18 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[87]0             | Tube/i_reg[0]_0  |               16 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[88]0             | Tube/i_reg[0]_0  |               16 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[90]0             | Tube/i_reg[0]_0  |               17 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[99]0             | Tube/i_reg[0]_0  |               22 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[89]0             | Tube/i_reg[0]_0  |               17 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[96]0             | Tube/i_reg[0]_0  |               14 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[98]0             | Tube/i_reg[0]_0  |               15 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[94]0             | Tube/i_reg[0]_0  |               20 |             32 |
|  Clock/clk/inst/clk_out1   | IFetch/registers_reg[12][31][0] | Tube/i_reg[0]_0  |               14 |             32 |
|  Clock/clk/inst/clk_out1   | IFetch/registers_reg[13][31][0] | Tube/i_reg[0]_0  |               18 |             32 |
|  Clock/clk/inst/clk_out1   | IFetch/registers_reg[14][31][0] | Tube/i_reg[0]_0  |               22 |             32 |
|  Clock/clk/inst/clk_out1   | IFetch/registers_reg[16][31][0] | Tube/i_reg[0]_0  |               16 |             32 |
|  Clock/clk/inst/clk_out1   | IFetch/registers_reg[18][31][0] | Tube/i_reg[0]_0  |               17 |             32 |
|  Clock/clk/inst/clk_out1   | IFetch/registers_reg[11][31][0] | Tube/i_reg[0]_0  |               14 |             32 |
|  Clock/clk/inst/clk_out1   | IFetch/registers_reg[19][31][0] | Tube/i_reg[0]_0  |               19 |             32 |
|  Clock/clk/inst/clk_out1   | IFetch/registers_reg[1][31][0]  | Tube/i_reg[0]_0  |               16 |             32 |
|  Clock/clk/inst/clk_out1   | IFetch/registers_reg[20][31][0] | Tube/i_reg[0]_0  |               20 |             32 |
|  Clock/clk/inst/clk_out1   | IFetch/registers_reg[22][31][0] | Tube/i_reg[0]_0  |               21 |             32 |
|  Clock/clk/inst/clk_out1   | IFetch/registers_reg[23][31][0] | Tube/i_reg[0]_0  |               23 |             32 |
|  Clock/clk/inst/clk_out1   | IFetch/registers_reg[17][31][0] | Tube/i_reg[0]_0  |               19 |             32 |
|  Clock/clk/inst/clk_out1   | IFetch/registers_reg[24][31][0] | Tube/i_reg[0]_0  |               24 |             32 |
|  Clock/clk/inst/clk_out1   | IFetch/registers_reg[15][31][0] | Tube/i_reg[0]_0  |               20 |             32 |
|  Clock/clk/inst/clk_out1   | IFetch/registers_reg[25][31][0] | Tube/i_reg[0]_0  |               19 |             32 |
|  Clock/clk/inst/clk_out1   | IFetch/registers_reg[26][31][0] | Tube/i_reg[0]_0  |               14 |             32 |
|  Clock/clk/inst/clk_out1   | IFetch/registers_reg[27][31][0] | Tube/i_reg[0]_0  |               17 |             32 |
|  Clock/clk/inst/clk_out1   | IFetch/registers_reg[10][31][0] | Tube/i_reg[0]_0  |               14 |             32 |
|  Clock/clk/inst/clk_out1   | IFetch/registers_reg[21][31][0] | Tube/i_reg[0]_0  |               18 |             32 |
|  Clock/clk/inst/clk_out1   | IFetch/registers_reg[28][31][0] | Tube/i_reg[0]_0  |               20 |             32 |
|  Clock/clk/inst/clk_out1   | IFetch/registers_reg[6][31][0]  | Tube/i_reg[0]_0  |               21 |             32 |
|  Clock/clk/inst/clk_out1   | IFetch/registers_reg[3][31][0]  | Tube/i_reg[0]_0  |               16 |             32 |
|  Clock/clk/inst/clk_out1   | IFetch/registers_reg[5][31][0]  | Tube/i_reg[0]_0  |               17 |             32 |
|  Clock/clk/inst/clk_out1   | IFetch/registers_reg[2][31][0]  | Tube/i_reg[0]_0  |               20 |             32 |
|  Clock/clk/inst/clk_out1   | IFetch/registers_reg[9][31][0]  | Tube/i_reg[0]_0  |               21 |             32 |
|  Clock/clk/inst/clk_out1   | IFetch/registers_reg[29][31][0] | Tube/i_reg[0]_0  |               20 |             32 |
|  Clock/clk/inst/clk_out1   | IFetch/registers_reg[7][31][0]  | Tube/i_reg[0]_0  |               24 |             32 |
|  Clock/clk/inst/clk_out1   | IFetch/registers_reg[30][31][0] | Tube/i_reg[0]_0  |               21 |             32 |
|  Clock/clk/inst/clk_out1   | IFetch/registers_reg[8][31][0]  | Tube/i_reg[0]_0  |               15 |             32 |
|  Clock/clk/inst/clk_out1   | IFetch/registers_reg[4][31][0]  | Tube/i_reg[0]_0  |               18 |             32 |
|  Clock/clk/inst/clk_out1   | IFetch/registers_reg[31][31][0] | Tube/i_reg[0]_0  |               22 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[100]0            | Tube/i_reg[0]_0  |               14 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[0]0              | Tube/i_reg[0]_0  |               15 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[101]0            | Tube/i_reg[0]_0  |               13 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[102]0            | Tube/i_reg[0]_0  |               13 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[118]0            | Tube/i_reg[0]_0  |               14 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[132]0            | Tube/i_reg[0]_0  |               11 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[133]0            | Tube/i_reg[0]_0  |               13 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[134]0            | Tube/i_reg[0]_0  |               12 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[105]0            | Tube/i_reg[0]_0  |               14 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[137]0            | Tube/i_reg[0]_0  |               16 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[145]0            | Tube/i_reg[0]_0  |               11 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[140]0            | Tube/i_reg[0]_0  |               14 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[146]0            | Tube/i_reg[0]_0  |               12 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[151]0            | Tube/i_reg[0]_0  |               12 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[152]0            | Tube/i_reg[0]_0  |               11 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[124]0            | Tube/i_reg[0]_0  |               17 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[111]0            | Tube/i_reg[0]_0  |               13 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[153]0            | Tube/i_reg[0]_0  |               14 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[154]0            | Tube/i_reg[0]_0  |               13 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[108]0            | Tube/i_reg[0]_0  |               15 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[12]0             | Tube/i_reg[0]_0  |               16 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[116]0            | Tube/i_reg[0]_0  |               14 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[112]0            | Tube/i_reg[0]_0  |               16 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[155]0            | Tube/i_reg[0]_0  |               13 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[139]0            | Tube/i_reg[0]_0  |               13 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[157]0            | Tube/i_reg[0]_0  |               19 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[109]0            | Tube/i_reg[0]_0  |               13 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[135]0            | Tube/i_reg[0]_0  |                9 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[115]0            | Tube/i_reg[0]_0  |               16 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[110]0            | Tube/i_reg[0]_0  |               15 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[122]0            | Tube/i_reg[0]_0  |               15 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[141]0            | Tube/i_reg[0]_0  |               20 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[114]0            | Tube/i_reg[0]_0  |               14 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[136]0            | Tube/i_reg[0]_0  |               10 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[128]0            | Tube/i_reg[0]_0  |               11 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[113]0            | Tube/i_reg[0]_0  |               14 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[142]0            | Tube/i_reg[0]_0  |               20 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[144]0            | Tube/i_reg[0]_0  |               13 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[147]0            | Tube/i_reg[0]_0  |               11 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[150]0            | Tube/i_reg[0]_0  |               13 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[156]0            | Tube/i_reg[0]_0  |               11 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[158]0            | Tube/i_reg[0]_0  |               19 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[159]0            | Tube/i_reg[0]_0  |               20 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[15]0             | Tube/i_reg[0]_0  |               16 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[160]0            | Tube/i_reg[0]_0  |               16 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[143]0            | Tube/i_reg[0]_0  |               16 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[117]0            | Tube/i_reg[0]_0  |               13 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[148]0            | Tube/i_reg[0]_0  |               12 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[130]0            | Tube/i_reg[0]_0  |               11 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[13]0             | Tube/i_reg[0]_0  |               17 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[129]0            | Tube/i_reg[0]_0  |               10 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[138]0            | Tube/i_reg[0]_0  |               12 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[123]0            | Tube/i_reg[0]_0  |               16 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[131]0            | Tube/i_reg[0]_0  |               10 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[149]0            | Tube/i_reg[0]_0  |               11 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[14]0             | Tube/i_reg[0]_0  |               15 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[106]0            | Tube/i_reg[0]_0  |               13 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[107]0            | Tube/i_reg[0]_0  |               11 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[119]0            | Tube/i_reg[0]_0  |               12 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[104]0            | Tube/i_reg[0]_0  |               13 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[10]0             | Tube/i_reg[0]_0  |               14 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[120]0            | Tube/i_reg[0]_0  |               13 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[121]0            | Tube/i_reg[0]_0  |               13 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[103]0            | Tube/i_reg[0]_0  |               13 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[11]0             | Tube/i_reg[0]_0  |               15 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[125]0            | Tube/i_reg[0]_0  |               15 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[126]0            | Tube/i_reg[0]_0  |               17 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[127]0            | Tube/i_reg[0]_0  |               26 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[21]0             | Tube/i_reg[0]_0  |               14 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[169]0            | Tube/i_reg[0]_0  |               15 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[22]0             | Tube/i_reg[0]_0  |               14 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[23]0             | Tube/i_reg[0]_0  |               20 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[164]0            | Tube/i_reg[0]_0  |               15 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[168]0            | Tube/i_reg[0]_0  |               15 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[17]0             | Tube/i_reg[0]_0  |               15 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[1]0              | Tube/i_reg[0]_0  |               16 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[189]0            | Tube/i_reg[0]_0  |               16 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[25]0             | Tube/i_reg[0]_0  |               15 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[173]0            | Tube/i_reg[0]_0  |               18 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[188]0            | Tube/i_reg[0]_0  |               17 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[26]0             | Tube/i_reg[0]_0  |               22 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[24]0             | Tube/i_reg[0]_0  |               18 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[184]0            | Tube/i_reg[0]_0  |               13 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[20]0             | Tube/i_reg[0]_0  |               13 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[161]0            | Tube/i_reg[0]_0  |               15 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[170]0            | Tube/i_reg[0]_0  |               13 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[179]0            | Tube/i_reg[0]_0  |               13 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[183]0            | Tube/i_reg[0]_0  |               12 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[178]0            | Tube/i_reg[0]_0  |               15 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[16]0             | Tube/i_reg[0]_0  |               19 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[191]0            | Tube/i_reg[0]_0  |               26 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[185]0            | Tube/i_reg[0]_0  |               12 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[174]0            | Tube/i_reg[0]_0  |               20 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[167]0            | Tube/i_reg[0]_0  |               18 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[171]0            | Tube/i_reg[0]_0  |               17 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[172]0            | Tube/i_reg[0]_0  |               19 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[162]0            | Tube/i_reg[0]_0  |               15 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[177]0            | Tube/i_reg[0]_0  |               15 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[163]0            | Tube/i_reg[0]_0  |               15 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[186]0            | Tube/i_reg[0]_0  |               16 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[181]0            | Tube/i_reg[0]_0  |               11 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[190]0            | Tube/i_reg[0]_0  |               17 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[175]0            | Tube/i_reg[0]_0  |               26 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[180]0            | Tube/i_reg[0]_0  |               14 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[187]0            | Tube/i_reg[0]_0  |               15 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[166]0            | Tube/i_reg[0]_0  |               15 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[18]0             | Tube/i_reg[0]_0  |               16 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[19]0             | Tube/i_reg[0]_0  |               17 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[165]0            | Tube/i_reg[0]_0  |               15 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[182]0            | Tube/i_reg[0]_0  |               14 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[176]0            | Tube/i_reg[0]_0  |               14 |             32 |
| ~Clock/clk/inst/clk_out1   | Tube/num70                      | Tube/i_reg[0]_0  |                5 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[5]0              | Tube/i_reg[0]_0  |               13 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[28]0             | Tube/i_reg[0]_0  |               18 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[27]0             | Tube/i_reg[0]_0  |               13 |             32 |
|  Clock/clk/inst/clk_out1   | ALU/i_reg_0_sn_1                | Tube/i_reg[0]_0  |                8 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[62]0             | Tube/i_reg[0]_0  |               17 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[74]0             | Tube/i_reg[0]_0  |               11 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[52]0             | Tube/i_reg[0]_0  |               11 |             32 |
|  n_0_4804_BUFG             |                                 | Tube/i_reg[0]_0  |                8 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[42]0             | Tube/i_reg[0]_0  |               14 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[64]0             | Tube/i_reg[0]_0  |               16 |             32 |
|  Clock/clk/inst/clk_out1   | Tube/array_reg[41]0             | Tube/i_reg[0]_0  |               15 |             32 |
|  n_1_4757_BUFG             |                                 |                  |               29 |             32 |
|  write_data0               |                                 |                  |               12 |             32 |
|  clk_div_2s_BUFG           |                                 |                  |                7 |             32 |
|  Clock/clk/inst/clk_out1   |                                 |                  |               11 |             34 |
|  clk_div_2s_BUFG           | Tube/j[0]_i_1_n_2               | Tube/i_reg[0]_0  |                7 |             35 |
|  fpga_clk_IBUF_BUFG        |                                 | Tube/i_reg[0]_0  |               21 |             66 |
+----------------------------+---------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     3 |
| 4      |                     1 |
| 7      |                     2 |
| 8      |                     1 |
| 15     |                     1 |
| 16+    |                   235 |
+--------+-----------------------+


