ANSI/IEEE. 1991. Information Processing Systems---Local Area Networks---Part 3: Carrier Sense Multiple Access with colision Detection (CSMA/CD) access method and physical Layer Specifications. IEEE, New York.
P. Bellini , R. Mattolini , P. Nesi, Temporal logics for real-time system specification, ACM Computing Surveys (CSUR), v.32 n.1, p.12-42, March 2000[doi>10.1145/349194.349197]
Brage, J. P. 1993. Foundations of a high-level synthesis system. Ph.D. thesis, Department of Computer Science, Technical University of Denmark, Lyngby, Denmark.
J. R. Burch , E. M. Clarke , K. L. McMillan , D. L. Dill , L. J. Hwang, Symbolic model checking: 1020states and beyond, Information and Computation, v.98 n.2, p.142-170, June 1992[doi>10.1016/0890-5401(92)90017-A]
Cadence. 2001. The SMV Model Checker. http://www-cad.eecs.berkeley.edu/~kenmcmil/smv/.
Edmund M. Clarke, Jr. , Orna Grumberg , Doron A. Peled, Model checking, MIT Press, Cambridge, MA, 2000
Luis Alejandro Cortés , Petru Eles , Zebo Peng, Verification of embedded systems using a petri net based representation, Proceedings of the 13th international symposium on System synthesis, September 20-22, 2000, Madrid, Spain[doi>10.1145/501790.501822]
Dimiev, S. and Markov, K. 2002. Gauss Integers and Diophantine Figures. In Proceedings of the 31st Conference on Union of Bulgarian's mathematicians. Borovetz, Bulgaria.
P. Eles , K. Kuchcinski , Z. Peng , A. Doboli , P. Pop, Scheduling of conditional process graphs for the synthesis of embedded systems, Proceedings of the conference on Design, automation and test in Europe, p.132-139, February 23-26, 1998, Le Palais des Congrés de Paris, France
E. Allen Emerson, Temporal and modal logic, Handbook of theoretical computer science (vol. B): formal models and semantics, MIT Press, Cambridge, MA, 1991
E. Allen Emerson , Joseph Y. Halpern, “Sometimes” and “not never” revisited: on branching versus linear time temporal logic, Journal of the ACM (JACM), v.33 n.1, p.151-178, Jan. 1986[doi>10.1145/4904.4999]
Esser, R. 1996. An object oriented petri net approach to embedded system design. Ph.D. thesis, Computer Engineering and Networks Lab (TIK), Swiss Federal Institute of Technology (ETH) Zurich, Gloriastrasse 35, CH-8092 Zurich.
Finkel, A. and Memmi, G. 1985. An Introduction to FIFO nets --Monogeneous nets: A subclass of FIFO nets. Theoret. Computer Sci. 35, 191--214.
Gajski, D. D., Ed. 1987. Silicon Compilers. Addison--Wesley, Reading, MA.
Daniel D. Gajski, Principles of digital design, Prentice-Hall, Inc., Upper Saddle River, NJ, 1996
H. J. Genrich, Predicate/transition nets, Advances in Petri nets 1986, part I on Petri nets: central models and their properties, p.207-247, January 1987, Bad Honnef
Gill, A. 1962. Introduction to the Theory of Finite-State Machines. Electronic Sciences Series. McGraw-Hill, New York, 10020.
Grode, J., Madsen, J., and Jerraya, A.-A. 1998. Performance Estimation for Hardware/Software Codesign using Hierarchical Colored Petri Nets. In International Symposium on High Performance Computing.
Rajesh K. Gupta , Giovanni DeMicheli, System synthesis via hardware-software co-design, Stanford University, Stanford, CA, 1992
Kurt Jensen, Coloured Petri nets: basic concepts, analysis methods and practical use, vol. 2, Springer-Verlag, London, UK, 1995
Kurt Jensen, Coloured Petri nets: basic concepts, analysis methods and practical use, vol. 2, Springer-Verlag, London, UK, 1995
Kurt Jensen, Coloured Petri nets: basic concepts, analysis methods and practical use, volume 3, Springer-Verlag New York, Inc., New York, NY, 1997
Christoph Kern , Mark R. Greenstreet, Formal verification in hardware design: a survey, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.4 n.2, p.123-193, April 1999[doi>10.1145/307988.307989]
B. Kleinjohann , J. Tacken , C. Tahedl, Towards a complete design method for embedded systems using predicate/transition-nets, Proceedings of the IFIP TC10 WG10.5 international conference on Hardware description languages and their applications : specification, modelling, verification and synthesis of microelectronic systems: specification, modelling, verification and synthesis of microelectronic systems, p.4-23, August 1997, Toledo, Spain
Orna Kupferman , Moshe Y. Vardi, On the Complexity of Branching Modular Model Checking (Extended Abstract), Proceedings of the 6th International Conference on Concurrency Theory, p.408-422, August 21-24, 1995
Lee, E. A. and Messerschmitt, D. G. 1987. Synchronous Dataflow. Proceedings of the IEEE 75, 9 (Sept.), 1235--1245.
Kenneth L. McMillan, Symbolic Model Checking, Kluwer Academic Publishers, Norwell, MA, 1993
Merlin, P. and Faber, D. J. 1976. Recoverability of Communication Protocols. IEEE Transaction on Communications 24, 9, 1036--1043.
Murata, T. 1989. Petri Nets: Properties, Analysis and Applications. Proceedings of the IEEE 77, 4 (Apr.), 541--580.
Vivek G. Naik , A. Prasad Sistla, Modeling and Verification of a Real Life Protocol Using Symbolic Model Checking, Proceedings of the 6th International Conference on Computer Aided Verification, p.194-206, June 21-23, 1994
Narayan, S. and Vahid, F. 1992. Modeling with SpecCharts. Technical Report ICS-TR-90-20, University of California, Irvine, Department of Information and Computer Science. Oct.
Österling, A., Benner, T., and Ernst, R. 1997. Code Generation and Context Switching for Static Scheduling of Mixed Control and Data Oriented HW/SW Systems. In Proceedings of the APCHDL'97. Taiwan. 131--135.
Peng, Z. 1987. A formal methodology for automated synthesis of vlsi systems. Ph.D. thesis, Linköping University.
Peng, Z. and Kuchcinski, K. 1994. Automated Transformation of Algorithms into Register-Transfer Level Implementations. IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems 13, 2 (Feb.), 150--166.
Amir Pnueli, Linear and Branching Structures in the Semantics and Logics of Reactive Systems, Proceedings of the 12th Colloquium on Automata, Languages and Programming, p.15-32, July 15-19, 1985
Wayne Wolf , Jorgen Staunstrup, Hardware/Software CO-Design: Principles and Practice, Kluwer Academic Publishers, Norwell, MA, 1997
Karsten Strehl , Lothar Thiele , Matthias Gries , Dirk Ziegenbein , Rolf Ernst , Jürgen Teich,FunState—an internal design representation for codesign, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.4, p.524-544, Aug. 2001[doi>10.1109/92.931229]
Moshe Y. Vardi, Branching vs. Linear Time: Final Showdown, Proceedings of the 7th International Conference on Tools and Algorithms for the Construction and Analysis of Systems, p.1-22, April 02-06, 2001
Wang, F. 2004. Formal Verification of Timed Systems: A Survey and Perspective. Proceedings of the IEEE 92, 8 (Aug.), 1283--1305.
Wayne Wolf, A Decade of Hardware/Software Codesign, Computer, v.36 n.4, p.38-43, April 2003[doi>10.1109/MC.2003.1193227]
Ziegenbein, D., Richter, K., Ernst, R., Thiele, L., and Teich, J. 1999. SPI---An Internal Representation for Heterogeneously Specified Embedded Systems. In Proceedings of the GI/ITG/GMM Workshop “Entwurfsmethoden & Beschreibungssprachen.”” Braunschweig, Germany.
