<?xml version="1.0" encoding="UTF-8"?>
<rss version="2.0">
  <channel>
    <title>GitHub Verilog Monthly Trending</title>
    <description>Monthly Trending of Verilog in GitHub</description>
    <pubDate>Sun, 16 Mar 2025 02:11:57 GMT</pubDate>
    <link>http://mshibanami.github.io/GitHubTrendingRSS</link>
    
    <item>
      <title>YosysHQ/picorv32</title>
      <link>https://github.com/YosysHQ/picorv32</link>
      <description>&lt;p&gt;PicoRV32 - A Size-Optimized RISC-V CPU&lt;/p&gt;&lt;hr&gt;</description>
    </item>
    
    <item>
      <title>The-OpenROAD-Project/OpenROAD</title>
      <link>https://github.com/The-OpenROAD-Project/OpenROAD</link>
      <description>&lt;p&gt;OpenROAD&#39;s unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/&lt;/p&gt;&lt;hr&gt;</description>
    </item>
    
    <item>
      <title>alexforencich/verilog-ethernet</title>
      <link>https://github.com/alexforencich/verilog-ethernet</link>
      <description>&lt;p&gt;Verilog Ethernet components for FPGA implementation&lt;/p&gt;&lt;hr&gt;</description>
    </item>
    
    <item>
      <title>analogdevicesinc/hdl</title>
      <link>https://github.com/analogdevicesinc/hdl</link>
      <description>&lt;p&gt;HDL libraries and projects&lt;/p&gt;&lt;hr&gt;</description>
    </item>
    
    <item>
      <title>EttusResearch/uhd</title>
      <link>https://github.com/EttusResearch/uhd</link>
      <description>&lt;p&gt;The USRPâ„¢ Hardware Driver Repository&lt;/p&gt;&lt;hr&gt;</description>
    </item>
    
    <item>
      <title>The-OpenROAD-Project/OpenROAD-flow-scripts</title>
      <link>https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts</link>
      <description>&lt;p&gt;OpenROAD&#39;s scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/&lt;/p&gt;&lt;hr&gt;</description>
    </item>
    
    <item>
      <title>nvdla/hw</title>
      <link>https://github.com/nvdla/hw</link>
      <description>&lt;p&gt;RTL, Cmodel, and testbench for NVDLA&lt;/p&gt;&lt;hr&gt;</description>
    </item>
    
    <item>
      <title>vortexgpgpu/vortex</title>
      <link>https://github.com/vortexgpgpu/vortex</link>
      <description>&lt;p&gt;&lt;/p&gt;&lt;hr&gt;</description>
    </item>
    
    <item>
      <title>darklife/darkriscv</title>
      <link>https://github.com/darklife/darkriscv</link>
      <description>&lt;p&gt;opensouce RISC-V cpu core implemented in Verilog from scratch in one night!&lt;/p&gt;&lt;hr&gt;</description>
    </item>
    
    <item>
      <title>riscv-mcu/e203_hbirdv2</title>
      <link>https://github.com/riscv-mcu/e203_hbirdv2</link>
      <description>&lt;p&gt;The Ultra-Low Power RISC-V Core&lt;/p&gt;&lt;hr&gt;</description>
    </item>
    
  </channel>
</rss>
