

================================================================
== Vitis HLS Report for 'xFSobelFilter3x3_Pipeline_Col_Loop'
================================================================
* Date:           Mon Jul 15 19:04:57 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_resize_xf
* Solution:       sol2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.888 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       71|       71|  0.710 us|  0.710 us|   71|   71|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                 |                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_xFSobel3x3_1_1_0_0_s_fu_320  |xFSobel3x3_1_1_0_0_s  |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Col_Loop  |       69|       69|         7|          1|          1|    64|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.25>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%col = alloca i32 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:225->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 10 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_buf1_1 = alloca i32 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:328]   --->   Operation 11 'alloca' 'src_buf1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_buf2 = alloca i32 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:329]   --->   Operation 12 'alloca' 'src_buf2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_buf3 = alloca i32 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:330]   --->   Operation 13 'alloca' 'src_buf3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%src_buf2_1 = alloca i32 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:329]   --->   Operation 14 'alloca' 'src_buf2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%src_buf1 = alloca i32 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:328]   --->   Operation 15 'alloca' 'src_buf1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%src_buf3_1 = alloca i32 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:330]   --->   Operation 16 'alloca' 'src_buf3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_r, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_2, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_dstgy_data, void @empty_7, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_dstgx_data, void @empty_7, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_resize_mat_data, void @empty_7, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%cmp_i_i603_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp_i_i603_i"   --->   Operation 23 'read' 'cmp_i_i603_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty"   --->   Operation 24 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%bottom_1_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %bottom_1"   --->   Operation 25 'read' 'bottom_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mid_1_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %mid_1"   --->   Operation 26 'read' 'mid_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tp_1_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %tp_1"   --->   Operation 27 'read' 'tp_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%img_width_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %img_width"   --->   Operation 28 'read' 'img_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln330 = store i8 0, i8 %src_buf3_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:330]   --->   Operation 29 'store' 'store_ln330' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln328 = store i8 0, i8 %src_buf1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:328]   --->   Operation 30 'store' 'store_ln328' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln329 = store i8 0, i8 %src_buf2_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:329]   --->   Operation 31 'store' 'store_ln329' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln330 = store i8 0, i8 %src_buf3" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:330]   --->   Operation 32 'store' 'store_ln330' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln329 = store i8 0, i8 %src_buf2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:329]   --->   Operation 33 'store' 'store_ln329' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln328 = store i8 0, i8 %src_buf1_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:328]   --->   Operation 34 'store' 'store_ln328' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln225 = store i13 0, i13 %col" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:225->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 35 'store' 'store_ln225' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i1259"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%col_1 = load i13 %col" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:225->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 37 'load' 'col_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i13 %col_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:225->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 38 'zext' 'zext_ln225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (2.07ns)   --->   "%icmp_ln225 = icmp_ult  i16 %zext_ln225, i16 %img_width_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:225->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 39 'icmp' 'icmp_ln225' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.67ns)   --->   "%col_2 = add i13 %col_1, i13 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:225->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 40 'add' 'col_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln225 = br i1 %icmp_ln225, void %for.inc273.0.exitStub, void %for.body.i1259.split" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:225->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 41 'br' 'br_ln225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln228 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_19" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:228->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 42 'specpipeline' 'specpipeline_ln228' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln227 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:227->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln227' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln225 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:225->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 44 'specloopname' 'specloopname_ln225' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln230 = br i1 %cmp_i_i603_i_read, void %if.else.i, void %if.then.i" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:230->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 45 'br' 'br_ln230' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end.i"   --->   Operation 46 'br' 'br_ln0' <Predicate = (icmp_ln225 & !cmp_i_i603_i_read)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.86ns)   --->   "%switch_ln231 = switch i2 %tmp, void %arrayidx45.i1727.case.2, i2 0, void %arrayidx45.i1727.case.0, i2 1, void %arrayidx45.i1727.case.1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:231->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 47 'switch' 'switch_ln231' <Predicate = (icmp_ln225 & cmp_i_i603_i_read)> <Delay = 1.86>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln231 = br void %if.end.i" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:231->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 48 'br' 'br_ln231' <Predicate = (icmp_ln225 & cmp_i_i603_i_read)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln225 = store i13 %col_2, i13 %col" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:225->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 49 'store' 'store_ln225' <Predicate = (icmp_ln225)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.88>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln233 = zext i13 %col_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:233->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 50 'zext' 'zext_ln233' <Predicate = (icmp_ln225 & !cmp_i_i603_i_read)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%buf_addr_1 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln233" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:233->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 51 'getelementptr' 'buf_addr_1' <Predicate = (icmp_ln225 & !cmp_i_i603_i_read)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%buf_1_addr_1 = getelementptr i8 %buf_1, i64 0, i64 %zext_ln233" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:233->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 52 'getelementptr' 'buf_1_addr_1' <Predicate = (icmp_ln225 & !cmp_i_i603_i_read)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%buf_2_addr_1 = getelementptr i8 %buf_2, i64 0, i64 %zext_ln233" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:233->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 53 'getelementptr' 'buf_2_addr_1' <Predicate = (icmp_ln225 & !cmp_i_i603_i_read)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.86ns)   --->   "%switch_ln233 = switch i2 %bottom_1_read, void %arrayidx91.i1608.case.2, i2 0, void %arrayidx91.i1608.case.0, i2 1, void %arrayidx91.i1608.case.1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:233->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 54 'switch' 'switch_ln233' <Predicate = (icmp_ln225 & !cmp_i_i603_i_read)> <Delay = 1.86>
ST_2 : Operation 55 [1/1] (3.25ns)   --->   "%store_ln233 = store i8 0, i6 %buf_1_addr_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:233->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 55 'store' 'store_ln233' <Predicate = (icmp_ln225 & !cmp_i_i603_i_read & bottom_1_read == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln233 = br void %arrayidx91.i1608.exit" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:233->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 56 'br' 'br_ln233' <Predicate = (icmp_ln225 & !cmp_i_i603_i_read & bottom_1_read == 1)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (3.25ns)   --->   "%store_ln233 = store i8 0, i6 %buf_addr_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:233->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 57 'store' 'store_ln233' <Predicate = (icmp_ln225 & !cmp_i_i603_i_read & bottom_1_read == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln233 = br void %arrayidx91.i1608.exit" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:233->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 58 'br' 'br_ln233' <Predicate = (icmp_ln225 & !cmp_i_i603_i_read & bottom_1_read == 0)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (3.25ns)   --->   "%store_ln233 = store i8 0, i6 %buf_2_addr_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:233->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 59 'store' 'store_ln233' <Predicate = (icmp_ln225 & !cmp_i_i603_i_read & bottom_1_read != 0 & bottom_1_read != 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln233 = br void %arrayidx91.i1608.exit" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:233->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 60 'br' 'br_ln233' <Predicate = (icmp_ln225 & !cmp_i_i603_i_read & bottom_1_read != 0 & bottom_1_read != 1)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (3.63ns)   --->   "%out_resize_mat_data_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %out_resize_mat_data" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:231->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 61 'read' 'out_resize_mat_data_read' <Predicate = (icmp_ln225 & cmp_i_i603_i_read)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln231 = zext i13 %col_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:231->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 62 'zext' 'zext_ln231' <Predicate = (icmp_ln225 & cmp_i_i603_i_read)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i8 %buf_r, i64 0, i64 %zext_ln231" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:231->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 63 'getelementptr' 'buf_addr' <Predicate = (icmp_ln225 & cmp_i_i603_i_read)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%buf_1_addr = getelementptr i8 %buf_1, i64 0, i64 %zext_ln231" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:231->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 64 'getelementptr' 'buf_1_addr' <Predicate = (icmp_ln225 & cmp_i_i603_i_read)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%buf_2_addr = getelementptr i8 %buf_2, i64 0, i64 %zext_ln231" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:231->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 65 'getelementptr' 'buf_2_addr' <Predicate = (icmp_ln225 & cmp_i_i603_i_read)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (3.25ns)   --->   "%store_ln231 = store i8 %out_resize_mat_data_read, i6 %buf_1_addr" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:231->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 66 'store' 'store_ln231' <Predicate = (icmp_ln225 & cmp_i_i603_i_read & tmp == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln231 = br void %arrayidx45.i1727.exit" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:231->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 67 'br' 'br_ln231' <Predicate = (icmp_ln225 & cmp_i_i603_i_read & tmp == 1)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (3.25ns)   --->   "%store_ln231 = store i8 %out_resize_mat_data_read, i6 %buf_addr" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:231->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 68 'store' 'store_ln231' <Predicate = (icmp_ln225 & cmp_i_i603_i_read & tmp == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln231 = br void %arrayidx45.i1727.exit" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:231->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 69 'br' 'br_ln231' <Predicate = (icmp_ln225 & cmp_i_i603_i_read & tmp == 0)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (3.25ns)   --->   "%store_ln231 = store i8 %out_resize_mat_data_read, i6 %buf_2_addr" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:231->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 70 'store' 'store_ln231' <Predicate = (icmp_ln225 & cmp_i_i603_i_read & tmp != 0 & tmp != 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln231 = br void %arrayidx45.i1727.exit" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:231->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 71 'br' 'br_ln231' <Predicate = (icmp_ln225 & cmp_i_i603_i_read & tmp != 0 & tmp != 1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln234 = zext i13 %col_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:234->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 72 'zext' 'zext_ln234' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%buf_addr_2 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln234" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:234->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 73 'getelementptr' 'buf_addr_2' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%buf_1_addr_2 = getelementptr i8 %buf_1, i64 0, i64 %zext_ln234" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:234->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 74 'getelementptr' 'buf_1_addr_2' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%buf_2_addr_2 = getelementptr i8 %buf_2, i64 0, i64 %zext_ln234" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:234->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 75 'getelementptr' 'buf_2_addr_2' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_3 : Operation 76 [2/2] (3.25ns)   --->   "%buf_load = load i6 %buf_addr_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:243->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 76 'load' 'buf_load' <Predicate = (icmp_ln225 & mid_1_read == 0) | (icmp_ln225 & tp_1_read == 0) | (icmp_ln225 & bottom_1_read == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 77 [2/2] (3.25ns)   --->   "%buf_1_load = load i6 %buf_1_addr_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:243->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 77 'load' 'buf_1_load' <Predicate = (icmp_ln225 & mid_1_read == 1) | (icmp_ln225 & tp_1_read == 1) | (icmp_ln225 & bottom_1_read == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 78 [2/2] (3.25ns)   --->   "%buf_2_load = load i6 %buf_2_addr_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:243->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 78 'load' 'buf_2_load' <Predicate = (icmp_ln225 & bottom_1_read == 2) | (icmp_ln225 & mid_1_read == 2) | (icmp_ln225 & tp_1_read == 2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 79 [1/1] (1.67ns)   --->   "%icmp_ln250 = icmp_eq  i13 %col_1, i13 0" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:250->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 79 'icmp' 'icmp_ln250' <Predicate = (icmp_ln225)> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln250 = br i1 %icmp_ln250, void %for.body.i407.i, void %if.end50.i" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:250->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 80 'br' 'br_ln250' <Predicate = (icmp_ln225)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 81 [1/2] (3.25ns)   --->   "%buf_load = load i6 %buf_addr_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:243->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 81 'load' 'buf_load' <Predicate = (icmp_ln225 & mid_1_read == 0) | (icmp_ln225 & tp_1_read == 0) | (icmp_ln225 & bottom_1_read == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 82 [1/2] (3.25ns)   --->   "%buf_1_load = load i6 %buf_1_addr_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:243->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 82 'load' 'buf_1_load' <Predicate = (icmp_ln225 & mid_1_read == 1) | (icmp_ln225 & tp_1_read == 1) | (icmp_ln225 & bottom_1_read == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 83 [1/2] (3.25ns)   --->   "%buf_2_load = load i6 %buf_2_addr_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:243->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 83 'load' 'buf_2_load' <Predicate = (icmp_ln225 & bottom_1_read == 2) | (icmp_ln225 & mid_1_read == 2) | (icmp_ln225 & tp_1_read == 2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 5.44>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%src_buf2_3 = load i8 %src_buf2_1"   --->   Operation 84 'load' 'src_buf2_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%src_buf1_3 = load i8 %src_buf1"   --->   Operation 85 'load' 'src_buf1_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%src_buf3_3 = load i8 %src_buf3_1"   --->   Operation 86 'load' 'src_buf3_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%src_buf1_1_load_1 = load i8 %src_buf1_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:248->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 87 'load' 'src_buf1_1_load_1' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%src_buf2_load_1 = load i8 %src_buf2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:248->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 88 'load' 'src_buf2_load_1' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%src_buf3_load_1 = load i8 %src_buf3" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:248->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 89 'load' 'src_buf3_load_1' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (1.70ns)   --->   "%src_buf1_2 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %buf_load, i2 1, i8 %buf_1_load, i2 2, i8 %buf_2_load, i8 0, i2 %tp_1_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:243->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 90 'sparsemux' 'src_buf1_2' <Predicate = (icmp_ln225)> <Delay = 1.70> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (1.70ns)   --->   "%src_buf2_2 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %buf_load, i2 1, i8 %buf_1_load, i2 2, i8 %buf_2_load, i8 0, i2 %mid_1_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:244->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 91 'sparsemux' 'src_buf2_2' <Predicate = (icmp_ln225)> <Delay = 1.70> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (1.70ns)   --->   "%src_buf3_2 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %buf_load, i2 1, i8 %buf_1_load, i2 2, i8 %buf_2_load, i8 0, i2 %bottom_1_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:245->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 92 'sparsemux' 'src_buf3_2' <Predicate = (icmp_ln225)> <Delay = 1.70> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [2/2] (3.73ns)   --->   "%call_ret = call i16 @xFSobel3x3<1, 1, 0, 0>, i8 %src_buf1_1_load_1, i8 %src_buf1_3, i8 %src_buf1_2, i8 %src_buf2_load_1, i8 %src_buf2_2, i8 %src_buf3_load_1, i8 %src_buf3_3, i8 %src_buf3_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:248->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 93 'call' 'call_ret' <Predicate = (icmp_ln225)> <Delay = 3.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln330 = store i8 %src_buf3_2, i8 %src_buf3_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:330]   --->   Operation 94 'store' 'store_ln330' <Predicate = (icmp_ln225)> <Delay = 1.58>
ST_5 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln328 = store i8 %src_buf1_2, i8 %src_buf1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:328]   --->   Operation 95 'store' 'store_ln328' <Predicate = (icmp_ln225)> <Delay = 1.58>
ST_5 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln329 = store i8 %src_buf2_2, i8 %src_buf2_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:329]   --->   Operation 96 'store' 'store_ln329' <Predicate = (icmp_ln225)> <Delay = 1.58>
ST_5 : Operation 97 [1/1] (1.58ns)   --->   "%store_ln330 = store i8 %src_buf3_3, i8 %src_buf3" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:330]   --->   Operation 97 'store' 'store_ln330' <Predicate = (icmp_ln225)> <Delay = 1.58>
ST_5 : Operation 98 [1/1] (1.58ns)   --->   "%store_ln329 = store i8 %src_buf2_3, i8 %src_buf2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:329]   --->   Operation 98 'store' 'store_ln329' <Predicate = (icmp_ln225)> <Delay = 1.58>
ST_5 : Operation 99 [1/1] (1.58ns)   --->   "%store_ln328 = store i8 %src_buf1_3, i8 %src_buf1_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:328]   --->   Operation 99 'store' 'store_ln328' <Predicate = (icmp_ln225)> <Delay = 1.58>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln225 = br void %for.body.i1259" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:225->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 100 'br' 'br_ln225' <Predicate = (icmp_ln225)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.65>
ST_6 : Operation 101 [1/2] (6.65ns)   --->   "%call_ret = call i16 @xFSobel3x3<1, 1, 0, 0>, i8 %src_buf1_1_load_1, i8 %src_buf1_3, i8 %src_buf1_2, i8 %src_buf2_load_1, i8 %src_buf2_2, i8 %src_buf3_load_1, i8 %src_buf3_3, i8 %src_buf3_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:248->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 101 'call' 'call_ret' <Predicate = (icmp_ln225)> <Delay = 6.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%GradientValuesX = extractvalue i16 %call_ret" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:248->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 102 'extractvalue' 'GradientValuesX' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%GradientValuesY = extractvalue i16 %call_ret" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:248->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 103 'extractvalue' 'GradientValuesY' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%src_buf1_1_load = load i8 %src_buf1_1"   --->   Operation 107 'load' 'src_buf1_1_load' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%src_buf2_load = load i8 %src_buf2"   --->   Operation 108 'load' 'src_buf2_load' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%src_buf3_load = load i8 %src_buf3"   --->   Operation 109 'load' 'src_buf3_load' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %src_buf3_out, i8 %src_buf3_load"   --->   Operation 110 'write' 'write_ln0' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %src_buf2_out, i8 %src_buf2_load"   --->   Operation 111 'write' 'write_ln0' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %src_buf3_1_out, i8 %src_buf3_3"   --->   Operation 112 'write' 'write_ln0' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %src_buf1_out, i8 %src_buf1_3"   --->   Operation 113 'write' 'write_ln0' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %src_buf1_1_out, i8 %src_buf1_1_load"   --->   Operation 114 'write' 'write_ln0' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 115 'ret' 'ret_ln0' <Predicate = (!icmp_ln225)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.63>
ST_7 : Operation 104 [1/1] (3.63ns)   --->   "%write_ln553 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %p_dstgx_data, i8 %GradientValuesX" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:553->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:263->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 104 'write' 'write_ln553' <Predicate = (!icmp_ln250)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_7 : Operation 105 [1/1] (3.63ns)   --->   "%write_ln553 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %p_dstgy_data, i8 %GradientValuesY" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:553->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:264->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392]   --->   Operation 105 'write' 'write_ln553' <Predicate = (!icmp_ln250)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end50.i"   --->   Operation 106 'br' 'br_ln0' <Predicate = (!icmp_ln250)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ tp_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mid_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bottom_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_resize_mat_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp_i_i603_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_dstgx_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dstgy_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_buf3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ src_buf2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ src_buf3_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ src_buf1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ src_buf1_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
col                      (alloca           ) [ 01000000]
src_buf1_1               (alloca           ) [ 01111110]
src_buf2                 (alloca           ) [ 01111110]
src_buf3                 (alloca           ) [ 01111110]
src_buf2_1               (alloca           ) [ 01111100]
src_buf1                 (alloca           ) [ 01111100]
src_buf3_1               (alloca           ) [ 01111100]
specmemcore_ln0          (specmemcore      ) [ 00000000]
specmemcore_ln0          (specmemcore      ) [ 00000000]
specmemcore_ln0          (specmemcore      ) [ 00000000]
specinterface_ln0        (specinterface    ) [ 00000000]
specinterface_ln0        (specinterface    ) [ 00000000]
specinterface_ln0        (specinterface    ) [ 00000000]
cmp_i_i603_i_read        (read             ) [ 01100000]
tmp                      (read             ) [ 01100000]
bottom_1_read            (read             ) [ 01111100]
mid_1_read               (read             ) [ 01111100]
tp_1_read                (read             ) [ 01111100]
img_width_read           (read             ) [ 00000000]
store_ln330              (store            ) [ 00000000]
store_ln328              (store            ) [ 00000000]
store_ln329              (store            ) [ 00000000]
store_ln330              (store            ) [ 00000000]
store_ln329              (store            ) [ 00000000]
store_ln328              (store            ) [ 00000000]
store_ln225              (store            ) [ 00000000]
br_ln0                   (br               ) [ 00000000]
col_1                    (load             ) [ 01110000]
zext_ln225               (zext             ) [ 00000000]
icmp_ln225               (icmp             ) [ 01111110]
col_2                    (add              ) [ 00000000]
br_ln225                 (br               ) [ 00000000]
specpipeline_ln228       (specpipeline     ) [ 00000000]
speclooptripcount_ln227  (speclooptripcount) [ 00000000]
specloopname_ln225       (specloopname     ) [ 00000000]
br_ln230                 (br               ) [ 00000000]
br_ln0                   (br               ) [ 00000000]
switch_ln231             (switch           ) [ 00000000]
br_ln231                 (br               ) [ 00000000]
store_ln225              (store            ) [ 00000000]
zext_ln233               (zext             ) [ 00000000]
buf_addr_1               (getelementptr    ) [ 00000000]
buf_1_addr_1             (getelementptr    ) [ 00000000]
buf_2_addr_1             (getelementptr    ) [ 00000000]
switch_ln233             (switch           ) [ 00000000]
store_ln233              (store            ) [ 00000000]
br_ln233                 (br               ) [ 00000000]
store_ln233              (store            ) [ 00000000]
br_ln233                 (br               ) [ 00000000]
store_ln233              (store            ) [ 00000000]
br_ln233                 (br               ) [ 00000000]
out_resize_mat_data_read (read             ) [ 00000000]
zext_ln231               (zext             ) [ 00000000]
buf_addr                 (getelementptr    ) [ 00000000]
buf_1_addr               (getelementptr    ) [ 00000000]
buf_2_addr               (getelementptr    ) [ 00000000]
store_ln231              (store            ) [ 00000000]
br_ln231                 (br               ) [ 00000000]
store_ln231              (store            ) [ 00000000]
br_ln231                 (br               ) [ 00000000]
store_ln231              (store            ) [ 00000000]
br_ln231                 (br               ) [ 00000000]
zext_ln234               (zext             ) [ 00000000]
buf_addr_2               (getelementptr    ) [ 01001000]
buf_1_addr_2             (getelementptr    ) [ 01001000]
buf_2_addr_2             (getelementptr    ) [ 01001000]
icmp_ln250               (icmp             ) [ 01001111]
br_ln250                 (br               ) [ 00000000]
buf_load                 (load             ) [ 01000100]
buf_1_load               (load             ) [ 01000100]
buf_2_load               (load             ) [ 01000100]
src_buf2_3               (load             ) [ 00000000]
src_buf1_3               (load             ) [ 01000010]
src_buf3_3               (load             ) [ 01000010]
src_buf1_1_load_1        (load             ) [ 00000000]
src_buf2_load_1          (load             ) [ 00000000]
src_buf3_load_1          (load             ) [ 00000000]
src_buf1_2               (sparsemux        ) [ 00000000]
src_buf2_2               (sparsemux        ) [ 00000000]
src_buf3_2               (sparsemux        ) [ 00000000]
store_ln330              (store            ) [ 00000000]
store_ln328              (store            ) [ 00000000]
store_ln329              (store            ) [ 00000000]
store_ln330              (store            ) [ 00000000]
store_ln329              (store            ) [ 00000000]
store_ln328              (store            ) [ 00000000]
br_ln225                 (br               ) [ 00000000]
call_ret                 (call             ) [ 00000000]
GradientValuesX          (extractvalue     ) [ 01000001]
GradientValuesY          (extractvalue     ) [ 01000001]
write_ln553              (write            ) [ 00000000]
write_ln553              (write            ) [ 00000000]
br_ln0                   (br               ) [ 00000000]
src_buf1_1_load          (load             ) [ 00000000]
src_buf2_load            (load             ) [ 00000000]
src_buf3_load            (load             ) [ 00000000]
write_ln0                (write            ) [ 00000000]
write_ln0                (write            ) [ 00000000]
write_ln0                (write            ) [ 00000000]
write_ln0                (write            ) [ 00000000]
write_ln0                (write            ) [ 00000000]
ret_ln0                  (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_width">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_width"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buf_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tp_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tp_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mid_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mid_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bottom_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bottom_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_resize_mat_data">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_resize_mat_data"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="empty">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="cmp_i_i603_i">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp_i_i603_i"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_dstgx_data">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dstgx_data"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_dstgy_data">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dstgy_data"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="src_buf3_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_buf3_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="src_buf2_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_buf2_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="src_buf3_1_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_buf3_1_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="src_buf1_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_buf1_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="src_buf1_1_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_buf1_1_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.3i8.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xFSobel3x3<1, 1, 0, 0>"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="col_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="src_buf1_1_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_buf1_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="src_buf2_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_buf2/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="src_buf3_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_buf3/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="src_buf2_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_buf2_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="src_buf1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_buf1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="src_buf3_1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_buf3_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="cmp_i_i603_i_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp_i_i603_i_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="2" slack="0"/>
<pin id="132" dir="0" index="1" bw="2" slack="0"/>
<pin id="133" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="bottom_1_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="2" slack="0"/>
<pin id="138" dir="0" index="1" bw="2" slack="0"/>
<pin id="139" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bottom_1_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="mid_1_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="2" slack="0"/>
<pin id="144" dir="0" index="1" bw="2" slack="0"/>
<pin id="145" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mid_1_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tp_1_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="2" slack="0"/>
<pin id="150" dir="0" index="1" bw="2" slack="0"/>
<pin id="151" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tp_1_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="img_width_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="0"/>
<pin id="157" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_width_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="out_resize_mat_data_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_resize_mat_data_read/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="write_ln553_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="8" slack="0"/>
<pin id="169" dir="0" index="2" bw="8" slack="1"/>
<pin id="170" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln553/7 "/>
</bind>
</comp>

<comp id="173" class="1004" name="write_ln553_write_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="0" slack="0"/>
<pin id="175" dir="0" index="1" bw="8" slack="0"/>
<pin id="176" dir="0" index="2" bw="8" slack="1"/>
<pin id="177" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln553/7 "/>
</bind>
</comp>

<comp id="180" class="1004" name="write_ln0_write_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="0" index="2" bw="8" slack="0"/>
<pin id="184" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="187" class="1004" name="write_ln0_write_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="0" slack="0"/>
<pin id="189" dir="0" index="1" bw="8" slack="0"/>
<pin id="190" dir="0" index="2" bw="8" slack="0"/>
<pin id="191" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="194" class="1004" name="write_ln0_write_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="0" index="2" bw="8" slack="1"/>
<pin id="198" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="201" class="1004" name="write_ln0_write_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="0" slack="0"/>
<pin id="203" dir="0" index="1" bw="8" slack="0"/>
<pin id="204" dir="0" index="2" bw="8" slack="1"/>
<pin id="205" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="208" class="1004" name="write_ln0_write_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="0" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="0"/>
<pin id="211" dir="0" index="2" bw="8" slack="0"/>
<pin id="212" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="215" class="1004" name="buf_addr_1_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="13" slack="0"/>
<pin id="219" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_1/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="buf_1_addr_1_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="13" slack="0"/>
<pin id="226" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_addr_1/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="buf_2_addr_1_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="13" slack="0"/>
<pin id="233" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2_addr_1/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="6" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="0" slack="0"/>
<pin id="241" dir="0" index="4" bw="6" slack="0"/>
<pin id="242" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="243" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="8" slack="1"/>
<pin id="244" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln233/2 store_ln231/2 buf_1_load/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_access_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="6" slack="0"/>
<pin id="249" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="0" slack="0"/>
<pin id="252" dir="0" index="4" bw="6" slack="0"/>
<pin id="253" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="254" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="3" bw="8" slack="1"/>
<pin id="255" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln233/2 store_ln231/2 buf_load/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="6" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="0" slack="0"/>
<pin id="263" dir="0" index="4" bw="6" slack="0"/>
<pin id="264" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="265" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="3" bw="8" slack="1"/>
<pin id="266" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln233/2 store_ln231/2 buf_2_load/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="buf_addr_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="13" slack="0"/>
<pin id="273" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="buf_1_addr_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="13" slack="0"/>
<pin id="280" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_addr/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="buf_2_addr_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="13" slack="0"/>
<pin id="287" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2_addr/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="buf_addr_2_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="13" slack="0"/>
<pin id="300" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_2/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="buf_1_addr_2_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="13" slack="0"/>
<pin id="307" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_addr_2/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="buf_2_addr_2_gep_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="13" slack="0"/>
<pin id="314" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2_addr_2/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_xFSobel3x3_1_1_0_0_s_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="0"/>
<pin id="322" dir="0" index="1" bw="8" slack="0"/>
<pin id="323" dir="0" index="2" bw="8" slack="0"/>
<pin id="324" dir="0" index="3" bw="8" slack="0"/>
<pin id="325" dir="0" index="4" bw="8" slack="0"/>
<pin id="326" dir="0" index="5" bw="8" slack="0"/>
<pin id="327" dir="0" index="6" bw="8" slack="0"/>
<pin id="328" dir="0" index="7" bw="8" slack="0"/>
<pin id="329" dir="0" index="8" bw="8" slack="0"/>
<pin id="330" dir="1" index="9" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln330_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="8" slack="0"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln330/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln328_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="8" slack="0"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln328/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln329_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="8" slack="0"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln329/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="store_ln330_store_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="8" slack="0"/>
<pin id="350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln330/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="store_ln329_store_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="8" slack="0"/>
<pin id="355" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln329/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="store_ln328_store_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="8" slack="0"/>
<pin id="360" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln328/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="store_ln225_store_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="13" slack="0"/>
<pin id="365" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln225/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="col_1_load_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="13" slack="0"/>
<pin id="369" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_1/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln225_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="13" slack="0"/>
<pin id="372" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="icmp_ln225_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="13" slack="0"/>
<pin id="376" dir="0" index="1" bw="16" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln225/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="col_2_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="13" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_2/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="store_ln225_store_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="13" slack="0"/>
<pin id="388" dir="0" index="1" bw="13" slack="0"/>
<pin id="389" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln225/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln233_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="13" slack="1"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln233/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln231_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="13" slack="1"/>
<pin id="399" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln231/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln234_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="13" slack="2"/>
<pin id="405" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln234/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="icmp_ln250_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="13" slack="2"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln250/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="src_buf2_3_load_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="4"/>
<pin id="416" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_buf2_3/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="src_buf1_3_load_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="4"/>
<pin id="419" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_buf1_3/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="src_buf3_3_load_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="4"/>
<pin id="423" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_buf3_3/5 "/>
</bind>
</comp>

<comp id="425" class="1004" name="src_buf1_1_load_1_load_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="4"/>
<pin id="427" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_buf1_1_load_1/5 "/>
</bind>
</comp>

<comp id="429" class="1004" name="src_buf2_load_1_load_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="4"/>
<pin id="431" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_buf2_load_1/5 "/>
</bind>
</comp>

<comp id="433" class="1004" name="src_buf3_load_1_load_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="4"/>
<pin id="435" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_buf3_load_1/5 "/>
</bind>
</comp>

<comp id="437" class="1004" name="src_buf1_2_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="0" index="2" bw="8" slack="1"/>
<pin id="441" dir="0" index="3" bw="1" slack="0"/>
<pin id="442" dir="0" index="4" bw="8" slack="1"/>
<pin id="443" dir="0" index="5" bw="2" slack="0"/>
<pin id="444" dir="0" index="6" bw="8" slack="1"/>
<pin id="445" dir="0" index="7" bw="1" slack="0"/>
<pin id="446" dir="0" index="8" bw="2" slack="4"/>
<pin id="447" dir="1" index="9" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="src_buf1_2/5 "/>
</bind>
</comp>

<comp id="454" class="1004" name="src_buf2_2_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="0" index="2" bw="8" slack="1"/>
<pin id="458" dir="0" index="3" bw="1" slack="0"/>
<pin id="459" dir="0" index="4" bw="8" slack="1"/>
<pin id="460" dir="0" index="5" bw="2" slack="0"/>
<pin id="461" dir="0" index="6" bw="8" slack="1"/>
<pin id="462" dir="0" index="7" bw="1" slack="0"/>
<pin id="463" dir="0" index="8" bw="2" slack="4"/>
<pin id="464" dir="1" index="9" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="src_buf2_2/5 "/>
</bind>
</comp>

<comp id="471" class="1004" name="src_buf3_2_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="0" index="2" bw="8" slack="1"/>
<pin id="475" dir="0" index="3" bw="1" slack="0"/>
<pin id="476" dir="0" index="4" bw="8" slack="1"/>
<pin id="477" dir="0" index="5" bw="2" slack="0"/>
<pin id="478" dir="0" index="6" bw="8" slack="1"/>
<pin id="479" dir="0" index="7" bw="1" slack="0"/>
<pin id="480" dir="0" index="8" bw="2" slack="4"/>
<pin id="481" dir="1" index="9" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="src_buf3_2/5 "/>
</bind>
</comp>

<comp id="488" class="1004" name="store_ln330_store_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="0"/>
<pin id="490" dir="0" index="1" bw="8" slack="4"/>
<pin id="491" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln330/5 "/>
</bind>
</comp>

<comp id="493" class="1004" name="store_ln328_store_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="0"/>
<pin id="495" dir="0" index="1" bw="8" slack="4"/>
<pin id="496" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln328/5 "/>
</bind>
</comp>

<comp id="498" class="1004" name="store_ln329_store_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="0"/>
<pin id="500" dir="0" index="1" bw="8" slack="4"/>
<pin id="501" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln329/5 "/>
</bind>
</comp>

<comp id="503" class="1004" name="store_ln330_store_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="8" slack="0"/>
<pin id="505" dir="0" index="1" bw="8" slack="4"/>
<pin id="506" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln330/5 "/>
</bind>
</comp>

<comp id="508" class="1004" name="store_ln329_store_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="0"/>
<pin id="510" dir="0" index="1" bw="8" slack="4"/>
<pin id="511" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln329/5 "/>
</bind>
</comp>

<comp id="513" class="1004" name="store_ln328_store_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="0"/>
<pin id="515" dir="0" index="1" bw="8" slack="4"/>
<pin id="516" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln328/5 "/>
</bind>
</comp>

<comp id="518" class="1004" name="GradientValuesX_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="16" slack="0"/>
<pin id="520" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="GradientValuesX/6 "/>
</bind>
</comp>

<comp id="522" class="1004" name="GradientValuesY_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="16" slack="0"/>
<pin id="524" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="GradientValuesY/6 "/>
</bind>
</comp>

<comp id="526" class="1004" name="src_buf1_1_load_load_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="5"/>
<pin id="528" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_buf1_1_load/6 "/>
</bind>
</comp>

<comp id="530" class="1004" name="src_buf2_load_load_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="8" slack="5"/>
<pin id="532" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_buf2_load/6 "/>
</bind>
</comp>

<comp id="534" class="1004" name="src_buf3_load_load_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="8" slack="5"/>
<pin id="536" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_buf3_load/6 "/>
</bind>
</comp>

<comp id="538" class="1005" name="col_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="13" slack="0"/>
<pin id="540" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="545" class="1005" name="src_buf1_1_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="8" slack="0"/>
<pin id="547" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf1_1 "/>
</bind>
</comp>

<comp id="553" class="1005" name="src_buf2_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="8" slack="0"/>
<pin id="555" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf2 "/>
</bind>
</comp>

<comp id="561" class="1005" name="src_buf3_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="8" slack="0"/>
<pin id="563" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf3 "/>
</bind>
</comp>

<comp id="569" class="1005" name="src_buf2_1_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="8" slack="0"/>
<pin id="571" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf2_1 "/>
</bind>
</comp>

<comp id="576" class="1005" name="src_buf1_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="8" slack="0"/>
<pin id="578" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf1 "/>
</bind>
</comp>

<comp id="583" class="1005" name="src_buf3_1_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="8" slack="0"/>
<pin id="585" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf3_1 "/>
</bind>
</comp>

<comp id="590" class="1005" name="cmp_i_i603_i_read_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="1"/>
<pin id="592" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp_i_i603_i_read "/>
</bind>
</comp>

<comp id="594" class="1005" name="tmp_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="2" slack="1"/>
<pin id="596" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="598" class="1005" name="bottom_1_read_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="2" slack="1"/>
<pin id="600" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="bottom_1_read "/>
</bind>
</comp>

<comp id="603" class="1005" name="mid_1_read_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="2" slack="2"/>
<pin id="605" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="mid_1_read "/>
</bind>
</comp>

<comp id="608" class="1005" name="tp_1_read_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="2" slack="2"/>
<pin id="610" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="tp_1_read "/>
</bind>
</comp>

<comp id="613" class="1005" name="col_1_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="13" slack="1"/>
<pin id="615" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="col_1 "/>
</bind>
</comp>

<comp id="621" class="1005" name="icmp_ln225_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="1"/>
<pin id="623" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln225 "/>
</bind>
</comp>

<comp id="625" class="1005" name="buf_addr_2_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="6" slack="1"/>
<pin id="627" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr_2 "/>
</bind>
</comp>

<comp id="630" class="1005" name="buf_1_addr_2_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="6" slack="1"/>
<pin id="632" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_addr_2 "/>
</bind>
</comp>

<comp id="635" class="1005" name="buf_2_addr_2_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="6" slack="1"/>
<pin id="637" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_2_addr_2 "/>
</bind>
</comp>

<comp id="640" class="1005" name="icmp_ln250_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="4"/>
<pin id="642" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln250 "/>
</bind>
</comp>

<comp id="644" class="1005" name="buf_load_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="8" slack="1"/>
<pin id="646" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_load "/>
</bind>
</comp>

<comp id="651" class="1005" name="buf_1_load_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="8" slack="1"/>
<pin id="653" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_load "/>
</bind>
</comp>

<comp id="658" class="1005" name="buf_2_load_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="1"/>
<pin id="660" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_2_load "/>
</bind>
</comp>

<comp id="665" class="1005" name="src_buf1_3_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="8" slack="1"/>
<pin id="667" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_buf1_3 "/>
</bind>
</comp>

<comp id="671" class="1005" name="src_buf3_3_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="8" slack="1"/>
<pin id="673" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_buf3_3 "/>
</bind>
</comp>

<comp id="677" class="1005" name="GradientValuesX_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="8" slack="1"/>
<pin id="679" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="GradientValuesX "/>
</bind>
</comp>

<comp id="682" class="1005" name="GradientValuesY_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="8" slack="1"/>
<pin id="684" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="GradientValuesY "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="34" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="34" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="34" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="34" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="34" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="54" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="56" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="56" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="56" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="56" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="58" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="82" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="14" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="92" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="92" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="22" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="94" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="24" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="94" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="26" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="94" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="28" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="94" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="94" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="32" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="2" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="80" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="4" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="80" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="6" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="80" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="245"><net_src comp="60" pin="0"/><net_sink comp="236" pin=4"/></net>

<net id="246"><net_src comp="222" pin="3"/><net_sink comp="236" pin=2"/></net>

<net id="256"><net_src comp="60" pin="0"/><net_sink comp="247" pin=4"/></net>

<net id="257"><net_src comp="215" pin="3"/><net_sink comp="247" pin=2"/></net>

<net id="267"><net_src comp="60" pin="0"/><net_sink comp="258" pin=4"/></net>

<net id="268"><net_src comp="229" pin="3"/><net_sink comp="258" pin=2"/></net>

<net id="274"><net_src comp="2" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="80" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="281"><net_src comp="4" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="80" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="288"><net_src comp="6" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="80" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="160" pin="2"/><net_sink comp="236" pin=4"/></net>

<net id="291"><net_src comp="276" pin="3"/><net_sink comp="236" pin=2"/></net>

<net id="292"><net_src comp="160" pin="2"/><net_sink comp="247" pin=4"/></net>

<net id="293"><net_src comp="269" pin="3"/><net_sink comp="247" pin=2"/></net>

<net id="294"><net_src comp="160" pin="2"/><net_sink comp="258" pin=4"/></net>

<net id="295"><net_src comp="283" pin="3"/><net_sink comp="258" pin=2"/></net>

<net id="301"><net_src comp="2" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="80" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="308"><net_src comp="4" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="80" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="315"><net_src comp="6" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="80" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="296" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="318"><net_src comp="303" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="319"><net_src comp="310" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="331"><net_src comp="90" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="336"><net_src comp="60" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="60" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="60" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="60" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="60" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="361"><net_src comp="60" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="62" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="373"><net_src comp="367" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="370" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="154" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="367" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="64" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="380" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="391" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="400"><net_src comp="397" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="406"><net_src comp="403" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="408"><net_src comp="403" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="413"><net_src comp="62" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="420"><net_src comp="417" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="424"><net_src comp="421" pin="1"/><net_sink comp="320" pin=7"/></net>

<net id="428"><net_src comp="425" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="432"><net_src comp="429" pin="1"/><net_sink comp="320" pin=4"/></net>

<net id="436"><net_src comp="433" pin="1"/><net_sink comp="320" pin=6"/></net>

<net id="448"><net_src comp="84" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="449"><net_src comp="76" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="450"><net_src comp="78" pin="0"/><net_sink comp="437" pin=3"/></net>

<net id="451"><net_src comp="86" pin="0"/><net_sink comp="437" pin=5"/></net>

<net id="452"><net_src comp="88" pin="0"/><net_sink comp="437" pin=7"/></net>

<net id="453"><net_src comp="437" pin="9"/><net_sink comp="320" pin=3"/></net>

<net id="465"><net_src comp="84" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="466"><net_src comp="76" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="467"><net_src comp="78" pin="0"/><net_sink comp="454" pin=3"/></net>

<net id="468"><net_src comp="86" pin="0"/><net_sink comp="454" pin=5"/></net>

<net id="469"><net_src comp="88" pin="0"/><net_sink comp="454" pin=7"/></net>

<net id="470"><net_src comp="454" pin="9"/><net_sink comp="320" pin=5"/></net>

<net id="482"><net_src comp="84" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="483"><net_src comp="76" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="484"><net_src comp="78" pin="0"/><net_sink comp="471" pin=3"/></net>

<net id="485"><net_src comp="86" pin="0"/><net_sink comp="471" pin=5"/></net>

<net id="486"><net_src comp="88" pin="0"/><net_sink comp="471" pin=7"/></net>

<net id="487"><net_src comp="471" pin="9"/><net_sink comp="320" pin=8"/></net>

<net id="492"><net_src comp="471" pin="9"/><net_sink comp="488" pin=0"/></net>

<net id="497"><net_src comp="437" pin="9"/><net_sink comp="493" pin=0"/></net>

<net id="502"><net_src comp="454" pin="9"/><net_sink comp="498" pin=0"/></net>

<net id="507"><net_src comp="421" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="512"><net_src comp="414" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="517"><net_src comp="417" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="521"><net_src comp="320" pin="9"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="320" pin="9"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="526" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="533"><net_src comp="530" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="537"><net_src comp="534" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="541"><net_src comp="96" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="543"><net_src comp="538" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="544"><net_src comp="538" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="548"><net_src comp="100" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="550"><net_src comp="545" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="551"><net_src comp="545" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="552"><net_src comp="545" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="556"><net_src comp="104" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="559"><net_src comp="553" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="560"><net_src comp="553" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="564"><net_src comp="108" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="566"><net_src comp="561" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="567"><net_src comp="561" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="568"><net_src comp="561" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="572"><net_src comp="112" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="574"><net_src comp="569" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="575"><net_src comp="569" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="579"><net_src comp="116" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="581"><net_src comp="576" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="582"><net_src comp="576" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="586"><net_src comp="120" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="588"><net_src comp="583" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="589"><net_src comp="583" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="593"><net_src comp="124" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="597"><net_src comp="130" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="136" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="471" pin=8"/></net>

<net id="606"><net_src comp="142" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="454" pin=8"/></net>

<net id="611"><net_src comp="148" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="437" pin=8"/></net>

<net id="616"><net_src comp="367" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="619"><net_src comp="613" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="620"><net_src comp="613" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="624"><net_src comp="374" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="296" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="633"><net_src comp="303" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="638"><net_src comp="310" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="643"><net_src comp="409" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="647"><net_src comp="247" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="437" pin=2"/></net>

<net id="649"><net_src comp="644" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="650"><net_src comp="644" pin="1"/><net_sink comp="471" pin=2"/></net>

<net id="654"><net_src comp="236" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="437" pin=4"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="454" pin=4"/></net>

<net id="657"><net_src comp="651" pin="1"/><net_sink comp="471" pin=4"/></net>

<net id="661"><net_src comp="258" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="437" pin=6"/></net>

<net id="663"><net_src comp="658" pin="1"/><net_sink comp="454" pin=6"/></net>

<net id="664"><net_src comp="658" pin="1"/><net_sink comp="471" pin=6"/></net>

<net id="668"><net_src comp="417" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="670"><net_src comp="665" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="674"><net_src comp="421" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="320" pin=7"/></net>

<net id="676"><net_src comp="671" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="680"><net_src comp="518" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="685"><net_src comp="522" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="173" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf_r | {2 }
	Port: buf_1 | {2 }
	Port: buf_2 | {2 }
	Port: p_dstgx_data | {7 }
	Port: p_dstgy_data | {7 }
	Port: src_buf3_out | {6 }
	Port: src_buf2_out | {6 }
	Port: src_buf3_1_out | {6 }
	Port: src_buf1_out | {6 }
	Port: src_buf1_1_out | {6 }
 - Input state : 
	Port: xFSobelFilter3x3_Pipeline_Col_Loop : img_width | {1 }
	Port: xFSobelFilter3x3_Pipeline_Col_Loop : buf_r | {3 4 }
	Port: xFSobelFilter3x3_Pipeline_Col_Loop : buf_1 | {3 4 }
	Port: xFSobelFilter3x3_Pipeline_Col_Loop : buf_2 | {3 4 }
	Port: xFSobelFilter3x3_Pipeline_Col_Loop : tp_1 | {1 }
	Port: xFSobelFilter3x3_Pipeline_Col_Loop : mid_1 | {1 }
	Port: xFSobelFilter3x3_Pipeline_Col_Loop : bottom_1 | {1 }
	Port: xFSobelFilter3x3_Pipeline_Col_Loop : out_resize_mat_data | {2 }
	Port: xFSobelFilter3x3_Pipeline_Col_Loop : empty | {1 }
	Port: xFSobelFilter3x3_Pipeline_Col_Loop : cmp_i_i603_i | {1 }
  - Chain level:
	State 1
		store_ln330 : 1
		store_ln328 : 1
		store_ln329 : 1
		store_ln330 : 1
		store_ln329 : 1
		store_ln328 : 1
		store_ln225 : 1
		col_1 : 1
		zext_ln225 : 2
		icmp_ln225 : 3
		col_2 : 2
		br_ln225 : 4
		store_ln225 : 3
	State 2
		buf_addr_1 : 1
		buf_1_addr_1 : 1
		buf_2_addr_1 : 1
		store_ln233 : 2
		store_ln233 : 2
		store_ln233 : 2
		buf_addr : 1
		buf_1_addr : 1
		buf_2_addr : 1
		store_ln231 : 2
		store_ln231 : 2
		store_ln231 : 2
	State 3
		buf_addr_2 : 1
		buf_1_addr_2 : 1
		buf_2_addr_2 : 1
		buf_load : 2
		buf_1_load : 2
		buf_2_load : 2
		br_ln250 : 1
	State 4
	State 5
		call_ret : 1
		store_ln330 : 1
		store_ln328 : 1
		store_ln329 : 1
		store_ln330 : 1
		store_ln329 : 1
		store_ln328 : 1
	State 6
		GradientValuesX : 1
		GradientValuesY : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|
| Operation|            Functional Unit           |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|
|   call   |    grp_xFSobel3x3_1_1_0_0_s_fu_320   |    55   |   180   |
|----------|--------------------------------------|---------|---------|
|          |           src_buf1_2_fu_437          |    0    |    14   |
| sparsemux|           src_buf2_2_fu_454          |    0    |    14   |
|          |           src_buf3_2_fu_471          |    0    |    14   |
|----------|--------------------------------------|---------|---------|
|   icmp   |           icmp_ln225_fu_374          |    0    |    23   |
|          |           icmp_ln250_fu_409          |    0    |    14   |
|----------|--------------------------------------|---------|---------|
|    add   |             col_2_fu_380             |    0    |    14   |
|----------|--------------------------------------|---------|---------|
|          |     cmp_i_i603_i_read_read_fu_124    |    0    |    0    |
|          |            tmp_read_fu_130           |    0    |    0    |
|          |       bottom_1_read_read_fu_136      |    0    |    0    |
|   read   |        mid_1_read_read_fu_142        |    0    |    0    |
|          |         tp_1_read_read_fu_148        |    0    |    0    |
|          |      img_width_read_read_fu_154      |    0    |    0    |
|          | out_resize_mat_data_read_read_fu_160 |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |       write_ln553_write_fu_166       |    0    |    0    |
|          |       write_ln553_write_fu_173       |    0    |    0    |
|          |        write_ln0_write_fu_180        |    0    |    0    |
|   write  |        write_ln0_write_fu_187        |    0    |    0    |
|          |        write_ln0_write_fu_194        |    0    |    0    |
|          |        write_ln0_write_fu_201        |    0    |    0    |
|          |        write_ln0_write_fu_208        |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |           zext_ln225_fu_370          |    0    |    0    |
|   zext   |           zext_ln233_fu_391          |    0    |    0    |
|          |           zext_ln231_fu_397          |    0    |    0    |
|          |           zext_ln234_fu_403          |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|extractvalue|        GradientValuesX_fu_518        |    0    |    0    |
|          |        GradientValuesY_fu_522        |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   Total  |                                      |    55   |   273   |
|----------|--------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
| GradientValuesX_reg_677 |    8   |
| GradientValuesY_reg_682 |    8   |
|  bottom_1_read_reg_598  |    2   |
|   buf_1_addr_2_reg_630  |    6   |
|    buf_1_load_reg_651   |    8   |
|   buf_2_addr_2_reg_635  |    6   |
|    buf_2_load_reg_658   |    8   |
|    buf_addr_2_reg_625   |    6   |
|     buf_load_reg_644    |    8   |
|cmp_i_i603_i_read_reg_590|    1   |
|      col_1_reg_613      |   13   |
|       col_reg_538       |   13   |
|    icmp_ln225_reg_621   |    1   |
|    icmp_ln250_reg_640   |    1   |
|    mid_1_read_reg_603   |    2   |
|    src_buf1_1_reg_545   |    8   |
|    src_buf1_3_reg_665   |    8   |
|     src_buf1_reg_576    |    8   |
|    src_buf2_1_reg_569   |    8   |
|     src_buf2_reg_553    |    8   |
|    src_buf3_1_reg_583   |    8   |
|    src_buf3_3_reg_671   |    8   |
|     src_buf3_reg_561    |    8   |
|       tmp_reg_594       |    2   |
|    tp_1_read_reg_608    |    2   |
+-------------------------+--------+
|          Total          |   159  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_236        |  p0  |   2  |   6  |   12   ||    9    |
|        grp_access_fu_236        |  p2  |   2  |   0  |    0   ||    9    |
|        grp_access_fu_236        |  p4  |   2  |   6  |   12   ||    9    |
|        grp_access_fu_247        |  p0  |   2  |   6  |   12   ||    9    |
|        grp_access_fu_247        |  p2  |   2  |   0  |    0   ||    9    |
|        grp_access_fu_247        |  p4  |   2  |   6  |   12   ||    9    |
|        grp_access_fu_258        |  p0  |   2  |   6  |   12   ||    9    |
|        grp_access_fu_258        |  p2  |   2  |   0  |    0   ||    9    |
|        grp_access_fu_258        |  p4  |   2  |   6  |   12   ||    9    |
| grp_xFSobel3x3_1_1_0_0_s_fu_320 |  p2  |   2  |   8  |   16   ||    9    |
| grp_xFSobel3x3_1_1_0_0_s_fu_320 |  p7  |   2  |   8  |   16   ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   104  ||  17.468 ||    99   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   55   |   273  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   17   |    -   |   99   |
|  Register |    -   |   159  |    -   |
+-----------+--------+--------+--------+
|   Total   |   17   |   214  |   372  |
+-----------+--------+--------+--------+
