---
title: "Analysis of CMOS Inverter in GPDK180nm Technology Node"
excerpt: "NIT Warangal<br/><img src='/images/Inv_Schematic180nm.png' style='width: 400px;'>"
collection: portfolio
---
In this project, I designed a basic CMOS inverter using GPDK180nm technology library with using dc parametric analysis for accurate gate sizing of the inverter and hence 
carried out the transient analysis as well as power consumption of the following device. Furthermore, I created the layout of the inverter with proper DRC (Assura) and
and LVS checks.

Tool Used: Cadence Virtuoso

<div style="display: flex; justify-content: center;">
    <figure style="margin-right: 20px;">
        <img src='/images/GithubInv_Sim.png' style="width: 100%;">
        <figcaption style="text-align: center;">Simulation Setup with Symbol View</figcaption>
    </figure>
    <figure>
        <img src='/images/GithubInv_Layout180nm.png' style="width: 100%;">
        <figcaption style="text-align: center;">Layout of the Inverter</figcaption>
    </figure>
</div>
<div style="display: flex; justify-content: center;">
    <figure style="margin-right: 20px;">
        <img src='/images/Inv_Parametric_Analysis_dc.png' style="width: 100%;">
        <figcaption style="text-align: center;">Parametric Analysis</figcaption>
    </figure>
    <figure>
        <img src='/images/Inv_Power_Plot.png' style="width: 100%;">
        <figcaption style="text-align: center;">Transient and Power Analysis</figcaption>
    </figure>
</div>

