{
    "type": "Root",
    "cxx_class": "gem5::Root",
    "name": null,
    "path": "root",
    "eventq_index": 0,
    "full_system": false,
    "sim_quantum": 0,
    "time_sync_enable": false,
    "time_sync_period": 100000000000,
    "time_sync_spin_threshold": 100000000,
    "system": {
        "type": "System",
        "cxx_class": "gem5::System",
        "name": "system",
        "path": "system",
        "auto_unlink_shared_backstore": false,
        "cache_line_size": 64,
        "eventq_index": 0,
        "exit_on_work_items": false,
        "init_param": 0,
        "m5ops_base": 0,
        "mem_mode": "timing",
        "mem_ranges": [],
        "memories": [
            "system.far_mem_ctrl.dram",
            "system.loc_mem_ctrlrs000.dram",
            "system.loc_mem_ctrlrs001.dram",
            "system.loc_mem_ctrlrs002.dram",
            "system.loc_mem_ctrlrs003.dram",
            "system.loc_mem_ctrlrs004.dram",
            "system.loc_mem_ctrlrs005.dram",
            "system.loc_mem_ctrlrs006.dram",
            "system.loc_mem_ctrlrs007.dram",
            "system.loc_mem_ctrlrs008.dram",
            "system.loc_mem_ctrlrs009.dram",
            "system.loc_mem_ctrlrs010.dram",
            "system.loc_mem_ctrlrs011.dram",
            "system.loc_mem_ctrlrs012.dram",
            "system.loc_mem_ctrlrs013.dram",
            "system.loc_mem_ctrlrs014.dram",
            "system.loc_mem_ctrlrs015.dram",
            "system.loc_mem_ctrlrs016.dram",
            "system.loc_mem_ctrlrs017.dram",
            "system.loc_mem_ctrlrs018.dram",
            "system.loc_mem_ctrlrs019.dram",
            "system.loc_mem_ctrlrs020.dram",
            "system.loc_mem_ctrlrs021.dram",
            "system.loc_mem_ctrlrs022.dram",
            "system.loc_mem_ctrlrs023.dram",
            "system.loc_mem_ctrlrs024.dram",
            "system.loc_mem_ctrlrs025.dram",
            "system.loc_mem_ctrlrs026.dram",
            "system.loc_mem_ctrlrs027.dram",
            "system.loc_mem_ctrlrs028.dram",
            "system.loc_mem_ctrlrs029.dram",
            "system.loc_mem_ctrlrs030.dram",
            "system.loc_mem_ctrlrs031.dram",
            "system.loc_mem_ctrlrs032.dram",
            "system.loc_mem_ctrlrs033.dram",
            "system.loc_mem_ctrlrs034.dram",
            "system.loc_mem_ctrlrs035.dram",
            "system.loc_mem_ctrlrs036.dram",
            "system.loc_mem_ctrlrs037.dram",
            "system.loc_mem_ctrlrs038.dram",
            "system.loc_mem_ctrlrs039.dram",
            "system.loc_mem_ctrlrs040.dram",
            "system.loc_mem_ctrlrs041.dram",
            "system.loc_mem_ctrlrs042.dram",
            "system.loc_mem_ctrlrs043.dram",
            "system.loc_mem_ctrlrs044.dram",
            "system.loc_mem_ctrlrs045.dram",
            "system.loc_mem_ctrlrs046.dram",
            "system.loc_mem_ctrlrs047.dram",
            "system.loc_mem_ctrlrs048.dram",
            "system.loc_mem_ctrlrs049.dram",
            "system.loc_mem_ctrlrs050.dram",
            "system.loc_mem_ctrlrs051.dram",
            "system.loc_mem_ctrlrs052.dram",
            "system.loc_mem_ctrlrs053.dram",
            "system.loc_mem_ctrlrs054.dram",
            "system.loc_mem_ctrlrs055.dram",
            "system.loc_mem_ctrlrs056.dram",
            "system.loc_mem_ctrlrs057.dram",
            "system.loc_mem_ctrlrs058.dram",
            "system.loc_mem_ctrlrs059.dram",
            "system.loc_mem_ctrlrs060.dram",
            "system.loc_mem_ctrlrs061.dram",
            "system.loc_mem_ctrlrs062.dram",
            "system.loc_mem_ctrlrs063.dram",
            "system.loc_mem_ctrlrs064.dram",
            "system.loc_mem_ctrlrs065.dram",
            "system.loc_mem_ctrlrs066.dram",
            "system.loc_mem_ctrlrs067.dram",
            "system.loc_mem_ctrlrs068.dram",
            "system.loc_mem_ctrlrs069.dram",
            "system.loc_mem_ctrlrs070.dram",
            "system.loc_mem_ctrlrs071.dram",
            "system.loc_mem_ctrlrs072.dram",
            "system.loc_mem_ctrlrs073.dram",
            "system.loc_mem_ctrlrs074.dram",
            "system.loc_mem_ctrlrs075.dram",
            "system.loc_mem_ctrlrs076.dram",
            "system.loc_mem_ctrlrs077.dram",
            "system.loc_mem_ctrlrs078.dram",
            "system.loc_mem_ctrlrs079.dram",
            "system.loc_mem_ctrlrs080.dram",
            "system.loc_mem_ctrlrs081.dram",
            "system.loc_mem_ctrlrs082.dram",
            "system.loc_mem_ctrlrs083.dram",
            "system.loc_mem_ctrlrs084.dram",
            "system.loc_mem_ctrlrs085.dram",
            "system.loc_mem_ctrlrs086.dram",
            "system.loc_mem_ctrlrs087.dram",
            "system.loc_mem_ctrlrs088.dram",
            "system.loc_mem_ctrlrs089.dram",
            "system.loc_mem_ctrlrs090.dram",
            "system.loc_mem_ctrlrs091.dram",
            "system.loc_mem_ctrlrs092.dram",
            "system.loc_mem_ctrlrs093.dram",
            "system.loc_mem_ctrlrs094.dram",
            "system.loc_mem_ctrlrs095.dram",
            "system.loc_mem_ctrlrs096.dram",
            "system.loc_mem_ctrlrs097.dram",
            "system.loc_mem_ctrlrs098.dram",
            "system.loc_mem_ctrlrs099.dram",
            "system.loc_mem_ctrlrs100.dram",
            "system.loc_mem_ctrlrs101.dram",
            "system.loc_mem_ctrlrs102.dram",
            "system.loc_mem_ctrlrs103.dram",
            "system.loc_mem_ctrlrs104.dram",
            "system.loc_mem_ctrlrs105.dram",
            "system.loc_mem_ctrlrs106.dram",
            "system.loc_mem_ctrlrs107.dram",
            "system.loc_mem_ctrlrs108.dram",
            "system.loc_mem_ctrlrs109.dram",
            "system.loc_mem_ctrlrs110.dram",
            "system.loc_mem_ctrlrs111.dram",
            "system.loc_mem_ctrlrs112.dram",
            "system.loc_mem_ctrlrs113.dram",
            "system.loc_mem_ctrlrs114.dram",
            "system.loc_mem_ctrlrs115.dram",
            "system.loc_mem_ctrlrs116.dram",
            "system.loc_mem_ctrlrs117.dram",
            "system.loc_mem_ctrlrs118.dram",
            "system.loc_mem_ctrlrs119.dram",
            "system.loc_mem_ctrlrs120.dram",
            "system.loc_mem_ctrlrs121.dram",
            "system.loc_mem_ctrlrs122.dram",
            "system.loc_mem_ctrlrs123.dram",
            "system.loc_mem_ctrlrs124.dram",
            "system.loc_mem_ctrlrs125.dram",
            "system.loc_mem_ctrlrs126.dram",
            "system.loc_mem_ctrlrs127.dram",
            "system.loc_mem_ctrlrs128.dram",
            "system.loc_mem_ctrlrs129.dram",
            "system.loc_mem_ctrlrs130.dram",
            "system.loc_mem_ctrlrs131.dram",
            "system.loc_mem_ctrlrs132.dram",
            "system.loc_mem_ctrlrs133.dram",
            "system.loc_mem_ctrlrs134.dram",
            "system.loc_mem_ctrlrs135.dram",
            "system.loc_mem_ctrlrs136.dram",
            "system.loc_mem_ctrlrs137.dram",
            "system.loc_mem_ctrlrs138.dram",
            "system.loc_mem_ctrlrs139.dram",
            "system.loc_mem_ctrlrs140.dram",
            "system.loc_mem_ctrlrs141.dram",
            "system.loc_mem_ctrlrs142.dram",
            "system.loc_mem_ctrlrs143.dram",
            "system.loc_mem_ctrlrs144.dram",
            "system.loc_mem_ctrlrs145.dram",
            "system.loc_mem_ctrlrs146.dram",
            "system.loc_mem_ctrlrs147.dram",
            "system.loc_mem_ctrlrs148.dram",
            "system.loc_mem_ctrlrs149.dram",
            "system.loc_mem_ctrlrs150.dram",
            "system.loc_mem_ctrlrs151.dram",
            "system.loc_mem_ctrlrs152.dram",
            "system.loc_mem_ctrlrs153.dram",
            "system.loc_mem_ctrlrs154.dram",
            "system.loc_mem_ctrlrs155.dram",
            "system.loc_mem_ctrlrs156.dram",
            "system.loc_mem_ctrlrs157.dram",
            "system.loc_mem_ctrlrs158.dram",
            "system.loc_mem_ctrlrs159.dram",
            "system.loc_mem_ctrlrs160.dram",
            "system.loc_mem_ctrlrs161.dram",
            "system.loc_mem_ctrlrs162.dram",
            "system.loc_mem_ctrlrs163.dram",
            "system.loc_mem_ctrlrs164.dram",
            "system.loc_mem_ctrlrs165.dram",
            "system.loc_mem_ctrlrs166.dram",
            "system.loc_mem_ctrlrs167.dram",
            "system.loc_mem_ctrlrs168.dram",
            "system.loc_mem_ctrlrs169.dram",
            "system.loc_mem_ctrlrs170.dram",
            "system.loc_mem_ctrlrs171.dram",
            "system.loc_mem_ctrlrs172.dram",
            "system.loc_mem_ctrlrs173.dram",
            "system.loc_mem_ctrlrs174.dram",
            "system.loc_mem_ctrlrs175.dram",
            "system.loc_mem_ctrlrs176.dram",
            "system.loc_mem_ctrlrs177.dram",
            "system.loc_mem_ctrlrs178.dram",
            "system.loc_mem_ctrlrs179.dram",
            "system.loc_mem_ctrlrs180.dram",
            "system.loc_mem_ctrlrs181.dram",
            "system.loc_mem_ctrlrs182.dram",
            "system.loc_mem_ctrlrs183.dram",
            "system.loc_mem_ctrlrs184.dram",
            "system.loc_mem_ctrlrs185.dram",
            "system.loc_mem_ctrlrs186.dram",
            "system.loc_mem_ctrlrs187.dram",
            "system.loc_mem_ctrlrs188.dram",
            "system.loc_mem_ctrlrs189.dram",
            "system.loc_mem_ctrlrs190.dram",
            "system.loc_mem_ctrlrs191.dram",
            "system.loc_mem_ctrlrs192.dram",
            "system.loc_mem_ctrlrs193.dram",
            "system.loc_mem_ctrlrs194.dram",
            "system.loc_mem_ctrlrs195.dram",
            "system.loc_mem_ctrlrs196.dram",
            "system.loc_mem_ctrlrs197.dram",
            "system.loc_mem_ctrlrs198.dram",
            "system.loc_mem_ctrlrs199.dram",
            "system.loc_mem_ctrlrs200.dram",
            "system.loc_mem_ctrlrs201.dram",
            "system.loc_mem_ctrlrs202.dram",
            "system.loc_mem_ctrlrs203.dram",
            "system.loc_mem_ctrlrs204.dram",
            "system.loc_mem_ctrlrs205.dram",
            "system.loc_mem_ctrlrs206.dram",
            "system.loc_mem_ctrlrs207.dram",
            "system.loc_mem_ctrlrs208.dram",
            "system.loc_mem_ctrlrs209.dram",
            "system.loc_mem_ctrlrs210.dram",
            "system.loc_mem_ctrlrs211.dram",
            "system.loc_mem_ctrlrs212.dram",
            "system.loc_mem_ctrlrs213.dram",
            "system.loc_mem_ctrlrs214.dram",
            "system.loc_mem_ctrlrs215.dram",
            "system.loc_mem_ctrlrs216.dram",
            "system.loc_mem_ctrlrs217.dram",
            "system.loc_mem_ctrlrs218.dram",
            "system.loc_mem_ctrlrs219.dram",
            "system.loc_mem_ctrlrs220.dram",
            "system.loc_mem_ctrlrs221.dram",
            "system.loc_mem_ctrlrs222.dram",
            "system.loc_mem_ctrlrs223.dram",
            "system.loc_mem_ctrlrs224.dram",
            "system.loc_mem_ctrlrs225.dram",
            "system.loc_mem_ctrlrs226.dram",
            "system.loc_mem_ctrlrs227.dram",
            "system.loc_mem_ctrlrs228.dram",
            "system.loc_mem_ctrlrs229.dram",
            "system.loc_mem_ctrlrs230.dram",
            "system.loc_mem_ctrlrs231.dram",
            "system.loc_mem_ctrlrs232.dram",
            "system.loc_mem_ctrlrs233.dram",
            "system.loc_mem_ctrlrs234.dram",
            "system.loc_mem_ctrlrs235.dram",
            "system.loc_mem_ctrlrs236.dram",
            "system.loc_mem_ctrlrs237.dram",
            "system.loc_mem_ctrlrs238.dram",
            "system.loc_mem_ctrlrs239.dram",
            "system.loc_mem_ctrlrs240.dram",
            "system.loc_mem_ctrlrs241.dram",
            "system.loc_mem_ctrlrs242.dram",
            "system.loc_mem_ctrlrs243.dram",
            "system.loc_mem_ctrlrs244.dram",
            "system.loc_mem_ctrlrs245.dram",
            "system.loc_mem_ctrlrs246.dram",
            "system.loc_mem_ctrlrs247.dram",
            "system.loc_mem_ctrlrs248.dram",
            "system.loc_mem_ctrlrs249.dram",
            "system.loc_mem_ctrlrs250.dram",
            "system.loc_mem_ctrlrs251.dram",
            "system.loc_mem_ctrlrs252.dram",
            "system.loc_mem_ctrlrs253.dram",
            "system.loc_mem_ctrlrs254.dram",
            "system.loc_mem_ctrlrs255.dram",
            "system.mem_ctrl"
        ],
        "mmap_using_noreserve": false,
        "multi_thread": false,
        "num_work_ids": 16,
        "readfile": "",
        "redirect_paths": [],
        "shadow_rom_ranges": [],
        "shared_backstore": "",
        "symbolfile": "",
        "thermal_components": [],
        "thermal_model": null,
        "work_begin_ckpt_count": 0,
        "work_begin_cpu_id_exit": -1,
        "work_begin_exit_count": 0,
        "work_cpus_ckpt_count": 0,
        "work_end_ckpt_count": 0,
        "work_end_exit_count": 0,
        "work_item_id": -1,
        "workload": {
            "type": "StubWorkload",
            "cxx_class": "gem5::StubWorkload",
            "name": "workload",
            "path": "system.workload",
            "byte_order": "little",
            "entry": 0,
            "eventq_index": 0,
            "remote_gdb_port": 7000,
            "wait_for_remote_gdb": false
        },
        "clk_domain": {
            "type": "SrcClockDomain",
            "cxx_class": "gem5::SrcClockDomain",
            "name": "clk_domain",
            "path": "system.clk_domain",
            "clock": [
                200
            ],
            "domain_id": -1,
            "eventq_index": 0,
            "init_perf_level": 0,
            "voltage_domain": {
                "type": "VoltageDomain",
                "cxx_class": "gem5::VoltageDomain",
                "name": "voltage_domain",
                "path": "system.clk_domain.voltage_domain",
                "eventq_index": 0,
                "voltage": [
                    1.0
                ]
            }
        },
        "dvfs_handler": {
            "type": "DVFSHandler",
            "cxx_class": "gem5::DVFSHandler",
            "name": "dvfs_handler",
            "path": "system.dvfs_handler",
            "domains": [],
            "enable": false,
            "eventq_index": 0,
            "sys_clk_domain": "system.clk_domain",
            "transition_latency": 100000000
        },
        "far_mem_ctrl": {
            "type": "MemCtrl",
            "cxx_class": "gem5::memory::MemCtrl",
            "name": "far_mem_ctrl",
            "path": "system.far_mem_ctrl",
            "clk_domain": "system.clk_domain",
            "command_window": 10000,
            "disable_sanity_check": false,
            "dram": {
                "type": "NVMInterface",
                "cxx_class": "gem5::memory::NVMInterface",
                "name": "dram",
                "path": "system.far_mem_ctrl.dram",
                "addr_mapping": "RoRaBaCoCh",
                "banks_per_rank": 16,
                "burst_length": 8,
                "clk_domain": "system.clk_domain",
                "conf_table_reported": true,
                "device_bus_width": 64,
                "device_rowbuffer_size": 256,
                "device_size": 549755813888,
                "devices_per_rank": 1,
                "eventq_index": 0,
                "image_file": "",
                "in_addr_map": false,
                "kvm_map": true,
                "max_pending_reads": 64,
                "max_pending_writes": 128,
                "null": true,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.far_mem_ctrl.dram.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "range": "0:3221225472",
                "ranks_per_channel": 1,
                "read_buffer_size": 128,
                "tBURST": 3332,
                "tCK": 833,
                "tCS": 1666,
                "tREAD": 150000,
                "tRTW": 1666,
                "tSEND": 14160,
                "tWRITE": 500000,
                "tWTR": 1666,
                "two_cycle_rdwr": true,
                "write_buffer_size": 128
            },
            "eventq_index": 0,
            "mem_sched_policy": "frfcfs",
            "min_reads_per_switch": 16,
            "min_writes_per_switch": 16,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.far_mem_ctrl.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "qos_policy": null,
            "qos_priorities": 1,
            "qos_priority_escalation": false,
            "qos_q_policy": "fifo",
            "qos_requestors": [
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                ""
            ],
            "qos_syncro_scheduler": false,
            "qos_turnaround_policy": null,
            "static_backend_latency": 10000,
            "static_frontend_latency": 10000,
            "system": "system",
            "write_high_thresh_perc": 85,
            "write_low_thresh_perc": 50,
            "port": {
                "role": "GEM5 RESPONDER",
                "peer": "system.membusPolManFarMem.mem_side_ports[0]",
                "is_source": "False"
            }
        },
        "generators": [
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators00",
                "path": "system.generators00",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators00.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[0]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators01",
                "path": "system.generators01",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators01.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[1]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators02",
                "path": "system.generators02",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators02.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[2]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators03",
                "path": "system.generators03",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators03.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[3]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators04",
                "path": "system.generators04",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators04.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[4]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators05",
                "path": "system.generators05",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators05.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[5]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators06",
                "path": "system.generators06",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators06.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[6]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators07",
                "path": "system.generators07",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators07.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[7]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators08",
                "path": "system.generators08",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators08.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[8]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators09",
                "path": "system.generators09",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators09.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[9]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators10",
                "path": "system.generators10",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators10.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[10]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators11",
                "path": "system.generators11",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators11.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[11]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators12",
                "path": "system.generators12",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators12.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[12]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators13",
                "path": "system.generators13",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators13.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[13]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators14",
                "path": "system.generators14",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators14.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[14]",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "generators15",
                "path": "system.generators15",
                "clk_domain": "system.clk_domain",
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.generators15.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[15]",
                    "is_source": "True"
                }
            }
        ],
        "loc_mem_ctrlrs": [
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs000",
                "path": "system.loc_mem_ctrlrs000",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs000.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs000.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:0:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs000.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds000.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs001",
                "path": "system.loc_mem_ctrlrs001",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs001.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs001.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:1:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs001.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds001.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs002",
                "path": "system.loc_mem_ctrlrs002",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs002.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs002.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:2:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs002.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds002.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs003",
                "path": "system.loc_mem_ctrlrs003",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs003.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs003.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:3:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs003.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds003.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs004",
                "path": "system.loc_mem_ctrlrs004",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs004.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs004.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:4:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs004.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds004.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs005",
                "path": "system.loc_mem_ctrlrs005",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs005.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs005.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:5:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs005.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds005.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs006",
                "path": "system.loc_mem_ctrlrs006",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs006.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs006.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:6:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs006.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds006.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs007",
                "path": "system.loc_mem_ctrlrs007",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs007.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs007.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:7:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs007.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds007.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs008",
                "path": "system.loc_mem_ctrlrs008",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs008.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs008.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:8:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs008.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds008.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs009",
                "path": "system.loc_mem_ctrlrs009",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs009.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs009.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:9:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs009.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds009.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs010",
                "path": "system.loc_mem_ctrlrs010",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs010.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs010.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:10:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs010.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds010.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs011",
                "path": "system.loc_mem_ctrlrs011",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs011.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs011.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:11:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs011.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds011.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs012",
                "path": "system.loc_mem_ctrlrs012",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs012.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs012.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:12:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs012.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds012.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs013",
                "path": "system.loc_mem_ctrlrs013",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs013.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs013.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:13:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs013.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds013.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs014",
                "path": "system.loc_mem_ctrlrs014",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs014.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs014.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:14:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs014.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds014.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs015",
                "path": "system.loc_mem_ctrlrs015",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs015.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs015.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:15:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs015.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds015.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs016",
                "path": "system.loc_mem_ctrlrs016",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs016.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs016.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:16:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs016.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds016.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs017",
                "path": "system.loc_mem_ctrlrs017",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs017.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs017.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:17:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs017.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds017.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs018",
                "path": "system.loc_mem_ctrlrs018",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs018.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs018.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:18:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs018.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds018.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs019",
                "path": "system.loc_mem_ctrlrs019",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs019.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs019.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:19:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs019.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds019.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs020",
                "path": "system.loc_mem_ctrlrs020",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs020.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs020.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:20:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs020.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds020.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs021",
                "path": "system.loc_mem_ctrlrs021",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs021.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs021.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:21:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs021.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds021.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs022",
                "path": "system.loc_mem_ctrlrs022",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs022.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs022.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:22:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs022.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds022.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs023",
                "path": "system.loc_mem_ctrlrs023",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs023.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs023.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:23:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs023.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds023.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs024",
                "path": "system.loc_mem_ctrlrs024",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs024.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs024.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:24:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs024.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds024.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs025",
                "path": "system.loc_mem_ctrlrs025",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs025.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs025.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:25:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs025.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds025.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs026",
                "path": "system.loc_mem_ctrlrs026",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs026.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs026.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:26:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs026.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds026.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs027",
                "path": "system.loc_mem_ctrlrs027",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs027.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs027.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:27:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs027.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds027.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs028",
                "path": "system.loc_mem_ctrlrs028",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs028.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs028.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:28:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs028.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds028.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs029",
                "path": "system.loc_mem_ctrlrs029",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs029.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs029.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:29:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs029.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds029.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs030",
                "path": "system.loc_mem_ctrlrs030",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs030.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs030.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:30:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs030.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds030.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs031",
                "path": "system.loc_mem_ctrlrs031",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs031.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs031.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:31:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs031.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds031.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs032",
                "path": "system.loc_mem_ctrlrs032",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs032.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs032.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:32:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs032.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds032.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs033",
                "path": "system.loc_mem_ctrlrs033",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs033.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs033.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:33:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs033.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds033.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs034",
                "path": "system.loc_mem_ctrlrs034",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs034.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs034.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:34:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs034.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds034.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs035",
                "path": "system.loc_mem_ctrlrs035",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs035.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs035.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:35:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs035.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds035.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs036",
                "path": "system.loc_mem_ctrlrs036",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs036.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs036.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:36:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs036.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds036.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs037",
                "path": "system.loc_mem_ctrlrs037",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs037.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs037.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:37:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs037.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds037.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs038",
                "path": "system.loc_mem_ctrlrs038",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs038.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs038.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:38:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs038.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds038.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs039",
                "path": "system.loc_mem_ctrlrs039",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs039.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs039.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:39:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs039.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds039.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs040",
                "path": "system.loc_mem_ctrlrs040",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs040.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs040.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:40:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs040.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds040.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs041",
                "path": "system.loc_mem_ctrlrs041",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs041.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs041.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:41:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs041.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds041.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs042",
                "path": "system.loc_mem_ctrlrs042",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs042.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs042.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:42:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs042.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds042.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs043",
                "path": "system.loc_mem_ctrlrs043",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs043.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs043.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:43:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs043.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds043.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs044",
                "path": "system.loc_mem_ctrlrs044",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs044.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs044.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:44:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs044.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds044.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs045",
                "path": "system.loc_mem_ctrlrs045",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs045.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs045.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:45:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs045.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds045.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs046",
                "path": "system.loc_mem_ctrlrs046",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs046.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs046.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:46:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs046.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds046.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs047",
                "path": "system.loc_mem_ctrlrs047",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs047.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs047.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:47:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs047.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds047.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs048",
                "path": "system.loc_mem_ctrlrs048",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs048.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs048.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:48:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs048.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds048.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs049",
                "path": "system.loc_mem_ctrlrs049",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs049.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs049.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:49:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs049.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds049.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs050",
                "path": "system.loc_mem_ctrlrs050",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs050.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs050.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:50:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs050.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds050.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs051",
                "path": "system.loc_mem_ctrlrs051",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs051.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs051.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:51:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs051.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds051.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs052",
                "path": "system.loc_mem_ctrlrs052",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs052.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs052.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:52:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs052.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds052.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs053",
                "path": "system.loc_mem_ctrlrs053",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs053.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs053.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:53:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs053.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds053.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs054",
                "path": "system.loc_mem_ctrlrs054",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs054.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs054.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:54:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs054.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds054.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs055",
                "path": "system.loc_mem_ctrlrs055",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs055.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs055.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:55:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs055.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds055.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs056",
                "path": "system.loc_mem_ctrlrs056",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs056.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs056.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:56:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs056.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds056.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs057",
                "path": "system.loc_mem_ctrlrs057",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs057.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs057.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:57:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs057.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds057.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs058",
                "path": "system.loc_mem_ctrlrs058",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs058.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs058.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:58:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs058.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds058.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs059",
                "path": "system.loc_mem_ctrlrs059",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs059.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs059.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:59:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs059.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds059.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs060",
                "path": "system.loc_mem_ctrlrs060",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs060.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs060.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:60:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs060.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds060.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs061",
                "path": "system.loc_mem_ctrlrs061",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs061.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs061.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:61:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs061.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds061.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs062",
                "path": "system.loc_mem_ctrlrs062",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs062.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs062.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:62:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs062.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds062.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs063",
                "path": "system.loc_mem_ctrlrs063",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs063.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs063.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:63:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs063.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds063.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs064",
                "path": "system.loc_mem_ctrlrs064",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs064.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs064.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:64:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs064.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds064.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs065",
                "path": "system.loc_mem_ctrlrs065",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs065.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs065.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:65:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs065.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds065.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs066",
                "path": "system.loc_mem_ctrlrs066",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs066.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs066.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:66:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs066.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds066.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs067",
                "path": "system.loc_mem_ctrlrs067",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs067.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs067.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:67:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs067.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds067.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs068",
                "path": "system.loc_mem_ctrlrs068",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs068.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs068.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:68:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs068.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds068.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs069",
                "path": "system.loc_mem_ctrlrs069",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs069.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs069.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:69:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs069.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds069.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs070",
                "path": "system.loc_mem_ctrlrs070",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs070.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs070.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:70:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs070.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds070.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs071",
                "path": "system.loc_mem_ctrlrs071",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs071.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs071.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:71:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs071.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds071.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs072",
                "path": "system.loc_mem_ctrlrs072",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs072.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs072.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:72:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs072.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds072.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs073",
                "path": "system.loc_mem_ctrlrs073",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs073.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs073.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:73:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs073.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds073.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs074",
                "path": "system.loc_mem_ctrlrs074",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs074.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs074.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:74:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs074.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds074.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs075",
                "path": "system.loc_mem_ctrlrs075",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs075.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs075.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:75:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs075.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds075.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs076",
                "path": "system.loc_mem_ctrlrs076",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs076.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs076.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:76:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs076.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds076.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs077",
                "path": "system.loc_mem_ctrlrs077",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs077.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs077.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:77:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs077.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds077.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs078",
                "path": "system.loc_mem_ctrlrs078",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs078.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs078.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:78:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs078.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds078.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs079",
                "path": "system.loc_mem_ctrlrs079",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs079.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs079.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:79:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs079.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds079.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs080",
                "path": "system.loc_mem_ctrlrs080",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs080.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs080.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:80:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs080.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds080.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs081",
                "path": "system.loc_mem_ctrlrs081",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs081.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs081.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:81:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs081.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds081.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs082",
                "path": "system.loc_mem_ctrlrs082",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs082.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs082.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:82:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs082.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds082.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs083",
                "path": "system.loc_mem_ctrlrs083",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs083.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs083.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:83:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs083.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds083.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs084",
                "path": "system.loc_mem_ctrlrs084",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs084.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs084.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:84:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs084.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds084.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs085",
                "path": "system.loc_mem_ctrlrs085",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs085.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs085.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:85:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs085.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds085.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs086",
                "path": "system.loc_mem_ctrlrs086",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs086.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs086.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:86:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs086.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds086.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs087",
                "path": "system.loc_mem_ctrlrs087",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs087.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs087.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:87:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs087.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds087.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs088",
                "path": "system.loc_mem_ctrlrs088",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs088.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs088.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:88:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs088.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds088.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs089",
                "path": "system.loc_mem_ctrlrs089",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs089.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs089.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:89:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs089.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds089.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs090",
                "path": "system.loc_mem_ctrlrs090",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs090.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs090.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:90:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs090.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds090.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs091",
                "path": "system.loc_mem_ctrlrs091",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs091.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs091.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:91:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs091.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds091.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs092",
                "path": "system.loc_mem_ctrlrs092",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs092.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs092.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:92:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs092.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds092.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs093",
                "path": "system.loc_mem_ctrlrs093",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs093.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs093.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:93:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs093.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds093.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs094",
                "path": "system.loc_mem_ctrlrs094",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs094.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs094.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:94:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs094.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds094.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs095",
                "path": "system.loc_mem_ctrlrs095",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs095.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs095.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:95:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs095.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds095.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs096",
                "path": "system.loc_mem_ctrlrs096",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs096.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs096.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:96:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs096.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds096.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs097",
                "path": "system.loc_mem_ctrlrs097",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs097.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs097.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:97:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs097.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds097.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs098",
                "path": "system.loc_mem_ctrlrs098",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs098.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs098.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:98:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs098.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds098.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs099",
                "path": "system.loc_mem_ctrlrs099",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs099.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs099.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:99:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs099.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds099.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs100",
                "path": "system.loc_mem_ctrlrs100",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs100.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs100.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:100:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs100.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds100.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs101",
                "path": "system.loc_mem_ctrlrs101",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs101.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs101.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:101:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs101.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds101.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs102",
                "path": "system.loc_mem_ctrlrs102",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs102.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs102.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:102:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs102.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds102.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs103",
                "path": "system.loc_mem_ctrlrs103",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs103.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs103.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:103:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs103.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds103.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs104",
                "path": "system.loc_mem_ctrlrs104",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs104.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs104.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:104:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs104.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds104.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs105",
                "path": "system.loc_mem_ctrlrs105",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs105.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs105.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:105:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs105.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds105.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs106",
                "path": "system.loc_mem_ctrlrs106",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs106.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs106.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:106:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs106.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds106.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs107",
                "path": "system.loc_mem_ctrlrs107",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs107.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs107.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:107:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs107.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds107.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs108",
                "path": "system.loc_mem_ctrlrs108",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs108.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs108.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:108:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs108.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds108.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs109",
                "path": "system.loc_mem_ctrlrs109",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs109.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs109.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:109:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs109.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds109.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs110",
                "path": "system.loc_mem_ctrlrs110",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs110.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs110.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:110:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs110.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds110.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs111",
                "path": "system.loc_mem_ctrlrs111",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs111.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs111.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:111:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs111.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds111.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs112",
                "path": "system.loc_mem_ctrlrs112",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs112.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs112.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:112:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs112.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds112.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs113",
                "path": "system.loc_mem_ctrlrs113",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs113.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs113.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:113:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs113.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds113.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs114",
                "path": "system.loc_mem_ctrlrs114",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs114.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs114.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:114:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs114.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds114.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs115",
                "path": "system.loc_mem_ctrlrs115",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs115.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs115.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:115:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs115.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds115.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs116",
                "path": "system.loc_mem_ctrlrs116",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs116.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs116.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:116:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs116.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds116.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs117",
                "path": "system.loc_mem_ctrlrs117",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs117.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs117.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:117:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs117.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds117.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs118",
                "path": "system.loc_mem_ctrlrs118",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs118.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs118.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:118:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs118.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds118.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs119",
                "path": "system.loc_mem_ctrlrs119",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs119.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs119.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:119:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs119.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds119.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs120",
                "path": "system.loc_mem_ctrlrs120",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs120.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs120.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:120:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs120.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds120.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs121",
                "path": "system.loc_mem_ctrlrs121",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs121.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs121.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:121:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs121.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds121.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs122",
                "path": "system.loc_mem_ctrlrs122",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs122.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs122.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:122:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs122.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds122.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs123",
                "path": "system.loc_mem_ctrlrs123",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs123.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs123.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:123:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs123.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds123.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs124",
                "path": "system.loc_mem_ctrlrs124",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs124.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs124.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:124:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs124.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds124.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs125",
                "path": "system.loc_mem_ctrlrs125",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs125.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs125.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:125:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs125.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds125.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs126",
                "path": "system.loc_mem_ctrlrs126",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs126.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs126.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:126:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs126.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds126.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs127",
                "path": "system.loc_mem_ctrlrs127",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs127.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs127.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:127:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs127.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds127.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs128",
                "path": "system.loc_mem_ctrlrs128",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs128.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs128.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:128:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs128.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds128.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs129",
                "path": "system.loc_mem_ctrlrs129",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs129.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs129.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:129:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs129.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds129.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs130",
                "path": "system.loc_mem_ctrlrs130",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs130.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs130.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:130:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs130.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds130.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs131",
                "path": "system.loc_mem_ctrlrs131",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs131.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs131.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:131:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs131.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds131.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs132",
                "path": "system.loc_mem_ctrlrs132",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs132.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs132.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:132:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs132.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds132.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs133",
                "path": "system.loc_mem_ctrlrs133",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs133.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs133.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:133:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs133.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds133.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs134",
                "path": "system.loc_mem_ctrlrs134",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs134.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs134.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:134:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs134.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds134.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs135",
                "path": "system.loc_mem_ctrlrs135",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs135.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs135.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:135:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs135.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds135.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs136",
                "path": "system.loc_mem_ctrlrs136",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs136.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs136.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:136:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs136.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds136.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs137",
                "path": "system.loc_mem_ctrlrs137",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs137.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs137.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:137:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs137.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds137.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs138",
                "path": "system.loc_mem_ctrlrs138",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs138.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs138.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:138:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs138.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds138.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs139",
                "path": "system.loc_mem_ctrlrs139",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs139.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs139.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:139:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs139.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds139.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs140",
                "path": "system.loc_mem_ctrlrs140",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs140.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs140.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:140:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs140.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds140.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs141",
                "path": "system.loc_mem_ctrlrs141",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs141.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs141.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:141:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs141.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds141.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs142",
                "path": "system.loc_mem_ctrlrs142",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs142.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs142.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:142:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs142.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds142.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs143",
                "path": "system.loc_mem_ctrlrs143",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs143.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs143.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:143:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs143.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds143.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs144",
                "path": "system.loc_mem_ctrlrs144",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs144.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs144.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:144:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs144.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds144.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs145",
                "path": "system.loc_mem_ctrlrs145",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs145.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs145.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:145:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs145.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds145.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs146",
                "path": "system.loc_mem_ctrlrs146",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs146.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs146.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:146:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs146.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds146.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs147",
                "path": "system.loc_mem_ctrlrs147",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs147.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs147.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:147:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs147.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds147.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs148",
                "path": "system.loc_mem_ctrlrs148",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs148.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs148.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:148:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs148.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds148.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs149",
                "path": "system.loc_mem_ctrlrs149",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs149.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs149.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:149:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs149.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds149.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs150",
                "path": "system.loc_mem_ctrlrs150",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs150.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs150.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:150:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs150.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds150.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs151",
                "path": "system.loc_mem_ctrlrs151",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs151.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs151.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:151:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs151.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds151.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs152",
                "path": "system.loc_mem_ctrlrs152",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs152.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs152.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:152:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs152.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds152.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs153",
                "path": "system.loc_mem_ctrlrs153",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs153.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs153.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:153:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs153.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds153.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs154",
                "path": "system.loc_mem_ctrlrs154",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs154.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs154.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:154:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs154.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds154.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs155",
                "path": "system.loc_mem_ctrlrs155",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs155.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs155.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:155:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs155.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds155.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs156",
                "path": "system.loc_mem_ctrlrs156",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs156.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs156.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:156:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs156.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds156.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs157",
                "path": "system.loc_mem_ctrlrs157",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs157.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs157.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:157:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs157.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds157.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs158",
                "path": "system.loc_mem_ctrlrs158",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs158.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs158.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:158:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs158.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds158.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs159",
                "path": "system.loc_mem_ctrlrs159",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs159.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs159.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:159:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs159.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds159.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs160",
                "path": "system.loc_mem_ctrlrs160",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs160.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs160.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:160:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs160.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds160.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs161",
                "path": "system.loc_mem_ctrlrs161",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs161.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs161.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:161:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs161.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds161.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs162",
                "path": "system.loc_mem_ctrlrs162",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs162.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs162.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:162:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs162.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds162.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs163",
                "path": "system.loc_mem_ctrlrs163",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs163.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs163.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:163:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs163.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds163.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs164",
                "path": "system.loc_mem_ctrlrs164",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs164.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs164.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:164:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs164.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds164.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs165",
                "path": "system.loc_mem_ctrlrs165",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs165.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs165.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:165:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs165.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds165.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs166",
                "path": "system.loc_mem_ctrlrs166",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs166.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs166.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:166:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs166.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds166.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs167",
                "path": "system.loc_mem_ctrlrs167",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs167.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs167.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:167:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs167.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds167.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs168",
                "path": "system.loc_mem_ctrlrs168",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs168.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs168.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:168:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs168.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds168.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs169",
                "path": "system.loc_mem_ctrlrs169",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs169.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs169.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:169:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs169.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds169.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs170",
                "path": "system.loc_mem_ctrlrs170",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs170.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs170.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:170:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs170.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds170.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs171",
                "path": "system.loc_mem_ctrlrs171",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs171.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs171.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:171:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs171.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds171.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs172",
                "path": "system.loc_mem_ctrlrs172",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs172.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs172.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:172:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs172.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds172.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs173",
                "path": "system.loc_mem_ctrlrs173",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs173.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs173.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:173:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs173.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds173.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs174",
                "path": "system.loc_mem_ctrlrs174",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs174.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs174.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:174:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs174.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds174.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs175",
                "path": "system.loc_mem_ctrlrs175",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs175.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs175.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:175:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs175.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds175.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs176",
                "path": "system.loc_mem_ctrlrs176",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs176.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs176.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:176:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs176.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds176.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs177",
                "path": "system.loc_mem_ctrlrs177",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs177.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs177.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:177:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs177.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds177.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs178",
                "path": "system.loc_mem_ctrlrs178",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs178.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs178.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:178:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs178.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds178.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs179",
                "path": "system.loc_mem_ctrlrs179",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs179.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs179.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:179:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs179.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds179.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs180",
                "path": "system.loc_mem_ctrlrs180",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs180.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs180.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:180:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs180.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds180.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs181",
                "path": "system.loc_mem_ctrlrs181",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs181.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs181.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:181:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs181.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds181.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs182",
                "path": "system.loc_mem_ctrlrs182",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs182.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs182.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:182:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs182.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds182.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs183",
                "path": "system.loc_mem_ctrlrs183",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs183.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs183.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:183:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs183.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds183.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs184",
                "path": "system.loc_mem_ctrlrs184",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs184.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs184.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:184:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs184.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds184.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs185",
                "path": "system.loc_mem_ctrlrs185",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs185.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs185.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:185:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs185.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds185.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs186",
                "path": "system.loc_mem_ctrlrs186",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs186.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs186.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:186:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs186.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds186.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs187",
                "path": "system.loc_mem_ctrlrs187",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs187.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs187.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:187:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs187.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds187.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs188",
                "path": "system.loc_mem_ctrlrs188",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs188.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs188.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:188:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs188.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds188.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs189",
                "path": "system.loc_mem_ctrlrs189",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs189.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs189.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:189:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs189.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds189.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs190",
                "path": "system.loc_mem_ctrlrs190",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs190.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs190.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:190:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs190.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds190.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs191",
                "path": "system.loc_mem_ctrlrs191",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs191.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs191.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:191:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs191.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds191.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs192",
                "path": "system.loc_mem_ctrlrs192",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs192.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs192.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:192:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs192.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds192.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs193",
                "path": "system.loc_mem_ctrlrs193",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs193.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs193.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:193:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs193.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds193.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs194",
                "path": "system.loc_mem_ctrlrs194",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs194.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs194.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:194:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs194.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds194.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs195",
                "path": "system.loc_mem_ctrlrs195",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs195.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs195.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:195:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs195.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds195.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs196",
                "path": "system.loc_mem_ctrlrs196",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs196.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs196.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:196:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs196.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds196.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs197",
                "path": "system.loc_mem_ctrlrs197",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs197.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs197.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:197:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs197.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds197.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs198",
                "path": "system.loc_mem_ctrlrs198",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs198.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs198.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:198:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs198.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds198.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs199",
                "path": "system.loc_mem_ctrlrs199",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs199.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs199.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:199:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs199.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds199.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs200",
                "path": "system.loc_mem_ctrlrs200",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs200.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs200.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:200:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs200.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds200.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs201",
                "path": "system.loc_mem_ctrlrs201",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs201.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs201.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:201:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs201.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds201.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs202",
                "path": "system.loc_mem_ctrlrs202",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs202.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs202.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:202:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs202.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds202.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs203",
                "path": "system.loc_mem_ctrlrs203",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs203.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs203.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:203:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs203.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds203.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs204",
                "path": "system.loc_mem_ctrlrs204",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs204.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs204.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:204:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs204.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds204.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs205",
                "path": "system.loc_mem_ctrlrs205",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs205.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs205.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:205:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs205.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds205.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs206",
                "path": "system.loc_mem_ctrlrs206",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs206.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs206.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:206:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs206.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds206.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs207",
                "path": "system.loc_mem_ctrlrs207",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs207.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs207.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:207:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs207.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds207.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs208",
                "path": "system.loc_mem_ctrlrs208",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs208.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs208.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:208:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs208.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds208.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs209",
                "path": "system.loc_mem_ctrlrs209",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs209.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs209.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:209:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs209.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds209.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs210",
                "path": "system.loc_mem_ctrlrs210",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs210.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs210.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:210:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs210.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds210.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs211",
                "path": "system.loc_mem_ctrlrs211",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs211.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs211.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:211:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs211.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds211.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs212",
                "path": "system.loc_mem_ctrlrs212",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs212.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs212.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:212:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs212.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds212.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs213",
                "path": "system.loc_mem_ctrlrs213",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs213.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs213.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:213:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs213.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds213.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs214",
                "path": "system.loc_mem_ctrlrs214",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs214.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs214.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:214:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs214.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds214.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs215",
                "path": "system.loc_mem_ctrlrs215",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs215.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs215.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:215:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs215.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds215.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs216",
                "path": "system.loc_mem_ctrlrs216",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs216.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs216.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:216:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs216.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds216.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs217",
                "path": "system.loc_mem_ctrlrs217",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs217.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs217.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:217:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs217.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds217.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs218",
                "path": "system.loc_mem_ctrlrs218",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs218.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs218.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:218:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs218.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds218.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs219",
                "path": "system.loc_mem_ctrlrs219",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs219.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs219.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:219:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs219.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds219.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs220",
                "path": "system.loc_mem_ctrlrs220",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs220.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs220.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:220:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs220.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds220.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs221",
                "path": "system.loc_mem_ctrlrs221",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs221.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs221.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:221:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs221.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds221.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs222",
                "path": "system.loc_mem_ctrlrs222",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs222.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs222.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:222:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs222.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds222.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs223",
                "path": "system.loc_mem_ctrlrs223",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs223.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs223.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:223:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs223.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds223.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs224",
                "path": "system.loc_mem_ctrlrs224",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs224.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs224.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:224:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs224.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds224.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs225",
                "path": "system.loc_mem_ctrlrs225",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs225.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs225.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:225:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs225.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds225.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs226",
                "path": "system.loc_mem_ctrlrs226",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs226.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs226.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:226:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs226.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds226.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs227",
                "path": "system.loc_mem_ctrlrs227",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs227.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs227.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:227:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs227.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds227.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs228",
                "path": "system.loc_mem_ctrlrs228",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs228.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs228.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:228:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs228.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds228.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs229",
                "path": "system.loc_mem_ctrlrs229",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs229.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs229.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:229:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs229.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds229.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs230",
                "path": "system.loc_mem_ctrlrs230",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs230.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs230.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:230:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs230.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds230.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs231",
                "path": "system.loc_mem_ctrlrs231",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs231.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs231.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:231:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs231.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds231.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs232",
                "path": "system.loc_mem_ctrlrs232",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs232.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs232.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:232:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs232.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds232.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs233",
                "path": "system.loc_mem_ctrlrs233",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs233.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs233.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:233:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs233.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds233.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs234",
                "path": "system.loc_mem_ctrlrs234",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs234.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs234.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:234:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs234.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds234.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs235",
                "path": "system.loc_mem_ctrlrs235",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs235.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs235.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:235:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs235.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds235.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs236",
                "path": "system.loc_mem_ctrlrs236",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs236.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs236.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:236:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs236.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds236.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs237",
                "path": "system.loc_mem_ctrlrs237",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs237.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs237.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:237:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs237.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds237.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs238",
                "path": "system.loc_mem_ctrlrs238",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs238.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs238.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:238:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs238.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds238.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs239",
                "path": "system.loc_mem_ctrlrs239",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs239.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs239.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:239:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs239.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds239.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs240",
                "path": "system.loc_mem_ctrlrs240",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs240.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs240.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:240:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs240.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds240.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs241",
                "path": "system.loc_mem_ctrlrs241",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs241.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs241.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:241:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs241.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds241.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs242",
                "path": "system.loc_mem_ctrlrs242",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs242.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs242.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:242:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs242.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds242.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs243",
                "path": "system.loc_mem_ctrlrs243",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs243.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs243.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:243:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs243.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds243.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs244",
                "path": "system.loc_mem_ctrlrs244",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs244.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs244.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:244:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs244.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds244.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs245",
                "path": "system.loc_mem_ctrlrs245",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs245.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs245.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:245:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs245.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds245.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs246",
                "path": "system.loc_mem_ctrlrs246",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs246.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs246.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:246:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs246.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds246.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs247",
                "path": "system.loc_mem_ctrlrs247",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs247.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs247.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:247:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs247.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds247.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs248",
                "path": "system.loc_mem_ctrlrs248",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs248.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs248.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:248:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs248.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds248.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs249",
                "path": "system.loc_mem_ctrlrs249",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs249.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs249.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:249:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs249.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds249.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs250",
                "path": "system.loc_mem_ctrlrs250",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs250.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs250.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:250:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs250.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds250.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs251",
                "path": "system.loc_mem_ctrlrs251",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs251.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs251.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:251:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs251.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds251.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs252",
                "path": "system.loc_mem_ctrlrs252",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs252.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs252.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:252:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs252.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds252.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs253",
                "path": "system.loc_mem_ctrlrs253",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs253.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs253.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:253:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs253.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds253.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs254",
                "path": "system.loc_mem_ctrlrs254",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs254.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs254.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:254:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs254.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds254.mem_side[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "loc_mem_ctrlrs255",
                "path": "system.loc_mem_ctrlrs255",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.loc_mem_ctrlrs255.dram",
                    "IDD0": 0.0,
                    "IDD02": 0.0,
                    "IDD2N": 0.0,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.0,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.0,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.0,
                    "IDD4W2": 0.0,
                    "IDD5": 0.0,
                    "IDD52": 0.0,
                    "IDD6": 0.0,
                    "IDD62": 0.0,
                    "VDD": 0.0,
                    "VDD2": 0.0,
                    "activation_limit": 32,
                    "addr_mapping": "RoCoRaBaCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 2,
                    "beats_per_clock": 64,
                    "burst_length": 512,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 1,
                    "device_rowbuffer_size": 256,
                    "device_size": 4194304,
                    "devices_per_rank": 1,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": false,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": true,
                    "page_policy": "close",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.loc_mem_ctrlrs255.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:3221225472:255:64:128:256:512:1024:2048:4096:8192",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 32,
                    "tAAD": 2000,
                    "tBURST": 16000,
                    "tBURST_MAX": 4000,
                    "tBURST_MIN": 2000,
                    "tCCD_L": 15000,
                    "tCCD_L_WR": 15000,
                    "tCK": 2000,
                    "tCL": 5000,
                    "tCS": 0,
                    "tCWL": 5000,
                    "tPPD": 0,
                    "tRAS": 15000,
                    "tRCD": 8000,
                    "tRCD_WR": 8000,
                    "tREFI": 3900000,
                    "tRFC": 160000,
                    "tRP": 15000,
                    "tRRD": 2000,
                    "tRRD_L": 2000,
                    "tRTP": 7000,
                    "tRTW": 0,
                    "tWR": 18000,
                    "tWTR": 0,
                    "tWTR_L": 0,
                    "tXAW": 12000,
                    "tXP": 8000,
                    "tXPDLL": 0,
                    "tXS": 168000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrlrs255.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.scheds255.mem_side[0]",
                    "is_source": "False"
                }
            }
        ],
        "mem_ctrl": {
            "type": "PolicyManager",
            "cxx_class": "gem5::memory::PolicyManager",
            "name": "mem_ctrl",
            "path": "system.mem_ctrl",
            "addr_size": 64,
            "always_dirty": false,
            "always_hit": false,
            "block_size": 64,
            "cache_warmup_ratio": 0.7,
            "clk_domain": "system.clk_domain",
            "conf_table_reported": true,
            "crb_max_size": 32,
            "dram_cache_size": 134217728,
            "eventq_index": 0,
            "far_burst_size": 64,
            "image_file": "",
            "in_addr_map": true,
            "kvm_map": true,
            "loc_burst_size": 64,
            "loc_mem_policy": "CascadeLakeNoPartWrs",
            "null": false,
            "orb_max_size": 256,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.mem_ctrl.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "range": "0:3221225472",
            "static_backend_latency": 10000,
            "static_frontend_latency": 10000,
            "tRCD_RD": 14160,
            "tRL": 14160,
            "tRP": 14160,
            "far_req_port": {
                "role": "GEM5 REQUESTOR",
                "peer": "system.membusPolManFarMem.cpu_side_ports[0]",
                "is_source": "True"
            },
            "loc_req_port": {
                "role": "GEM5 REQUESTOR",
                "peer": "system.membusPolManLocMem.cpu_side_ports[0]",
                "is_source": "True"
            },
            "port": {
                "role": "GEM5 RESPONDER",
                "peer": "system.membus.mem_side_ports[0]",
                "is_source": "False"
            }
        },
        "membus": {
            "type": "CoherentXBar",
            "cxx_class": "gem5::CoherentXBar",
            "name": "membus",
            "path": "system.membus",
            "clk_domain": "system.clk_domain",
            "eventq_index": 0,
            "forward_latency": 0,
            "frontend_latency": 1,
            "header_latency": 1,
            "max_outstanding_snoops": 512,
            "max_routing_table_size": 512,
            "point_of_coherency": false,
            "point_of_unification": true,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.membus.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "response_latency": 1,
            "snoop_filter": {
                "type": "SnoopFilter",
                "cxx_class": "gem5::SnoopFilter",
                "name": "snoop_filter",
                "path": "system.membus.snoop_filter",
                "eventq_index": 0,
                "lookup_latency": 0,
                "max_capacity": 8388608,
                "system": "system"
            },
            "snoop_response_latency": 1,
            "system": "system",
            "use_default_range": false,
            "width": 64,
            "cpu_side_ports": {
                "role": "GEM5 RESPONDER",
                "peer": [
                    "system.generators00.port",
                    "system.generators01.port",
                    "system.generators02.port",
                    "system.generators03.port",
                    "system.generators04.port",
                    "system.generators05.port",
                    "system.generators06.port",
                    "system.generators07.port",
                    "system.generators08.port",
                    "system.generators09.port",
                    "system.generators10.port",
                    "system.generators11.port",
                    "system.generators12.port",
                    "system.generators13.port",
                    "system.generators14.port",
                    "system.generators15.port"
                ],
                "is_source": "False"
            },
            "mem_side_ports": {
                "role": "GEM5 REQUESTOR",
                "peer": [
                    "system.mem_ctrl.port"
                ],
                "is_source": "True"
            }
        },
        "membusPolManFarMem": {
            "type": "CoherentXBar",
            "cxx_class": "gem5::CoherentXBar",
            "name": "membusPolManFarMem",
            "path": "system.membusPolManFarMem",
            "clk_domain": "system.clk_domain",
            "eventq_index": 0,
            "forward_latency": 0,
            "frontend_latency": 1,
            "header_latency": 1,
            "max_outstanding_snoops": 512,
            "max_routing_table_size": 512,
            "point_of_coherency": false,
            "point_of_unification": true,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.membusPolManFarMem.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "response_latency": 1,
            "snoop_filter": {
                "type": "SnoopFilter",
                "cxx_class": "gem5::SnoopFilter",
                "name": "snoop_filter",
                "path": "system.membusPolManFarMem.snoop_filter",
                "eventq_index": 0,
                "lookup_latency": 0,
                "max_capacity": 8388608,
                "system": "system"
            },
            "snoop_response_latency": 1,
            "system": "system",
            "use_default_range": false,
            "width": 64,
            "cpu_side_ports": {
                "role": "GEM5 RESPONDER",
                "peer": [
                    "system.mem_ctrl.far_req_port"
                ],
                "is_source": "False"
            },
            "mem_side_ports": {
                "role": "GEM5 REQUESTOR",
                "peer": [
                    "system.far_mem_ctrl.port"
                ],
                "is_source": "True"
            }
        },
        "membusPolManLocMem": {
            "type": "CoherentXBar",
            "cxx_class": "gem5::CoherentXBar",
            "name": "membusPolManLocMem",
            "path": "system.membusPolManLocMem",
            "clk_domain": "system.clk_domain",
            "eventq_index": 0,
            "forward_latency": 0,
            "frontend_latency": 1,
            "header_latency": 1,
            "max_outstanding_snoops": 512,
            "max_routing_table_size": 512,
            "point_of_coherency": false,
            "point_of_unification": true,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.membusPolManLocMem.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "response_latency": 1,
            "snoop_filter": {
                "type": "SnoopFilter",
                "cxx_class": "gem5::SnoopFilter",
                "name": "snoop_filter",
                "path": "system.membusPolManLocMem.snoop_filter",
                "eventq_index": 0,
                "lookup_latency": 0,
                "max_capacity": 8388608,
                "system": "system"
            },
            "snoop_response_latency": 1,
            "system": "system",
            "use_default_range": false,
            "width": 64,
            "cpu_side_ports": {
                "role": "GEM5 RESPONDER",
                "peer": [
                    "system.mem_ctrl.loc_req_port"
                ],
                "is_source": "False"
            },
            "mem_side_ports": {
                "role": "GEM5 REQUESTOR",
                "peer": [
                    "system.scheds000.cpu_side[0]",
                    "system.scheds001.cpu_side[0]",
                    "system.scheds002.cpu_side[0]",
                    "system.scheds003.cpu_side[0]",
                    "system.scheds004.cpu_side[0]",
                    "system.scheds005.cpu_side[0]",
                    "system.scheds006.cpu_side[0]",
                    "system.scheds007.cpu_side[0]",
                    "system.scheds008.cpu_side[0]",
                    "system.scheds009.cpu_side[0]",
                    "system.scheds010.cpu_side[0]",
                    "system.scheds011.cpu_side[0]",
                    "system.scheds012.cpu_side[0]",
                    "system.scheds013.cpu_side[0]",
                    "system.scheds014.cpu_side[0]",
                    "system.scheds015.cpu_side[0]",
                    "system.scheds016.cpu_side[0]",
                    "system.scheds017.cpu_side[0]",
                    "system.scheds018.cpu_side[0]",
                    "system.scheds019.cpu_side[0]",
                    "system.scheds020.cpu_side[0]",
                    "system.scheds021.cpu_side[0]",
                    "system.scheds022.cpu_side[0]",
                    "system.scheds023.cpu_side[0]",
                    "system.scheds024.cpu_side[0]",
                    "system.scheds025.cpu_side[0]",
                    "system.scheds026.cpu_side[0]",
                    "system.scheds027.cpu_side[0]",
                    "system.scheds028.cpu_side[0]",
                    "system.scheds029.cpu_side[0]",
                    "system.scheds030.cpu_side[0]",
                    "system.scheds031.cpu_side[0]",
                    "system.scheds032.cpu_side[0]",
                    "system.scheds033.cpu_side[0]",
                    "system.scheds034.cpu_side[0]",
                    "system.scheds035.cpu_side[0]",
                    "system.scheds036.cpu_side[0]",
                    "system.scheds037.cpu_side[0]",
                    "system.scheds038.cpu_side[0]",
                    "system.scheds039.cpu_side[0]",
                    "system.scheds040.cpu_side[0]",
                    "system.scheds041.cpu_side[0]",
                    "system.scheds042.cpu_side[0]",
                    "system.scheds043.cpu_side[0]",
                    "system.scheds044.cpu_side[0]",
                    "system.scheds045.cpu_side[0]",
                    "system.scheds046.cpu_side[0]",
                    "system.scheds047.cpu_side[0]",
                    "system.scheds048.cpu_side[0]",
                    "system.scheds049.cpu_side[0]",
                    "system.scheds050.cpu_side[0]",
                    "system.scheds051.cpu_side[0]",
                    "system.scheds052.cpu_side[0]",
                    "system.scheds053.cpu_side[0]",
                    "system.scheds054.cpu_side[0]",
                    "system.scheds055.cpu_side[0]",
                    "system.scheds056.cpu_side[0]",
                    "system.scheds057.cpu_side[0]",
                    "system.scheds058.cpu_side[0]",
                    "system.scheds059.cpu_side[0]",
                    "system.scheds060.cpu_side[0]",
                    "system.scheds061.cpu_side[0]",
                    "system.scheds062.cpu_side[0]",
                    "system.scheds063.cpu_side[0]",
                    "system.scheds064.cpu_side[0]",
                    "system.scheds065.cpu_side[0]",
                    "system.scheds066.cpu_side[0]",
                    "system.scheds067.cpu_side[0]",
                    "system.scheds068.cpu_side[0]",
                    "system.scheds069.cpu_side[0]",
                    "system.scheds070.cpu_side[0]",
                    "system.scheds071.cpu_side[0]",
                    "system.scheds072.cpu_side[0]",
                    "system.scheds073.cpu_side[0]",
                    "system.scheds074.cpu_side[0]",
                    "system.scheds075.cpu_side[0]",
                    "system.scheds076.cpu_side[0]",
                    "system.scheds077.cpu_side[0]",
                    "system.scheds078.cpu_side[0]",
                    "system.scheds079.cpu_side[0]",
                    "system.scheds080.cpu_side[0]",
                    "system.scheds081.cpu_side[0]",
                    "system.scheds082.cpu_side[0]",
                    "system.scheds083.cpu_side[0]",
                    "system.scheds084.cpu_side[0]",
                    "system.scheds085.cpu_side[0]",
                    "system.scheds086.cpu_side[0]",
                    "system.scheds087.cpu_side[0]",
                    "system.scheds088.cpu_side[0]",
                    "system.scheds089.cpu_side[0]",
                    "system.scheds090.cpu_side[0]",
                    "system.scheds091.cpu_side[0]",
                    "system.scheds092.cpu_side[0]",
                    "system.scheds093.cpu_side[0]",
                    "system.scheds094.cpu_side[0]",
                    "system.scheds095.cpu_side[0]",
                    "system.scheds096.cpu_side[0]",
                    "system.scheds097.cpu_side[0]",
                    "system.scheds098.cpu_side[0]",
                    "system.scheds099.cpu_side[0]",
                    "system.scheds100.cpu_side[0]",
                    "system.scheds101.cpu_side[0]",
                    "system.scheds102.cpu_side[0]",
                    "system.scheds103.cpu_side[0]",
                    "system.scheds104.cpu_side[0]",
                    "system.scheds105.cpu_side[0]",
                    "system.scheds106.cpu_side[0]",
                    "system.scheds107.cpu_side[0]",
                    "system.scheds108.cpu_side[0]",
                    "system.scheds109.cpu_side[0]",
                    "system.scheds110.cpu_side[0]",
                    "system.scheds111.cpu_side[0]",
                    "system.scheds112.cpu_side[0]",
                    "system.scheds113.cpu_side[0]",
                    "system.scheds114.cpu_side[0]",
                    "system.scheds115.cpu_side[0]",
                    "system.scheds116.cpu_side[0]",
                    "system.scheds117.cpu_side[0]",
                    "system.scheds118.cpu_side[0]",
                    "system.scheds119.cpu_side[0]",
                    "system.scheds120.cpu_side[0]",
                    "system.scheds121.cpu_side[0]",
                    "system.scheds122.cpu_side[0]",
                    "system.scheds123.cpu_side[0]",
                    "system.scheds124.cpu_side[0]",
                    "system.scheds125.cpu_side[0]",
                    "system.scheds126.cpu_side[0]",
                    "system.scheds127.cpu_side[0]",
                    "system.scheds128.cpu_side[0]",
                    "system.scheds129.cpu_side[0]",
                    "system.scheds130.cpu_side[0]",
                    "system.scheds131.cpu_side[0]",
                    "system.scheds132.cpu_side[0]",
                    "system.scheds133.cpu_side[0]",
                    "system.scheds134.cpu_side[0]",
                    "system.scheds135.cpu_side[0]",
                    "system.scheds136.cpu_side[0]",
                    "system.scheds137.cpu_side[0]",
                    "system.scheds138.cpu_side[0]",
                    "system.scheds139.cpu_side[0]",
                    "system.scheds140.cpu_side[0]",
                    "system.scheds141.cpu_side[0]",
                    "system.scheds142.cpu_side[0]",
                    "system.scheds143.cpu_side[0]",
                    "system.scheds144.cpu_side[0]",
                    "system.scheds145.cpu_side[0]",
                    "system.scheds146.cpu_side[0]",
                    "system.scheds147.cpu_side[0]",
                    "system.scheds148.cpu_side[0]",
                    "system.scheds149.cpu_side[0]",
                    "system.scheds150.cpu_side[0]",
                    "system.scheds151.cpu_side[0]",
                    "system.scheds152.cpu_side[0]",
                    "system.scheds153.cpu_side[0]",
                    "system.scheds154.cpu_side[0]",
                    "system.scheds155.cpu_side[0]",
                    "system.scheds156.cpu_side[0]",
                    "system.scheds157.cpu_side[0]",
                    "system.scheds158.cpu_side[0]",
                    "system.scheds159.cpu_side[0]",
                    "system.scheds160.cpu_side[0]",
                    "system.scheds161.cpu_side[0]",
                    "system.scheds162.cpu_side[0]",
                    "system.scheds163.cpu_side[0]",
                    "system.scheds164.cpu_side[0]",
                    "system.scheds165.cpu_side[0]",
                    "system.scheds166.cpu_side[0]",
                    "system.scheds167.cpu_side[0]",
                    "system.scheds168.cpu_side[0]",
                    "system.scheds169.cpu_side[0]",
                    "system.scheds170.cpu_side[0]",
                    "system.scheds171.cpu_side[0]",
                    "system.scheds172.cpu_side[0]",
                    "system.scheds173.cpu_side[0]",
                    "system.scheds174.cpu_side[0]",
                    "system.scheds175.cpu_side[0]",
                    "system.scheds176.cpu_side[0]",
                    "system.scheds177.cpu_side[0]",
                    "system.scheds178.cpu_side[0]",
                    "system.scheds179.cpu_side[0]",
                    "system.scheds180.cpu_side[0]",
                    "system.scheds181.cpu_side[0]",
                    "system.scheds182.cpu_side[0]",
                    "system.scheds183.cpu_side[0]",
                    "system.scheds184.cpu_side[0]",
                    "system.scheds185.cpu_side[0]",
                    "system.scheds186.cpu_side[0]",
                    "system.scheds187.cpu_side[0]",
                    "system.scheds188.cpu_side[0]",
                    "system.scheds189.cpu_side[0]",
                    "system.scheds190.cpu_side[0]",
                    "system.scheds191.cpu_side[0]",
                    "system.scheds192.cpu_side[0]",
                    "system.scheds193.cpu_side[0]",
                    "system.scheds194.cpu_side[0]",
                    "system.scheds195.cpu_side[0]",
                    "system.scheds196.cpu_side[0]",
                    "system.scheds197.cpu_side[0]",
                    "system.scheds198.cpu_side[0]",
                    "system.scheds199.cpu_side[0]",
                    "system.scheds200.cpu_side[0]",
                    "system.scheds201.cpu_side[0]",
                    "system.scheds202.cpu_side[0]",
                    "system.scheds203.cpu_side[0]",
                    "system.scheds204.cpu_side[0]",
                    "system.scheds205.cpu_side[0]",
                    "system.scheds206.cpu_side[0]",
                    "system.scheds207.cpu_side[0]",
                    "system.scheds208.cpu_side[0]",
                    "system.scheds209.cpu_side[0]",
                    "system.scheds210.cpu_side[0]",
                    "system.scheds211.cpu_side[0]",
                    "system.scheds212.cpu_side[0]",
                    "system.scheds213.cpu_side[0]",
                    "system.scheds214.cpu_side[0]",
                    "system.scheds215.cpu_side[0]",
                    "system.scheds216.cpu_side[0]",
                    "system.scheds217.cpu_side[0]",
                    "system.scheds218.cpu_side[0]",
                    "system.scheds219.cpu_side[0]",
                    "system.scheds220.cpu_side[0]",
                    "system.scheds221.cpu_side[0]",
                    "system.scheds222.cpu_side[0]",
                    "system.scheds223.cpu_side[0]",
                    "system.scheds224.cpu_side[0]",
                    "system.scheds225.cpu_side[0]",
                    "system.scheds226.cpu_side[0]",
                    "system.scheds227.cpu_side[0]",
                    "system.scheds228.cpu_side[0]",
                    "system.scheds229.cpu_side[0]",
                    "system.scheds230.cpu_side[0]",
                    "system.scheds231.cpu_side[0]",
                    "system.scheds232.cpu_side[0]",
                    "system.scheds233.cpu_side[0]",
                    "system.scheds234.cpu_side[0]",
                    "system.scheds235.cpu_side[0]",
                    "system.scheds236.cpu_side[0]",
                    "system.scheds237.cpu_side[0]",
                    "system.scheds238.cpu_side[0]",
                    "system.scheds239.cpu_side[0]",
                    "system.scheds240.cpu_side[0]",
                    "system.scheds241.cpu_side[0]",
                    "system.scheds242.cpu_side[0]",
                    "system.scheds243.cpu_side[0]",
                    "system.scheds244.cpu_side[0]",
                    "system.scheds245.cpu_side[0]",
                    "system.scheds246.cpu_side[0]",
                    "system.scheds247.cpu_side[0]",
                    "system.scheds248.cpu_side[0]",
                    "system.scheds249.cpu_side[0]",
                    "system.scheds250.cpu_side[0]",
                    "system.scheds251.cpu_side[0]",
                    "system.scheds252.cpu_side[0]",
                    "system.scheds253.cpu_side[0]",
                    "system.scheds254.cpu_side[0]",
                    "system.scheds255.cpu_side[0]"
                ],
                "is_source": "True"
            }
        },
        "scheds": [
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds000",
                "path": "system.scheds000",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds000.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[0]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs000.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds001",
                "path": "system.scheds001",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds001.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[1]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs001.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds002",
                "path": "system.scheds002",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds002.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[2]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs002.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds003",
                "path": "system.scheds003",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds003.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[3]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs003.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds004",
                "path": "system.scheds004",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds004.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[4]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs004.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds005",
                "path": "system.scheds005",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds005.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[5]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs005.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds006",
                "path": "system.scheds006",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds006.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[6]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs006.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds007",
                "path": "system.scheds007",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds007.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[7]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs007.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds008",
                "path": "system.scheds008",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds008.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[8]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs008.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds009",
                "path": "system.scheds009",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds009.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[9]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs009.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds010",
                "path": "system.scheds010",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds010.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[10]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs010.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds011",
                "path": "system.scheds011",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds011.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[11]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs011.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds012",
                "path": "system.scheds012",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds012.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[12]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs012.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds013",
                "path": "system.scheds013",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds013.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[13]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs013.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds014",
                "path": "system.scheds014",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds014.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[14]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs014.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds015",
                "path": "system.scheds015",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds015.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[15]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs015.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds016",
                "path": "system.scheds016",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds016.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[16]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs016.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds017",
                "path": "system.scheds017",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds017.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[17]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs017.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds018",
                "path": "system.scheds018",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds018.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[18]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs018.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds019",
                "path": "system.scheds019",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds019.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[19]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs019.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds020",
                "path": "system.scheds020",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds020.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[20]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs020.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds021",
                "path": "system.scheds021",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds021.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[21]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs021.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds022",
                "path": "system.scheds022",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds022.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[22]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs022.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds023",
                "path": "system.scheds023",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds023.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[23]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs023.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds024",
                "path": "system.scheds024",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds024.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[24]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs024.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds025",
                "path": "system.scheds025",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds025.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[25]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs025.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds026",
                "path": "system.scheds026",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds026.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[26]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs026.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds027",
                "path": "system.scheds027",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds027.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[27]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs027.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds028",
                "path": "system.scheds028",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds028.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[28]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs028.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds029",
                "path": "system.scheds029",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds029.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[29]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs029.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds030",
                "path": "system.scheds030",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds030.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[30]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs030.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds031",
                "path": "system.scheds031",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds031.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[31]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs031.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds032",
                "path": "system.scheds032",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds032.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[32]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs032.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds033",
                "path": "system.scheds033",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds033.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[33]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs033.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds034",
                "path": "system.scheds034",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds034.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[34]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs034.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds035",
                "path": "system.scheds035",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds035.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[35]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs035.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds036",
                "path": "system.scheds036",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds036.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[36]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs036.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds037",
                "path": "system.scheds037",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds037.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[37]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs037.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds038",
                "path": "system.scheds038",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds038.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[38]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs038.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds039",
                "path": "system.scheds039",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds039.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[39]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs039.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds040",
                "path": "system.scheds040",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds040.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[40]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs040.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds041",
                "path": "system.scheds041",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds041.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[41]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs041.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds042",
                "path": "system.scheds042",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds042.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[42]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs042.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds043",
                "path": "system.scheds043",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds043.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[43]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs043.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds044",
                "path": "system.scheds044",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds044.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[44]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs044.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds045",
                "path": "system.scheds045",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds045.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[45]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs045.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds046",
                "path": "system.scheds046",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds046.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[46]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs046.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds047",
                "path": "system.scheds047",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds047.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[47]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs047.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds048",
                "path": "system.scheds048",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds048.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[48]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs048.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds049",
                "path": "system.scheds049",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds049.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[49]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs049.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds050",
                "path": "system.scheds050",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds050.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[50]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs050.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds051",
                "path": "system.scheds051",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds051.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[51]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs051.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds052",
                "path": "system.scheds052",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds052.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[52]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs052.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds053",
                "path": "system.scheds053",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds053.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[53]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs053.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds054",
                "path": "system.scheds054",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds054.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[54]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs054.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds055",
                "path": "system.scheds055",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds055.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[55]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs055.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds056",
                "path": "system.scheds056",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds056.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[56]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs056.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds057",
                "path": "system.scheds057",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds057.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[57]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs057.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds058",
                "path": "system.scheds058",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds058.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[58]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs058.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds059",
                "path": "system.scheds059",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds059.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[59]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs059.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds060",
                "path": "system.scheds060",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds060.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[60]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs060.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds061",
                "path": "system.scheds061",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds061.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[61]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs061.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds062",
                "path": "system.scheds062",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds062.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[62]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs062.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds063",
                "path": "system.scheds063",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds063.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[63]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs063.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds064",
                "path": "system.scheds064",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds064.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[64]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs064.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds065",
                "path": "system.scheds065",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds065.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[65]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs065.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds066",
                "path": "system.scheds066",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds066.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[66]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs066.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds067",
                "path": "system.scheds067",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds067.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[67]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs067.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds068",
                "path": "system.scheds068",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds068.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[68]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs068.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds069",
                "path": "system.scheds069",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds069.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[69]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs069.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds070",
                "path": "system.scheds070",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds070.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[70]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs070.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds071",
                "path": "system.scheds071",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds071.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[71]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs071.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds072",
                "path": "system.scheds072",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds072.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[72]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs072.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds073",
                "path": "system.scheds073",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds073.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[73]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs073.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds074",
                "path": "system.scheds074",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds074.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[74]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs074.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds075",
                "path": "system.scheds075",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds075.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[75]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs075.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds076",
                "path": "system.scheds076",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds076.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[76]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs076.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds077",
                "path": "system.scheds077",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds077.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[77]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs077.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds078",
                "path": "system.scheds078",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds078.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[78]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs078.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds079",
                "path": "system.scheds079",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds079.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[79]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs079.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds080",
                "path": "system.scheds080",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds080.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[80]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs080.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds081",
                "path": "system.scheds081",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds081.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[81]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs081.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds082",
                "path": "system.scheds082",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds082.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[82]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs082.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds083",
                "path": "system.scheds083",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds083.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[83]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs083.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds084",
                "path": "system.scheds084",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds084.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[84]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs084.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds085",
                "path": "system.scheds085",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds085.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[85]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs085.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds086",
                "path": "system.scheds086",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds086.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[86]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs086.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds087",
                "path": "system.scheds087",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds087.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[87]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs087.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds088",
                "path": "system.scheds088",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds088.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[88]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs088.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds089",
                "path": "system.scheds089",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds089.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[89]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs089.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds090",
                "path": "system.scheds090",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds090.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[90]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs090.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds091",
                "path": "system.scheds091",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds091.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[91]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs091.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds092",
                "path": "system.scheds092",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds092.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[92]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs092.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds093",
                "path": "system.scheds093",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds093.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[93]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs093.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds094",
                "path": "system.scheds094",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds094.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[94]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs094.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds095",
                "path": "system.scheds095",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds095.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[95]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs095.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds096",
                "path": "system.scheds096",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds096.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[96]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs096.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds097",
                "path": "system.scheds097",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds097.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[97]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs097.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds098",
                "path": "system.scheds098",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds098.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[98]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs098.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds099",
                "path": "system.scheds099",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds099.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[99]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs099.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds100",
                "path": "system.scheds100",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds100.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[100]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs100.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds101",
                "path": "system.scheds101",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds101.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[101]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs101.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds102",
                "path": "system.scheds102",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds102.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[102]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs102.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds103",
                "path": "system.scheds103",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds103.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[103]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs103.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds104",
                "path": "system.scheds104",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds104.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[104]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs104.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds105",
                "path": "system.scheds105",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds105.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[105]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs105.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds106",
                "path": "system.scheds106",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds106.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[106]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs106.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds107",
                "path": "system.scheds107",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds107.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[107]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs107.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds108",
                "path": "system.scheds108",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds108.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[108]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs108.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds109",
                "path": "system.scheds109",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds109.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[109]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs109.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds110",
                "path": "system.scheds110",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds110.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[110]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs110.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds111",
                "path": "system.scheds111",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds111.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[111]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs111.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds112",
                "path": "system.scheds112",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds112.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[112]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs112.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds113",
                "path": "system.scheds113",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds113.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[113]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs113.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds114",
                "path": "system.scheds114",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds114.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[114]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs114.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds115",
                "path": "system.scheds115",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds115.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[115]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs115.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds116",
                "path": "system.scheds116",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds116.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[116]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs116.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds117",
                "path": "system.scheds117",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds117.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[117]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs117.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds118",
                "path": "system.scheds118",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds118.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[118]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs118.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds119",
                "path": "system.scheds119",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds119.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[119]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs119.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds120",
                "path": "system.scheds120",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds120.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[120]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs120.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds121",
                "path": "system.scheds121",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds121.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[121]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs121.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds122",
                "path": "system.scheds122",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds122.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[122]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs122.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds123",
                "path": "system.scheds123",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds123.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[123]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs123.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds124",
                "path": "system.scheds124",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds124.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[124]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs124.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds125",
                "path": "system.scheds125",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds125.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[125]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs125.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds126",
                "path": "system.scheds126",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds126.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[126]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs126.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds127",
                "path": "system.scheds127",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds127.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[127]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs127.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds128",
                "path": "system.scheds128",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds128.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[128]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs128.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds129",
                "path": "system.scheds129",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds129.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[129]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs129.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds130",
                "path": "system.scheds130",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds130.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[130]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs130.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds131",
                "path": "system.scheds131",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds131.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[131]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs131.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds132",
                "path": "system.scheds132",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds132.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[132]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs132.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds133",
                "path": "system.scheds133",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds133.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[133]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs133.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds134",
                "path": "system.scheds134",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds134.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[134]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs134.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds135",
                "path": "system.scheds135",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds135.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[135]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs135.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds136",
                "path": "system.scheds136",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds136.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[136]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs136.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds137",
                "path": "system.scheds137",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds137.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[137]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs137.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds138",
                "path": "system.scheds138",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds138.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[138]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs138.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds139",
                "path": "system.scheds139",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds139.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[139]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs139.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds140",
                "path": "system.scheds140",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds140.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[140]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs140.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds141",
                "path": "system.scheds141",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds141.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[141]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs141.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds142",
                "path": "system.scheds142",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds142.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[142]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs142.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds143",
                "path": "system.scheds143",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds143.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[143]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs143.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds144",
                "path": "system.scheds144",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds144.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[144]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs144.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds145",
                "path": "system.scheds145",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds145.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[145]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs145.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds146",
                "path": "system.scheds146",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds146.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[146]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs146.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds147",
                "path": "system.scheds147",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds147.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[147]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs147.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds148",
                "path": "system.scheds148",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds148.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[148]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs148.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds149",
                "path": "system.scheds149",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds149.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[149]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs149.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds150",
                "path": "system.scheds150",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds150.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[150]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs150.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds151",
                "path": "system.scheds151",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds151.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[151]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs151.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds152",
                "path": "system.scheds152",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds152.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[152]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs152.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds153",
                "path": "system.scheds153",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds153.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[153]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs153.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds154",
                "path": "system.scheds154",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds154.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[154]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs154.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds155",
                "path": "system.scheds155",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds155.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[155]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs155.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds156",
                "path": "system.scheds156",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds156.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[156]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs156.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds157",
                "path": "system.scheds157",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds157.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[157]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs157.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds158",
                "path": "system.scheds158",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds158.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[158]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs158.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds159",
                "path": "system.scheds159",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds159.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[159]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs159.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds160",
                "path": "system.scheds160",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds160.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[160]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs160.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds161",
                "path": "system.scheds161",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds161.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[161]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs161.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds162",
                "path": "system.scheds162",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds162.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[162]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs162.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds163",
                "path": "system.scheds163",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds163.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[163]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs163.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds164",
                "path": "system.scheds164",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds164.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[164]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs164.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds165",
                "path": "system.scheds165",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds165.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[165]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs165.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds166",
                "path": "system.scheds166",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds166.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[166]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs166.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds167",
                "path": "system.scheds167",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds167.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[167]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs167.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds168",
                "path": "system.scheds168",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds168.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[168]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs168.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds169",
                "path": "system.scheds169",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds169.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[169]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs169.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds170",
                "path": "system.scheds170",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds170.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[170]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs170.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds171",
                "path": "system.scheds171",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds171.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[171]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs171.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds172",
                "path": "system.scheds172",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds172.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[172]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs172.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds173",
                "path": "system.scheds173",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds173.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[173]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs173.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds174",
                "path": "system.scheds174",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds174.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[174]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs174.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds175",
                "path": "system.scheds175",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds175.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[175]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs175.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds176",
                "path": "system.scheds176",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds176.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[176]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs176.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds177",
                "path": "system.scheds177",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds177.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[177]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs177.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds178",
                "path": "system.scheds178",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds178.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[178]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs178.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds179",
                "path": "system.scheds179",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds179.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[179]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs179.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds180",
                "path": "system.scheds180",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds180.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[180]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs180.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds181",
                "path": "system.scheds181",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds181.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[181]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs181.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds182",
                "path": "system.scheds182",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds182.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[182]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs182.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds183",
                "path": "system.scheds183",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds183.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[183]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs183.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds184",
                "path": "system.scheds184",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds184.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[184]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs184.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds185",
                "path": "system.scheds185",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds185.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[185]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs185.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds186",
                "path": "system.scheds186",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds186.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[186]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs186.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds187",
                "path": "system.scheds187",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds187.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[187]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs187.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds188",
                "path": "system.scheds188",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds188.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[188]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs188.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds189",
                "path": "system.scheds189",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds189.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[189]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs189.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds190",
                "path": "system.scheds190",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds190.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[190]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs190.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds191",
                "path": "system.scheds191",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds191.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[191]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs191.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds192",
                "path": "system.scheds192",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds192.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[192]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs192.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds193",
                "path": "system.scheds193",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds193.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[193]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs193.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds194",
                "path": "system.scheds194",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds194.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[194]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs194.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds195",
                "path": "system.scheds195",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds195.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[195]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs195.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds196",
                "path": "system.scheds196",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds196.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[196]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs196.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds197",
                "path": "system.scheds197",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds197.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[197]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs197.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds198",
                "path": "system.scheds198",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds198.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[198]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs198.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds199",
                "path": "system.scheds199",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds199.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[199]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs199.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds200",
                "path": "system.scheds200",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds200.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[200]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs200.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds201",
                "path": "system.scheds201",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds201.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[201]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs201.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds202",
                "path": "system.scheds202",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds202.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[202]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs202.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds203",
                "path": "system.scheds203",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds203.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[203]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs203.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds204",
                "path": "system.scheds204",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds204.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[204]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs204.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds205",
                "path": "system.scheds205",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds205.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[205]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs205.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds206",
                "path": "system.scheds206",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds206.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[206]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs206.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds207",
                "path": "system.scheds207",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds207.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[207]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs207.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds208",
                "path": "system.scheds208",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds208.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[208]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs208.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds209",
                "path": "system.scheds209",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds209.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[209]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs209.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds210",
                "path": "system.scheds210",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds210.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[210]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs210.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds211",
                "path": "system.scheds211",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds211.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[211]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs211.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds212",
                "path": "system.scheds212",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds212.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[212]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs212.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds213",
                "path": "system.scheds213",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds213.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[213]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs213.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds214",
                "path": "system.scheds214",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds214.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[214]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs214.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds215",
                "path": "system.scheds215",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds215.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[215]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs215.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds216",
                "path": "system.scheds216",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds216.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[216]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs216.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds217",
                "path": "system.scheds217",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds217.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[217]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs217.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds218",
                "path": "system.scheds218",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds218.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[218]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs218.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds219",
                "path": "system.scheds219",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds219.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[219]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs219.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds220",
                "path": "system.scheds220",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds220.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[220]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs220.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds221",
                "path": "system.scheds221",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds221.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[221]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs221.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds222",
                "path": "system.scheds222",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds222.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[222]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs222.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds223",
                "path": "system.scheds223",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds223.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[223]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs223.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds224",
                "path": "system.scheds224",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds224.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[224]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs224.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds225",
                "path": "system.scheds225",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds225.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[225]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs225.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds226",
                "path": "system.scheds226",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds226.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[226]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs226.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds227",
                "path": "system.scheds227",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds227.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[227]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs227.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds228",
                "path": "system.scheds228",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds228.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[228]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs228.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds229",
                "path": "system.scheds229",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds229.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[229]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs229.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds230",
                "path": "system.scheds230",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds230.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[230]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs230.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds231",
                "path": "system.scheds231",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds231.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[231]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs231.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds232",
                "path": "system.scheds232",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds232.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[232]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs232.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds233",
                "path": "system.scheds233",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds233.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[233]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs233.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds234",
                "path": "system.scheds234",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds234.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[234]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs234.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds235",
                "path": "system.scheds235",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds235.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[235]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs235.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds236",
                "path": "system.scheds236",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds236.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[236]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs236.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds237",
                "path": "system.scheds237",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds237.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[237]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs237.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds238",
                "path": "system.scheds238",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds238.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[238]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs238.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds239",
                "path": "system.scheds239",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds239.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[239]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs239.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds240",
                "path": "system.scheds240",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds240.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[240]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs240.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds241",
                "path": "system.scheds241",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds241.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[241]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs241.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds242",
                "path": "system.scheds242",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds242.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[242]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs242.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds243",
                "path": "system.scheds243",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds243.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[243]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs243.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds244",
                "path": "system.scheds244",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds244.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[244]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs244.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds245",
                "path": "system.scheds245",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds245.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[245]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs245.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds246",
                "path": "system.scheds246",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds246.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[246]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs246.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds247",
                "path": "system.scheds247",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds247.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[247]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs247.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds248",
                "path": "system.scheds248",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds248.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[248]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs248.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds249",
                "path": "system.scheds249",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds249.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[249]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs249.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds250",
                "path": "system.scheds250",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds250.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[250]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs250.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds251",
                "path": "system.scheds251",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds251.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[251]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs251.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds252",
                "path": "system.scheds252",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds252.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[252]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs252.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds253",
                "path": "system.scheds253",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds253.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[253]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs253.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds254",
                "path": "system.scheds254",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds254.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[254]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs254.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "MemScheduler",
                "cxx_class": "gem5::MemScheduler",
                "name": "scheds255",
                "path": "system.scheds255",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.scheds255.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "read_buffer_size": 1,
                "resp_buffer_size": 64,
                "service_write_threshold": 0,
                "unified_queue": false,
                "write_buffer_size": 32,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membusPolManLocMem.mem_side_ports[255]"
                    ],
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.loc_mem_ctrlrs255.port"
                    ],
                    "is_source": "True"
                }
            }
        ]
    }
}