
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000171                       # Number of seconds simulated (Second)
simTicks                                    170560000                       # Number of ticks simulated (Tick)
finalTick                                   170560000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.15                       # Real time elapsed on the host (Second)
hostTickRate                               1123968492                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     708308                       # Number of bytes of host memory used (Byte)
simInsts                                       132236                       # Number of instructions simulated (Count)
simOps                                         262480                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   871106                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1729044                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu0.numCycles                          170560                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.dcache.demandHits::cpu0.data        11189                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total            11189                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data        11189                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total           11189                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data          298                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total            298                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data          298                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total           298                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data     32192000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total     32192000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data     32192000                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total     32192000                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data        11487                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total        11487                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data        11487                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total        11487                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.025942                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.025942                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.025942                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.025942                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 108026.845638                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 108026.845638                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 108026.845638                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 108026.845638                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.demandMshrMisses::cpu0.data          298                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total          298                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data          298                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total          298                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data     31596000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total     31596000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data     31596000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total     31596000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.025942                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.025942                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.025942                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.025942                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 106026.845638                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 106026.845638                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 106026.845638                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 106026.845638                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements                     0                       # number of replacements (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data         1503                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total           1503                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data          113                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total          113                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data     12684000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total     12684000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data         1616                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total         1616                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.069926                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.069926                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 112247.787611                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 112247.787611                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data          113                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total          113                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data     12458000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total     12458000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.069926                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.069926                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 110247.787611                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 110247.787611                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data         9686                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total          9686                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data          185                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total          185                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data     19508000                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total     19508000                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data         9871                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total         9871                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.018742                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.018742                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 105448.648649                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 105448.648649                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data          185                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total          185                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data     19138000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total     19138000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.018742                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.018742                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 103448.648649                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 103448.648649                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    170560000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          197.851402                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs               11487                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs               298                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             38.546980                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             220000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   197.851402                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.193214                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.193214                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          298                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           15                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1           99                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2          184                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024     0.291016                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses             23272                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses            23272                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    170560000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.exec_context.thread_0.numInsts        33059                       # Number of instructions committed (Count)
system.cpu0.exec_context.thread_0.numOps        65620                       # Number of ops (including micro ops) committed (Count)
system.cpu0.exec_context.thread_0.numIntAluAccesses        48836                       # Number of integer alu accesses (Count)
system.cpu0.exec_context.thread_0.numFpAluAccesses        25113                       # Number of float alu accesses (Count)
system.cpu0.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns          308                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numCondCtrlInsts         5461                       # Number of instructions that are conditional controls (Count)
system.cpu0.exec_context.thread_0.numIntInsts        48836                       # Number of integer instructions (Count)
system.cpu0.exec_context.thread_0.numFpInsts        25113                       # Number of float instructions (Count)
system.cpu0.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu0.exec_context.thread_0.numIntRegReads        53356                       # Number of times the integer registers were read (Count)
system.cpu0.exec_context.thread_0.numIntRegWrites        27787                       # Number of times the integer registers were written (Count)
system.cpu0.exec_context.thread_0.numFpRegReads        49971                       # Number of times the floating registers were read (Count)
system.cpu0.exec_context.thread_0.numFpRegWrites        16691                       # Number of times the floating registers were written (Count)
system.cpu0.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu0.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu0.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu0.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu0.exec_context.thread_0.numCCRegReads        29479                       # Number of times the CC registers were read (Count)
system.cpu0.exec_context.thread_0.numCCRegWrites        21969                       # Number of times the CC registers were written (Count)
system.cpu0.exec_context.thread_0.numMiscRegReads        23506                       # Number of times the Misc registers were read (Count)
system.cpu0.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu0.exec_context.thread_0.numMemRefs        11486                       # Number of memory refs (Count)
system.cpu0.exec_context.thread_0.numLoadInsts         1613                       # Number of load instructions (Count)
system.cpu0.exec_context.thread_0.numStoreInsts         9873                       # Number of store instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles     0.001000                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles 170559.999000                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu0.exec_context.thread_0.numBranches         5944                       # Number of branches fetched (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::No_OpClass           52      0.08%      0.08% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntAlu        45615     69.50%     69.58% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntMult            5      0.01%     69.59% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntDiv           21      0.03%     69.62% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatAdd            7      0.01%     69.63% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     69.63% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     69.63% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     69.63% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     69.63% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     69.63% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     69.63% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     69.63% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAdd         8224     12.53%     82.16% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     82.16% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAlu           84      0.13%     82.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     82.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCvt           46      0.07%     82.36% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMisc           91      0.14%     82.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemRead         1565      2.38%     84.88% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemWrite         1497      2.28%     87.16% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemRead           48      0.07%     87.24% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemWrite         8376     12.76%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::total        65631                       # Class of executed instruction. (Count)
system.cpu0.icache.demandHits::cpu0.inst        35327                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total            35327                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst        35327                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total           35327                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst          432                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total            432                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst          432                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total           432                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst     45463000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total     45463000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst     45463000                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total     45463000                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst        35759                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total        35759                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst        35759                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total        35759                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.012081                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.012081                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.012081                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.012081                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 105238.425926                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 105238.425926                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 105238.425926                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 105238.425926                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.demandMshrMisses::cpu0.inst          432                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total          432                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst          432                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total          432                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst     44599000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total     44599000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst     44599000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total     44599000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.012081                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.012081                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.012081                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.012081                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 103238.425926                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 103238.425926                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 103238.425926                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 103238.425926                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                   196                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst        35327                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total          35327                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst          432                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total          432                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst     45463000                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total     45463000                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst        35759                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total        35759                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.012081                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.012081                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 105238.425926                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 105238.425926                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst          432                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total          432                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst     44599000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total     44599000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.012081                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.012081                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 103238.425926                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 103238.425926                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED    170560000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          186.413579                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs               35759                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs               432                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs             82.775463                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick             107000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   186.413579                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.728178                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.728178                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          236                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0           36                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           86                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::2          114                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.921875                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses             71950                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses            71950                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    170560000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu0.mmu.dtb.rdAccesses                   1616                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                   9873                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                       12                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                       11                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    170560000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                  35759                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                       39                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    170560000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON    170560000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                    9                       # Number of system calls (Count)
system.cpu1.numCycles                          170192                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.dcache.demandHits::cpu1.data        11189                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total            11189                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data        11189                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total           11189                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data          298                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total            298                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data          298                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total           298                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data     32539000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total     32539000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data     32539000                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total     32539000                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data        11487                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total        11487                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data        11487                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total        11487                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.025942                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.025942                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.025942                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.025942                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 109191.275168                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 109191.275168                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 109191.275168                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 109191.275168                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total                2                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data          298                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total          298                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data          298                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total          298                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data     31943000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total     31943000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data     31943000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total     31943000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.025942                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.025942                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.025942                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.025942                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 107191.275168                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 107191.275168                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 107191.275168                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 107191.275168                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                     5                       # number of replacements (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data         1503                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total           1503                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data          113                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total          113                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data     12472000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total     12472000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data         1616                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total         1616                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.069926                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.069926                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 110371.681416                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 110371.681416                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data          113                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total          113                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data     12246000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total     12246000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.069926                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.069926                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 108371.681416                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 108371.681416                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data         9686                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total          9686                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data          185                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total          185                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data     20067000                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total     20067000                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data         9871                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total         9871                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.018742                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.018742                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 108470.270270                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 108470.270270                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data          185                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total          185                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data     19697000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total     19697000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.018742                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.018742                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 106470.270270                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 106470.270270                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    170560000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          196.008971                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs               11487                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs               298                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             38.546980                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick             227000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data   196.008971                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.191415                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.191415                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024          293                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::0           15                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1           98                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2          180                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.286133                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses             23272                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses            23272                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    170560000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.exec_context.thread_0.numInsts        33059                       # Number of instructions committed (Count)
system.cpu1.exec_context.thread_0.numOps        65620                       # Number of ops (including micro ops) committed (Count)
system.cpu1.exec_context.thread_0.numIntAluAccesses        48836                       # Number of integer alu accesses (Count)
system.cpu1.exec_context.thread_0.numFpAluAccesses        25113                       # Number of float alu accesses (Count)
system.cpu1.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns          308                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numCondCtrlInsts         5461                       # Number of instructions that are conditional controls (Count)
system.cpu1.exec_context.thread_0.numIntInsts        48836                       # Number of integer instructions (Count)
system.cpu1.exec_context.thread_0.numFpInsts        25113                       # Number of float instructions (Count)
system.cpu1.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu1.exec_context.thread_0.numIntRegReads        53356                       # Number of times the integer registers were read (Count)
system.cpu1.exec_context.thread_0.numIntRegWrites        27787                       # Number of times the integer registers were written (Count)
system.cpu1.exec_context.thread_0.numFpRegReads        49971                       # Number of times the floating registers were read (Count)
system.cpu1.exec_context.thread_0.numFpRegWrites        16691                       # Number of times the floating registers were written (Count)
system.cpu1.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu1.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu1.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu1.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu1.exec_context.thread_0.numCCRegReads        29479                       # Number of times the CC registers were read (Count)
system.cpu1.exec_context.thread_0.numCCRegWrites        21969                       # Number of times the CC registers were written (Count)
system.cpu1.exec_context.thread_0.numMiscRegReads        23506                       # Number of times the Misc registers were read (Count)
system.cpu1.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu1.exec_context.thread_0.numMemRefs        11486                       # Number of memory refs (Count)
system.cpu1.exec_context.thread_0.numLoadInsts         1613                       # Number of load instructions (Count)
system.cpu1.exec_context.thread_0.numStoreInsts         9873                       # Number of store instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles   367.206999                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles 169824.793001                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction     0.997842                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction     0.002158                       # Percentage of idle cycles (Ratio)
system.cpu1.exec_context.thread_0.numBranches         5944                       # Number of branches fetched (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::No_OpClass           52      0.08%      0.08% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntAlu        45615     69.50%     69.58% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntMult            5      0.01%     69.59% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntDiv           21      0.03%     69.62% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatAdd            7      0.01%     69.63% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     69.63% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     69.63% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     69.63% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     69.63% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     69.63% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     69.63% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     69.63% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAdd         8224     12.53%     82.16% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     82.16% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAlu           84      0.13%     82.29% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     82.29% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCvt           46      0.07%     82.36% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMisc           91      0.14%     82.50% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemRead         1565      2.38%     84.88% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemWrite         1497      2.28%     87.16% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemRead           48      0.07%     87.24% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemWrite         8376     12.76%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::total        65631                       # Class of executed instruction. (Count)
system.cpu1.icache.demandHits::cpu1.inst        35327                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total            35327                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst        35327                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total           35327                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          432                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            432                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          432                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           432                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst     44748000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     44748000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst     44748000                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     44748000                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst        35759                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total        35759                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst        35759                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total        35759                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.012081                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.012081                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.012081                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.012081                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 103583.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 103583.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 103583.333333                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 103583.333333                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.demandMshrMisses::cpu1.inst          432                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          432                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          432                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          432                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst     43884000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total     43884000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst     43884000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total     43884000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.012081                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.012081                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.012081                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.012081                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 101583.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 101583.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 101583.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 101583.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                   196                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst        35327                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total          35327                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          432                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          432                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst     44748000                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     44748000                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst        35759                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total        35759                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.012081                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.012081                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 103583.333333                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 103583.333333                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          432                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          432                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst     43884000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total     43884000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.012081                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.012081                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 101583.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 101583.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED    170560000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          186.597866                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs               35759                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               432                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs             82.775463                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick             114000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   186.597866                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.728898                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.728898                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          236                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::0           36                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::1           86                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::2          114                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.921875                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses             71950                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses            71950                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    170560000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu1.mmu.dtb.rdAccesses                   1616                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                   9873                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                       12                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                       11                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    170560000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                  35759                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       39                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    170560000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON    170560000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.workload.numSyscalls                    9                       # Number of system calls (Count)
system.cpu2.numCycles                          170288                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.dcache.demandHits::cpu2.data        11189                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total            11189                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data        11189                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total           11189                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data          298                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total            298                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data          298                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total           298                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu2.data     32389000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total     32389000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu2.data     32389000                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total     32389000                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu2.data        11487                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total        11487                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data        11487                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total        11487                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.025942                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.025942                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.025942                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.025942                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu2.data 108687.919463                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 108687.919463                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu2.data 108687.919463                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 108687.919463                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total                2                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrMisses::cpu2.data          298                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total          298                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.data          298                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total          298                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu2.data     31793000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total     31793000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.data     31793000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total     31793000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu2.data     0.025942                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.025942                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.data     0.025942                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.025942                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu2.data 106687.919463                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 106687.919463                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.data 106687.919463                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 106687.919463                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.replacements                     5                       # number of replacements (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data         1503                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total           1503                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data          113                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total          113                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu2.data     12279000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total     12279000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu2.data         1616                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total         1616                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.069926                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.069926                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu2.data 108663.716814                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 108663.716814                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrMisses::cpu2.data          113                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total          113                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu2.data     12053000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total     12053000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu2.data     0.069926                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.069926                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu2.data 106663.716814                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 106663.716814                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu2.data         9686                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total          9686                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data          185                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total          185                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu2.data     20110000                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total     20110000                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu2.data         9871                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total         9871                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.018742                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.018742                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu2.data 108702.702703                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 108702.702703                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrMisses::cpu2.data          185                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total          185                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu2.data     19740000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total     19740000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu2.data     0.018742                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.018742                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu2.data 106702.702703                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 106702.702703                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    170560000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse          195.922550                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs               11487                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs               298                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs             38.546980                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick             234000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data   195.922550                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.191331                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.191331                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024          293                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::0           15                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::1           98                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::2          180                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.286133                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses             23272                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses            23272                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    170560000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.exec_context.thread_0.numInsts        33059                       # Number of instructions committed (Count)
system.cpu2.exec_context.thread_0.numOps        65620                       # Number of ops (including micro ops) committed (Count)
system.cpu2.exec_context.thread_0.numIntAluAccesses        48836                       # Number of integer alu accesses (Count)
system.cpu2.exec_context.thread_0.numFpAluAccesses        25113                       # Number of float alu accesses (Count)
system.cpu2.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns          308                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numCondCtrlInsts         5461                       # Number of instructions that are conditional controls (Count)
system.cpu2.exec_context.thread_0.numIntInsts        48836                       # Number of integer instructions (Count)
system.cpu2.exec_context.thread_0.numFpInsts        25113                       # Number of float instructions (Count)
system.cpu2.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu2.exec_context.thread_0.numIntRegReads        53356                       # Number of times the integer registers were read (Count)
system.cpu2.exec_context.thread_0.numIntRegWrites        27787                       # Number of times the integer registers were written (Count)
system.cpu2.exec_context.thread_0.numFpRegReads        49971                       # Number of times the floating registers were read (Count)
system.cpu2.exec_context.thread_0.numFpRegWrites        16691                       # Number of times the floating registers were written (Count)
system.cpu2.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu2.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu2.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu2.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu2.exec_context.thread_0.numCCRegReads        29479                       # Number of times the CC registers were read (Count)
system.cpu2.exec_context.thread_0.numCCRegWrites        21969                       # Number of times the CC registers were written (Count)
system.cpu2.exec_context.thread_0.numMiscRegReads        23506                       # Number of times the Misc registers were read (Count)
system.cpu2.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu2.exec_context.thread_0.numMemRefs        11486                       # Number of memory refs (Count)
system.cpu2.exec_context.thread_0.numLoadInsts         1613                       # Number of load instructions (Count)
system.cpu2.exec_context.thread_0.numStoreInsts         9873                       # Number of store instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles   271.567226                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles 170016.432774                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction     0.998405                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction     0.001595                       # Percentage of idle cycles (Ratio)
system.cpu2.exec_context.thread_0.numBranches         5944                       # Number of branches fetched (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::No_OpClass           52      0.08%      0.08% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntAlu        45615     69.50%     69.58% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntMult            5      0.01%     69.59% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntDiv           21      0.03%     69.62% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatAdd            7      0.01%     69.63% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     69.63% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     69.63% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     69.63% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     69.63% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     69.63% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     69.63% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     69.63% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAdd         8224     12.53%     82.16% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     82.16% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAlu           84      0.13%     82.29% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     82.29% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCvt           46      0.07%     82.36% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMisc           91      0.14%     82.50% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemRead         1565      2.38%     84.88% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemWrite         1497      2.28%     87.16% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemRead           48      0.07%     87.24% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemWrite         8376     12.76%    100.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::total        65631                       # Class of executed instruction. (Count)
system.cpu2.icache.demandHits::cpu2.inst        35327                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total            35327                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst        35327                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total           35327                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst          432                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total            432                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst          432                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total           432                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu2.inst     44980000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total     44980000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu2.inst     44980000                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total     44980000                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu2.inst        35759                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total        35759                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst        35759                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total        35759                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.012081                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.012081                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.012081                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.012081                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu2.inst 104120.370370                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total 104120.370370                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::cpu2.inst 104120.370370                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total 104120.370370                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.demandMshrMisses::cpu2.inst          432                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total          432                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu2.inst          432                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total          432                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu2.inst     44116000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total     44116000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu2.inst     44116000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total     44116000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu2.inst     0.012081                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.012081                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu2.inst     0.012081                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.012081                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu2.inst 102120.370370                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 102120.370370                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu2.inst 102120.370370                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 102120.370370                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                   196                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst        35327                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total          35327                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst          432                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total          432                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu2.inst     44980000                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total     44980000                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu2.inst        35759                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total        35759                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.012081                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.012081                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu2.inst 104120.370370                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 104120.370370                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrMisses::cpu2.inst          432                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total          432                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu2.inst     44116000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total     44116000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu2.inst     0.012081                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.012081                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu2.inst 102120.370370                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 102120.370370                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED    170560000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse          186.517091                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs               35759                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs               432                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs             82.775463                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick             119000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst   186.517091                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.728582                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.728582                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024          236                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::0           36                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::1           86                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::2          114                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.921875                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses             71950                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses            71950                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    170560000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu2.mmu.dtb.rdAccesses                   1616                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                   9873                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                       12                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                       11                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    170560000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                  35759                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                       39                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    170560000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON    170560000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.workload.numSyscalls                    9                       # Number of system calls (Count)
system.cpu3.numCycles                          170215                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.dcache.demandHits::cpu3.data        11189                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total            11189                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data        11189                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total           11189                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data          298                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total            298                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data          298                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total           298                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu3.data     32480000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total     32480000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu3.data     32480000                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total     32480000                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu3.data        11487                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total        11487                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data        11487                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total        11487                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.025942                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.025942                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.025942                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.025942                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu3.data 108993.288591                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 108993.288591                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu3.data 108993.288591                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total 108993.288591                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total                2                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrMisses::cpu3.data          298                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total          298                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.data          298                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total          298                       # number of overall MSHR misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu3.data     31884000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total     31884000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.data     31884000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total     31884000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu3.data     0.025942                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.025942                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.data     0.025942                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.025942                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu3.data 106993.288591                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 106993.288591                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.data 106993.288591                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 106993.288591                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.replacements                     5                       # number of replacements (Count)
system.cpu3.dcache.ReadReq.hits::cpu3.data         1503                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total           1503                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data          113                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total          113                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu3.data     12256000                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total     12256000                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu3.data         1616                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total         1616                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.069926                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.069926                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu3.data 108460.176991                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 108460.176991                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrMisses::cpu3.data          113                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total          113                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu3.data     12030000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total     12030000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu3.data     0.069926                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.069926                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu3.data 106460.176991                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 106460.176991                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu3.data         9686                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total          9686                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data          185                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total          185                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu3.data     20224000                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total     20224000                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu3.data         9871                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total         9871                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.018742                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.018742                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu3.data 109318.918919                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 109318.918919                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrMisses::cpu3.data          185                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total          185                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu3.data     19854000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total     19854000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu3.data     0.018742                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.018742                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu3.data 107318.918919                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 107318.918919                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    170560000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse          195.974596                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs               11487                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs               298                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs             38.546980                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick             240000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data   195.974596                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.191381                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.191381                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024          293                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::0           15                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::1           98                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::2          180                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.286133                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses             23272                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses            23272                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    170560000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.exec_context.thread_0.numInsts        33059                       # Number of instructions committed (Count)
system.cpu3.exec_context.thread_0.numOps        65620                       # Number of ops (including micro ops) committed (Count)
system.cpu3.exec_context.thread_0.numIntAluAccesses        48836                       # Number of integer alu accesses (Count)
system.cpu3.exec_context.thread_0.numFpAluAccesses        25113                       # Number of float alu accesses (Count)
system.cpu3.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns          308                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numCondCtrlInsts         5461                       # Number of instructions that are conditional controls (Count)
system.cpu3.exec_context.thread_0.numIntInsts        48836                       # Number of integer instructions (Count)
system.cpu3.exec_context.thread_0.numFpInsts        25113                       # Number of float instructions (Count)
system.cpu3.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu3.exec_context.thread_0.numIntRegReads        53356                       # Number of times the integer registers were read (Count)
system.cpu3.exec_context.thread_0.numIntRegWrites        27787                       # Number of times the integer registers were written (Count)
system.cpu3.exec_context.thread_0.numFpRegReads        49971                       # Number of times the floating registers were read (Count)
system.cpu3.exec_context.thread_0.numFpRegWrites        16691                       # Number of times the floating registers were written (Count)
system.cpu3.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu3.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu3.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu3.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu3.exec_context.thread_0.numCCRegReads        29479                       # Number of times the CC registers were read (Count)
system.cpu3.exec_context.thread_0.numCCRegWrites        21969                       # Number of times the CC registers were written (Count)
system.cpu3.exec_context.thread_0.numMiscRegReads        23506                       # Number of times the Misc registers were read (Count)
system.cpu3.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu3.exec_context.thread_0.numMemRefs        11486                       # Number of memory refs (Count)
system.cpu3.exec_context.thread_0.numLoadInsts         1613                       # Number of load instructions (Count)
system.cpu3.exec_context.thread_0.numStoreInsts         9873                       # Number of store instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles   344.303148                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles 169870.696852                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction     0.997977                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction     0.002023                       # Percentage of idle cycles (Ratio)
system.cpu3.exec_context.thread_0.numBranches         5944                       # Number of branches fetched (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::No_OpClass           52      0.08%      0.08% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntAlu        45615     69.50%     69.58% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntMult            5      0.01%     69.59% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntDiv           21      0.03%     69.62% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatAdd            7      0.01%     69.63% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     69.63% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     69.63% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     69.63% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     69.63% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     69.63% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     69.63% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     69.63% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAdd         8224     12.53%     82.16% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     82.16% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAlu           84      0.13%     82.29% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     82.29% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCvt           46      0.07%     82.36% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMisc           91      0.14%     82.50% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     82.50% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemRead         1565      2.38%     84.88% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemWrite         1497      2.28%     87.16% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemRead           48      0.07%     87.24% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemWrite         8376     12.76%    100.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::total        65631                       # Class of executed instruction. (Count)
system.cpu3.icache.demandHits::cpu3.inst        35327                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total            35327                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst        35327                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total           35327                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst          432                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total            432                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst          432                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total           432                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu3.inst     44830000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total     44830000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu3.inst     44830000                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total     44830000                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu3.inst        35759                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total        35759                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst        35759                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total        35759                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.012081                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.012081                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.012081                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.012081                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu3.inst 103773.148148                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 103773.148148                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::cpu3.inst 103773.148148                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 103773.148148                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.demandMshrMisses::cpu3.inst          432                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total          432                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu3.inst          432                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total          432                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu3.inst     43966000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total     43966000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu3.inst     43966000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total     43966000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu3.inst     0.012081                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.012081                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu3.inst     0.012081                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.012081                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu3.inst 101773.148148                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 101773.148148                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu3.inst 101773.148148                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 101773.148148                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                   196                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst        35327                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total          35327                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst          432                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total          432                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu3.inst     44830000                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total     44830000                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu3.inst        35759                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total        35759                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.012081                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.012081                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu3.inst 103773.148148                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 103773.148148                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrMisses::cpu3.inst          432                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total          432                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu3.inst     43966000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total     43966000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu3.inst     0.012081                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.012081                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu3.inst 101773.148148                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 101773.148148                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED    170560000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse          186.575422                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs               35759                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs               432                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs             82.775463                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick             127000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst   186.575422                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.728810                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.728810                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024          236                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::0           36                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::1           86                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::2          114                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.921875                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses             71950                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses            71950                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    170560000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu3.mmu.dtb.rdAccesses                   1616                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                   9873                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                       12                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                       11                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    170560000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                  35759                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                       39                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    170560000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON    170560000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.workload.numSyscalls                    9                       # Number of system calls (Count)
system.llcbus.transDist::ReadResp                2180                       # Transaction distribution (Count)
system.llcbus.transDist::WritebackDirty             6                       # Transaction distribution (Count)
system.llcbus.transDist::CleanEvict               881                       # Transaction distribution (Count)
system.llcbus.transDist::ReadExReq                740                       # Transaction distribution (Count)
system.llcbus.transDist::ReadExResp               740                       # Transaction distribution (Count)
system.llcbus.transDist::ReadSharedReq           2180                       # Transaction distribution (Count)
system.llcbus.pktCount_system.cpu0.icache.mem_side_port::system.llccache.cpu_side_port         1060                       # Packet count per connected requestor and responder (Count)
system.llcbus.pktCount_system.cpu0.dcache.mem_side_port::system.llccache.cpu_side_port          596                       # Packet count per connected requestor and responder (Count)
system.llcbus.pktCount_system.cpu1.icache.mem_side_port::system.llccache.cpu_side_port         1060                       # Packet count per connected requestor and responder (Count)
system.llcbus.pktCount_system.cpu1.dcache.mem_side_port::system.llccache.cpu_side_port          601                       # Packet count per connected requestor and responder (Count)
system.llcbus.pktCount_system.cpu2.icache.mem_side_port::system.llccache.cpu_side_port         1060                       # Packet count per connected requestor and responder (Count)
system.llcbus.pktCount_system.cpu2.dcache.mem_side_port::system.llccache.cpu_side_port          601                       # Packet count per connected requestor and responder (Count)
system.llcbus.pktCount_system.cpu3.icache.mem_side_port::system.llccache.cpu_side_port         1060                       # Packet count per connected requestor and responder (Count)
system.llcbus.pktCount_system.cpu3.dcache.mem_side_port::system.llccache.cpu_side_port          601                       # Packet count per connected requestor and responder (Count)
system.llcbus.pktCount::total                    6639                       # Packet count per connected requestor and responder (Count)
system.llcbus.pktSize_system.cpu0.icache.mem_side_port::system.llccache.cpu_side_port        27648                       # Cumulative packet size per connected requestor and responder (Byte)
system.llcbus.pktSize_system.cpu0.dcache.mem_side_port::system.llccache.cpu_side_port        19072                       # Cumulative packet size per connected requestor and responder (Byte)
system.llcbus.pktSize_system.cpu1.icache.mem_side_port::system.llccache.cpu_side_port        27648                       # Cumulative packet size per connected requestor and responder (Byte)
system.llcbus.pktSize_system.cpu1.dcache.mem_side_port::system.llccache.cpu_side_port        19200                       # Cumulative packet size per connected requestor and responder (Byte)
system.llcbus.pktSize_system.cpu2.icache.mem_side_port::system.llccache.cpu_side_port        27648                       # Cumulative packet size per connected requestor and responder (Byte)
system.llcbus.pktSize_system.cpu2.dcache.mem_side_port::system.llccache.cpu_side_port        19200                       # Cumulative packet size per connected requestor and responder (Byte)
system.llcbus.pktSize_system.cpu3.icache.mem_side_port::system.llccache.cpu_side_port        27648                       # Cumulative packet size per connected requestor and responder (Byte)
system.llcbus.pktSize_system.cpu3.dcache.mem_side_port::system.llccache.cpu_side_port        19200                       # Cumulative packet size per connected requestor and responder (Byte)
system.llcbus.pktSize::total                   187264                       # Cumulative packet size per connected requestor and responder (Byte)
system.llcbus.snoops                               88                       # Total snoops (Count)
system.llcbus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.llcbus.snoopFanout::samples               3008                       # Request fanout histogram (Count)
system.llcbus.snoopFanout::mean              0.022939                       # Request fanout histogram (Count)
system.llcbus.snoopFanout::stdev             0.149733                       # Request fanout histogram (Count)
system.llcbus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.llcbus.snoopFanout::0                     2939     97.71%     97.71% # Request fanout histogram (Count)
system.llcbus.snoopFanout::1                       69      2.29%    100.00% # Request fanout histogram (Count)
system.llcbus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.llcbus.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.llcbus.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.llcbus.snoopFanout::5                        0      0.00%    100.00% # Request fanout histogram (Count)
system.llcbus.snoopFanout::6                        0      0.00%    100.00% # Request fanout histogram (Count)
system.llcbus.snoopFanout::7                        0      0.00%    100.00% # Request fanout histogram (Count)
system.llcbus.snoopFanout::8                        0      0.00%    100.00% # Request fanout histogram (Count)
system.llcbus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.llcbus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.llcbus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.llcbus.snoopFanout::total                 3008                       # Request fanout histogram (Count)
system.llcbus.power_state.pwrStateResidencyTicks::UNDEFINED    170560000                       # Cumulative time (in ticks) in various power states (Tick)
system.llcbus.reqLayer0.occupancy             3731000                       # Layer occupancy (ticks) (Tick)
system.llcbus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.llcbus.respLayer0.occupancy            1296000                       # Layer occupancy (ticks) (Tick)
system.llcbus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.llcbus.respLayer1.occupancy             894000                       # Layer occupancy (ticks) (Tick)
system.llcbus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.llcbus.respLayer2.occupancy            1296000                       # Layer occupancy (ticks) (Tick)
system.llcbus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.llcbus.respLayer3.occupancy             894000                       # Layer occupancy (ticks) (Tick)
system.llcbus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.llcbus.respLayer4.occupancy            1296000                       # Layer occupancy (ticks) (Tick)
system.llcbus.respLayer4.utilization              0.0                       # Layer utilization (Ratio)
system.llcbus.respLayer5.occupancy             894999                       # Layer occupancy (ticks) (Tick)
system.llcbus.respLayer5.utilization              0.0                       # Layer utilization (Ratio)
system.llcbus.respLayer6.occupancy            1296000                       # Layer occupancy (ticks) (Tick)
system.llcbus.respLayer6.utilization              0.0                       # Layer utilization (Ratio)
system.llcbus.respLayer7.occupancy             894000                       # Layer occupancy (ticks) (Tick)
system.llcbus.respLayer7.utilization              0.0                       # Layer utilization (Ratio)
system.llcbus.snoop_filter.totRequests           3719                       # Total number of requests made to the snoop filter. (Count)
system.llcbus.snoop_filter.hitSingleRequests          799                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.llcbus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.llcbus.snoop_filter.totSnoops               69                       # Total number of snoops made to the snoop filter. (Count)
system.llcbus.snoop_filter.hitSingleSnoops           69                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.llcbus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.llccache.demandHits::cpu0.inst              17                       # number of demand (read+write) hits (Count)
system.llccache.demandHits::cpu1.inst              18                       # number of demand (read+write) hits (Count)
system.llccache.demandHits::cpu2.inst              18                       # number of demand (read+write) hits (Count)
system.llccache.demandHits::cpu3.inst              18                       # number of demand (read+write) hits (Count)
system.llccache.demandHits::total                  71                       # number of demand (read+write) hits (Count)
system.llccache.overallHits::cpu0.inst             17                       # number of overall hits (Count)
system.llccache.overallHits::cpu1.inst             18                       # number of overall hits (Count)
system.llccache.overallHits::cpu2.inst             18                       # number of overall hits (Count)
system.llccache.overallHits::cpu3.inst             18                       # number of overall hits (Count)
system.llccache.overallHits::total                 71                       # number of overall hits (Count)
system.llccache.demandMisses::cpu0.inst           415                       # number of demand (read+write) misses (Count)
system.llccache.demandMisses::cpu0.data           298                       # number of demand (read+write) misses (Count)
system.llccache.demandMisses::cpu1.inst           414                       # number of demand (read+write) misses (Count)
system.llccache.demandMisses::cpu1.data           298                       # number of demand (read+write) misses (Count)
system.llccache.demandMisses::cpu2.inst           414                       # number of demand (read+write) misses (Count)
system.llccache.demandMisses::cpu2.data           298                       # number of demand (read+write) misses (Count)
system.llccache.demandMisses::cpu3.inst           414                       # number of demand (read+write) misses (Count)
system.llccache.demandMisses::cpu3.data           298                       # number of demand (read+write) misses (Count)
system.llccache.demandMisses::total              2849                       # number of demand (read+write) misses (Count)
system.llccache.overallMisses::cpu0.inst          415                       # number of overall misses (Count)
system.llccache.overallMisses::cpu0.data          298                       # number of overall misses (Count)
system.llccache.overallMisses::cpu1.inst          414                       # number of overall misses (Count)
system.llccache.overallMisses::cpu1.data          298                       # number of overall misses (Count)
system.llccache.overallMisses::cpu2.inst          414                       # number of overall misses (Count)
system.llccache.overallMisses::cpu2.data          298                       # number of overall misses (Count)
system.llccache.overallMisses::cpu3.inst          414                       # number of overall misses (Count)
system.llccache.overallMisses::cpu3.data          298                       # number of overall misses (Count)
system.llccache.overallMisses::total             2849                       # number of overall misses (Count)
system.llccache.demandMissLatency::cpu0.inst     42943000                       # number of demand (read+write) miss ticks (Tick)
system.llccache.demandMissLatency::cpu0.data     30699000                       # number of demand (read+write) miss ticks (Tick)
system.llccache.demandMissLatency::cpu1.inst     42207000                       # number of demand (read+write) miss ticks (Tick)
system.llccache.demandMissLatency::cpu1.data     31048000                       # number of demand (read+write) miss ticks (Tick)
system.llccache.demandMissLatency::cpu2.inst     42437000                       # number of demand (read+write) miss ticks (Tick)
system.llccache.demandMissLatency::cpu2.data     30896000                       # number of demand (read+write) miss ticks (Tick)
system.llccache.demandMissLatency::cpu3.inst     42287000                       # number of demand (read+write) miss ticks (Tick)
system.llccache.demandMissLatency::cpu3.data     30988000                       # number of demand (read+write) miss ticks (Tick)
system.llccache.demandMissLatency::total    293505000                       # number of demand (read+write) miss ticks (Tick)
system.llccache.overallMissLatency::cpu0.inst     42943000                       # number of overall miss ticks (Tick)
system.llccache.overallMissLatency::cpu0.data     30699000                       # number of overall miss ticks (Tick)
system.llccache.overallMissLatency::cpu1.inst     42207000                       # number of overall miss ticks (Tick)
system.llccache.overallMissLatency::cpu1.data     31048000                       # number of overall miss ticks (Tick)
system.llccache.overallMissLatency::cpu2.inst     42437000                       # number of overall miss ticks (Tick)
system.llccache.overallMissLatency::cpu2.data     30896000                       # number of overall miss ticks (Tick)
system.llccache.overallMissLatency::cpu3.inst     42287000                       # number of overall miss ticks (Tick)
system.llccache.overallMissLatency::cpu3.data     30988000                       # number of overall miss ticks (Tick)
system.llccache.overallMissLatency::total    293505000                       # number of overall miss ticks (Tick)
system.llccache.demandAccesses::cpu0.inst          432                       # number of demand (read+write) accesses (Count)
system.llccache.demandAccesses::cpu0.data          298                       # number of demand (read+write) accesses (Count)
system.llccache.demandAccesses::cpu1.inst          432                       # number of demand (read+write) accesses (Count)
system.llccache.demandAccesses::cpu1.data          298                       # number of demand (read+write) accesses (Count)
system.llccache.demandAccesses::cpu2.inst          432                       # number of demand (read+write) accesses (Count)
system.llccache.demandAccesses::cpu2.data          298                       # number of demand (read+write) accesses (Count)
system.llccache.demandAccesses::cpu3.inst          432                       # number of demand (read+write) accesses (Count)
system.llccache.demandAccesses::cpu3.data          298                       # number of demand (read+write) accesses (Count)
system.llccache.demandAccesses::total            2920                       # number of demand (read+write) accesses (Count)
system.llccache.overallAccesses::cpu0.inst          432                       # number of overall (read+write) accesses (Count)
system.llccache.overallAccesses::cpu0.data          298                       # number of overall (read+write) accesses (Count)
system.llccache.overallAccesses::cpu1.inst          432                       # number of overall (read+write) accesses (Count)
system.llccache.overallAccesses::cpu1.data          298                       # number of overall (read+write) accesses (Count)
system.llccache.overallAccesses::cpu2.inst          432                       # number of overall (read+write) accesses (Count)
system.llccache.overallAccesses::cpu2.data          298                       # number of overall (read+write) accesses (Count)
system.llccache.overallAccesses::cpu3.inst          432                       # number of overall (read+write) accesses (Count)
system.llccache.overallAccesses::cpu3.data          298                       # number of overall (read+write) accesses (Count)
system.llccache.overallAccesses::total           2920                       # number of overall (read+write) accesses (Count)
system.llccache.demandMissRate::cpu0.inst     0.960648                       # miss rate for demand accesses (Ratio)
system.llccache.demandMissRate::cpu0.data            1                       # miss rate for demand accesses (Ratio)
system.llccache.demandMissRate::cpu1.inst     0.958333                       # miss rate for demand accesses (Ratio)
system.llccache.demandMissRate::cpu1.data            1                       # miss rate for demand accesses (Ratio)
system.llccache.demandMissRate::cpu2.inst     0.958333                       # miss rate for demand accesses (Ratio)
system.llccache.demandMissRate::cpu2.data            1                       # miss rate for demand accesses (Ratio)
system.llccache.demandMissRate::cpu3.inst     0.958333                       # miss rate for demand accesses (Ratio)
system.llccache.demandMissRate::cpu3.data            1                       # miss rate for demand accesses (Ratio)
system.llccache.demandMissRate::total        0.975685                       # miss rate for demand accesses (Ratio)
system.llccache.overallMissRate::cpu0.inst     0.960648                       # miss rate for overall accesses (Ratio)
system.llccache.overallMissRate::cpu0.data            1                       # miss rate for overall accesses (Ratio)
system.llccache.overallMissRate::cpu1.inst     0.958333                       # miss rate for overall accesses (Ratio)
system.llccache.overallMissRate::cpu1.data            1                       # miss rate for overall accesses (Ratio)
system.llccache.overallMissRate::cpu2.inst     0.958333                       # miss rate for overall accesses (Ratio)
system.llccache.overallMissRate::cpu2.data            1                       # miss rate for overall accesses (Ratio)
system.llccache.overallMissRate::cpu3.inst     0.958333                       # miss rate for overall accesses (Ratio)
system.llccache.overallMissRate::cpu3.data            1                       # miss rate for overall accesses (Ratio)
system.llccache.overallMissRate::total       0.975685                       # miss rate for overall accesses (Ratio)
system.llccache.demandAvgMissLatency::cpu0.inst 103477.108434                       # average overall miss latency in ticks ((Tick/Count))
system.llccache.demandAvgMissLatency::cpu0.data 103016.778523                       # average overall miss latency in ticks ((Tick/Count))
system.llccache.demandAvgMissLatency::cpu1.inst 101949.275362                       # average overall miss latency in ticks ((Tick/Count))
system.llccache.demandAvgMissLatency::cpu1.data 104187.919463                       # average overall miss latency in ticks ((Tick/Count))
system.llccache.demandAvgMissLatency::cpu2.inst 102504.830918                       # average overall miss latency in ticks ((Tick/Count))
system.llccache.demandAvgMissLatency::cpu2.data 103677.852349                       # average overall miss latency in ticks ((Tick/Count))
system.llccache.demandAvgMissLatency::cpu3.inst 102142.512077                       # average overall miss latency in ticks ((Tick/Count))
system.llccache.demandAvgMissLatency::cpu3.data 103986.577181                       # average overall miss latency in ticks ((Tick/Count))
system.llccache.demandAvgMissLatency::total 103020.358020                       # average overall miss latency in ticks ((Tick/Count))
system.llccache.overallAvgMissLatency::cpu0.inst 103477.108434                       # average overall miss latency ((Tick/Count))
system.llccache.overallAvgMissLatency::cpu0.data 103016.778523                       # average overall miss latency ((Tick/Count))
system.llccache.overallAvgMissLatency::cpu1.inst 101949.275362                       # average overall miss latency ((Tick/Count))
system.llccache.overallAvgMissLatency::cpu1.data 104187.919463                       # average overall miss latency ((Tick/Count))
system.llccache.overallAvgMissLatency::cpu2.inst 102504.830918                       # average overall miss latency ((Tick/Count))
system.llccache.overallAvgMissLatency::cpu2.data 103677.852349                       # average overall miss latency ((Tick/Count))
system.llccache.overallAvgMissLatency::cpu3.inst 102142.512077                       # average overall miss latency ((Tick/Count))
system.llccache.overallAvgMissLatency::cpu3.data 103986.577181                       # average overall miss latency ((Tick/Count))
system.llccache.overallAvgMissLatency::total 103020.358020                       # average overall miss latency ((Tick/Count))
system.llccache.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.llccache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.llccache.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.llccache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.llccache.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.llccache.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.llccache.demandMshrMisses::cpu0.inst          415                       # number of demand (read+write) MSHR misses (Count)
system.llccache.demandMshrMisses::cpu0.data          298                       # number of demand (read+write) MSHR misses (Count)
system.llccache.demandMshrMisses::cpu1.inst          414                       # number of demand (read+write) MSHR misses (Count)
system.llccache.demandMshrMisses::cpu1.data          298                       # number of demand (read+write) MSHR misses (Count)
system.llccache.demandMshrMisses::cpu2.inst          414                       # number of demand (read+write) MSHR misses (Count)
system.llccache.demandMshrMisses::cpu2.data          298                       # number of demand (read+write) MSHR misses (Count)
system.llccache.demandMshrMisses::cpu3.inst          414                       # number of demand (read+write) MSHR misses (Count)
system.llccache.demandMshrMisses::cpu3.data          298                       # number of demand (read+write) MSHR misses (Count)
system.llccache.demandMshrMisses::total          2849                       # number of demand (read+write) MSHR misses (Count)
system.llccache.overallMshrMisses::cpu0.inst          415                       # number of overall MSHR misses (Count)
system.llccache.overallMshrMisses::cpu0.data          298                       # number of overall MSHR misses (Count)
system.llccache.overallMshrMisses::cpu1.inst          414                       # number of overall MSHR misses (Count)
system.llccache.overallMshrMisses::cpu1.data          298                       # number of overall MSHR misses (Count)
system.llccache.overallMshrMisses::cpu2.inst          414                       # number of overall MSHR misses (Count)
system.llccache.overallMshrMisses::cpu2.data          298                       # number of overall MSHR misses (Count)
system.llccache.overallMshrMisses::cpu3.inst          414                       # number of overall MSHR misses (Count)
system.llccache.overallMshrMisses::cpu3.data          298                       # number of overall MSHR misses (Count)
system.llccache.overallMshrMisses::total         2849                       # number of overall MSHR misses (Count)
system.llccache.demandMshrMissLatency::cpu0.inst     34643000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llccache.demandMshrMissLatency::cpu0.data     24739000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llccache.demandMshrMissLatency::cpu1.inst     33927000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llccache.demandMshrMissLatency::cpu1.data     25088000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llccache.demandMshrMissLatency::cpu2.inst     34157000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llccache.demandMshrMissLatency::cpu2.data     24936000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llccache.demandMshrMissLatency::cpu3.inst     34007000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llccache.demandMshrMissLatency::cpu3.data     25028000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llccache.demandMshrMissLatency::total    236525000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llccache.overallMshrMissLatency::cpu0.inst     34643000                       # number of overall MSHR miss ticks (Tick)
system.llccache.overallMshrMissLatency::cpu0.data     24739000                       # number of overall MSHR miss ticks (Tick)
system.llccache.overallMshrMissLatency::cpu1.inst     33927000                       # number of overall MSHR miss ticks (Tick)
system.llccache.overallMshrMissLatency::cpu1.data     25088000                       # number of overall MSHR miss ticks (Tick)
system.llccache.overallMshrMissLatency::cpu2.inst     34157000                       # number of overall MSHR miss ticks (Tick)
system.llccache.overallMshrMissLatency::cpu2.data     24936000                       # number of overall MSHR miss ticks (Tick)
system.llccache.overallMshrMissLatency::cpu3.inst     34007000                       # number of overall MSHR miss ticks (Tick)
system.llccache.overallMshrMissLatency::cpu3.data     25028000                       # number of overall MSHR miss ticks (Tick)
system.llccache.overallMshrMissLatency::total    236525000                       # number of overall MSHR miss ticks (Tick)
system.llccache.demandMshrMissRate::cpu0.inst     0.960648                       # mshr miss ratio for demand accesses (Ratio)
system.llccache.demandMshrMissRate::cpu0.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.llccache.demandMshrMissRate::cpu1.inst     0.958333                       # mshr miss ratio for demand accesses (Ratio)
system.llccache.demandMshrMissRate::cpu1.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.llccache.demandMshrMissRate::cpu2.inst     0.958333                       # mshr miss ratio for demand accesses (Ratio)
system.llccache.demandMshrMissRate::cpu2.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.llccache.demandMshrMissRate::cpu3.inst     0.958333                       # mshr miss ratio for demand accesses (Ratio)
system.llccache.demandMshrMissRate::cpu3.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.llccache.demandMshrMissRate::total     0.975685                       # mshr miss ratio for demand accesses (Ratio)
system.llccache.overallMshrMissRate::cpu0.inst     0.960648                       # mshr miss ratio for overall accesses (Ratio)
system.llccache.overallMshrMissRate::cpu0.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.llccache.overallMshrMissRate::cpu1.inst     0.958333                       # mshr miss ratio for overall accesses (Ratio)
system.llccache.overallMshrMissRate::cpu1.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.llccache.overallMshrMissRate::cpu2.inst     0.958333                       # mshr miss ratio for overall accesses (Ratio)
system.llccache.overallMshrMissRate::cpu2.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.llccache.overallMshrMissRate::cpu3.inst     0.958333                       # mshr miss ratio for overall accesses (Ratio)
system.llccache.overallMshrMissRate::cpu3.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.llccache.overallMshrMissRate::total     0.975685                       # mshr miss ratio for overall accesses (Ratio)
system.llccache.demandAvgMshrMissLatency::cpu0.inst 83477.108434                       # average overall mshr miss latency ((Tick/Count))
system.llccache.demandAvgMshrMissLatency::cpu0.data 83016.778523                       # average overall mshr miss latency ((Tick/Count))
system.llccache.demandAvgMshrMissLatency::cpu1.inst 81949.275362                       # average overall mshr miss latency ((Tick/Count))
system.llccache.demandAvgMshrMissLatency::cpu1.data 84187.919463                       # average overall mshr miss latency ((Tick/Count))
system.llccache.demandAvgMshrMissLatency::cpu2.inst 82504.830918                       # average overall mshr miss latency ((Tick/Count))
system.llccache.demandAvgMshrMissLatency::cpu2.data 83677.852349                       # average overall mshr miss latency ((Tick/Count))
system.llccache.demandAvgMshrMissLatency::cpu3.inst 82142.512077                       # average overall mshr miss latency ((Tick/Count))
system.llccache.demandAvgMshrMissLatency::cpu3.data 83986.577181                       # average overall mshr miss latency ((Tick/Count))
system.llccache.demandAvgMshrMissLatency::total 83020.358020                       # average overall mshr miss latency ((Tick/Count))
system.llccache.overallAvgMshrMissLatency::cpu0.inst 83477.108434                       # average overall mshr miss latency ((Tick/Count))
system.llccache.overallAvgMshrMissLatency::cpu0.data 83016.778523                       # average overall mshr miss latency ((Tick/Count))
system.llccache.overallAvgMshrMissLatency::cpu1.inst 81949.275362                       # average overall mshr miss latency ((Tick/Count))
system.llccache.overallAvgMshrMissLatency::cpu1.data 84187.919463                       # average overall mshr miss latency ((Tick/Count))
system.llccache.overallAvgMshrMissLatency::cpu2.inst 82504.830918                       # average overall mshr miss latency ((Tick/Count))
system.llccache.overallAvgMshrMissLatency::cpu2.data 83677.852349                       # average overall mshr miss latency ((Tick/Count))
system.llccache.overallAvgMshrMissLatency::cpu3.inst 82142.512077                       # average overall mshr miss latency ((Tick/Count))
system.llccache.overallAvgMshrMissLatency::cpu3.data 83986.577181                       # average overall mshr miss latency ((Tick/Count))
system.llccache.overallAvgMshrMissLatency::total 83020.358020                       # average overall mshr miss latency ((Tick/Count))
system.llccache.replacements                       72                       # number of replacements (Count)
system.llccache.CleanEvict.mshrMisses::writebacks           11                       # number of CleanEvict MSHR misses (Count)
system.llccache.CleanEvict.mshrMisses::total           11                       # number of CleanEvict MSHR misses (Count)
system.llccache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.llccache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.llccache.ReadExReq.misses::cpu0.data          185                       # number of ReadExReq misses (Count)
system.llccache.ReadExReq.misses::cpu1.data          185                       # number of ReadExReq misses (Count)
system.llccache.ReadExReq.misses::cpu2.data          185                       # number of ReadExReq misses (Count)
system.llccache.ReadExReq.misses::cpu3.data          185                       # number of ReadExReq misses (Count)
system.llccache.ReadExReq.misses::total           740                       # number of ReadExReq misses (Count)
system.llccache.ReadExReq.missLatency::cpu0.data     18583000                       # number of ReadExReq miss ticks (Tick)
system.llccache.ReadExReq.missLatency::cpu1.data     19142000                       # number of ReadExReq miss ticks (Tick)
system.llccache.ReadExReq.missLatency::cpu2.data     19184000                       # number of ReadExReq miss ticks (Tick)
system.llccache.ReadExReq.missLatency::cpu3.data     19298000                       # number of ReadExReq miss ticks (Tick)
system.llccache.ReadExReq.missLatency::total     76207000                       # number of ReadExReq miss ticks (Tick)
system.llccache.ReadExReq.accesses::cpu0.data          185                       # number of ReadExReq accesses(hits+misses) (Count)
system.llccache.ReadExReq.accesses::cpu1.data          185                       # number of ReadExReq accesses(hits+misses) (Count)
system.llccache.ReadExReq.accesses::cpu2.data          185                       # number of ReadExReq accesses(hits+misses) (Count)
system.llccache.ReadExReq.accesses::cpu3.data          185                       # number of ReadExReq accesses(hits+misses) (Count)
system.llccache.ReadExReq.accesses::total          740                       # number of ReadExReq accesses(hits+misses) (Count)
system.llccache.ReadExReq.missRate::cpu0.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.llccache.ReadExReq.missRate::cpu1.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.llccache.ReadExReq.missRate::cpu2.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.llccache.ReadExReq.missRate::cpu3.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.llccache.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.llccache.ReadExReq.avgMissLatency::cpu0.data 100448.648649                       # average ReadExReq miss latency ((Tick/Count))
system.llccache.ReadExReq.avgMissLatency::cpu1.data 103470.270270                       # average ReadExReq miss latency ((Tick/Count))
system.llccache.ReadExReq.avgMissLatency::cpu2.data 103697.297297                       # average ReadExReq miss latency ((Tick/Count))
system.llccache.ReadExReq.avgMissLatency::cpu3.data 104313.513514                       # average ReadExReq miss latency ((Tick/Count))
system.llccache.ReadExReq.avgMissLatency::total 102982.432432                       # average ReadExReq miss latency ((Tick/Count))
system.llccache.ReadExReq.mshrMisses::cpu0.data          185                       # number of ReadExReq MSHR misses (Count)
system.llccache.ReadExReq.mshrMisses::cpu1.data          185                       # number of ReadExReq MSHR misses (Count)
system.llccache.ReadExReq.mshrMisses::cpu2.data          185                       # number of ReadExReq MSHR misses (Count)
system.llccache.ReadExReq.mshrMisses::cpu3.data          185                       # number of ReadExReq MSHR misses (Count)
system.llccache.ReadExReq.mshrMisses::total          740                       # number of ReadExReq MSHR misses (Count)
system.llccache.ReadExReq.mshrMissLatency::cpu0.data     14883000                       # number of ReadExReq MSHR miss ticks (Tick)
system.llccache.ReadExReq.mshrMissLatency::cpu1.data     15442000                       # number of ReadExReq MSHR miss ticks (Tick)
system.llccache.ReadExReq.mshrMissLatency::cpu2.data     15484000                       # number of ReadExReq MSHR miss ticks (Tick)
system.llccache.ReadExReq.mshrMissLatency::cpu3.data     15598000                       # number of ReadExReq MSHR miss ticks (Tick)
system.llccache.ReadExReq.mshrMissLatency::total     61407000                       # number of ReadExReq MSHR miss ticks (Tick)
system.llccache.ReadExReq.mshrMissRate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.llccache.ReadExReq.mshrMissRate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.llccache.ReadExReq.mshrMissRate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.llccache.ReadExReq.mshrMissRate::cpu3.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.llccache.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.llccache.ReadExReq.avgMshrMissLatency::cpu0.data 80448.648649                       # average ReadExReq mshr miss latency ((Tick/Count))
system.llccache.ReadExReq.avgMshrMissLatency::cpu1.data 83470.270270                       # average ReadExReq mshr miss latency ((Tick/Count))
system.llccache.ReadExReq.avgMshrMissLatency::cpu2.data 83697.297297                       # average ReadExReq mshr miss latency ((Tick/Count))
system.llccache.ReadExReq.avgMshrMissLatency::cpu3.data 84313.513514                       # average ReadExReq mshr miss latency ((Tick/Count))
system.llccache.ReadExReq.avgMshrMissLatency::total 82982.432432                       # average ReadExReq mshr miss latency ((Tick/Count))
system.llccache.ReadSharedReq.hits::cpu0.inst           17                       # number of ReadSharedReq hits (Count)
system.llccache.ReadSharedReq.hits::cpu1.inst           18                       # number of ReadSharedReq hits (Count)
system.llccache.ReadSharedReq.hits::cpu2.inst           18                       # number of ReadSharedReq hits (Count)
system.llccache.ReadSharedReq.hits::cpu3.inst           18                       # number of ReadSharedReq hits (Count)
system.llccache.ReadSharedReq.hits::total           71                       # number of ReadSharedReq hits (Count)
system.llccache.ReadSharedReq.misses::cpu0.inst          415                       # number of ReadSharedReq misses (Count)
system.llccache.ReadSharedReq.misses::cpu0.data          113                       # number of ReadSharedReq misses (Count)
system.llccache.ReadSharedReq.misses::cpu1.inst          414                       # number of ReadSharedReq misses (Count)
system.llccache.ReadSharedReq.misses::cpu1.data          113                       # number of ReadSharedReq misses (Count)
system.llccache.ReadSharedReq.misses::cpu2.inst          414                       # number of ReadSharedReq misses (Count)
system.llccache.ReadSharedReq.misses::cpu2.data          113                       # number of ReadSharedReq misses (Count)
system.llccache.ReadSharedReq.misses::cpu3.inst          414                       # number of ReadSharedReq misses (Count)
system.llccache.ReadSharedReq.misses::cpu3.data          113                       # number of ReadSharedReq misses (Count)
system.llccache.ReadSharedReq.misses::total         2109                       # number of ReadSharedReq misses (Count)
system.llccache.ReadSharedReq.missLatency::cpu0.inst     42943000                       # number of ReadSharedReq miss ticks (Tick)
system.llccache.ReadSharedReq.missLatency::cpu0.data     12116000                       # number of ReadSharedReq miss ticks (Tick)
system.llccache.ReadSharedReq.missLatency::cpu1.inst     42207000                       # number of ReadSharedReq miss ticks (Tick)
system.llccache.ReadSharedReq.missLatency::cpu1.data     11906000                       # number of ReadSharedReq miss ticks (Tick)
system.llccache.ReadSharedReq.missLatency::cpu2.inst     42437000                       # number of ReadSharedReq miss ticks (Tick)
system.llccache.ReadSharedReq.missLatency::cpu2.data     11712000                       # number of ReadSharedReq miss ticks (Tick)
system.llccache.ReadSharedReq.missLatency::cpu3.inst     42287000                       # number of ReadSharedReq miss ticks (Tick)
system.llccache.ReadSharedReq.missLatency::cpu3.data     11690000                       # number of ReadSharedReq miss ticks (Tick)
system.llccache.ReadSharedReq.missLatency::total    217298000                       # number of ReadSharedReq miss ticks (Tick)
system.llccache.ReadSharedReq.accesses::cpu0.inst          432                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llccache.ReadSharedReq.accesses::cpu0.data          113                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llccache.ReadSharedReq.accesses::cpu1.inst          432                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llccache.ReadSharedReq.accesses::cpu1.data          113                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llccache.ReadSharedReq.accesses::cpu2.inst          432                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llccache.ReadSharedReq.accesses::cpu2.data          113                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llccache.ReadSharedReq.accesses::cpu3.inst          432                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llccache.ReadSharedReq.accesses::cpu3.data          113                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llccache.ReadSharedReq.accesses::total         2180                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llccache.ReadSharedReq.missRate::cpu0.inst     0.960648                       # miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.missRate::cpu0.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.missRate::cpu1.inst     0.958333                       # miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.missRate::cpu1.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.missRate::cpu2.inst     0.958333                       # miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.missRate::cpu2.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.missRate::cpu3.inst     0.958333                       # miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.missRate::cpu3.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.missRate::total     0.967431                       # miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.avgMissLatency::cpu0.inst 103477.108434                       # average ReadSharedReq miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMissLatency::cpu0.data 107221.238938                       # average ReadSharedReq miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMissLatency::cpu1.inst 101949.275362                       # average ReadSharedReq miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMissLatency::cpu1.data 105362.831858                       # average ReadSharedReq miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMissLatency::cpu2.inst 102504.830918                       # average ReadSharedReq miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMissLatency::cpu2.data 103646.017699                       # average ReadSharedReq miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMissLatency::cpu3.inst 102142.512077                       # average ReadSharedReq miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMissLatency::cpu3.data 103451.327434                       # average ReadSharedReq miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMissLatency::total 103033.665244                       # average ReadSharedReq miss latency ((Tick/Count))
system.llccache.ReadSharedReq.mshrMisses::cpu0.inst          415                       # number of ReadSharedReq MSHR misses (Count)
system.llccache.ReadSharedReq.mshrMisses::cpu0.data          113                       # number of ReadSharedReq MSHR misses (Count)
system.llccache.ReadSharedReq.mshrMisses::cpu1.inst          414                       # number of ReadSharedReq MSHR misses (Count)
system.llccache.ReadSharedReq.mshrMisses::cpu1.data          113                       # number of ReadSharedReq MSHR misses (Count)
system.llccache.ReadSharedReq.mshrMisses::cpu2.inst          414                       # number of ReadSharedReq MSHR misses (Count)
system.llccache.ReadSharedReq.mshrMisses::cpu2.data          113                       # number of ReadSharedReq MSHR misses (Count)
system.llccache.ReadSharedReq.mshrMisses::cpu3.inst          414                       # number of ReadSharedReq MSHR misses (Count)
system.llccache.ReadSharedReq.mshrMisses::cpu3.data          113                       # number of ReadSharedReq MSHR misses (Count)
system.llccache.ReadSharedReq.mshrMisses::total         2109                       # number of ReadSharedReq MSHR misses (Count)
system.llccache.ReadSharedReq.mshrMissLatency::cpu0.inst     34643000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llccache.ReadSharedReq.mshrMissLatency::cpu0.data      9856000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llccache.ReadSharedReq.mshrMissLatency::cpu1.inst     33927000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llccache.ReadSharedReq.mshrMissLatency::cpu1.data      9646000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llccache.ReadSharedReq.mshrMissLatency::cpu2.inst     34157000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llccache.ReadSharedReq.mshrMissLatency::cpu2.data      9452000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llccache.ReadSharedReq.mshrMissLatency::cpu3.inst     34007000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llccache.ReadSharedReq.mshrMissLatency::cpu3.data      9430000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llccache.ReadSharedReq.mshrMissLatency::total    175118000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llccache.ReadSharedReq.mshrMissRate::cpu0.inst     0.960648                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.mshrMissRate::cpu0.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.mshrMissRate::cpu1.inst     0.958333                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.mshrMissRate::cpu1.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.mshrMissRate::cpu2.inst     0.958333                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.mshrMissRate::cpu2.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.mshrMissRate::cpu3.inst     0.958333                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.mshrMissRate::cpu3.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.mshrMissRate::total     0.967431                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.avgMshrMissLatency::cpu0.inst 83477.108434                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMshrMissLatency::cpu0.data 87221.238938                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMshrMissLatency::cpu1.inst 81949.275362                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMshrMissLatency::cpu1.data 85362.831858                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMshrMissLatency::cpu2.inst 82504.830918                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMshrMissLatency::cpu2.data 83646.017699                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMshrMissLatency::cpu3.inst 82142.512077                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMshrMissLatency::cpu3.data 83451.327434                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMshrMissLatency::total 83033.665244                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llccache.WritebackDirty.hits::writebacks            6                       # number of WritebackDirty hits (Count)
system.llccache.WritebackDirty.hits::total            6                       # number of WritebackDirty hits (Count)
system.llccache.WritebackDirty.accesses::writebacks            6                       # number of WritebackDirty accesses(hits+misses) (Count)
system.llccache.WritebackDirty.accesses::total            6                       # number of WritebackDirty accesses(hits+misses) (Count)
system.llccache.compressor.compressions          2855                       # Total number of compressions (Count)
system.llccache.compressor.failedCompressions         1876                       # Total number of failed compressions (Count)
system.llccache.compressor.compressionSize::0          770                       # Number of blocks that compressed to fit in 0 bits (Count)
system.llccache.compressor.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.llccache.compressor.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.llccache.compressor.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.llccache.compressor.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.llccache.compressor.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.llccache.compressor.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.llccache.compressor.compressionSize::64            9                       # Number of blocks that compressed to fit in 64 bits (Count)
system.llccache.compressor.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.llccache.compressor.compressionSize::256          200                       # Number of blocks that compressed to fit in 256 bits (Count)
system.llccache.compressor.compressionSize::512         1876                       # Number of blocks that compressed to fit in 512 bits (Count)
system.llccache.compressor.compressionSizeBits       992512                       # Total compressed data size (Bit)
system.llccache.compressor.avgCompressionSizeBits   347.639930                       # Average compression size ((Bit/Count))
system.llccache.compressor.decompressions            3                       # Total number of decompressions (Count)
system.llccache.compressor.ranks_0::0            2646                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_0::1              16                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_0::2               4                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_0::3               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_0::4             124                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_0::5               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_0::6              56                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_0::7               9                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_1::0               9                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_1::1             770                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_1::2               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_1::3               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_1::4               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_1::5               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_1::6            1892                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_1::7             184                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_2::0             128                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_2::1            1941                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_2::2             770                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_2::3              16                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_2::4               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_2::5               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_2::6               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_2::7               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_3::0              56                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_3::1               4                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_3::2             133                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_3::3               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_3::4             770                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_3::5               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_3::6               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_3::7            1892                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_4::0               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_4::1               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_4::2               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_4::3               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_4::4               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_4::5            1948                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_4::6             137                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_4::7             770                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_5::0              16                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_5::1             124                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_5::2               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_5::3            2706                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_5::4               9                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_5::5               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_5::6               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_5::7               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_6::0               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_6::1               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_6::2            1948                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_6::3             133                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_6::4               4                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_6::5             770                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_6::6               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_6::7               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_7::0               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_7::1               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_7::2               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_7::3               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_7::4            1948                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_7::5             137                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_7::6             770                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_7::7               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.compressors0.compressions         2855                       # Total number of compressions (Count)
system.llccache.compressor.compressors0.failedCompressions         2085                       # Total number of failed compressions (Count)
system.llccache.compressor.compressors0.compressionSize::0          770                       # Number of blocks that compressed to fit in 0 bits (Count)
system.llccache.compressor.compressors0.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.llccache.compressor.compressors0.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.llccache.compressor.compressors0.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.llccache.compressor.compressors0.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.llccache.compressor.compressors0.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.llccache.compressor.compressors0.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.llccache.compressor.compressors0.compressionSize::64            0                       # Number of blocks that compressed to fit in 64 bits (Count)
system.llccache.compressor.compressors0.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.llccache.compressor.compressors0.compressionSize::256            0                       # Number of blocks that compressed to fit in 256 bits (Count)
system.llccache.compressor.compressors0.compressionSize::512         2085                       # Number of blocks that compressed to fit in 512 bits (Count)
system.llccache.compressor.compressors0.compressionSizeBits      1067520                       # Total compressed data size (Bit)
system.llccache.compressor.compressors0.avgCompressionSizeBits   373.912434                       # Average compression size ((Bit/Count))
system.llccache.compressor.compressors0.decompressions            0                       # Total number of decompressions (Count)
system.llccache.compressor.compressors0.patterns::X        15472                       # Number of data entries that match pattern X (Count)
system.llccache.compressor.compressors0.patterns::Z         7368                       # Number of data entries that match pattern Z (Count)
system.llccache.compressor.compressors1.compressions         2855                       # Total number of compressions (Count)
system.llccache.compressor.compressors1.failedCompressions         2076                       # Total number of failed compressions (Count)
system.llccache.compressor.compressors1.compressionSize::0            0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.llccache.compressor.compressors1.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.llccache.compressor.compressors1.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.llccache.compressor.compressors1.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.llccache.compressor.compressors1.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.llccache.compressor.compressors1.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.llccache.compressor.compressors1.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.llccache.compressor.compressors1.compressionSize::64          779                       # Number of blocks that compressed to fit in 64 bits (Count)
system.llccache.compressor.compressors1.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.llccache.compressor.compressors1.compressionSize::256            0                       # Number of blocks that compressed to fit in 256 bits (Count)
system.llccache.compressor.compressors1.compressionSize::512         2076                       # Number of blocks that compressed to fit in 512 bits (Count)
system.llccache.compressor.compressors1.compressionSizeBits      1112768                       # Total compressed data size (Bit)
system.llccache.compressor.compressors1.avgCompressionSizeBits   389.761121                       # Average compression size ((Bit/Count))
system.llccache.compressor.compressors1.decompressions            0                       # Total number of decompressions (Count)
system.llccache.compressor.compressors1.patterns::X        16807                       # Number of data entries that match pattern X (Count)
system.llccache.compressor.compressors1.patterns::M         6033                       # Number of data entries that match pattern M (Count)
system.llccache.compressor.compressors2.compressions         2855                       # Total number of compressions (Count)
system.llccache.compressor.compressors2.failedCompressions         1948                       # Total number of failed compressions (Count)
system.llccache.compressor.compressors2.compressionSize::0            0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.llccache.compressor.compressors2.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.llccache.compressor.compressors2.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.llccache.compressor.compressors2.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.llccache.compressor.compressors2.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.llccache.compressor.compressors2.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.llccache.compressor.compressors2.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.llccache.compressor.compressors2.compressionSize::64            0                       # Number of blocks that compressed to fit in 64 bits (Count)
system.llccache.compressor.compressors2.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.llccache.compressor.compressors2.compressionSize::256          907                       # Number of blocks that compressed to fit in 256 bits (Count)
system.llccache.compressor.compressors2.compressionSize::512         1948                       # Number of blocks that compressed to fit in 512 bits (Count)
system.llccache.compressor.compressors2.compressionSizeBits      1120728                       # Total compressed data size (Bit)
system.llccache.compressor.compressors2.avgCompressionSizeBits   392.549212                       # Average compression size ((Bit/Count))
system.llccache.compressor.compressors2.decompressions            0                       # Total number of decompressions (Count)
system.llccache.compressor.compressors2.patterns::X        14421                       # Number of data entries that match pattern X (Count)
system.llccache.compressor.compressors2.patterns::M         8419                       # Number of data entries that match pattern M (Count)
system.llccache.compressor.compressors3.compressions         2855                       # Total number of compressions (Count)
system.llccache.compressor.compressors3.failedCompressions         1892                       # Total number of failed compressions (Count)
system.llccache.compressor.compressors3.compressionSize::0            0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.llccache.compressor.compressors3.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.llccache.compressor.compressors3.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.llccache.compressor.compressors3.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.llccache.compressor.compressors3.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.llccache.compressor.compressors3.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.llccache.compressor.compressors3.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.llccache.compressor.compressors3.compressionSize::64            0                       # Number of blocks that compressed to fit in 64 bits (Count)
system.llccache.compressor.compressors3.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.llccache.compressor.compressors3.compressionSize::256          963                       # Number of blocks that compressed to fit in 256 bits (Count)
system.llccache.compressor.compressors3.compressionSize::512         1892                       # Number of blocks that compressed to fit in 512 bits (Count)
system.llccache.compressor.compressors3.compressionSizeBits      1161304                       # Total compressed data size (Bit)
system.llccache.compressor.compressors3.avgCompressionSizeBits   406.761471                       # Average compression size ((Bit/Count))
system.llccache.compressor.compressors3.decompressions            0                       # Total number of decompressions (Count)
system.llccache.compressor.compressors3.patterns::X        14185                       # Number of data entries that match pattern X (Count)
system.llccache.compressor.compressors3.patterns::M         8655                       # Number of data entries that match pattern M (Count)
system.llccache.compressor.compressors4.compressions         2855                       # Total number of compressions (Count)
system.llccache.compressor.compressors4.failedCompressions         1748                       # Total number of failed compressions (Count)
system.llccache.compressor.compressors4.compressionSize::0            0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.llccache.compressor.compressors4.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.llccache.compressor.compressors4.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.llccache.compressor.compressors4.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.llccache.compressor.compressors4.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.llccache.compressor.compressors4.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.llccache.compressor.compressors4.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.llccache.compressor.compressors4.compressionSize::64            0                       # Number of blocks that compressed to fit in 64 bits (Count)
system.llccache.compressor.compressors4.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.llccache.compressor.compressors4.compressionSize::256            0                       # Number of blocks that compressed to fit in 256 bits (Count)
system.llccache.compressor.compressors4.compressionSize::512         2855                       # Number of blocks that compressed to fit in 512 bits (Count)
system.llccache.compressor.compressors4.compressionSizeBits      1258072                       # Total compressed data size (Bit)
system.llccache.compressor.compressors4.avgCompressionSizeBits   440.655692                       # Average compression size ((Bit/Count))
system.llccache.compressor.compressors4.decompressions            0                       # Total number of decompressions (Count)
system.llccache.compressor.compressors4.patterns::X        13381                       # Number of data entries that match pattern X (Count)
system.llccache.compressor.compressors4.patterns::M         9459                       # Number of data entries that match pattern M (Count)
system.llccache.compressor.compressors5.compressions         2855                       # Total number of compressions (Count)
system.llccache.compressor.compressors5.failedCompressions         1945                       # Total number of failed compressions (Count)
system.llccache.compressor.compressors5.compressionSize::0            0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.llccache.compressor.compressors5.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.llccache.compressor.compressors5.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.llccache.compressor.compressors5.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.llccache.compressor.compressors5.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.llccache.compressor.compressors5.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.llccache.compressor.compressors5.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.llccache.compressor.compressors5.compressionSize::64            0                       # Number of blocks that compressed to fit in 64 bits (Count)
system.llccache.compressor.compressors5.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.llccache.compressor.compressors5.compressionSize::256          910                       # Number of blocks that compressed to fit in 256 bits (Count)
system.llccache.compressor.compressors5.compressionSize::512         1945                       # Number of blocks that compressed to fit in 512 bits (Count)
system.llccache.compressor.compressors5.compressionSizeBits      1156000                       # Total compressed data size (Bit)
system.llccache.compressor.compressors5.avgCompressionSizeBits   404.903678                       # Average compression size ((Bit/Count))
system.llccache.compressor.compressors5.decompressions            0                       # Total number of decompressions (Count)
system.llccache.compressor.compressors5.patterns::X        26278                       # Number of data entries that match pattern X (Count)
system.llccache.compressor.compressors5.patterns::M        19402                       # Number of data entries that match pattern M (Count)
system.llccache.compressor.compressors6.compressions         2855                       # Total number of compressions (Count)
system.llccache.compressor.compressors6.failedCompressions         1849                       # Total number of failed compressions (Count)
system.llccache.compressor.compressors6.compressionSize::0            0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.llccache.compressor.compressors6.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.llccache.compressor.compressors6.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.llccache.compressor.compressors6.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.llccache.compressor.compressors6.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.llccache.compressor.compressors6.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.llccache.compressor.compressors6.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.llccache.compressor.compressors6.compressionSize::64            0                       # Number of blocks that compressed to fit in 64 bits (Count)
system.llccache.compressor.compressors6.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.llccache.compressor.compressors6.compressionSize::256            0                       # Number of blocks that compressed to fit in 256 bits (Count)
system.llccache.compressor.compressors6.compressionSize::512         2855                       # Number of blocks that compressed to fit in 512 bits (Count)
system.llccache.compressor.compressors6.compressionSizeBits      1252512                       # Total compressed data size (Bit)
system.llccache.compressor.compressors6.avgCompressionSizeBits   438.708231                       # Average compression size ((Bit/Count))
system.llccache.compressor.compressors6.decompressions            0                       # Total number of decompressions (Count)
system.llccache.compressor.compressors6.patterns::X        24038                       # Number of data entries that match pattern X (Count)
system.llccache.compressor.compressors6.patterns::M        21642                       # Number of data entries that match pattern M (Count)
system.llccache.compressor.compressors7.compressions         2855                       # Total number of compressions (Count)
system.llccache.compressor.compressors7.failedCompressions         1945                       # Total number of failed compressions (Count)
system.llccache.compressor.compressors7.compressionSize::0            0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.llccache.compressor.compressors7.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.llccache.compressor.compressors7.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.llccache.compressor.compressors7.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.llccache.compressor.compressors7.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.llccache.compressor.compressors7.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.llccache.compressor.compressors7.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.llccache.compressor.compressors7.compressionSize::64            0                       # Number of blocks that compressed to fit in 64 bits (Count)
system.llccache.compressor.compressors7.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.llccache.compressor.compressors7.compressionSize::256            0                       # Number of blocks that compressed to fit in 256 bits (Count)
system.llccache.compressor.compressors7.compressionSize::512         2855                       # Number of blocks that compressed to fit in 512 bits (Count)
system.llccache.compressor.compressors7.compressionSizeBits      1272480                       # Total compressed data size (Bit)
system.llccache.compressor.compressors7.avgCompressionSizeBits   445.702277                       # Average compression size ((Bit/Count))
system.llccache.compressor.compressors7.decompressions            0                       # Total number of decompressions (Count)
system.llccache.compressor.compressors7.patterns::X        35419                       # Number of data entries that match pattern X (Count)
system.llccache.compressor.compressors7.patterns::M        55941                       # Number of data entries that match pattern M (Count)
system.llccache.power_state.pwrStateResidencyTicks::UNDEFINED    170560000                       # Cumulative time (in ticks) in various power states (Tick)
system.llccache.tags.tagsInUse            1638.826593                       # Average ticks per tags in use ((Tick/Count))
system.llccache.tags.totalRefs                   3708                       # Total number of references to valid blocks. (Count)
system.llccache.tags.sampledRefs                 2849                       # Sample count of references to valid blocks. (Count)
system.llccache.tags.avgRefs                 1.301509                       # Average number of references to valid blocks. ((Count/Count))
system.llccache.tags.warmupTick                 86000                       # The tick when the warmup percentage was hit. (Tick)
system.llccache.tags.occupancies::cpu0.inst   272.408068                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llccache.tags.occupancies::cpu0.data   187.103946                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llccache.tags.occupancies::cpu1.inst   274.538984                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llccache.tags.occupancies::cpu1.data   194.747843                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llccache.tags.occupancies::cpu2.inst   275.723928                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llccache.tags.occupancies::cpu2.data   194.882752                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llccache.tags.occupancies::cpu3.inst   274.228284                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llccache.tags.occupancies::cpu3.data   194.874602                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llccache.tags.avgOccs::cpu0.inst      0.033253                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llccache.tags.avgOccs::cpu0.data      0.022840                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llccache.tags.avgOccs::cpu1.inst      0.033513                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llccache.tags.avgOccs::cpu1.data      0.023773                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llccache.tags.avgOccs::cpu2.inst      0.033658                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llccache.tags.avgOccs::cpu2.data      0.023789                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llccache.tags.avgOccs::cpu3.inst      0.033475                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llccache.tags.avgOccs::cpu3.data      0.023788                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llccache.tags.avgOccs::total          0.228089                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llccache.tags.occupanciesTaskId::1024         2761                       # Occupied blocks per task id (Count)
system.llccache.tags.ageTaskId_1024::0            200                       # Occupied blocks per task id, per block age (Count)
system.llccache.tags.ageTaskId_1024::1            734                       # Occupied blocks per task id, per block age (Count)
system.llccache.tags.ageTaskId_1024::2           1827                       # Occupied blocks per task id, per block age (Count)
system.llccache.tags.ratioOccsTaskId::1024     0.337036                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.llccache.tags.tagAccesses                32601                       # Number of tag accesses (Count)
system.llccache.tags.dataAccesses               62353                       # Number of data accesses (Count)
system.llccache.tags.evictionsReplacement::0         2777                       # Number of replacements that caused the eviction of 0 blocks (Count)
system.llccache.tags.evictionsReplacement::1           56                       # Number of replacements that caused the eviction of 1 blocks (Count)
system.llccache.tags.evictionsReplacement::2           16                       # Number of replacements that caused the eviction of 2 blocks (Count)
system.llccache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    170560000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_cpu0.inst::samples       415.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu0.data::samples       298.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu1.inst::samples       414.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu1.data::samples       298.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu2.inst::samples       414.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu2.data::samples       298.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu3.inst::samples       414.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu3.data::samples       298.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000586000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 5699                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         2849                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       2849                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.63                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   2849                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     1349                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     1006                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      437                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       56                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   182336                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1069043151.96998131                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys                 0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      170457000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       59830.47                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu0.inst        26560                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu0.data        19072                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu1.inst        26496                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu1.data        19072                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu2.inst        26496                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu2.data        19072                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu3.inst        26496                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu3.data        19072                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadRate::cpu0.inst 155722326.454033792019                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu0.data 111819887.429643526673                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu1.inst 155347091.932457804680                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu1.data 111819887.429643526673                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu2.inst 155347091.932457804680                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu2.data 111819887.429643526673                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu3.inst 155347091.932457804680                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu3.data 111819887.429643526673                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu0.inst          415                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu0.data          298                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu1.inst          414                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu1.data          298                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu2.inst          414                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu2.data          298                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu3.inst          414                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu3.data          298                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu0.inst     13309000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu0.data      9423750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu1.inst     12657250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu1.data      9765750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu2.inst     12876750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu2.data      9619750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu3.inst     12725250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu3.data      9704500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu0.inst     32069.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu0.data     31623.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu1.inst     30573.07                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu1.data     32770.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu2.inst     31103.26                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu2.data     32281.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu3.inst     30737.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu3.data     32565.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu0.inst        26560                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu0.data        19072                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu1.inst        26496                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu1.data        19072                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu2.inst        26496                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu2.data        19072                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu3.inst        26496                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu3.data        19072                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          182336                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu0.inst        26560                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu1.inst        26496                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu2.inst        26496                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu3.inst        26496                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       106048                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.numReads::cpu0.inst          415                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu0.data          298                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu1.inst          414                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu1.data          298                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu2.inst          414                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu2.data          298                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu3.inst          414                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu3.data          298                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             2849                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu0.inst      155722326                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu0.data      111819887                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu1.inst      155347092                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu1.data      111819887                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu2.inst      155347092                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu2.data      111819887                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu3.inst      155347092                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu3.data      111819887                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1069043152                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu0.inst    155722326                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu1.inst    155347092                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu2.inst    155347092                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu3.inst    155347092                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      621763602                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu0.inst     155722326                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu0.data     111819887                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu1.inst     155347092                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu1.data     111819887                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu2.inst     155347092                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu2.data     111819887                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu3.inst     155347092                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu3.data     111819887                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1069043152                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  2849                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           175                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           214                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           220                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           168                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           171                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           145                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           274                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           167                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           228                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           188                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          145                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          104                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          175                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          125                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          222                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 36663250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               14245000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            90082000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 12868.81                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            31618.81                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 1948                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             68.37                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          885                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   199.520904                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   131.438808                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   232.593067                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          399     45.08%     45.08% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          275     31.07%     76.16% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           79      8.93%     85.08% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           51      5.76%     90.85% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           16      1.81%     92.66% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           10      1.13%     93.79% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895            9      1.02%     94.80% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           13      1.47%     96.27% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151           33      3.73%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          885                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 182336                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten                   0                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              1069.043152                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     8.35                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 8.35                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                68.37                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    170560000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          3427200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          1791240                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        10952760                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 12907440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy     52986630                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy     20874720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      102939990                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    603.541217                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE     53838500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF      5460000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    111261500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          3005940                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          1567335                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy         9389100                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 12907440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy     53107470                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy     20772960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      100750245                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    590.702656                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE     53531500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF      5460000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    111568500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    170560000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                2109                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                30                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                740                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               740                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           2109                       # Transaction distribution (Count)
system.membus.pktCount_system.llccache.mem_side_port::system.mem_ctrl.port         5728                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llccache.mem_side_port::total         5728                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    5728                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.llccache.mem_side_port::system.mem_ctrl.port       182336                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llccache.mem_side_port::total       182336                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   182336                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               2849                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     2849    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 2849                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    170560000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer8.occupancy             2879000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy           15285500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           2879                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests           30                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
