<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="175" />
   <irq preferredWidth="34" />
   <inputclock preferredWidth="190" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library" />
 <window width="3862" height="2122" x="-11" y="-11" />
 <generation testbench_system="STANDARD" simulation="VERILOG" />
</preferences>
