--------------------------------------------------------------------------------
Release 7.1.04i Trace H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

C:/ISE71/bin/nt/trce.exe -ise
f:\pt8612\vhdl\xilinx\sdhd_module_1\SDHD_Module_1.ise -intstyle ise -e 3 -l 3
-s 12 -xml colorbar_generator colorbar_generator.ncd -o colorbar_generator.twr
colorbar_generator.pcf


Design file:              colorbar_generator.ncd
Physical constraint file: colorbar_generator.pcf
Device,speed:             xc4vfx20,-12 (PREVIEW 1.57 2005-08-24, STEPPING level 0)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_i
-------------------+------------+------------+------------------+--------+
                   |  Setup to  |  Hold to   |                  |  Clock |
Source             | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
-------------------+------------+------------+------------------+--------+
asl_i<0>           |    1.007(R)|    1.089(R)|clk_i_BUFGP       |   0.000|
asl_i<10>          |    0.503(R)|    1.600(R)|clk_i_BUFGP       |   0.000|
asl_i<1>           |    1.171(R)|    0.937(R)|clk_i_BUFGP       |   0.000|
asl_i<2>           |    0.803(R)|    1.275(R)|clk_i_BUFGP       |   0.000|
asl_i<3>           |    0.988(R)|    1.108(R)|clk_i_BUFGP       |   0.000|
asl_i<4>           |    0.824(R)|    1.726(R)|clk_i_BUFGP       |   0.000|
asl_i<5>           |    0.877(R)|    1.209(R)|clk_i_BUFGP       |   0.000|
asl_i<6>           |    0.779(R)|    1.550(R)|clk_i_BUFGP       |   0.000|
asl_i<7>           |    0.216(R)|    2.497(R)|clk_i_BUFGP       |   0.000|
asl_i<8>           |    0.430(R)|    2.658(R)|clk_i_BUFGP       |   0.000|
asl_i<9>           |   -0.240(R)|    2.761(R)|clk_i_BUFGP       |   0.000|
colorbar_type_i<0> |   -0.095(R)|    1.155(R)|clk_i_BUFGP       |   0.000|
colorbar_type_i<1> |    0.008(R)|    2.712(R)|clk_i_BUFGP       |   0.000|
en_i               |    0.075(R)|    2.000(R)|clk_i_BUFGP       |   0.000|
sav_tick_advanced_i|   -0.053(R)|    2.213(R)|clk_i_BUFGP       |   0.000|
sync_reset_i       |    0.328(R)|    2.599(R)|clk_i_BUFGP       |   0.000|
-------------------+------------+------------+------------------+--------+

Clock clk_i to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  |  Clock |
Destination     | to PAD     |Internal Clock(s) |  Phase |
----------------+------------+------------------+--------+
color_index_o<0>|    7.545(R)|clk_i_BUFGP       |   0.000|
color_index_o<1>|    7.529(R)|clk_i_BUFGP       |   0.000|
color_index_o<2>|    7.521(R)|clk_i_BUFGP       |   0.000|
color_index_o<3>|    7.490(R)|clk_i_BUFGP       |   0.000|
----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |    3.616|         |         |         |
---------------+---------+---------+---------+---------+

Analysis completed Fri Nov 11 11:04:59 2005
--------------------------------------------------------------------------------



Peak Memory Usage: 162 MB
