$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module student_testbench $end
  $scope module unnamedblk1 $end
   $var wire 32 # i [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000000000000000000000 #
#45
b00000000000000000000000000000001 #
#50
b00000000000000000000000000000010 #
#55
b00000000000000000000000000000011 #
#105
