// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module main_process_main_process_Pipeline_process_loop (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_stream_TVALID,
        data_stream_TDATA,
        data_stream_TREADY,
        data_stream_TKEEP,
        data_stream_TSTRB,
        data_stream_TLAST,
        i_a11_cast,
        i_a12_cast,
        i_a13_cast,
        shl_i_i16_i609_i_cast,
        i_a21_cast,
        i_a22_cast,
        i_a23_cast,
        shl_i_i16_i326_i_cast,
        i_a31_cast,
        i_a32_cast,
        i_a33_cast,
        sext_ln45,
        zext_ln127,
        zext_ln130,
        i_a11,
        i_a12,
        i_a13,
        last_signal_i,
        last_signal_o,
        last_signal_o_ap_vld,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_address0,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce0,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_q0,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_address1,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce1,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_we1,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_d1,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_address0,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce0,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_q0,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_address1,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce1,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_we1,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_d1,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_address0,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce0,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_q0,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_address1,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce1,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_we1,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_d1,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_address0,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce0,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_q0,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_address1,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce1,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_we1,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_d1,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_address0,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce0,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_q0,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_address1,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce1,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_we1,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_d1,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_address0,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce0,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_q0,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_address1,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce1,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_we1,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_d1,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_address0,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce0,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_q0,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_address1,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce1,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_we1,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_d1,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_address0,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce0,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_q0,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_address1,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce1,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_we1,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_d1,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_address0,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce0,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_q0,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_address1,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce1,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_we1,
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_d1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_address1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_ce1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_we1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_d1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_address1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_ce1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_we1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_d1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_address1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_ce1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_we1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_d1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_address1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_ce1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_we1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_d1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_address1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_ce1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_we1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_d1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_address1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_ce1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_we1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_d1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_address1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_ce1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_we1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_d1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_address1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_ce1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_we1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_d1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_address1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_ce1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_we1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 3'd1;
parameter    ap_ST_fsm_pp0_stage1 = 3'd2;
parameter    ap_ST_fsm_pp0_stage2 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   data_stream_TVALID;
input  [63:0] data_stream_TDATA;
output   data_stream_TREADY;
input  [7:0] data_stream_TKEEP;
input  [7:0] data_stream_TSTRB;
input  [0:0] data_stream_TLAST;
input  [15:0] i_a11_cast;
input  [15:0] i_a12_cast;
input  [15:0] i_a13_cast;
input  [32:0] shl_i_i16_i609_i_cast;
input  [15:0] i_a21_cast;
input  [15:0] i_a22_cast;
input  [15:0] i_a23_cast;
input  [32:0] shl_i_i16_i326_i_cast;
input  [15:0] i_a31_cast;
input  [15:0] i_a32_cast;
input  [15:0] i_a33_cast;
input  [32:0] sext_ln45;
input  [11:0] zext_ln127;
input  [11:0] zext_ln130;
input  [15:0] i_a11;
input  [15:0] i_a12;
input  [15:0] i_a13;
input  [0:0] last_signal_i;
output  [0:0] last_signal_o;
output   last_signal_o_ap_vld;
output  [13:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_address0;
output   zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce0;
input  [17:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_q0;
output  [13:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_address1;
output   zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce1;
output   zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_we1;
output  [17:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_d1;
output  [13:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_address0;
output   zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce0;
input  [17:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_q0;
output  [13:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_address1;
output   zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce1;
output   zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_we1;
output  [17:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_d1;
output  [13:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_address0;
output   zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce0;
input  [17:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_q0;
output  [13:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_address1;
output   zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce1;
output   zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_we1;
output  [17:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_d1;
output  [13:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_address0;
output   zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce0;
input  [17:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_q0;
output  [13:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_address1;
output   zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce1;
output   zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_we1;
output  [17:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_d1;
output  [13:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_address0;
output   zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce0;
input  [17:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_q0;
output  [13:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_address1;
output   zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce1;
output   zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_we1;
output  [17:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_d1;
output  [13:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_address0;
output   zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce0;
input  [17:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_q0;
output  [13:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_address1;
output   zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce1;
output   zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_we1;
output  [17:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_d1;
output  [13:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_address0;
output   zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce0;
input  [17:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_q0;
output  [13:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_address1;
output   zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce1;
output   zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_we1;
output  [17:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_d1;
output  [13:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_address0;
output   zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce0;
input  [17:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_q0;
output  [13:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_address1;
output   zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce1;
output   zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_we1;
output  [17:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_d1;
output  [13:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_address0;
output   zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce0;
input  [17:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_q0;
output  [13:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_address1;
output   zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce1;
output   zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_we1;
output  [17:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_d1;
output  [13:0] main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_address1;
output   main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_ce1;
output   main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_we1;
output  [7:0] main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_d1;
output  [13:0] main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_address1;
output   main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_ce1;
output   main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_we1;
output  [7:0] main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_d1;
output  [13:0] main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_address1;
output   main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_ce1;
output   main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_we1;
output  [7:0] main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_d1;
output  [13:0] main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_address1;
output   main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_ce1;
output   main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_we1;
output  [7:0] main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_d1;
output  [13:0] main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_address1;
output   main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_ce1;
output   main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_we1;
output  [7:0] main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_d1;
output  [13:0] main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_address1;
output   main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_ce1;
output   main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_we1;
output  [7:0] main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_d1;
output  [13:0] main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_address1;
output   main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_ce1;
output   main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_we1;
output  [7:0] main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_d1;
output  [13:0] main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_address1;
output   main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_ce1;
output   main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_we1;
output  [7:0] main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_d1;
output  [13:0] main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_address1;
output   main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_ce1;
output   main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_we1;
output  [7:0] main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_d1;

reg ap_idle;
reg data_stream_TREADY;
reg[0:0] last_signal_o;
reg last_signal_o_ap_vld;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
reg   [0:0] last_signal_load_reg_7096;
reg    ap_block_state3_pp0_stage2_iter0;
reg    ap_block_pp0_stage2_subdone;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    data_stream_TDATA_blk_n;
wire    ap_block_pp0_stage0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage2;
wire   [63:0] grp_fu_916_p2;
reg   [63:0] reg_1018;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_pp0_stage0_11001;
reg    ap_block_state2_pp0_stage1_iter0;
reg    ap_block_pp0_stage1_11001;
wire   [8:0] grp_fu_984_p4;
reg   [0:0] last_signal_load_reg_7096_pp0_iter11_reg;
reg   [0:0] bound_reg_8161;
reg   [0:0] bound_reg_8161_pp0_iter11_reg;
reg   [0:0] tmp_66_reg_8941;
reg   [0:0] icmp_ln41_6_reg_8995;
wire   [34:0] zext_ln130_cast_fu_1028_p1;
reg   [34:0] zext_ln130_cast_reg_7001;
wire   [34:0] zext_ln127_cast_fu_1032_p1;
reg   [34:0] zext_ln127_cast_reg_7008;
wire  signed [34:0] sext_ln45_cast_fu_1036_p1;
reg  signed [34:0] sext_ln45_cast_reg_7015;
wire  signed [33:0] i_a33_cast_cast_fu_1040_p1;
reg  signed [33:0] i_a33_cast_cast_reg_7022;
wire  signed [33:0] i_a32_cast_cast_fu_1044_p1;
reg  signed [33:0] i_a32_cast_cast_reg_7029;
wire  signed [33:0] i_a31_cast_cast_fu_1048_p1;
reg  signed [33:0] i_a31_cast_cast_reg_7035;
wire  signed [34:0] shl_i_i16_i326_i_cast_cast_fu_1052_p1;
reg  signed [34:0] shl_i_i16_i326_i_cast_cast_reg_7042;
wire  signed [33:0] i_a23_cast_cast_fu_1056_p1;
reg  signed [33:0] i_a23_cast_cast_reg_7049;
wire  signed [33:0] i_a22_cast_cast_fu_1060_p1;
reg  signed [33:0] i_a22_cast_cast_reg_7056;
wire  signed [33:0] i_a21_cast_cast_fu_1064_p1;
reg  signed [33:0] i_a21_cast_cast_reg_7062;
wire  signed [34:0] shl_i_i16_i609_i_cast_cast_fu_1068_p1;
reg  signed [34:0] shl_i_i16_i609_i_cast_cast_reg_7069;
wire  signed [33:0] i_a13_cast_cast_fu_1072_p1;
reg  signed [33:0] i_a13_cast_cast_reg_7076;
wire  signed [33:0] i_a12_cast_cast_fu_1076_p1;
reg  signed [33:0] i_a12_cast_cast_reg_7083;
wire  signed [33:0] i_a11_cast_cast_fu_1080_p1;
reg  signed [33:0] i_a11_cast_cast_reg_7089;
reg   [0:0] last_signal_load_reg_7096_pp0_iter1_reg;
reg   [0:0] last_signal_load_reg_7096_pp0_iter2_reg;
reg   [0:0] last_signal_load_reg_7096_pp0_iter3_reg;
reg   [0:0] last_signal_load_reg_7096_pp0_iter4_reg;
reg   [0:0] last_signal_load_reg_7096_pp0_iter5_reg;
reg   [0:0] last_signal_load_reg_7096_pp0_iter6_reg;
reg   [0:0] last_signal_load_reg_7096_pp0_iter7_reg;
reg   [0:0] last_signal_load_reg_7096_pp0_iter8_reg;
reg   [0:0] last_signal_load_reg_7096_pp0_iter9_reg;
reg   [0:0] last_signal_load_reg_7096_pp0_iter10_reg;
reg   [0:0] last_signal_load_reg_7096_pp0_iter12_reg;
wire   [9:0] n1_bits_fu_1088_p1;
reg   [9:0] n1_bits_reg_7100;
wire   [33:0] zext_ln14_fu_1092_p1;
reg   [33:0] zext_ln14_reg_7105;
reg   [33:0] zext_ln14_reg_7105_pp0_iter1_reg;
reg   [33:0] zext_ln14_reg_7105_pp0_iter2_reg;
reg   [33:0] zext_ln14_reg_7105_pp0_iter3_reg;
reg   [33:0] zext_ln14_reg_7105_pp0_iter4_reg;
reg   [33:0] zext_ln14_reg_7105_pp0_iter5_reg;
reg   [33:0] zext_ln14_reg_7105_pp0_iter6_reg;
reg   [33:0] zext_ln14_reg_7105_pp0_iter7_reg;
wire   [33:0] mul_ln14_1_fu_1100_p2;
reg  signed [33:0] mul_ln14_1_reg_7112;
wire   [33:0] zext_ln14_2_fu_1106_p1;
wire   [33:0] mul_ln15_1_fu_1110_p2;
reg  signed [33:0] mul_ln15_1_reg_7124;
wire   [33:0] mul_ln16_1_fu_1116_p2;
reg  signed [33:0] mul_ln16_1_reg_7129;
wire   [9:0] n2_bits_fu_1122_p1;
reg   [9:0] n2_bits_reg_7134;
wire   [33:0] zext_ln14_3_fu_1126_p1;
reg   [33:0] zext_ln14_3_reg_7139;
reg   [33:0] zext_ln14_3_reg_7139_pp0_iter1_reg;
reg   [33:0] zext_ln14_3_reg_7139_pp0_iter2_reg;
reg   [33:0] zext_ln14_3_reg_7139_pp0_iter3_reg;
reg   [33:0] zext_ln14_3_reg_7139_pp0_iter4_reg;
reg   [33:0] zext_ln14_3_reg_7139_pp0_iter5_reg;
reg   [33:0] zext_ln14_3_reg_7139_pp0_iter6_reg;
reg   [33:0] zext_ln14_3_reg_7139_pp0_iter7_reg;
wire   [33:0] mul_ln14_4_fu_1134_p2;
reg  signed [33:0] mul_ln14_4_reg_7146;
wire   [33:0] zext_ln14_5_fu_1139_p1;
wire   [33:0] mul_ln15_4_fu_1143_p2;
reg  signed [33:0] mul_ln15_4_reg_7158;
wire   [33:0] mul_ln16_4_fu_1148_p2;
reg  signed [33:0] mul_ln16_4_reg_7163;
reg    ap_block_pp0_stage2_11001;
wire   [33:0] zext_ln14_6_fu_1177_p1;
reg   [33:0] zext_ln14_6_reg_7188;
reg   [33:0] zext_ln14_6_reg_7188_pp0_iter1_reg;
reg   [33:0] zext_ln14_6_reg_7188_pp0_iter2_reg;
reg   [33:0] zext_ln14_6_reg_7188_pp0_iter3_reg;
reg   [33:0] zext_ln14_6_reg_7188_pp0_iter4_reg;
reg   [33:0] zext_ln14_6_reg_7188_pp0_iter5_reg;
reg   [33:0] zext_ln14_6_reg_7188_pp0_iter6_reg;
reg   [33:0] zext_ln14_6_reg_7188_pp0_iter7_reg;
wire   [33:0] mul_ln14_7_fu_1185_p2;
reg  signed [33:0] mul_ln14_7_reg_7195;
wire   [33:0] zext_ln14_8_fu_1190_p1;
wire   [33:0] mul_ln15_7_fu_1194_p2;
reg  signed [33:0] mul_ln15_7_reg_7207;
wire   [33:0] mul_ln16_7_fu_1199_p2;
reg  signed [33:0] mul_ln16_7_reg_7212;
wire  signed [34:0] grp_fu_6814_p3;
reg  signed [34:0] add_ln14_1_reg_7217;
reg  signed [34:0] add_ln14_1_reg_7217_pp0_iter2_reg;
reg  signed [34:0] add_ln14_1_reg_7217_pp0_iter3_reg;
reg  signed [34:0] add_ln14_1_reg_7217_pp0_iter4_reg;
reg  signed [34:0] add_ln14_1_reg_7217_pp0_iter5_reg;
reg  signed [34:0] add_ln14_1_reg_7217_pp0_iter6_reg;
reg  signed [34:0] add_ln14_1_reg_7217_pp0_iter7_reg;
reg  signed [34:0] add_ln14_1_reg_7217_pp0_iter8_reg;
reg  signed [24:0] trunc_ln1_reg_7222;
reg  signed [24:0] trunc_ln2_reg_7227;
wire  signed [34:0] grp_fu_6856_p3;
reg  signed [34:0] add_ln14_4_reg_7247;
reg  signed [34:0] add_ln14_4_reg_7247_pp0_iter2_reg;
reg  signed [34:0] add_ln14_4_reg_7247_pp0_iter3_reg;
reg  signed [34:0] add_ln14_4_reg_7247_pp0_iter4_reg;
reg  signed [34:0] add_ln14_4_reg_7247_pp0_iter5_reg;
reg  signed [34:0] add_ln14_4_reg_7247_pp0_iter6_reg;
reg  signed [34:0] add_ln14_4_reg_7247_pp0_iter7_reg;
reg  signed [34:0] add_ln14_4_reg_7247_pp0_iter8_reg;
reg  signed [24:0] trunc_ln19_1_reg_7252;
reg  signed [24:0] trunc_ln20_1_reg_7257;
reg   [25:0] rotated_y1_reg_7277;
reg   [25:0] rotated_z1_reg_7282;
reg   [15:0] trunc_ln15_7_reg_7287;
reg   [15:0] trunc_ln15_7_reg_7287_pp0_iter2_reg;
reg   [15:0] trunc_ln15_7_reg_7287_pp0_iter3_reg;
reg   [15:0] trunc_ln15_7_reg_7287_pp0_iter4_reg;
reg   [15:0] trunc_ln15_7_reg_7287_pp0_iter5_reg;
reg   [15:0] trunc_ln15_7_reg_7287_pp0_iter6_reg;
reg   [15:0] trunc_ln15_7_reg_7287_pp0_iter7_reg;
reg   [15:0] trunc_ln15_7_reg_7287_pp0_iter8_reg;
reg   [15:0] trunc_ln15_8_reg_7294;
reg   [15:0] trunc_ln15_8_reg_7294_pp0_iter2_reg;
reg   [15:0] trunc_ln15_8_reg_7294_pp0_iter3_reg;
reg   [15:0] trunc_ln15_8_reg_7294_pp0_iter4_reg;
reg   [15:0] trunc_ln15_8_reg_7294_pp0_iter5_reg;
reg   [15:0] trunc_ln15_8_reg_7294_pp0_iter6_reg;
reg   [15:0] trunc_ln15_8_reg_7294_pp0_iter7_reg;
reg   [15:0] trunc_ln15_8_reg_7294_pp0_iter8_reg;
wire  signed [34:0] grp_fu_6893_p3;
reg  signed [34:0] add_ln14_7_reg_7301;
reg  signed [34:0] add_ln14_7_reg_7301_pp0_iter2_reg;
reg  signed [34:0] add_ln14_7_reg_7301_pp0_iter3_reg;
reg  signed [34:0] add_ln14_7_reg_7301_pp0_iter4_reg;
reg  signed [34:0] add_ln14_7_reg_7301_pp0_iter5_reg;
reg  signed [34:0] add_ln14_7_reg_7301_pp0_iter6_reg;
reg  signed [34:0] add_ln14_7_reg_7301_pp0_iter7_reg;
reg  signed [34:0] add_ln14_7_reg_7301_pp0_iter8_reg;
reg  signed [24:0] trunc_ln19_2_reg_7306;
reg  signed [24:0] trunc_ln20_2_reg_7311;
reg   [25:0] rotated_y2_reg_7316;
reg   [25:0] rotated_z2_reg_7321;
reg   [15:0] trunc_ln15_6_reg_7326;
reg   [15:0] trunc_ln15_6_reg_7326_pp0_iter2_reg;
reg   [15:0] trunc_ln15_6_reg_7326_pp0_iter3_reg;
reg   [15:0] trunc_ln15_6_reg_7326_pp0_iter4_reg;
reg   [15:0] trunc_ln15_6_reg_7326_pp0_iter5_reg;
reg   [15:0] trunc_ln15_6_reg_7326_pp0_iter6_reg;
reg   [15:0] trunc_ln15_6_reg_7326_pp0_iter7_reg;
reg   [15:0] trunc_ln15_6_reg_7326_pp0_iter8_reg;
reg   [15:0] trunc_ln15_9_reg_7333;
reg   [15:0] trunc_ln15_9_reg_7333_pp0_iter2_reg;
reg   [15:0] trunc_ln15_9_reg_7333_pp0_iter3_reg;
reg   [15:0] trunc_ln15_9_reg_7333_pp0_iter4_reg;
reg   [15:0] trunc_ln15_9_reg_7333_pp0_iter5_reg;
reg   [15:0] trunc_ln15_9_reg_7333_pp0_iter6_reg;
reg   [15:0] trunc_ln15_9_reg_7333_pp0_iter7_reg;
reg   [15:0] trunc_ln15_9_reg_7333_pp0_iter8_reg;
reg   [25:0] rotated_y3_reg_7340;
reg   [25:0] rotated_z3_reg_7345;
reg   [0:0] tmp_2_reg_7355;
reg   [0:0] tmp_2_reg_7355_pp0_iter3_reg;
reg   [0:0] tmp_2_reg_7355_pp0_iter4_reg;
reg   [0:0] tmp_2_reg_7355_pp0_iter5_reg;
reg   [0:0] tmp_2_reg_7355_pp0_iter6_reg;
reg   [0:0] tmp_2_reg_7355_pp0_iter7_reg;
reg   [0:0] tmp_2_reg_7355_pp0_iter8_reg;
reg   [0:0] tmp_2_reg_7355_pp0_iter9_reg;
reg   [0:0] tmp_2_reg_7355_pp0_iter10_reg;
wire   [26:0] add_ln163_fu_1520_p2;
reg   [26:0] add_ln163_reg_7362;
wire   [26:0] add_ln164_fu_1532_p2;
reg   [26:0] add_ln164_reg_7367;
reg   [15:0] trunc_ln6_reg_7372;
reg   [15:0] trunc_ln6_reg_7372_pp0_iter3_reg;
reg   [15:0] trunc_ln6_reg_7372_pp0_iter4_reg;
reg   [15:0] trunc_ln6_reg_7372_pp0_iter5_reg;
reg   [15:0] trunc_ln6_reg_7372_pp0_iter6_reg;
reg   [15:0] trunc_ln6_reg_7372_pp0_iter7_reg;
reg   [15:0] trunc_ln6_reg_7372_pp0_iter8_reg;
reg   [15:0] trunc_ln6_reg_7372_pp0_iter9_reg;
reg   [15:0] trunc_ln16_1_reg_7379;
reg   [15:0] trunc_ln16_1_reg_7379_pp0_iter3_reg;
reg   [15:0] trunc_ln16_1_reg_7379_pp0_iter4_reg;
reg   [15:0] trunc_ln16_1_reg_7379_pp0_iter5_reg;
reg   [15:0] trunc_ln16_1_reg_7379_pp0_iter6_reg;
reg   [15:0] trunc_ln16_1_reg_7379_pp0_iter7_reg;
reg   [15:0] trunc_ln16_1_reg_7379_pp0_iter8_reg;
reg   [15:0] trunc_ln16_1_reg_7379_pp0_iter9_reg;
wire  signed [27:0] add_ln163_1_fu_1564_p2;
reg  signed [27:0] add_ln163_1_reg_7386;
reg   [0:0] tmp_5_reg_7391;
wire  signed [27:0] add_ln164_1_fu_1584_p2;
reg  signed [27:0] add_ln164_1_reg_7397;
reg   [0:0] tmp_7_reg_7402;
wire   [7:0] color_fu_1670_p3;
reg   [7:0] color_reg_7418;
reg   [7:0] color_reg_7418_pp0_iter4_reg;
reg   [7:0] color_reg_7418_pp0_iter5_reg;
reg   [7:0] color_reg_7418_pp0_iter6_reg;
reg   [7:0] color_reg_7418_pp0_iter7_reg;
reg   [7:0] color_reg_7418_pp0_iter8_reg;
reg   [7:0] color_reg_7418_pp0_iter9_reg;
reg   [7:0] color_reg_7418_pp0_iter10_reg;
reg   [7:0] color_reg_7418_pp0_iter11_reg;
reg   [7:0] color_reg_7418_pp0_iter12_reg;
wire   [56:0] grp_fu_929_p2;
reg   [56:0] mul_ln163_reg_7431;
reg   [25:0] tmp_27_cast_reg_7436;
wire   [56:0] grp_fu_934_p2;
reg   [56:0] mul_ln164_reg_7442;
reg   [25:0] tmp_45_cast_reg_7447;
wire   [25:0] select_ln163_1_fu_1725_p3;
reg   [25:0] select_ln163_1_reg_7453;
wire   [25:0] select_ln164_1_fu_1758_p3;
reg   [25:0] select_ln164_1_reg_7458;
reg   [13:0] tmp_3_reg_7463;
wire   [11:0] trunc_ln165_fu_1774_p1;
reg   [11:0] trunc_ln165_reg_7470;
reg   [13:0] tmp_6_reg_7475;
wire   [11:0] trunc_ln166_fu_1788_p1;
reg   [11:0] trunc_ln166_reg_7482;
wire  signed [13:0] ix_fu_1823_p3;
reg  signed [13:0] ix_reg_7487;
wire  signed [13:0] iy_fu_1855_p3;
reg  signed [13:0] iy_reg_7494;
wire   [0:0] x_ok_fu_1882_p2;
reg   [0:0] x_ok_reg_7501;
reg   [0:0] x_ok_reg_7501_pp0_iter4_reg;
reg   [0:0] x_ok_reg_7501_pp0_iter5_reg;
reg   [0:0] x_ok_reg_7501_pp0_iter6_reg;
reg   [0:0] x_ok_reg_7501_pp0_iter7_reg;
reg   [0:0] x_ok_reg_7501_pp0_iter8_reg;
reg   [0:0] x_ok_reg_7501_pp0_iter9_reg;
wire   [0:0] y_ok_fu_1908_p2;
reg   [0:0] y_ok_reg_7508;
reg   [0:0] y_ok_reg_7508_pp0_iter4_reg;
reg   [0:0] y_ok_reg_7508_pp0_iter5_reg;
reg   [0:0] y_ok_reg_7508_pp0_iter6_reg;
reg   [0:0] y_ok_reg_7508_pp0_iter7_reg;
reg   [0:0] y_ok_reg_7508_pp0_iter8_reg;
reg   [0:0] y_ok_reg_7508_pp0_iter9_reg;
wire   [8:0] low_center_x_fu_1914_p1;
reg   [8:0] low_center_x_reg_7515;
reg   [8:0] low_center_x_reg_7515_pp0_iter4_reg;
reg   [8:0] low_center_x_reg_7515_pp0_iter5_reg;
reg   [8:0] low_center_x_reg_7515_pp0_iter6_reg;
reg   [8:0] low_center_x_reg_7515_pp0_iter7_reg;
reg   [8:0] low_center_x_reg_7515_pp0_iter8_reg;
reg   [8:0] low_center_x_reg_7515_pp0_iter9_reg;
wire   [8:0] low_center_y_fu_1918_p1;
reg   [8:0] low_center_y_reg_7523;
reg   [8:0] low_center_y_reg_7523_pp0_iter4_reg;
reg   [8:0] low_center_y_reg_7523_pp0_iter5_reg;
reg   [8:0] low_center_y_reg_7523_pp0_iter6_reg;
reg   [8:0] low_center_y_reg_7523_pp0_iter7_reg;
reg   [8:0] low_center_y_reg_7523_pp0_iter8_reg;
reg   [8:0] low_center_y_reg_7523_pp0_iter9_reg;
wire  signed [31:0] sext_ln168_fu_1928_p1;
wire   [0:0] x_minus_ok_fu_1932_p2;
reg   [0:0] x_minus_ok_reg_7536;
reg   [0:0] x_minus_ok_reg_7536_pp0_iter5_reg;
reg   [0:0] x_minus_ok_reg_7536_pp0_iter6_reg;
reg   [0:0] x_minus_ok_reg_7536_pp0_iter7_reg;
reg   [0:0] x_minus_ok_reg_7536_pp0_iter8_reg;
reg   [0:0] x_minus_ok_reg_7536_pp0_iter9_reg;
reg   [0:0] x_minus_ok_reg_7536_pp0_iter10_reg;
wire   [0:0] x_plus_ok_fu_1937_p2;
reg   [0:0] x_plus_ok_reg_7543;
reg   [0:0] x_plus_ok_reg_7543_pp0_iter5_reg;
reg   [0:0] x_plus_ok_reg_7543_pp0_iter6_reg;
reg   [0:0] x_plus_ok_reg_7543_pp0_iter7_reg;
reg   [0:0] x_plus_ok_reg_7543_pp0_iter8_reg;
reg   [0:0] x_plus_ok_reg_7543_pp0_iter9_reg;
reg   [0:0] x_plus_ok_reg_7543_pp0_iter10_reg;
wire  signed [31:0] sext_ln169_fu_1947_p1;
wire   [0:0] y_minus_ok_fu_1951_p2;
reg   [0:0] y_minus_ok_reg_7555;
reg   [0:0] y_minus_ok_reg_7555_pp0_iter5_reg;
reg   [0:0] y_minus_ok_reg_7555_pp0_iter6_reg;
reg   [0:0] y_minus_ok_reg_7555_pp0_iter7_reg;
reg   [0:0] y_minus_ok_reg_7555_pp0_iter8_reg;
reg   [0:0] y_minus_ok_reg_7555_pp0_iter9_reg;
reg   [0:0] y_minus_ok_reg_7555_pp0_iter10_reg;
wire   [0:0] y_plus_ok_fu_1956_p2;
reg   [0:0] y_plus_ok_reg_7562;
reg   [0:0] y_plus_ok_reg_7562_pp0_iter5_reg;
reg   [0:0] y_plus_ok_reg_7562_pp0_iter6_reg;
reg   [0:0] y_plus_ok_reg_7562_pp0_iter7_reg;
reg   [0:0] y_plus_ok_reg_7562_pp0_iter8_reg;
reg   [0:0] y_plus_ok_reg_7562_pp0_iter9_reg;
reg   [0:0] y_plus_ok_reg_7562_pp0_iter10_reg;
wire   [63:0] grp_fu_921_p1;
reg   [63:0] conv_i_reg_7569;
reg   [63:0] conv_i1_reg_7574;
wire   [1:0] grp_fu_1922_p2;
reg   [1:0] center_x_mod3_reg_7579;
reg   [1:0] center_x_mod3_reg_7579_pp0_iter8_reg;
wire   [1:0] grp_fu_1942_p2;
reg   [1:0] center_y_mod3_reg_7584;
reg   [1:0] center_y_mod3_reg_7584_pp0_iter9_reg;
wire   [0:0] tmp_10_fu_1969_p3;
reg   [0:0] tmp_10_reg_7589;
wire   [53:0] select_ln168_fu_2013_p3;
reg   [53:0] select_ln168_reg_7594;
wire   [0:0] icmp_ln168_fu_2021_p2;
reg   [0:0] icmp_ln168_reg_7599;
wire   [0:0] icmp_ln168_1_fu_2037_p2;
reg   [0:0] icmp_ln168_1_reg_7606;
wire   [10:0] select_ln168_1_fu_2055_p3;
reg   [10:0] select_ln168_1_reg_7611;
wire   [0:0] icmp_ln168_2_fu_2063_p2;
reg   [0:0] icmp_ln168_2_reg_7619;
wire   [15:0] test_x_fu_2069_p1;
reg   [15:0] test_x_reg_7625;
wire   [15:0] phi_ln_fu_2160_p11;
reg   [15:0] phi_ln_reg_7631;
wire   [0:0] tmp_11_fu_2191_p3;
reg   [0:0] tmp_11_reg_7638;
wire   [53:0] select_ln169_fu_2235_p3;
reg   [53:0] select_ln169_reg_7643;
wire   [0:0] icmp_ln169_fu_2243_p2;
reg   [0:0] icmp_ln169_reg_7648;
wire   [0:0] icmp_ln169_1_fu_2259_p2;
reg   [0:0] icmp_ln169_1_reg_7655;
wire   [10:0] select_ln169_1_fu_2277_p3;
reg   [10:0] select_ln169_1_reg_7660;
wire   [0:0] icmp_ln169_2_fu_2285_p2;
reg   [0:0] icmp_ln169_2_reg_7668;
wire   [15:0] test_y_fu_2291_p1;
reg   [15:0] test_y_reg_7674;
reg   [24:0] trunc_ln_reg_7680;
wire   [15:0] phi_ln15_1_fu_2404_p11;
reg   [15:0] phi_ln15_1_reg_7685;
reg   [24:0] trunc_ln18_1_reg_7692;
wire  signed [15:0] dx1_fu_2449_p2;
reg  signed [15:0] dx1_reg_7697;
reg  signed [15:0] dx1_reg_7697_pp0_iter10_reg;
wire   [15:0] dy1_fu_2453_p2;
reg  signed [15:0] dy1_reg_7704;
wire  signed [15:0] dy2_fu_2457_p2;
reg  signed [15:0] dy2_reg_7709;
reg  signed [15:0] dy2_reg_7709_pp0_iter10_reg;
wire  signed [15:0] dx3_fu_2465_p2;
reg  signed [15:0] dx3_reg_7719;
wire   [15:0] dy3_fu_2469_p2;
reg  signed [15:0] dy3_reg_7726;
wire  signed [15:0] dy4_fu_2473_p2;
reg  signed [15:0] dy4_reg_7731;
wire  signed [15:0] dx5_fu_2481_p2;
reg  signed [15:0] dx5_reg_7741;
reg  signed [15:0] dx5_reg_7741_pp0_iter10_reg;
wire   [15:0] dy5_fu_2485_p2;
reg  signed [15:0] dy5_reg_7748;
wire  signed [15:0] dy6_fu_2489_p2;
reg  signed [15:0] dy6_reg_7753;
reg  signed [15:0] dy6_reg_7753_pp0_iter10_reg;
wire   [15:0] dx6_fu_2493_p2;
reg  signed [15:0] dx6_reg_7764;
reg   [24:0] trunc_ln18_2_reg_7789;
wire   [25:0] add_ln162_fu_2541_p2;
reg   [25:0] add_ln162_reg_7794;
wire   [27:0] mul_ln32_fu_2553_p2;
reg  signed [27:0] mul_ln32_reg_7799;
wire   [27:0] mul_ln33_fu_2565_p2;
reg  signed [27:0] mul_ln33_reg_7804;
wire   [8:0] neighbor_x_fu_2580_p2;
reg   [8:0] neighbor_x_reg_7819;
wire   [1:0] x_mod3_fu_2585_p9;
reg   [1:0] x_mod3_reg_7824;
wire   [8:0] neighbor_x_2_fu_2605_p2;
reg   [8:0] neighbor_x_2_reg_7830;
wire   [1:0] conv3_i_i62_1_i_cast850_cast970_cast_fu_2610_p9;
reg   [1:0] conv3_i_i62_1_i_cast850_cast970_cast_reg_7835;
wire   [1:0] x_mod3_1_fu_2630_p9;
reg   [1:0] x_mod3_1_reg_7841;
wire  signed [26:0] add_ln162_1_fu_2656_p2;
reg  signed [26:0] add_ln162_1_reg_7847;
reg   [0:0] tmp_4_reg_7852;
wire   [27:0] mul_ln34_fu_2676_p2;
reg  signed [27:0] mul_ln34_reg_7858;
wire   [20:0] trunc_ln23_fu_2707_p1;
reg   [20:0] trunc_ln23_reg_7863;
reg   [0:0] tmp_45_reg_7868;
reg   [6:0] tmp_63_cast_reg_7874;
wire   [8:0] neighbor_y_fu_2729_p2;
reg   [8:0] neighbor_y_reg_7880;
wire   [1:0] y_mod3_fu_2734_p9;
reg   [1:0] y_mod3_reg_7885;
wire   [8:0] neighbor_y_2_fu_2754_p2;
reg   [8:0] neighbor_y_2_reg_7892;
wire   [1:0] y_mod3_1_fu_2762_p9;
reg   [1:0] y_mod3_1_reg_7897;
wire   [1:0] y_mod3_2_fu_2782_p9;
reg   [1:0] y_mod3_2_reg_7904;
wire   [20:0] trunc_ln23_1_fu_2821_p1;
reg   [20:0] trunc_ln23_1_reg_7911;
reg   [0:0] tmp_49_reg_7916;
reg   [6:0] tmp_79_cast_reg_7922;
wire   [20:0] trunc_ln23_2_fu_2865_p1;
reg   [20:0] trunc_ln23_2_reg_7928;
reg   [0:0] tmp_50_reg_7933;
reg   [6:0] tmp_83_cast_reg_7939;
wire  signed [27:0] grp_fu_6960_p3;
reg  signed [27:0] sub_ln32_reg_7950;
reg   [15:0] cross1_r5_reg_7955;
reg   [0:0] sign2_r5_reg_7963;
reg   [0:0] sign2_r1_reg_7969;
reg   [0:0] sign2_r2_reg_7975;
reg   [0:0] sign2_r3_reg_7981;
reg   [0:0] sign2_r4_reg_7987;
reg   [0:0] sign2_r6_reg_7993;
reg   [0:0] sign2_r7_reg_7999;
reg   [0:0] sign2_r8_reg_8005;
reg   [0:0] sign2_r9_reg_8011;
wire   [6:0] internal_x_fu_3047_p3;
reg   [6:0] internal_x_reg_8017;
wire   [20:0] trunc_ln35_fu_3075_p1;
reg   [20:0] trunc_ln35_reg_8030;
reg   [0:0] tmp_46_reg_8035;
reg   [6:0] tmp_67_cast_reg_8041;
wire   [20:0] trunc_ln35_1_fu_3122_p1;
reg   [20:0] trunc_ln35_1_reg_8047;
reg   [0:0] tmp_47_reg_8052;
reg   [6:0] tmp_71_cast_reg_8058;
wire   [20:0] trunc_ln35_2_fu_3163_p1;
reg   [20:0] trunc_ln35_2_reg_8064;
reg   [0:0] tmp_48_reg_8069;
reg   [6:0] tmp_75_cast_reg_8075;
wire   [6:0] x_index_29_fu_3212_p3;
reg   [6:0] x_index_29_reg_8081;
wire   [6:0] internal_x_2_fu_3245_p3;
reg   [6:0] internal_x_2_reg_8112;
wire   [0:0] face_fu_3251_p2;
reg   [0:0] face_reg_8143;
wire   [54:0] grp_fu_924_p2;
reg   [54:0] mul_ln162_reg_8151;
reg   [22:0] tmp_24_cast_reg_8156;
wire   [0:0] bound_fu_3266_p2;
wire   [15:0] cross1_r2_fu_3279_p2;
reg   [15:0] cross1_r2_reg_8165;
wire   [15:0] cross3_r2_fu_3283_p2;
reg   [15:0] cross3_r2_reg_8171;
wire   [15:0] cross1_r8_fu_3306_p2;
reg   [15:0] cross1_r8_reg_8177;
wire   [15:0] cross3_r8_fu_3310_p2;
reg   [15:0] cross3_r8_reg_8183;
wire   [6:0] internal_y_fu_3549_p3;
reg   [6:0] internal_y_reg_8189;
wire   [6:0] internal_y_3_fu_3604_p3;
reg   [6:0] internal_y_3_reg_8220;
wire   [6:0] internal_y_4_fu_3659_p3;
reg   [6:0] internal_y_4_reg_8251;
wire   [3:0] bram_index_1_fu_3695_p2;
reg   [3:0] bram_index_1_reg_8282;
wire   [3:0] bram_index_2_fu_3701_p2;
reg   [3:0] bram_index_2_reg_8290;
wire   [0:0] icmp_ln37_fu_3707_p2;
reg   [0:0] icmp_ln37_reg_8298;
wire   [0:0] icmp_ln37_1_fu_3713_p2;
reg   [0:0] icmp_ln37_1_reg_8306;
wire   [0:0] icmp_ln37_2_fu_3719_p2;
reg   [0:0] icmp_ln37_2_reg_8314;
wire   [0:0] icmp_ln37_3_fu_3725_p2;
reg   [0:0] icmp_ln37_3_reg_8322;
wire   [0:0] icmp_ln37_4_fu_3731_p2;
reg   [0:0] icmp_ln37_4_reg_8330;
wire   [0:0] icmp_ln37_5_fu_3737_p2;
reg   [0:0] icmp_ln37_5_reg_8338;
wire   [0:0] icmp_ln37_6_fu_3743_p2;
reg   [0:0] icmp_ln37_6_reg_8346;
wire   [0:0] icmp_ln37_7_fu_3749_p2;
reg   [0:0] icmp_ln37_7_reg_8354;
wire   [0:0] or_ln37_6_fu_3791_p2;
reg   [0:0] or_ln37_6_reg_8362;
wire   [0:0] icmp_ln37_8_fu_3797_p2;
reg   [0:0] icmp_ln37_8_reg_8369;
wire   [0:0] icmp_ln37_9_fu_3803_p2;
reg   [0:0] icmp_ln37_9_reg_8376;
wire   [0:0] icmp_ln37_10_fu_3809_p2;
reg   [0:0] icmp_ln37_10_reg_8383;
wire   [0:0] icmp_ln37_11_fu_3815_p2;
reg   [0:0] icmp_ln37_11_reg_8390;
wire   [0:0] icmp_ln37_12_fu_3821_p2;
reg   [0:0] icmp_ln37_12_reg_8397;
wire   [0:0] icmp_ln37_13_fu_3827_p2;
reg   [0:0] icmp_ln37_13_reg_8404;
wire   [0:0] icmp_ln37_14_fu_3833_p2;
reg   [0:0] icmp_ln37_14_reg_8411;
wire   [0:0] icmp_ln37_15_fu_3839_p2;
reg   [0:0] icmp_ln37_15_reg_8418;
wire   [0:0] or_ln37_13_fu_3881_p2;
reg   [0:0] or_ln37_13_reg_8425;
wire   [0:0] icmp_ln37_16_fu_3887_p2;
reg   [0:0] icmp_ln37_16_reg_8432;
wire   [0:0] icmp_ln37_17_fu_3893_p2;
reg   [0:0] icmp_ln37_17_reg_8441;
wire   [0:0] icmp_ln37_18_fu_3899_p2;
reg   [0:0] icmp_ln37_18_reg_8450;
wire   [0:0] icmp_ln37_19_fu_3905_p2;
reg   [0:0] icmp_ln37_19_reg_8459;
wire   [0:0] icmp_ln37_20_fu_3911_p2;
reg   [0:0] icmp_ln37_20_reg_8468;
wire   [0:0] icmp_ln37_21_fu_3917_p2;
reg   [0:0] icmp_ln37_21_reg_8477;
wire   [0:0] icmp_ln37_22_fu_3923_p2;
reg   [0:0] icmp_ln37_22_reg_8486;
wire   [0:0] icmp_ln37_23_fu_3929_p2;
reg   [0:0] icmp_ln37_23_reg_8495;
wire   [0:0] icmp_ln37_24_fu_3935_p2;
reg   [0:0] icmp_ln37_24_reg_8504;
wire   [0:0] icmp_ln37_25_fu_3941_p2;
reg   [0:0] icmp_ln37_25_reg_8512;
wire   [0:0] icmp_ln37_26_fu_3947_p2;
reg   [0:0] icmp_ln37_26_reg_8520;
wire   [0:0] icmp_ln37_27_fu_3953_p2;
reg   [0:0] icmp_ln37_27_reg_8528;
wire   [0:0] icmp_ln37_28_fu_3959_p2;
reg   [0:0] icmp_ln37_28_reg_8536;
wire   [0:0] icmp_ln37_29_fu_3965_p2;
reg   [0:0] icmp_ln37_29_reg_8544;
wire   [0:0] icmp_ln37_30_fu_3971_p2;
reg   [0:0] icmp_ln37_30_reg_8552;
wire   [0:0] icmp_ln37_31_fu_3977_p2;
reg   [0:0] icmp_ln37_31_reg_8560;
wire   [0:0] icmp_ln37_35_fu_3983_p2;
reg   [0:0] icmp_ln37_35_reg_8568;
wire   [0:0] icmp_ln37_36_fu_3989_p2;
reg   [0:0] icmp_ln37_36_reg_8577;
wire   [0:0] icmp_ln37_37_fu_3995_p2;
reg   [0:0] icmp_ln37_37_reg_8586;
wire   [0:0] icmp_ln37_38_fu_4001_p2;
reg   [0:0] icmp_ln37_38_reg_8595;
wire   [0:0] icmp_ln37_43_fu_4007_p2;
reg   [0:0] icmp_ln37_43_reg_8604;
wire   [0:0] icmp_ln37_44_fu_4013_p2;
reg   [0:0] icmp_ln37_44_reg_8612;
wire   [0:0] icmp_ln37_45_fu_4019_p2;
reg   [0:0] icmp_ln37_45_reg_8620;
wire   [0:0] icmp_ln37_46_fu_4025_p2;
reg   [0:0] icmp_ln37_46_reg_8628;
wire   [0:0] icmp_ln38_fu_4031_p2;
reg   [0:0] icmp_ln38_reg_8636;
wire   [0:0] icmp_ln38_1_fu_4037_p2;
reg   [0:0] icmp_ln38_1_reg_8642;
wire   [0:0] icmp_ln38_2_fu_4043_p2;
reg   [0:0] icmp_ln38_2_reg_8648;
wire   [0:0] icmp_ln38_3_fu_4049_p2;
reg   [0:0] icmp_ln38_3_reg_8654;
wire   [0:0] icmp_ln38_4_fu_4055_p2;
reg   [0:0] icmp_ln38_4_reg_8660;
wire   [0:0] icmp_ln38_5_fu_4061_p2;
reg   [0:0] icmp_ln38_5_reg_8666;
wire   [0:0] icmp_ln38_6_fu_4067_p2;
reg   [0:0] icmp_ln38_6_reg_8672;
wire   [0:0] icmp_ln38_7_fu_4073_p2;
reg   [0:0] icmp_ln38_7_reg_8678;
wire   [0:0] or_ln38_6_fu_4115_p2;
reg   [0:0] or_ln38_6_reg_8684;
wire   [0:0] icmp_ln38_8_fu_4121_p2;
reg   [0:0] icmp_ln38_8_reg_8690;
wire   [0:0] icmp_ln38_9_fu_4127_p2;
reg   [0:0] icmp_ln38_9_reg_8696;
wire   [0:0] icmp_ln38_10_fu_4133_p2;
reg   [0:0] icmp_ln38_10_reg_8702;
wire   [0:0] icmp_ln38_11_fu_4139_p2;
reg   [0:0] icmp_ln38_11_reg_8708;
wire   [0:0] icmp_ln38_12_fu_4145_p2;
reg   [0:0] icmp_ln38_12_reg_8714;
wire   [0:0] icmp_ln38_13_fu_4151_p2;
reg   [0:0] icmp_ln38_13_reg_8720;
wire   [0:0] icmp_ln38_14_fu_4157_p2;
reg   [0:0] icmp_ln38_14_reg_8726;
wire   [0:0] icmp_ln38_15_fu_4163_p2;
reg   [0:0] icmp_ln38_15_reg_8732;
wire   [0:0] or_ln38_13_fu_4205_p2;
reg   [0:0] or_ln38_13_reg_8738;
wire   [0:0] and_ln195_1_fu_4221_p2;
reg   [0:0] and_ln195_1_reg_8744;
wire   [0:0] and_ln195_3_fu_4237_p2;
reg   [0:0] and_ln195_3_reg_8749;
wire   [0:0] and_ln195_4_fu_4249_p2;
reg   [0:0] and_ln195_4_reg_8754;
wire   [0:0] and_ln195_5_fu_4265_p2;
reg   [0:0] and_ln195_5_reg_8759;
wire   [0:0] and_ln195_7_fu_4281_p2;
reg   [0:0] and_ln195_7_reg_8764;
wire   [6:0] x_index_fu_4950_p3;
reg   [6:0] x_index_reg_8769;
reg   [6:0] x_index_reg_8769_pp0_iter12_reg;
wire   [6:0] x_index_57_fu_4957_p3;
reg   [6:0] x_index_57_reg_8774;
reg   [6:0] x_index_57_reg_8774_pp0_iter12_reg;
wire   [6:0] x_index_58_fu_4964_p3;
reg   [6:0] x_index_58_reg_8779;
reg   [6:0] x_index_58_reg_8779_pp0_iter12_reg;
wire   [6:0] x_index_59_fu_4970_p3;
reg   [6:0] x_index_59_reg_8784;
reg   [6:0] x_index_59_reg_8784_pp0_iter12_reg;
wire   [6:0] x_index_60_fu_4976_p3;
reg   [6:0] x_index_60_reg_8789;
reg   [6:0] x_index_60_reg_8789_pp0_iter12_reg;
wire   [6:0] x_index_61_fu_4982_p3;
reg   [6:0] x_index_61_reg_8794;
reg   [6:0] x_index_61_reg_8794_pp0_iter12_reg;
wire   [6:0] x_index_62_fu_4988_p3;
reg   [6:0] x_index_62_reg_8799;
reg   [6:0] x_index_62_reg_8799_pp0_iter12_reg;
wire   [6:0] x_index_63_fu_4995_p3;
reg   [6:0] x_index_63_reg_8804;
reg   [6:0] x_index_63_reg_8804_pp0_iter12_reg;
wire   [6:0] x_index_64_fu_5002_p3;
reg   [6:0] x_index_64_reg_8809;
reg   [6:0] x_index_64_reg_8809_pp0_iter12_reg;
wire   [6:0] y_index_fu_5385_p3;
reg   [6:0] y_index_reg_8814;
reg   [6:0] y_index_reg_8814_pp0_iter12_reg;
wire   [6:0] y_index_75_fu_5392_p3;
reg   [6:0] y_index_75_reg_8819;
reg   [6:0] y_index_75_reg_8819_pp0_iter12_reg;
wire   [6:0] y_index_76_fu_5399_p3;
reg   [6:0] y_index_76_reg_8824;
reg   [6:0] y_index_76_reg_8824_pp0_iter12_reg;
wire   [6:0] y_index_77_fu_5405_p3;
reg   [6:0] y_index_77_reg_8829;
reg   [6:0] y_index_77_reg_8829_pp0_iter12_reg;
wire   [6:0] y_index_78_fu_5411_p3;
reg   [6:0] y_index_78_reg_8834;
reg   [6:0] y_index_78_reg_8834_pp0_iter12_reg;
wire   [6:0] y_index_79_fu_5417_p3;
reg   [6:0] y_index_79_reg_8839;
reg   [6:0] y_index_79_reg_8839_pp0_iter12_reg;
wire   [6:0] y_index_80_fu_5423_p3;
reg   [6:0] y_index_80_reg_8844;
reg   [6:0] y_index_80_reg_8844_pp0_iter12_reg;
wire   [6:0] y_index_81_fu_5430_p3;
reg   [6:0] y_index_81_reg_8849;
reg   [6:0] y_index_81_reg_8849_pp0_iter12_reg;
wire   [6:0] y_index_82_fu_5437_p3;
reg   [6:0] y_index_82_reg_8854;
reg   [6:0] y_index_82_reg_8854_pp0_iter12_reg;
wire   [17:0] z_in_fu_6140_p3;
reg   [17:0] z_in_reg_8859;
wire   [0:0] tmp_51_fu_6228_p3;
reg   [0:0] tmp_51_reg_8881;
reg   [13:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_addr_reg_8885;
wire   [0:0] tmp_52_fu_6253_p3;
reg   [0:0] tmp_52_reg_8891;
reg   [13:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_addr_reg_8895;
wire   [0:0] tmp_53_fu_6278_p3;
reg   [0:0] tmp_53_reg_8901;
reg   [13:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_addr_reg_8905;
wire   [0:0] tmp_54_fu_6303_p3;
reg   [0:0] tmp_54_reg_8911;
reg   [13:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_addr_reg_8915;
wire   [0:0] tmp_58_fu_6328_p3;
reg   [0:0] tmp_58_reg_8921;
reg   [13:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_addr_reg_8925;
wire   [0:0] tmp_62_fu_6353_p3;
reg   [0:0] tmp_62_reg_8931;
reg   [13:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_addr_reg_8935;
wire   [0:0] tmp_66_fu_6378_p3;
reg   [13:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_addr_reg_8945;
wire   [0:0] tmp_70_fu_6403_p3;
reg   [0:0] tmp_70_reg_8951;
reg   [0:0] tmp_70_reg_8951_pp0_iter12_reg;
reg   [13:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_addr_reg_8955;
wire   [0:0] tmp_74_fu_6428_p3;
reg   [0:0] tmp_74_reg_8961;
reg   [0:0] tmp_74_reg_8961_pp0_iter12_reg;
reg   [13:0] zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_addr_reg_8965;
wire   [0:0] icmp_ln41_fu_6449_p2;
reg   [0:0] icmp_ln41_reg_8971;
wire   [0:0] icmp_ln41_1_fu_6454_p2;
reg   [0:0] icmp_ln41_1_reg_8975;
wire   [0:0] icmp_ln41_2_fu_6459_p2;
reg   [0:0] icmp_ln41_2_reg_8979;
wire   [0:0] icmp_ln41_3_fu_6464_p2;
reg   [0:0] icmp_ln41_3_reg_8983;
wire   [0:0] icmp_ln41_4_fu_6469_p2;
reg   [0:0] icmp_ln41_4_reg_8987;
wire   [0:0] icmp_ln41_5_fu_6474_p2;
reg   [0:0] icmp_ln41_5_reg_8991;
wire   [0:0] icmp_ln41_6_fu_6479_p2;
wire   [0:0] icmp_ln41_7_fu_6484_p2;
reg   [0:0] icmp_ln41_7_reg_8999;
wire   [0:0] icmp_ln41_8_fu_6489_p2;
reg   [0:0] icmp_ln41_8_reg_9003;
wire   [2:0] tmp_23_fu_6521_p3;
wire   [2:0] tmp_25_fu_6529_p3;
wire   [2:0] tmp_24_fu_6537_p3;
wire   [8:0] tmp_68_fu_6615_p4;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage1_subdone;
wire    grp_rotate_norm_fu_906_ap_start;
wire    grp_rotate_norm_fu_906_ap_done;
wire    grp_rotate_norm_fu_906_ap_idle;
wire    grp_rotate_norm_fu_906_ap_ready;
reg    grp_rotate_norm_fu_906_ap_ce;
wire   [9:0] grp_rotate_norm_fu_906_i_n_0_2_val;
wire  signed [9:0] grp_rotate_norm_fu_906_ap_return;
reg    ap_block_state3_pp0_stage2_iter0_ignore_call157;
reg    ap_block_pp0_stage2_11001_ignoreCallOp168;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call157;
reg    ap_block_pp0_stage0_11001_ignoreCallOp205;
reg    ap_block_state2_pp0_stage1_iter0_ignore_call157;
reg    ap_block_pp0_stage1_11001_ignoreCallOp243;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ph_ph_i_reg_798;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ph_ph_i_reg_798;
reg   [0:0] ap_phi_reg_pp0_iter2_p_ph_ph_i_reg_798;
reg   [0:0] ap_phi_reg_pp0_iter3_p_ph_ph_i_reg_798;
reg   [0:0] ap_phi_reg_pp0_iter4_p_ph_ph_i_reg_798;
reg   [0:0] ap_phi_reg_pp0_iter5_p_ph_ph_i_reg_798;
reg   [0:0] ap_phi_reg_pp0_iter6_p_ph_ph_i_reg_798;
reg   [0:0] ap_phi_reg_pp0_iter7_p_ph_ph_i_reg_798;
reg   [0:0] ap_phi_reg_pp0_iter8_p_ph_ph_i_reg_798;
reg   [0:0] ap_phi_reg_pp0_iter9_p_ph_ph_i_reg_798;
reg   [0:0] ap_phi_reg_pp0_iter10_p_ph_ph_i_reg_798;
reg   [0:0] ap_phi_reg_pp0_iter11_p_ph_ph_i_reg_798;
reg   [1:0] ap_phi_mux_p_ph_ph89_i_in_phi_fu_817_p6;
wire   [1:0] tmp_fu_6494_p3;
wire   [1:0] ap_phi_reg_pp0_iter11_p_ph_ph89_i_in_reg_814;
wire   [1:0] tmp_20_fu_6512_p3;
wire   [1:0] tmp_21_fu_6503_p3;
wire   [2:0] ap_phi_reg_pp0_iter0_p_ph76_ph_i_in_reg_825;
reg   [2:0] ap_phi_reg_pp0_iter1_p_ph76_ph_i_in_reg_825;
reg   [2:0] ap_phi_reg_pp0_iter2_p_ph76_ph_i_in_reg_825;
reg   [2:0] ap_phi_reg_pp0_iter3_p_ph76_ph_i_in_reg_825;
reg   [2:0] ap_phi_reg_pp0_iter4_p_ph76_ph_i_in_reg_825;
reg   [2:0] ap_phi_reg_pp0_iter5_p_ph76_ph_i_in_reg_825;
reg   [2:0] ap_phi_reg_pp0_iter6_p_ph76_ph_i_in_reg_825;
reg   [2:0] ap_phi_reg_pp0_iter7_p_ph76_ph_i_in_reg_825;
reg   [2:0] ap_phi_reg_pp0_iter8_p_ph76_ph_i_in_reg_825;
reg   [2:0] ap_phi_reg_pp0_iter9_p_ph76_ph_i_in_reg_825;
reg   [2:0] ap_phi_reg_pp0_iter10_p_ph76_ph_i_in_reg_825;
reg   [2:0] ap_phi_reg_pp0_iter11_p_ph76_ph_i_in_reg_825;
reg   [2:0] ap_phi_reg_pp0_iter12_p_ph76_ph_i_in_reg_825;
reg   [3:0] ap_phi_mux_p_ph78_ph_i_in_phi_fu_839_p6;
wire   [3:0] tmp_55_fu_6545_p3;
wire   [3:0] ap_phi_reg_pp0_iter12_p_ph78_ph_i_in_reg_836;
wire   [3:0] tmp_56_fu_6563_p3;
wire   [3:0] tmp_57_fu_6554_p3;
reg   [4:0] ap_phi_mux_p_ph86_ph_i_in_phi_fu_850_p6;
wire   [4:0] tmp_59_fu_6572_p3;
wire   [4:0] ap_phi_reg_pp0_iter12_p_ph86_ph_i_in_reg_847;
wire   [4:0] tmp_60_fu_6590_p3;
wire   [4:0] tmp_61_fu_6581_p3;
reg   [8:0] ap_phi_mux_p_ph79_ph_i_phi_fu_861_p6;
wire   [8:0] grp_fu_973_p4;
wire   [8:0] ap_phi_reg_pp0_iter12_p_ph79_ph_i_reg_858;
wire   [8:0] tmp_64_fu_6604_p4;
wire   [8:0] ap_phi_reg_pp0_iter0_p_ph81_ph_i_reg_869;
reg   [8:0] ap_phi_reg_pp0_iter1_p_ph81_ph_i_reg_869;
reg   [8:0] ap_phi_reg_pp0_iter2_p_ph81_ph_i_reg_869;
reg   [8:0] ap_phi_reg_pp0_iter3_p_ph81_ph_i_reg_869;
reg   [8:0] ap_phi_reg_pp0_iter4_p_ph81_ph_i_reg_869;
reg   [8:0] ap_phi_reg_pp0_iter5_p_ph81_ph_i_reg_869;
reg   [8:0] ap_phi_reg_pp0_iter6_p_ph81_ph_i_reg_869;
reg   [8:0] ap_phi_reg_pp0_iter7_p_ph81_ph_i_reg_869;
reg   [8:0] ap_phi_reg_pp0_iter8_p_ph81_ph_i_reg_869;
reg   [8:0] ap_phi_reg_pp0_iter9_p_ph81_ph_i_reg_869;
reg   [8:0] ap_phi_reg_pp0_iter10_p_ph81_ph_i_reg_869;
reg   [8:0] ap_phi_reg_pp0_iter11_p_ph81_ph_i_reg_869;
reg   [8:0] ap_phi_reg_pp0_iter12_p_ph81_ph_i_reg_869;
reg   [8:0] ap_phi_mux_p_ph83_ph_i_phi_fu_883_p6;
wire   [8:0] grp_fu_994_p4;
wire   [8:0] ap_phi_reg_pp0_iter12_p_ph83_ph_i_reg_880;
wire   [8:0] tmp_72_fu_6625_p4;
reg   [8:0] ap_phi_mux_ref_tmp219_2_phi_fu_895_p8;
wire   [8:0] grp_fu_1006_p4;
reg   [8:0] ap_phi_reg_pp0_iter12_ref_tmp219_2_reg_891;
wire   [8:0] tmp_76_fu_6636_p4;
wire   [8:0] ap_phi_reg_pp0_iter0_ref_tmp219_2_reg_891;
reg   [8:0] ap_phi_reg_pp0_iter1_ref_tmp219_2_reg_891;
reg   [8:0] ap_phi_reg_pp0_iter2_ref_tmp219_2_reg_891;
reg   [8:0] ap_phi_reg_pp0_iter3_ref_tmp219_2_reg_891;
reg   [8:0] ap_phi_reg_pp0_iter4_ref_tmp219_2_reg_891;
reg   [8:0] ap_phi_reg_pp0_iter5_ref_tmp219_2_reg_891;
reg   [8:0] ap_phi_reg_pp0_iter6_ref_tmp219_2_reg_891;
reg   [8:0] ap_phi_reg_pp0_iter7_ref_tmp219_2_reg_891;
reg   [8:0] ap_phi_reg_pp0_iter8_ref_tmp219_2_reg_891;
reg   [8:0] ap_phi_reg_pp0_iter9_ref_tmp219_2_reg_891;
reg   [8:0] ap_phi_reg_pp0_iter10_ref_tmp219_2_reg_891;
reg   [8:0] ap_phi_reg_pp0_iter11_ref_tmp219_2_reg_891;
reg    grp_rotate_norm_fu_906_ap_start_reg;
wire    ap_block_pp0_stage2_ignoreCallOp168;
wire   [63:0] zext_ln38_fu_6244_p1;
wire   [63:0] zext_ln38_1_fu_6269_p1;
wire   [63:0] zext_ln38_2_fu_6294_p1;
wire   [63:0] zext_ln38_3_fu_6319_p1;
wire   [63:0] zext_ln38_4_fu_6344_p1;
wire   [63:0] zext_ln38_5_fu_6369_p1;
wire   [63:0] zext_ln38_6_fu_6394_p1;
wire   [63:0] zext_ln38_7_fu_6419_p1;
wire   [63:0] zext_ln38_8_fu_6444_p1;
wire   [63:0] zext_ln205_fu_6657_p1;
wire   [0:0] trunc_ln202_fu_6647_p1;
wire   [63:0] zext_ln210_fu_6676_p1;
wire   [0:0] tmp_78_fu_6662_p3;
wire   [63:0] zext_ln215_fu_6695_p1;
wire   [0:0] tmp_79_fu_6681_p3;
wire   [63:0] zext_ln205_1_fu_6714_p1;
wire   [0:0] tmp_80_fu_6700_p3;
wire   [63:0] zext_ln210_1_fu_6733_p1;
wire   [0:0] tmp_81_fu_6719_p3;
wire   [63:0] zext_ln215_1_fu_6752_p1;
wire   [0:0] tmp_82_fu_6738_p3;
wire   [63:0] zext_ln205_2_fu_6771_p1;
wire   [0:0] tmp_83_fu_6757_p3;
wire   [63:0] zext_ln210_2_fu_6790_p1;
wire   [0:0] tmp_84_fu_6776_p3;
wire   [63:0] zext_ln215_2_fu_6809_p1;
wire   [0:0] tmp_85_fu_6795_p3;
reg    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce0_local;
reg    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_we1_local;
reg    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce1_local;
reg    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce0_local;
reg    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_we1_local;
reg    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce1_local;
reg    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce0_local;
reg    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_we1_local;
reg    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce1_local;
reg    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce0_local;
reg    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_we1_local;
reg    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce1_local;
reg    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce0_local;
reg    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_we1_local;
reg    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce1_local;
reg    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce0_local;
reg    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_we1_local;
reg    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce1_local;
reg    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce0_local;
reg    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_we1_local;
reg    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce1_local;
reg    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce0_local;
reg    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_we1_local;
reg    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce1_local;
reg    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce0_local;
reg    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_we1_local;
reg    zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce1_local;
reg    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_we1_local;
reg    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_ce1_local;
reg    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_we1_local;
reg    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_ce1_local;
reg    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_we1_local;
reg    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_ce1_local;
reg    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_we1_local;
reg    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_ce1_local;
reg    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_we1_local;
reg    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_ce1_local;
reg    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_we1_local;
reg    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_ce1_local;
reg    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_we1_local;
reg    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_ce1_local;
reg    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_we1_local;
reg    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_ce1_local;
reg    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_we1_local;
reg    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_ce1_local;
reg   [63:0] grp_fu_916_p0;
reg  signed [31:0] grp_fu_921_p0;
wire   [28:0] grp_fu_924_p1;
wire   [29:0] grp_fu_929_p1;
wire   [29:0] grp_fu_934_p1;
wire   [8:0] zext_ln45_fu_6599_p1;
wire   [17:0] grp_fu_943_p4;
wire   [17:0] grp_fu_953_p4;
wire   [17:0] mul_ln14_1_fu_1100_p0;
wire   [33:0] zext_ln14_1_fu_1096_p1;
wire   [17:0] grp_fu_963_p4;
wire   [17:0] mul_ln15_1_fu_1110_p0;
wire   [17:0] mul_ln16_1_fu_1116_p0;
wire   [17:0] mul_ln14_4_fu_1134_p0;
wire   [33:0] zext_ln14_4_fu_1130_p1;
wire  signed [15:0] mul_ln14_4_fu_1134_p1;
wire   [17:0] mul_ln15_4_fu_1143_p0;
wire  signed [15:0] mul_ln15_4_fu_1143_p1;
wire   [17:0] mul_ln16_4_fu_1148_p0;
wire  signed [15:0] mul_ln16_4_fu_1148_p1;
wire   [17:0] mul_ln14_7_fu_1185_p0;
wire   [33:0] zext_ln14_7_fu_1181_p1;
wire  signed [15:0] mul_ln14_7_fu_1185_p1;
wire   [17:0] mul_ln15_7_fu_1194_p0;
wire  signed [15:0] mul_ln15_7_fu_1194_p1;
wire   [17:0] mul_ln16_7_fu_1199_p0;
wire  signed [15:0] mul_ln16_7_fu_1199_p1;
wire  signed [34:0] grp_fu_6822_p3;
wire  signed [34:0] grp_fu_6830_p3;
wire  signed [35:0] sext_ln15_4_fu_1207_p1;
wire  signed [35:0] sext_ln15_3_fu_1204_p1;
wire  signed [34:0] grp_fu_6839_p3;
wire  signed [34:0] grp_fu_6847_p3;
wire  signed [35:0] sext_ln16_4_fu_1219_p1;
wire  signed [35:0] sext_ln16_3_fu_1216_p1;
wire   [35:0] s2_fu_1210_p2;
wire   [35:0] s3_fu_1222_p2;
wire  signed [34:0] grp_fu_6863_p3;
wire  signed [34:0] grp_fu_6870_p3;
wire  signed [35:0] sext_ln15_11_fu_1260_p1;
wire  signed [35:0] sext_ln15_8_fu_1257_p1;
wire  signed [34:0] grp_fu_6878_p3;
wire  signed [34:0] grp_fu_6885_p3;
wire  signed [35:0] sext_ln16_9_fu_1272_p1;
wire  signed [35:0] sext_ln16_8_fu_1269_p1;
wire   [35:0] s2_1_fu_1263_p2;
wire   [35:0] s3_1_fu_1275_p2;
wire   [11:0] mul_ln127_fu_1313_p1;
wire   [34:0] mul_ln127_fu_1313_p2;
wire   [11:0] mul_ln130_fu_1331_p1;
wire   [34:0] mul_ln130_fu_1331_p2;
wire  signed [34:0] grp_fu_6900_p3;
wire  signed [34:0] grp_fu_6907_p3;
wire  signed [35:0] sext_ln15_16_fu_1369_p1;
wire  signed [35:0] sext_ln15_15_fu_1366_p1;
wire  signed [34:0] grp_fu_6915_p3;
wire  signed [34:0] grp_fu_6922_p3;
wire  signed [35:0] sext_ln16_14_fu_1381_p1;
wire  signed [35:0] sext_ln16_13_fu_1378_p1;
wire   [35:0] s2_2_fu_1372_p2;
wire   [35:0] s3_2_fu_1384_p2;
wire   [11:0] mul_ln128_fu_1413_p1;
wire   [34:0] mul_ln128_fu_1413_p2;
wire   [11:0] mul_ln131_fu_1431_p1;
wire   [34:0] mul_ln131_fu_1431_p2;
wire   [11:0] mul_ln129_fu_1469_p1;
wire   [34:0] mul_ln129_fu_1469_p2;
wire   [11:0] mul_ln132_fu_1487_p1;
wire   [34:0] mul_ln132_fu_1487_p2;
wire  signed [9:0] tmp_2_fu_1506_p1;
wire  signed [26:0] sext_ln163_1_fu_1517_p1;
wire  signed [26:0] sext_ln163_fu_1514_p1;
wire  signed [26:0] sext_ln164_1_fu_1529_p1;
wire  signed [26:0] sext_ln164_fu_1526_p1;
wire  signed [27:0] sext_ln163_2_fu_1558_p1;
wire  signed [27:0] sext_ln163_3_fu_1561_p1;
wire  signed [27:0] sext_ln164_2_fu_1578_p1;
wire  signed [27:0] sext_ln164_3_fu_1581_p1;
wire  signed [17:0] icmp_ln147_fu_1606_p0;
wire   [17:0] grp_fu_6930_p3;
wire  signed [17:0] tmp_cast_fu_1611_p1;
wire  signed [17:0] tmp_1_fu_1620_p1;
wire  signed [17:0] trunc_ln150_fu_1627_p0;
wire   [7:0] trunc_ln150_fu_1627_p1;
wire   [7:0] tmp_cast_fu_1611_p4;
wire   [0:0] icmp_ln150_fu_1630_p2;
wire   [7:0] add_ln150_fu_1636_p2;
wire   [0:0] tmp_1_fu_1620_p3;
wire   [7:0] select_ln150_fu_1642_p3;
wire   [0:0] icmp_ln147_fu_1606_p2;
wire   [0:0] or_ln153_fu_1665_p2;
wire   [7:0] select_ln153_fu_1658_p3;
wire   [7:0] select_ln150_1_fu_1650_p3;
wire   [56:0] sub_ln163_fu_1698_p2;
wire   [25:0] tmp_25_cast_fu_1703_p4;
wire   [25:0] select_ln163_fu_1713_p3;
wire   [25:0] sub_ln163_1_fu_1719_p2;
wire   [56:0] sub_ln164_fu_1731_p2;
wire   [25:0] tmp_36_cast_fu_1736_p4;
wire   [25:0] select_ln164_fu_1746_p3;
wire   [25:0] sub_ln164_1_fu_1752_p2;
wire   [27:0] zext_ln164_fu_1792_p1;
wire   [0:0] icmp_ln165_fu_1806_p2;
wire   [13:0] add_ln165_fu_1811_p2;
wire   [0:0] tmp_8_fu_1798_p3;
wire   [13:0] select_ln165_fu_1816_p3;
wire   [27:0] zext_ln165_fu_1795_p1;
wire   [0:0] icmp_ln166_fu_1838_p2;
wire   [13:0] add_ln166_fu_1843_p2;
wire   [0:0] tmp_9_fu_1830_p3;
wire   [13:0] select_ln166_fu_1848_p3;
wire   [0:0] tmp_13_fu_1862_p3;
wire   [0:0] icmp_ln23_fu_1876_p2;
wire   [0:0] xor_ln23_fu_1870_p2;
wire   [0:0] tmp_14_fu_1888_p3;
wire   [0:0] icmp_ln27_fu_1902_p2;
wire   [0:0] xor_ln27_fu_1896_p2;
wire   [8:0] grp_fu_1922_p0;
wire   [2:0] grp_fu_1922_p1;
wire   [2:0] grp_fu_1942_p1;
wire   [63:0] bitcast_ln716_fu_1961_p1;
wire   [10:0] tmp_s_fu_1977_p4;
wire   [51:0] trunc_ln168_1_fu_1991_p1;
wire   [52:0] zext_ln168_1_cast_fu_1995_p3;
wire   [53:0] zext_ln168_1_fu_2003_p1;
wire   [53:0] sub_ln168_fu_2007_p2;
wire   [62:0] trunc_ln168_fu_1965_p1;
wire   [11:0] zext_ln168_fu_1987_p1;
wire   [11:0] sub_ln168_1_fu_2027_p2;
wire   [10:0] trunc_ln168_2_fu_2033_p1;
wire   [10:0] add_ln168_fu_2043_p2;
wire   [10:0] sub_ln168_2_fu_2049_p2;
wire   [53:0] zext_ln168_2_fu_2078_p1;
wire   [53:0] ashr_ln168_fu_2081_p2;
wire   [0:0] icmp_ln168_3_fu_2073_p2;
wire   [15:0] trunc_ln15_1_fu_2086_p1;
wire   [15:0] select_ln15_4_fu_2090_p3;
wire   [15:0] select_ln168_1cast_fu_2110_p1;
wire   [0:0] icmp_ln168_4_fu_2105_p2;
wire   [15:0] shl_ln168_fu_2113_p2;
wire   [0:0] xor_ln168_fu_2126_p2;
wire   [0:0] or_ln168_fu_2136_p2;
wire   [0:0] xor_ln168_1_fu_2140_p2;
wire   [0:0] and_ln168_fu_2131_p2;
wire   [0:0] and_ln168_1_fu_2146_p2;
wire   [15:0] phi_ln_fu_2160_p6;
wire   [15:0] phi_ln_fu_2160_p8;
wire   [15:0] phi_ln_fu_2160_p9;
wire   [2:0] phi_ln_fu_2160_p10;
wire   [63:0] bitcast_ln716_1_fu_2183_p1;
wire   [10:0] tmp_12_fu_2199_p4;
wire   [51:0] trunc_ln169_1_fu_2213_p1;
wire   [52:0] zext_ln169_1_cast_fu_2217_p3;
wire   [53:0] zext_ln169_1_fu_2225_p1;
wire   [53:0] sub_ln169_fu_2229_p2;
wire   [62:0] trunc_ln169_fu_2187_p1;
wire   [11:0] zext_ln169_fu_2209_p1;
wire   [11:0] sub_ln169_1_fu_2249_p2;
wire   [10:0] trunc_ln169_2_fu_2255_p1;
wire   [10:0] add_ln169_fu_2265_p2;
wire   [10:0] sub_ln169_2_fu_2271_p2;
wire  signed [34:0] grp_fu_6942_p3;
wire  signed [35:0] sext_ln14_4_fu_2298_p1;
wire  signed [35:0] sext_ln14_3_fu_2295_p1;
wire   [35:0] s1_fu_2301_p2;
wire   [53:0] zext_ln169_2_fu_2322_p1;
wire   [53:0] ashr_ln169_fu_2325_p2;
wire   [0:0] icmp_ln169_3_fu_2317_p2;
wire   [15:0] trunc_ln15_3_fu_2330_p1;
wire   [15:0] select_ln15_5_fu_2334_p3;
wire   [15:0] select_ln169_1cast_fu_2354_p1;
wire   [0:0] icmp_ln169_4_fu_2349_p2;
wire   [15:0] shl_ln169_fu_2357_p2;
wire   [0:0] xor_ln169_fu_2370_p2;
wire   [0:0] or_ln169_fu_2380_p2;
wire   [0:0] xor_ln169_1_fu_2384_p2;
wire   [0:0] and_ln169_fu_2375_p2;
wire   [0:0] and_ln169_1_fu_2390_p2;
wire   [15:0] phi_ln15_1_fu_2404_p6;
wire   [15:0] phi_ln15_1_fu_2404_p8;
wire   [15:0] phi_ln15_1_fu_2404_p9;
wire   [2:0] phi_ln15_1_fu_2404_p10;
wire  signed [34:0] grp_fu_6948_p3;
wire  signed [35:0] sext_ln14_9_fu_2430_p1;
wire  signed [35:0] sext_ln14_8_fu_2427_p1;
wire   [35:0] s1_1_fu_2433_p2;
wire  signed [15:0] dx2_fu_2461_p2;
wire  signed [15:0] dx4_fu_2477_p2;
wire  signed [34:0] grp_fu_6954_p3;
wire  signed [35:0] sext_ln14_14_fu_2516_p1;
wire  signed [35:0] sext_ln14_13_fu_2513_p1;
wire   [35:0] s1_2_fu_2519_p2;
wire  signed [25:0] sext_ln162_1_fu_2538_p1;
wire  signed [25:0] sext_ln162_fu_2535_p1;
wire   [1:0] x_mod3_fu_2585_p7;
wire   [1:0] trunc_ln21_fu_2577_p1;
wire   [1:0] conv3_i_i62_1_i_cast850_cast970_cast_fu_2610_p7;
wire   [1:0] x_mod3_1_fu_2630_p7;
wire  signed [26:0] sext_ln162_2_fu_2650_p1;
wire  signed [26:0] sext_ln162_3_fu_2653_p1;
wire   [9:0] zext_ln23_fu_2685_p1;
wire   [9:0] zext_ln23_1_fu_2688_p1;
wire  signed [9:0] sub_ln23_fu_2691_p2;
wire   [11:0] mul_ln23_fu_2701_p1;
wire   [21:0] mul_ln23_fu_2701_p2;
wire   [1:0] y_mod3_fu_2734_p7;
wire   [1:0] trunc_ln21_1_fu_2682_p1;
wire   [1:0] y_mod3_1_fu_2762_p7;
wire   [1:0] y_mod3_2_fu_2782_p7;
wire   [9:0] zext_ln23_2_fu_2759_p1;
wire   [9:0] zext_ln23_3_fu_2802_p1;
wire  signed [9:0] sub_ln23_1_fu_2805_p2;
wire   [11:0] mul_ln23_1_fu_2815_p1;
wire   [21:0] mul_ln23_1_fu_2815_p2;
wire   [9:0] zext_ln23_4_fu_2843_p1;
wire   [9:0] zext_ln23_5_fu_2846_p1;
wire  signed [9:0] sub_ln23_2_fu_2849_p2;
wire   [11:0] mul_ln23_2_fu_2859_p1;
wire   [21:0] mul_ln23_2_fu_2859_p2;
wire  signed [27:0] grp_fu_6968_p3;
wire   [15:0] cross2_r5_fu_2900_p4;
wire   [15:0] cross2_r2_fu_2909_p2;
wire   [15:0] cross2_r8_fu_2934_p2;
wire   [15:0] cross2_r1_fu_2914_p2;
wire   [15:0] cross2_r3_fu_2919_p2;
wire   [15:0] cross2_r4_fu_2924_p2;
wire   [15:0] cross2_r6_fu_2929_p2;
wire   [15:0] cross2_r7_fu_2939_p2;
wire   [15:0] cross2_r9_fu_2944_p2;
wire   [20:0] sub_ln23_3_fu_3020_p2;
wire   [6:0] tmp_62_cast_fu_3025_p4;
wire   [6:0] select_ln23_fu_3035_p3;
wire   [6:0] sub_ln23_4_fu_3041_p2;
wire   [9:0] zext_ln35_fu_3053_p1;
wire   [9:0] zext_ln35_1_fu_3056_p1;
wire  signed [9:0] sub_ln35_fu_3059_p2;
wire   [11:0] mul_ln35_fu_3069_p1;
wire   [21:0] mul_ln35_fu_3069_p2;
wire   [9:0] zext_ln35_2_fu_3097_p1;
wire   [9:0] zext_ln35_4_fu_3103_p1;
wire  signed [9:0] sub_ln35_1_fu_3106_p2;
wire   [11:0] mul_ln35_1_fu_3116_p1;
wire   [21:0] mul_ln35_1_fu_3116_p2;
wire   [9:0] zext_ln35_3_fu_3100_p1;
wire   [9:0] zext_ln35_5_fu_3144_p1;
wire  signed [9:0] sub_ln35_2_fu_3147_p2;
wire   [11:0] mul_ln35_2_fu_3157_p1;
wire   [21:0] mul_ln35_2_fu_3157_p2;
wire   [20:0] sub_ln23_5_fu_3185_p2;
wire   [6:0] tmp_78_cast_fu_3190_p4;
wire   [6:0] select_ln23_2_fu_3200_p3;
wire   [6:0] sub_ln23_6_fu_3206_p2;
wire   [20:0] sub_ln23_7_fu_3218_p2;
wire   [6:0] tmp_82_cast_fu_3223_p4;
wire   [6:0] select_ln23_4_fu_3233_p3;
wire   [6:0] sub_ln23_8_fu_3239_p2;
wire  signed [27:0] grp_fu_6977_p3;
wire   [15:0] cross3_r5_fu_3270_p4;
wire   [0:0] sign1_r5_fu_3315_p3;
wire   [0:0] sign3_r5_fu_3322_p3;
wire   [0:0] xor_ln85_fu_3329_p2;
wire   [0:0] xor_ln85_1_fu_3334_p2;
wire   [0:0] or_ln85_fu_3339_p2;
wire   [0:0] sign1_r2_fu_3351_p3;
wire   [0:0] sign3_r2_fu_3359_p3;
wire   [0:0] xor_ln97_fu_3367_p2;
wire   [0:0] xor_ln97_1_fu_3372_p2;
wire   [0:0] or_ln97_fu_3377_p2;
wire   [15:0] cross1_r4_fu_3288_p2;
wire   [15:0] cross3_r4_fu_3292_p2;
wire   [0:0] sign1_r4_fu_3389_p3;
wire   [0:0] sign3_r4_fu_3397_p3;
wire   [0:0] xor_ln111_fu_3405_p2;
wire   [0:0] xor_ln111_1_fu_3410_p2;
wire   [0:0] or_ln111_fu_3415_p2;
wire   [15:0] cross1_r6_fu_3297_p2;
wire   [15:0] cross3_r6_fu_3301_p2;
wire   [0:0] sign1_r6_fu_3427_p3;
wire   [0:0] sign3_r6_fu_3435_p3;
wire   [0:0] xor_ln118_fu_3443_p2;
wire   [0:0] xor_ln118_1_fu_3448_p2;
wire   [0:0] or_ln118_fu_3453_p2;
wire   [0:0] sign1_r8_fu_3465_p3;
wire   [0:0] sign3_r8_fu_3473_p3;
wire   [0:0] xor_ln132_fu_3481_p2;
wire   [0:0] xor_ln132_1_fu_3486_p2;
wire   [0:0] or_ln132_fu_3491_p2;
wire   [3:0] p_shl1_fu_3509_p3;
wire   [3:0] zext_ln32_fu_3506_p1;
wire   [20:0] sub_ln35_3_fu_3522_p2;
wire   [6:0] tmp_66_cast_fu_3527_p4;
wire   [6:0] select_ln35_fu_3537_p3;
wire   [6:0] sub_ln35_4_fu_3543_p2;
wire   [3:0] p_shl2_fu_3558_p3;
wire   [3:0] zext_ln32_1_fu_3555_p1;
wire   [3:0] sub_ln32_2_fu_3565_p2;
wire   [3:0] conv3_i_i62_i_cast846_cast966_cast9_cast104_fu_3503_p1;
wire   [20:0] sub_ln35_5_fu_3577_p2;
wire   [6:0] tmp_70_cast_fu_3582_p4;
wire   [6:0] select_ln35_2_fu_3592_p3;
wire   [6:0] sub_ln35_6_fu_3598_p2;
wire   [3:0] p_shl_fu_3613_p3;
wire   [3:0] zext_ln32_2_fu_3610_p1;
wire   [3:0] sub_ln32_3_fu_3620_p2;
wire   [20:0] sub_ln35_7_fu_3632_p2;
wire   [6:0] tmp_74_cast_fu_3637_p4;
wire   [6:0] select_ln35_4_fu_3647_p3;
wire   [6:0] sub_ln35_8_fu_3653_p2;
wire   [3:0] sub_ln32_1_fu_3516_p2;
wire   [3:0] conv3_i_i62_1_i_cast850_cast970_cast17_cast120_fu_3665_p1;
wire   [3:0] conv3_i_i62_2_i_cast851_cast971_cast19_cast124_fu_3686_p1;
wire   [3:0] add_ln32_2_fu_3668_p2;
wire   [0:0] or_ln37_1_fu_3761_p2;
wire   [0:0] or_ln37_fu_3755_p2;
wire   [0:0] or_ln37_4_fu_3779_p2;
wire   [0:0] or_ln37_3_fu_3773_p2;
wire   [0:0] or_ln37_5_fu_3785_p2;
wire   [0:0] or_ln37_2_fu_3767_p2;
wire   [3:0] add_ln32_3_fu_3674_p2;
wire   [0:0] or_ln37_8_fu_3851_p2;
wire   [0:0] or_ln37_7_fu_3845_p2;
wire   [0:0] or_ln37_11_fu_3869_p2;
wire   [0:0] or_ln37_10_fu_3863_p2;
wire   [0:0] or_ln37_12_fu_3875_p2;
wire   [0:0] or_ln37_9_fu_3857_p2;
wire   [3:0] add_ln32_4_fu_3680_p2;
wire   [3:0] bram_index_fu_3689_p2;
wire   [3:0] add_ln32_fu_3571_p2;
wire   [0:0] or_ln38_1_fu_4085_p2;
wire   [0:0] or_ln38_fu_4079_p2;
wire   [0:0] or_ln38_4_fu_4103_p2;
wire   [0:0] or_ln38_3_fu_4097_p2;
wire   [0:0] or_ln38_5_fu_4109_p2;
wire   [0:0] or_ln38_2_fu_4091_p2;
wire   [3:0] add_ln32_1_fu_3626_p2;
wire   [0:0] or_ln38_8_fu_4175_p2;
wire   [0:0] or_ln38_7_fu_4169_p2;
wire   [0:0] or_ln38_11_fu_4193_p2;
wire   [0:0] or_ln38_10_fu_4187_p2;
wire   [0:0] or_ln38_12_fu_4199_p2;
wire   [0:0] or_ln38_9_fu_4181_p2;
wire   [0:0] inside_r8_fu_3497_p2;
wire   [0:0] and_ln195_12_fu_4215_p2;
wire   [0:0] and_ln195_11_fu_4211_p2;
wire   [0:0] inside_r4_fu_3421_p2;
wire   [0:0] and_ln195_16_fu_4231_p2;
wire   [0:0] and_ln195_15_fu_4227_p2;
wire   [0:0] inside_r5_fu_3345_p2;
wire   [0:0] and_ln195_17_fu_4243_p2;
wire   [0:0] inside_r6_fu_3459_p2;
wire   [0:0] and_ln195_19_fu_4259_p2;
wire   [0:0] and_ln195_18_fu_4255_p2;
wire   [0:0] inside_r2_fu_3383_p2;
wire   [0:0] and_ln195_23_fu_4275_p2;
wire   [0:0] and_ln195_22_fu_4271_p2;
wire   [54:0] sub_ln162_fu_4287_p2;
wire   [22:0] tmp_23_cast_fu_4292_p4;
wire   [22:0] select_ln162_fu_4302_p3;
wire   [15:0] cross1_r1_fu_4314_p2;
wire   [15:0] cross3_r1_fu_4318_p2;
wire   [0:0] sign1_r1_fu_4346_p3;
wire   [0:0] sign3_r1_fu_4354_p3;
wire   [0:0] xor_ln91_fu_4362_p2;
wire   [0:0] xor_ln91_1_fu_4367_p2;
wire   [0:0] or_ln91_fu_4372_p2;
wire   [15:0] cross1_r3_fu_4322_p2;
wire   [15:0] cross3_r3_fu_4326_p2;
wire   [0:0] sign1_r3_fu_4384_p3;
wire   [0:0] sign3_r3_fu_4392_p3;
wire   [0:0] xor_ln104_fu_4400_p2;
wire   [0:0] xor_ln104_1_fu_4405_p2;
wire   [0:0] or_ln104_fu_4410_p2;
wire   [15:0] cross1_r7_fu_4330_p2;
wire   [15:0] cross3_r7_fu_4334_p2;
wire   [0:0] sign1_r7_fu_4422_p3;
wire   [0:0] sign3_r7_fu_4430_p3;
wire   [0:0] xor_ln125_fu_4438_p2;
wire   [0:0] xor_ln125_1_fu_4443_p2;
wire   [0:0] or_ln125_fu_4448_p2;
wire   [15:0] cross1_r9_fu_4338_p2;
wire   [15:0] cross3_r9_fu_4342_p2;
wire   [0:0] sign1_r9_fu_4460_p3;
wire   [0:0] sign3_r9_fu_4468_p3;
wire   [0:0] xor_ln139_fu_4476_p2;
wire   [0:0] xor_ln139_1_fu_4481_p2;
wire   [0:0] or_ln139_fu_4486_p2;
wire   [6:0] x_index_10_fu_4498_p3;
wire   [6:0] x_index_9_fu_4503_p3;
wire   [6:0] x_index_8_fu_4508_p3;
wire   [6:0] x_index_7_fu_4513_p3;
wire   [6:0] x_index_6_fu_4518_p3;
wire   [6:0] x_index_5_fu_4523_p3;
wire   [6:0] x_index_4_fu_4528_p3;
wire   [6:0] x_index_3_fu_4533_p3;
wire   [6:0] x_index_2_fu_4538_p3;
wire   [0:0] or_ln37_15_fu_4601_p2;
wire   [0:0] or_ln37_14_fu_4597_p2;
wire   [0:0] or_ln37_18_fu_4615_p2;
wire   [0:0] or_ln37_17_fu_4611_p2;
wire   [0:0] or_ln37_19_fu_4619_p2;
wire   [0:0] or_ln37_16_fu_4605_p2;
wire   [0:0] or_ln37_20_fu_4625_p2;
wire   [6:0] x_index_19_fu_4543_p3;
wire   [6:0] x_index_18_fu_4549_p3;
wire   [6:0] x_index_17_fu_4555_p3;
wire   [6:0] x_index_16_fu_4561_p3;
wire   [6:0] x_index_15_fu_4567_p3;
wire   [6:0] x_index_14_fu_4573_p3;
wire   [6:0] x_index_13_fu_4579_p3;
wire   [6:0] x_index_12_fu_4585_p3;
wire   [6:0] x_index_11_fu_4591_p3;
wire   [0:0] or_ln37_22_fu_4690_p2;
wire   [0:0] or_ln37_21_fu_4686_p2;
wire   [0:0] or_ln37_25_fu_4704_p2;
wire   [0:0] or_ln37_24_fu_4700_p2;
wire   [0:0] or_ln37_26_fu_4708_p2;
wire   [0:0] or_ln37_23_fu_4694_p2;
wire   [0:0] or_ln37_27_fu_4714_p2;
wire   [6:0] x_index_28_fu_4631_p3;
wire   [6:0] x_index_27_fu_4638_p3;
wire   [6:0] x_index_26_fu_4644_p3;
wire   [6:0] x_index_25_fu_4650_p3;
wire   [6:0] x_index_24_fu_4656_p3;
wire   [6:0] x_index_23_fu_4662_p3;
wire   [6:0] x_index_22_fu_4668_p3;
wire   [6:0] x_index_21_fu_4674_p3;
wire   [6:0] x_index_20_fu_4680_p3;
wire   [0:0] or_ln37_29_fu_4799_p2;
wire   [0:0] or_ln37_28_fu_4795_p2;
wire   [0:0] icmp_ln37_32_fu_4775_p2;
wire   [0:0] icmp_ln37_34_fu_4785_p2;
wire   [0:0] icmp_ln37_33_fu_4780_p2;
wire   [0:0] icmp_ln37_39_fu_4790_p2;
wire   [0:0] or_ln37_32_fu_4815_p2;
wire   [0:0] or_ln37_31_fu_4809_p2;
wire   [0:0] or_ln37_33_fu_4821_p2;
wire   [0:0] or_ln37_30_fu_4803_p2;
wire   [0:0] or_ln37_34_fu_4827_p2;
wire   [6:0] x_index_38_fu_4720_p3;
wire   [6:0] x_index_37_fu_4727_p3;
wire   [6:0] x_index_36_fu_4733_p3;
wire   [6:0] x_index_35_fu_4739_p3;
wire   [6:0] x_index_34_fu_4745_p3;
wire   [6:0] x_index_33_fu_4751_p3;
wire   [6:0] x_index_32_fu_4757_p3;
wire   [6:0] x_index_31_fu_4763_p3;
wire   [6:0] x_index_30_fu_4769_p3;
wire   [0:0] or_ln37_36_fu_4916_p2;
wire   [0:0] or_ln37_35_fu_4912_p2;
wire   [0:0] icmp_ln37_40_fu_4892_p2;
wire   [0:0] icmp_ln37_42_fu_4902_p2;
wire   [0:0] icmp_ln37_41_fu_4897_p2;
wire   [0:0] icmp_ln37_47_fu_4907_p2;
wire   [0:0] or_ln37_39_fu_4932_p2;
wire   [0:0] or_ln37_38_fu_4926_p2;
wire   [0:0] or_ln37_40_fu_4938_p2;
wire   [0:0] or_ln37_37_fu_4920_p2;
wire   [0:0] or_ln37_41_fu_4944_p2;
wire   [6:0] x_index_47_fu_4833_p3;
wire   [6:0] x_index_46_fu_4840_p3;
wire   [6:0] x_index_45_fu_4847_p3;
wire   [6:0] x_index_44_fu_4853_p3;
wire   [6:0] x_index_43_fu_4859_p3;
wire   [6:0] x_index_42_fu_4865_p3;
wire   [6:0] x_index_41_fu_4871_p3;
wire   [6:0] x_index_40_fu_4878_p3;
wire   [6:0] x_index_39_fu_4885_p3;
wire   [6:0] y_index_10_fu_5009_p3;
wire   [6:0] y_index_9_fu_5014_p3;
wire   [6:0] y_index_8_fu_5019_p3;
wire   [6:0] y_index_7_fu_5024_p3;
wire   [6:0] y_index_6_fu_5029_p3;
wire   [6:0] y_index_5_fu_5034_p3;
wire   [6:0] y_index_4_fu_5039_p3;
wire   [6:0] y_index_3_fu_5044_p3;
wire   [6:0] y_index_2_fu_5049_p3;
wire   [6:0] y_index_20_fu_5054_p3;
wire   [6:0] y_index_19_fu_5060_p3;
wire   [6:0] y_index_18_fu_5066_p3;
wire   [6:0] y_index_17_fu_5072_p3;
wire   [6:0] y_index_16_fu_5078_p3;
wire   [6:0] y_index_15_fu_5084_p3;
wire   [6:0] y_index_14_fu_5090_p3;
wire   [6:0] y_index_13_fu_5096_p3;
wire   [6:0] y_index_12_fu_5102_p3;
wire   [6:0] y_index_29_fu_5108_p3;
wire   [6:0] y_index_28_fu_5114_p3;
wire   [6:0] y_index_27_fu_5120_p3;
wire   [6:0] y_index_26_fu_5126_p3;
wire   [6:0] y_index_25_fu_5132_p3;
wire   [6:0] y_index_24_fu_5138_p3;
wire   [6:0] y_index_23_fu_5144_p3;
wire   [6:0] y_index_22_fu_5150_p3;
wire   [6:0] y_index_21_fu_5156_p3;
wire   [6:0] y_index_38_fu_5162_p3;
wire   [6:0] y_index_37_fu_5168_p3;
wire   [6:0] y_index_36_fu_5174_p3;
wire   [6:0] y_index_35_fu_5180_p3;
wire   [6:0] y_index_34_fu_5186_p3;
wire   [6:0] y_index_33_fu_5192_p3;
wire   [6:0] y_index_32_fu_5198_p3;
wire   [6:0] y_index_31_fu_5204_p3;
wire   [6:0] y_index_30_fu_5210_p3;
wire   [6:0] y_index_47_fu_5216_p3;
wire   [6:0] y_index_46_fu_5223_p3;
wire   [6:0] y_index_45_fu_5229_p3;
wire   [6:0] y_index_44_fu_5235_p3;
wire   [6:0] y_index_43_fu_5241_p3;
wire   [6:0] y_index_42_fu_5247_p3;
wire   [6:0] y_index_41_fu_5253_p3;
wire   [6:0] y_index_40_fu_5259_p3;
wire   [6:0] y_index_39_fu_5265_p3;
wire   [6:0] y_index_56_fu_5271_p3;
wire   [6:0] y_index_55_fu_5278_p3;
wire   [6:0] y_index_54_fu_5284_p3;
wire   [6:0] y_index_53_fu_5290_p3;
wire   [6:0] y_index_52_fu_5296_p3;
wire   [6:0] y_index_51_fu_5302_p3;
wire   [6:0] y_index_50_fu_5308_p3;
wire   [6:0] y_index_49_fu_5314_p3;
wire   [6:0] y_index_48_fu_5320_p3;
wire   [6:0] y_index_65_fu_5326_p3;
wire   [6:0] y_index_64_fu_5333_p3;
wire   [6:0] y_index_63_fu_5340_p3;
wire   [6:0] y_index_62_fu_5346_p3;
wire   [6:0] y_index_61_fu_5352_p3;
wire   [6:0] y_index_60_fu_5358_p3;
wire   [6:0] y_index_59_fu_5364_p3;
wire   [6:0] y_index_58_fu_5371_p3;
wire   [6:0] y_index_57_fu_5378_p3;
wire   [2:0] valid_index_8_cast_cast_cast_cast_fu_5444_p3;
wire   [2:0] valid_index_fu_5507_p3;
wire   [0:0] empty_45_fu_5528_p2;
wire   [2:0] valid_index_15_cast_fu_5521_p3;
wire   [2:0] valid_index_7_cast_cast_cast_cast_fu_5451_p3;
wire   [0:0] empty_46_fu_5547_p2;
wire   [2:0] valid_index_14_cast_fu_5540_p3;
wire   [2:0] valid_index_6_cast_cast_cast_cast_fu_5458_p3;
wire   [0:0] empty_47_fu_5566_p2;
wire   [2:0] valid_index_13_cast_fu_5559_p3;
wire   [2:0] valid_index_5_cast_cast_cast_cast_fu_5465_p3;
wire   [0:0] empty_48_fu_5585_p2;
wire   [2:0] valid_index_12_cast_fu_5578_p3;
wire   [2:0] valid_index_4_cast_cast_cast_cast_fu_5472_p3;
wire   [0:0] empty_49_fu_5604_p2;
wire   [2:0] valid_index_11_cast_fu_5597_p3;
wire   [2:0] valid_index_3_cast_cast_cast_cast_fu_5479_p3;
wire   [0:0] empty_50_fu_5623_p2;
wire   [2:0] valid_index_10_cast_fu_5616_p3;
wire   [2:0] valid_index_2_cast_cast_cast_cast_fu_5486_p3;
wire   [0:0] empty_51_fu_5642_p2;
wire   [2:0] valid_index_9_cast_fu_5635_p3;
wire   [2:0] select_ln186_fu_5493_p3;
wire   [0:0] empty_52_fu_5661_p2;
wire   [2:0] valid_index_8_cast_fu_5654_p3;
wire   [2:0] select_ln186_cast_cast_fu_5500_p3;
wire   [2:0] valid_index_9_fu_5514_p3;
wire   [2:0] valid_index_10_fu_5673_p3;
wire   [0:0] empty_53_fu_5695_p2;
wire   [2:0] valid_index_33_fu_5688_p3;
wire   [2:0] valid_index_8_fu_5532_p3;
wire   [0:0] empty_54_fu_5714_p2;
wire   [2:0] valid_index_32_fu_5707_p3;
wire   [2:0] valid_index_7_fu_5551_p3;
wire   [0:0] empty_55_fu_5733_p2;
wire   [2:0] valid_index_31_fu_5726_p3;
wire   [2:0] valid_index_6_fu_5570_p3;
wire   [0:0] empty_56_fu_5752_p2;
wire   [2:0] valid_index_30_fu_5745_p3;
wire   [2:0] valid_index_5_fu_5589_p3;
wire   [0:0] empty_57_fu_5771_p2;
wire   [2:0] valid_index_29_fu_5764_p3;
wire   [2:0] valid_index_4_fu_5608_p3;
wire   [0:0] empty_58_fu_5790_p2;
wire   [2:0] valid_index_28_fu_5783_p3;
wire   [2:0] valid_index_3_fu_5627_p3;
wire   [0:0] empty_59_fu_5809_p2;
wire   [2:0] valid_index_27_fu_5802_p3;
wire   [2:0] valid_index_2_fu_5646_p3;
wire   [0:0] empty_60_fu_5828_p2;
wire   [2:0] valid_index_26_fu_5821_p3;
wire   [2:0] valid_index_1_fu_5665_p3;
wire   [2:0] valid_index_19_fu_5680_p3;
wire   [2:0] valid_index_20_fu_5840_p3;
wire   [2:0] valid_index_37_fu_5848_p3;
wire   [0:0] empty_61_fu_5868_p2;
wire   [2:0] valid_index_51_fu_5860_p3;
wire   [2:0] valid_index_18_fu_5699_p3;
wire   [2:0] valid_index_36_fu_5873_p3;
wire   [0:0] empty_62_fu_5892_p2;
wire   [2:0] valid_index_50_fu_5885_p3;
wire   [2:0] valid_index_17_fu_5718_p3;
wire   [2:0] valid_index_35_fu_5896_p3;
wire   [0:0] empty_63_fu_5915_p2;
wire   [2:0] valid_index_49_fu_5908_p3;
wire   [2:0] valid_index_16_fu_5737_p3;
wire   [2:0] valid_index_34_fu_5919_p3;
wire   [0:0] empty_64_fu_5938_p2;
wire   [2:0] valid_index_48_fu_5931_p3;
wire   [2:0] valid_index_15_fu_5756_p3;
wire   [2:0] valid_index_25_fu_5942_p3;
wire   [0:0] empty_65_fu_5961_p2;
wire   [2:0] valid_index_47_fu_5954_p3;
wire   [2:0] valid_index_14_fu_5775_p3;
wire   [2:0] valid_index_24_fu_5965_p3;
wire   [0:0] empty_66_fu_5985_p2;
wire   [2:0] valid_index_46_fu_5977_p3;
wire   [2:0] valid_index_13_fu_5794_p3;
wire   [2:0] valid_index_23_fu_5990_p3;
wire   [0:0] empty_67_fu_6010_p2;
wire   [2:0] valid_index_45_fu_6002_p3;
wire   [2:0] valid_index_12_fu_5813_p3;
wire   [2:0] valid_index_22_fu_6015_p3;
wire   [0:0] or_ln186_fu_6035_p2;
wire   [2:0] select_ln186_1_fu_6027_p3;
wire   [2:0] valid_index_11_fu_5832_p3;
wire   [2:0] valid_index_21_fu_6040_p3;
wire   [3:0] valid_index_62_cast_cast_fu_5856_p1;
wire   [3:0] valid_index_61_cast_cast_fu_5881_p1;
wire   [3:0] valid_index_60_cast_cast_fu_5904_p1;
wire   [3:0] valid_index_59_cast_cast_fu_5927_p1;
wire   [3:0] valid_index_58_cast_cast_fu_5950_p1;
wire   [3:0] valid_index_57_cast_cast_fu_5973_p1;
wire   [3:0] valid_index_56_cast_cast_fu_5998_p1;
wire   [3:0] valid_index_55_cast_cast_fu_6023_p1;
wire   [3:0] zext_ln186_fu_6048_p1;
wire   [22:0] sub_ln162_1_fu_4308_p2;
wire   [17:0] tmp_15_fu_6120_p4;
wire   [17:0] tmp_17_fu_6130_p4;
wire   [0:0] and_ln195_9_fu_6147_p2;
wire   [0:0] and_ln195_10_fu_6151_p2;
wire   [0:0] inside_r7_fu_4454_p2;
wire   [0:0] and_ln195_13_fu_6162_p2;
wire   [0:0] and_ln195_14_fu_6166_p2;
wire   [0:0] inside_r9_fu_4492_p2;
wire   [0:0] and_ln195_20_fu_6177_p2;
wire   [0:0] and_ln195_21_fu_6181_p2;
wire   [0:0] inside_r1_fu_4378_p2;
wire   [0:0] and_ln195_24_fu_6192_p2;
wire   [0:0] and_ln195_25_fu_6196_p2;
wire   [0:0] inside_r3_fu_4416_p2;
wire   [0:0] and_ln195_8_fu_6201_p2;
wire   [0:0] and_ln195_6_fu_6186_p2;
wire   [0:0] and_ln195_2_fu_6171_p2;
wire   [0:0] and_ln195_fu_6156_p2;
wire   [3:0] valid_index_38_fu_6112_p3;
wire   [8:0] tmp_16_fu_6207_p10;
wire   [31:0] zext_ln36_fu_6224_p1;
wire   [13:0] tmp_18_fu_6236_p3;
wire   [3:0] valid_index_39_fu_6104_p3;
wire   [31:0] zext_ln36_1_fu_6249_p1;
wire   [13:0] tmp_19_fu_6261_p3;
wire   [3:0] valid_index_40_fu_6096_p3;
wire   [31:0] zext_ln36_2_fu_6274_p1;
wire   [13:0] tmp_22_fu_6286_p3;
wire   [3:0] valid_index_41_fu_6089_p3;
wire   [31:0] zext_ln36_3_fu_6299_p1;
wire   [13:0] tmp_26_fu_6311_p3;
wire   [3:0] valid_index_42_fu_6082_p3;
wire   [31:0] zext_ln36_4_fu_6324_p1;
wire   [13:0] tmp_27_fu_6336_p3;
wire   [3:0] valid_index_43_fu_6075_p3;
wire   [31:0] zext_ln36_5_fu_6349_p1;
wire   [13:0] tmp_28_fu_6361_p3;
wire   [3:0] valid_index_44_fu_6068_p3;
wire   [31:0] zext_ln36_6_fu_6374_p1;
wire   [13:0] tmp_29_fu_6386_p3;
wire   [3:0] valid_index_52_fu_6060_p3;
wire   [31:0] zext_ln36_7_fu_6399_p1;
wire   [13:0] tmp_30_fu_6411_p3;
wire   [3:0] valid_index_53_fu_6052_p3;
wire   [31:0] zext_ln36_8_fu_6424_p1;
wire   [13:0] tmp_31_fu_6436_p3;
wire   [13:0] tmp_32_fu_6651_p3;
wire   [13:0] tmp_33_fu_6670_p3;
wire   [13:0] tmp_34_fu_6689_p3;
wire   [13:0] tmp_35_fu_6708_p3;
wire   [13:0] tmp_36_fu_6727_p3;
wire   [13:0] tmp_37_fu_6746_p3;
wire   [13:0] tmp_38_fu_6765_p3;
wire   [13:0] tmp_39_fu_6784_p3;
wire   [13:0] tmp_40_fu_6803_p3;
wire   [17:0] grp_fu_6814_p0;
wire   [17:0] grp_fu_6822_p0;
wire  signed [32:0] grp_fu_6822_p2;
wire   [17:0] grp_fu_6830_p0;
wire   [17:0] grp_fu_6839_p0;
wire  signed [32:0] grp_fu_6839_p2;
wire   [17:0] grp_fu_6847_p0;
wire   [17:0] grp_fu_6856_p0;
wire  signed [15:0] grp_fu_6856_p1;
wire   [17:0] grp_fu_6863_p0;
wire  signed [15:0] grp_fu_6863_p1;
wire  signed [32:0] grp_fu_6863_p2;
wire   [17:0] grp_fu_6870_p0;
wire  signed [15:0] grp_fu_6870_p1;
wire   [17:0] grp_fu_6878_p0;
wire  signed [15:0] grp_fu_6878_p1;
wire  signed [32:0] grp_fu_6878_p2;
wire   [17:0] grp_fu_6885_p0;
wire  signed [15:0] grp_fu_6885_p1;
wire   [17:0] grp_fu_6893_p0;
wire  signed [15:0] grp_fu_6893_p1;
wire   [17:0] grp_fu_6900_p0;
wire  signed [15:0] grp_fu_6900_p1;
wire  signed [32:0] grp_fu_6900_p2;
wire   [17:0] grp_fu_6907_p0;
wire  signed [15:0] grp_fu_6907_p1;
wire   [17:0] grp_fu_6915_p0;
wire  signed [15:0] grp_fu_6915_p1;
wire  signed [32:0] grp_fu_6915_p2;
wire   [17:0] grp_fu_6922_p0;
wire  signed [15:0] grp_fu_6922_p1;
wire   [7:0] grp_fu_6930_p1;
wire   [13:0] grp_fu_6930_p2;
wire   [17:0] grp_fu_6942_p0;
wire  signed [15:0] grp_fu_6942_p1;
wire  signed [32:0] grp_fu_6942_p2;
wire   [17:0] grp_fu_6948_p0;
wire  signed [15:0] grp_fu_6948_p1;
wire  signed [32:0] grp_fu_6948_p2;
wire   [17:0] grp_fu_6954_p0;
wire  signed [15:0] grp_fu_6954_p1;
wire  signed [32:0] grp_fu_6954_p2;
reg    grp_fu_916_ce;
reg    grp_fu_921_ce;
reg    grp_fu_924_ce;
reg    grp_fu_929_ce;
reg    grp_fu_934_ce;
reg    grp_fu_1922_ce;
reg    grp_fu_1942_ce;
reg    grp_fu_6814_ce;
reg    grp_fu_6822_ce;
reg    grp_fu_6830_ce;
reg    grp_fu_6839_ce;
reg    grp_fu_6847_ce;
reg    grp_fu_6856_ce;
reg    grp_fu_6863_ce;
reg    grp_fu_6870_ce;
reg    grp_fu_6878_ce;
reg    grp_fu_6885_ce;
reg    grp_fu_6893_ce;
reg    grp_fu_6900_ce;
reg    grp_fu_6907_ce;
reg    grp_fu_6915_ce;
reg    grp_fu_6922_ce;
reg    grp_fu_6930_ce;
reg    grp_fu_6942_ce;
reg    grp_fu_6948_ce;
reg    grp_fu_6954_ce;
reg    grp_fu_6960_ce;
reg    grp_fu_6968_ce;
reg    grp_fu_6977_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter11_stage1;
reg    ap_idle_pp0_0to10;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg   [2:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to12;
reg    ap_done_pending_pp0;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_loop_init;
reg    ap_condition_1373;
reg    ap_condition_1431;
reg    ap_condition_1436;
reg    ap_condition_1439;
reg    ap_condition_1385;
wire  signed [2:0] phi_ln_fu_2160_p1;
wire   [2:0] phi_ln_fu_2160_p3;
wire   [2:0] phi_ln_fu_2160_p5;
wire   [2:0] phi_ln_fu_2160_p7;
wire  signed [2:0] phi_ln15_1_fu_2404_p1;
wire   [2:0] phi_ln15_1_fu_2404_p3;
wire   [2:0] phi_ln15_1_fu_2404_p5;
wire   [2:0] phi_ln15_1_fu_2404_p7;
wire   [1:0] x_mod3_fu_2585_p1;
wire   [1:0] x_mod3_fu_2585_p3;
wire  signed [1:0] x_mod3_fu_2585_p5;
wire   [1:0] conv3_i_i62_1_i_cast850_cast970_cast_fu_2610_p1;
wire   [1:0] conv3_i_i62_1_i_cast850_cast970_cast_fu_2610_p3;
wire  signed [1:0] conv3_i_i62_1_i_cast850_cast970_cast_fu_2610_p5;
wire   [1:0] x_mod3_1_fu_2630_p1;
wire   [1:0] x_mod3_1_fu_2630_p3;
wire  signed [1:0] x_mod3_1_fu_2630_p5;
wire   [1:0] y_mod3_fu_2734_p1;
wire   [1:0] y_mod3_fu_2734_p3;
wire  signed [1:0] y_mod3_fu_2734_p5;
wire   [1:0] y_mod3_1_fu_2762_p1;
wire   [1:0] y_mod3_1_fu_2762_p3;
wire  signed [1:0] y_mod3_1_fu_2762_p5;
wire   [1:0] y_mod3_2_fu_2782_p1;
wire   [1:0] y_mod3_2_fu_2782_p3;
wire  signed [1:0] y_mod3_2_fu_2782_p5;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 grp_rotate_norm_fu_906_ap_start_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

main_process_rotate_norm grp_rotate_norm_fu_906(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_rotate_norm_fu_906_ap_start),
    .ap_done(grp_rotate_norm_fu_906_ap_done),
    .ap_idle(grp_rotate_norm_fu_906_ap_idle),
    .ap_ready(grp_rotate_norm_fu_906_ap_ready),
    .ap_ce(grp_rotate_norm_fu_906_ap_ce),
    .i_a11(i_a11),
    .i_a12(i_a12),
    .i_a13(i_a13),
    .i_n_0_0_val(n1_bits_reg_7100),
    .i_n_0_1_val(n2_bits_reg_7134),
    .i_n_0_2_val(grp_rotate_norm_fu_906_i_n_0_2_val),
    .ap_return(grp_rotate_norm_fu_906_ap_return)
);

main_process_dadd_64ns_64ns_64_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_7_full_dsp_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_916_p0),
    .din1(64'd4602678819172646912),
    .ce(grp_fu_916_ce),
    .dout(grp_fu_916_p2)
);

main_process_sitodp_32s_64_6_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_6_no_dsp_1_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_921_p0),
    .ce(grp_fu_921_ce),
    .dout(grp_fu_921_p1)
);

main_process_mul_27s_29ns_55_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 29 ),
    .dout_WIDTH( 55 ))
mul_27s_29ns_55_2_1_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln162_1_reg_7847),
    .din1(grp_fu_924_p1),
    .ce(grp_fu_924_ce),
    .dout(grp_fu_924_p2)
);

main_process_mul_28s_30ns_57_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 57 ))
mul_28s_30ns_57_2_1_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln163_1_reg_7386),
    .din1(grp_fu_929_p1),
    .ce(grp_fu_929_ce),
    .dout(grp_fu_929_p2)
);

main_process_mul_28s_30ns_57_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 57 ))
mul_28s_30ns_57_2_1_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln164_1_reg_7397),
    .din1(grp_fu_934_p1),
    .ce(grp_fu_934_ce),
    .dout(grp_fu_934_p2)
);

main_process_mul_18ns_16s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_18ns_16s_34_1_1_U47(
    .din0(mul_ln14_1_fu_1100_p0),
    .din1(i_a12_cast),
    .dout(mul_ln14_1_fu_1100_p2)
);

main_process_mul_18ns_16s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_18ns_16s_34_1_1_U48(
    .din0(mul_ln15_1_fu_1110_p0),
    .din1(i_a22_cast),
    .dout(mul_ln15_1_fu_1110_p2)
);

main_process_mul_18ns_16s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_18ns_16s_34_1_1_U49(
    .din0(mul_ln16_1_fu_1116_p0),
    .din1(i_a32_cast),
    .dout(mul_ln16_1_fu_1116_p2)
);

main_process_mul_18ns_16s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_18ns_16s_34_1_1_U50(
    .din0(mul_ln14_4_fu_1134_p0),
    .din1(mul_ln14_4_fu_1134_p1),
    .dout(mul_ln14_4_fu_1134_p2)
);

main_process_mul_18ns_16s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_18ns_16s_34_1_1_U51(
    .din0(mul_ln15_4_fu_1143_p0),
    .din1(mul_ln15_4_fu_1143_p1),
    .dout(mul_ln15_4_fu_1143_p2)
);

main_process_mul_18ns_16s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_18ns_16s_34_1_1_U52(
    .din0(mul_ln16_4_fu_1148_p0),
    .din1(mul_ln16_4_fu_1148_p1),
    .dout(mul_ln16_4_fu_1148_p2)
);

main_process_mul_18ns_16s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_18ns_16s_34_1_1_U53(
    .din0(mul_ln14_7_fu_1185_p0),
    .din1(mul_ln14_7_fu_1185_p1),
    .dout(mul_ln14_7_fu_1185_p2)
);

main_process_mul_18ns_16s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_18ns_16s_34_1_1_U54(
    .din0(mul_ln15_7_fu_1194_p0),
    .din1(mul_ln15_7_fu_1194_p1),
    .dout(mul_ln15_7_fu_1194_p2)
);

main_process_mul_18ns_16s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_18ns_16s_34_1_1_U55(
    .din0(mul_ln16_7_fu_1199_p0),
    .din1(mul_ln16_7_fu_1199_p1),
    .dout(mul_ln16_7_fu_1199_p2)
);

main_process_mul_25s_12ns_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 35 ))
mul_25s_12ns_35_1_1_U56(
    .din0(trunc_ln1_reg_7222),
    .din1(mul_ln127_fu_1313_p1),
    .dout(mul_ln127_fu_1313_p2)
);

main_process_mul_25s_12ns_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 35 ))
mul_25s_12ns_35_1_1_U57(
    .din0(trunc_ln2_reg_7227),
    .din1(mul_ln130_fu_1331_p1),
    .dout(mul_ln130_fu_1331_p2)
);

main_process_mul_25s_12ns_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 35 ))
mul_25s_12ns_35_1_1_U58(
    .din0(trunc_ln19_1_reg_7252),
    .din1(mul_ln128_fu_1413_p1),
    .dout(mul_ln128_fu_1413_p2)
);

main_process_mul_25s_12ns_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 35 ))
mul_25s_12ns_35_1_1_U59(
    .din0(trunc_ln20_1_reg_7257),
    .din1(mul_ln131_fu_1431_p1),
    .dout(mul_ln131_fu_1431_p2)
);

main_process_mul_25s_12ns_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 35 ))
mul_25s_12ns_35_1_1_U60(
    .din0(trunc_ln19_2_reg_7306),
    .din1(mul_ln129_fu_1469_p1),
    .dout(mul_ln129_fu_1469_p2)
);

main_process_mul_25s_12ns_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 35 ))
mul_25s_12ns_35_1_1_U61(
    .din0(trunc_ln20_2_reg_7311),
    .din1(mul_ln132_fu_1487_p1),
    .dout(mul_ln132_fu_1487_p2)
);

main_process_urem_9ns_3ns_2_13_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_9ns_3ns_2_13_1_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1922_p0),
    .din1(grp_fu_1922_p1),
    .ce(grp_fu_1922_ce),
    .dout(grp_fu_1922_p2)
);

main_process_urem_9ns_3ns_2_13_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_9ns_3ns_2_13_1_U63(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(low_center_y_reg_7523),
    .din1(grp_fu_1942_p1),
    .ce(grp_fu_1942_ce),
    .dout(grp_fu_1942_p2)
);

(* dissolve_hierarchy = "yes" *) main_process_sparsemux_9_3_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h4 ),
    .din0_WIDTH( 16 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 3'h1 ),
    .din2_WIDTH( 16 ),
    .CASE3( 3'h0 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
sparsemux_9_3_16_1_1_U64(
    .din0(16'd0),
    .din1(test_x_reg_7625),
    .din2(phi_ln_fu_2160_p6),
    .din3(phi_ln_fu_2160_p8),
    .def(phi_ln_fu_2160_p9),
    .sel(phi_ln_fu_2160_p10),
    .dout(phi_ln_fu_2160_p11)
);

(* dissolve_hierarchy = "yes" *) main_process_sparsemux_9_3_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h4 ),
    .din0_WIDTH( 16 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 3'h1 ),
    .din2_WIDTH( 16 ),
    .CASE3( 3'h0 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
sparsemux_9_3_16_1_1_U65(
    .din0(16'd0),
    .din1(test_y_reg_7674),
    .din2(phi_ln15_1_fu_2404_p6),
    .din3(phi_ln15_1_fu_2404_p8),
    .def(phi_ln15_1_fu_2404_p9),
    .sel(phi_ln15_1_fu_2404_p10),
    .dout(phi_ln15_1_fu_2404_p11)
);

main_process_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U66(
    .din0(dy1_reg_7704),
    .din1(dx1_reg_7697),
    .dout(mul_ln32_fu_2553_p2)
);

main_process_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U67(
    .din0(dy3_reg_7726),
    .din1(dx3_reg_7719),
    .dout(mul_ln33_fu_2565_p2)
);

(* dissolve_hierarchy = "yes" *) main_process_sparsemux_7_2_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 2 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 2 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 2 ),
    .def_WIDTH( 2 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 2 ))
sparsemux_7_2_2_1_1_U68(
    .din0(2'd2),
    .din1(2'd0),
    .din2(2'd1),
    .def(x_mod3_fu_2585_p7),
    .sel(trunc_ln21_fu_2577_p1),
    .dout(x_mod3_fu_2585_p9)
);

(* dissolve_hierarchy = "yes" *) main_process_sparsemux_7_2_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 2 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 2 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 2 ),
    .def_WIDTH( 2 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 2 ))
sparsemux_7_2_2_1_1_U69(
    .din0(2'd0),
    .din1(2'd1),
    .din2(2'd2),
    .def(conv3_i_i62_1_i_cast850_cast970_cast_fu_2610_p7),
    .sel(trunc_ln21_fu_2577_p1),
    .dout(conv3_i_i62_1_i_cast850_cast970_cast_fu_2610_p9)
);

(* dissolve_hierarchy = "yes" *) main_process_sparsemux_7_2_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 2 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 2 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 2 ),
    .def_WIDTH( 2 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 2 ))
sparsemux_7_2_2_1_1_U70(
    .din0(2'd1),
    .din1(2'd2),
    .din2(2'd0),
    .def(x_mod3_1_fu_2630_p7),
    .sel(trunc_ln21_fu_2577_p1),
    .dout(x_mod3_1_fu_2630_p9)
);

main_process_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U71(
    .din0(dy5_reg_7748),
    .din1(dx5_reg_7741),
    .dout(mul_ln34_fu_2676_p2)
);

main_process_mul_10s_12ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 22 ))
mul_10s_12ns_22_1_1_U72(
    .din0(sub_ln23_fu_2691_p2),
    .din1(mul_ln23_fu_2701_p1),
    .dout(mul_ln23_fu_2701_p2)
);

(* dissolve_hierarchy = "yes" *) main_process_sparsemux_7_2_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 2 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 2 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 2 ),
    .def_WIDTH( 2 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 2 ))
sparsemux_7_2_2_1_1_U73(
    .din0(2'd2),
    .din1(2'd0),
    .din2(2'd1),
    .def(y_mod3_fu_2734_p7),
    .sel(trunc_ln21_1_fu_2682_p1),
    .dout(y_mod3_fu_2734_p9)
);

(* dissolve_hierarchy = "yes" *) main_process_sparsemux_7_2_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 2 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 2 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 2 ),
    .def_WIDTH( 2 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 2 ))
sparsemux_7_2_2_1_1_U74(
    .din0(2'd0),
    .din1(2'd1),
    .din2(2'd2),
    .def(y_mod3_1_fu_2762_p7),
    .sel(trunc_ln21_1_fu_2682_p1),
    .dout(y_mod3_1_fu_2762_p9)
);

(* dissolve_hierarchy = "yes" *) main_process_sparsemux_7_2_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 2 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 2 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 2 ),
    .def_WIDTH( 2 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 2 ))
sparsemux_7_2_2_1_1_U75(
    .din0(2'd1),
    .din1(2'd2),
    .din2(2'd0),
    .def(y_mod3_2_fu_2782_p7),
    .sel(trunc_ln21_1_fu_2682_p1),
    .dout(y_mod3_2_fu_2782_p9)
);

main_process_mul_10s_12ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 22 ))
mul_10s_12ns_22_1_1_U76(
    .din0(sub_ln23_1_fu_2805_p2),
    .din1(mul_ln23_1_fu_2815_p1),
    .dout(mul_ln23_1_fu_2815_p2)
);

main_process_mul_10s_12ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 22 ))
mul_10s_12ns_22_1_1_U77(
    .din0(sub_ln23_2_fu_2849_p2),
    .din1(mul_ln23_2_fu_2859_p1),
    .dout(mul_ln23_2_fu_2859_p2)
);

main_process_mul_10s_12ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 22 ))
mul_10s_12ns_22_1_1_U78(
    .din0(sub_ln35_fu_3059_p2),
    .din1(mul_ln35_fu_3069_p1),
    .dout(mul_ln35_fu_3069_p2)
);

main_process_mul_10s_12ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 22 ))
mul_10s_12ns_22_1_1_U79(
    .din0(sub_ln35_1_fu_3106_p2),
    .din1(mul_ln35_1_fu_3116_p1),
    .dout(mul_ln35_1_fu_3116_p2)
);

main_process_mul_10s_12ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 22 ))
mul_10s_12ns_22_1_1_U80(
    .din0(sub_ln35_2_fu_3147_p2),
    .din1(mul_ln35_2_fu_3157_p1),
    .dout(mul_ln35_2_fu_3157_p2)
);

main_process_mac_muladd_18ns_16s_34s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 35 ))
mac_muladd_18ns_16s_34s_35_4_1_U81(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6814_p0),
    .din1(i_a13_cast),
    .din2(mul_ln14_1_reg_7112),
    .ce(grp_fu_6814_ce),
    .dout(grp_fu_6814_p3)
);

main_process_mac_muladd_18ns_16s_33s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 35 ))
mac_muladd_18ns_16s_33s_35_4_1_U82(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6822_p0),
    .din1(i_a21_cast),
    .din2(grp_fu_6822_p2),
    .ce(grp_fu_6822_ce),
    .dout(grp_fu_6822_p3)
);

main_process_mac_muladd_18ns_16s_34s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 35 ))
mac_muladd_18ns_16s_34s_35_4_1_U83(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6830_p0),
    .din1(i_a23_cast),
    .din2(mul_ln15_1_reg_7124),
    .ce(grp_fu_6830_ce),
    .dout(grp_fu_6830_p3)
);

main_process_mac_muladd_18ns_16s_33s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 35 ))
mac_muladd_18ns_16s_33s_35_4_1_U84(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6839_p0),
    .din1(i_a31_cast),
    .din2(grp_fu_6839_p2),
    .ce(grp_fu_6839_ce),
    .dout(grp_fu_6839_p3)
);

main_process_mac_muladd_18ns_16s_34s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 35 ))
mac_muladd_18ns_16s_34s_35_4_1_U85(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6847_p0),
    .din1(i_a33_cast),
    .din2(mul_ln16_1_reg_7129),
    .ce(grp_fu_6847_ce),
    .dout(grp_fu_6847_p3)
);

main_process_mac_muladd_18ns_16s_34s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 35 ))
mac_muladd_18ns_16s_34s_35_4_1_U86(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6856_p0),
    .din1(grp_fu_6856_p1),
    .din2(mul_ln14_4_reg_7146),
    .ce(grp_fu_6856_ce),
    .dout(grp_fu_6856_p3)
);

main_process_mac_muladd_18ns_16s_33s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 35 ))
mac_muladd_18ns_16s_33s_35_4_1_U87(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6863_p0),
    .din1(grp_fu_6863_p1),
    .din2(grp_fu_6863_p2),
    .ce(grp_fu_6863_ce),
    .dout(grp_fu_6863_p3)
);

main_process_mac_muladd_18ns_16s_34s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 35 ))
mac_muladd_18ns_16s_34s_35_4_1_U88(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6870_p0),
    .din1(grp_fu_6870_p1),
    .din2(mul_ln15_4_reg_7158),
    .ce(grp_fu_6870_ce),
    .dout(grp_fu_6870_p3)
);

main_process_mac_muladd_18ns_16s_33s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 35 ))
mac_muladd_18ns_16s_33s_35_4_1_U89(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6878_p0),
    .din1(grp_fu_6878_p1),
    .din2(grp_fu_6878_p2),
    .ce(grp_fu_6878_ce),
    .dout(grp_fu_6878_p3)
);

main_process_mac_muladd_18ns_16s_34s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 35 ))
mac_muladd_18ns_16s_34s_35_4_1_U90(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6885_p0),
    .din1(grp_fu_6885_p1),
    .din2(mul_ln16_4_reg_7163),
    .ce(grp_fu_6885_ce),
    .dout(grp_fu_6885_p3)
);

main_process_mac_muladd_18ns_16s_34s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 35 ))
mac_muladd_18ns_16s_34s_35_4_1_U91(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6893_p0),
    .din1(grp_fu_6893_p1),
    .din2(mul_ln14_7_reg_7195),
    .ce(grp_fu_6893_ce),
    .dout(grp_fu_6893_p3)
);

main_process_mac_muladd_18ns_16s_33s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 35 ))
mac_muladd_18ns_16s_33s_35_4_1_U92(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6900_p0),
    .din1(grp_fu_6900_p1),
    .din2(grp_fu_6900_p2),
    .ce(grp_fu_6900_ce),
    .dout(grp_fu_6900_p3)
);

main_process_mac_muladd_18ns_16s_34s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 35 ))
mac_muladd_18ns_16s_34s_35_4_1_U93(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6907_p0),
    .din1(grp_fu_6907_p1),
    .din2(mul_ln15_7_reg_7207),
    .ce(grp_fu_6907_ce),
    .dout(grp_fu_6907_p3)
);

main_process_mac_muladd_18ns_16s_33s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 35 ))
mac_muladd_18ns_16s_33s_35_4_1_U94(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6915_p0),
    .din1(grp_fu_6915_p1),
    .din2(grp_fu_6915_p2),
    .ce(grp_fu_6915_ce),
    .dout(grp_fu_6915_p3)
);

main_process_mac_muladd_18ns_16s_34s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 35 ))
mac_muladd_18ns_16s_34s_35_4_1_U95(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6922_p0),
    .din1(grp_fu_6922_p1),
    .din2(mul_ln16_7_reg_7212),
    .ce(grp_fu_6922_ce),
    .dout(grp_fu_6922_p3)
);

main_process_mac_muladd_10s_8ns_14ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 18 ))
mac_muladd_10s_8ns_14ns_18_4_1_U96(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_rotate_norm_fu_906_ap_return),
    .din1(grp_fu_6930_p1),
    .din2(grp_fu_6930_p2),
    .ce(grp_fu_6930_ce),
    .dout(grp_fu_6930_p3)
);

main_process_mac_muladd_18ns_16s_33s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 35 ))
mac_muladd_18ns_16s_33s_35_4_1_U97(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6942_p0),
    .din1(grp_fu_6942_p1),
    .din2(grp_fu_6942_p2),
    .ce(grp_fu_6942_ce),
    .dout(grp_fu_6942_p3)
);

main_process_mac_muladd_18ns_16s_33s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 35 ))
mac_muladd_18ns_16s_33s_35_4_1_U98(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6948_p0),
    .din1(grp_fu_6948_p1),
    .din2(grp_fu_6948_p2),
    .ce(grp_fu_6948_ce),
    .dout(grp_fu_6948_p3)
);

main_process_mac_muladd_18ns_16s_33s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 35 ))
mac_muladd_18ns_16s_33s_35_4_1_U99(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6954_p0),
    .din1(grp_fu_6954_p1),
    .din2(grp_fu_6954_p2),
    .ce(grp_fu_6954_ce),
    .dout(grp_fu_6954_p3)
);

main_process_mac_mulsub_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_16s_28s_28_4_1_U100(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(dx2_fu_2461_p2),
    .din1(dy2_fu_2457_p2),
    .din2(mul_ln32_reg_7799),
    .ce(grp_fu_6960_ce),
    .dout(grp_fu_6960_p3)
);

main_process_mac_mulsub_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_16s_28s_28_4_1_U101(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(dx4_fu_2477_p2),
    .din1(dy4_fu_2473_p2),
    .din2(mul_ln33_reg_7804),
    .ce(grp_fu_6968_ce),
    .dout(grp_fu_6968_p3)
);

main_process_mac_mulsub_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_16s_28s_28_4_1_U102(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(dx6_reg_7764),
    .din1(dy6_reg_7753),
    .din2(mul_ln34_reg_7858),
    .ce(grp_fu_6977_ce),
    .dout(grp_fu_6977_p3)
);

main_process_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_loop_exit_ready_pp0_iter11_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter12 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_rotate_norm_fu_906_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_11001) & (last_signal_load_reg_7096 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_rotate_norm_fu_906_ap_start_reg <= 1'b1;
        end else if ((grp_rotate_norm_fu_906_ap_ready == 1'b1)) begin
            grp_rotate_norm_fu_906_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to10 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter11_stage1))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to10 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter11_stage1))) begin
        ap_loop_exit_ready_pp0_iter11_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to10 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter11_stage1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to10 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter11_stage1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to10 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter11_stage1))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to10 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter11_stage1))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to10 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter11_stage1))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to10 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter11_stage1))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to10 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter11_stage1))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to10 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter11_stage1))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to10 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter11_stage1))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (bound_reg_8161 == 1'd1) & (last_signal_load_reg_7096_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln41_fu_6449_p2 == 1'd0) & (tmp_51_reg_8881 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (last_signal_load_reg_7096_pp0_iter10_reg == 1'd0) & (bound_reg_8161 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_51_fu_6228_p3 == 1'd0)))) begin
        ap_phi_reg_pp0_iter11_p_ph_ph_i_reg_798 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (bound_reg_8161 == 1'd1) & (last_signal_load_reg_7096_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln41_fu_6449_p2 == 1'd1) & (tmp_51_reg_8881 == 1'd1))) begin
        ap_phi_reg_pp0_iter11_p_ph_ph_i_reg_798 <= 1'd1;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter11_p_ph_ph_i_reg_798 <= ap_phi_reg_pp0_iter10_p_ph_ph_i_reg_798;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1373)) begin
        if (((bound_fu_3266_p2 == 1'd0) & (last_signal_load_reg_7096_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter11_ref_tmp219_2_reg_891 <= 9'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_ref_tmp219_2_reg_891 <= ap_phi_reg_pp0_iter10_ref_tmp219_2_reg_891;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1385)) begin
        if ((1'b1 == ap_condition_1439)) begin
            ap_phi_reg_pp0_iter12_p_ph76_ph_i_in_reg_825 <= tmp_25_fu_6529_p3;
        end else if ((1'b1 == ap_condition_1436)) begin
            ap_phi_reg_pp0_iter12_p_ph76_ph_i_in_reg_825 <= tmp_24_fu_6537_p3;
        end else if ((1'b1 == ap_condition_1431)) begin
            ap_phi_reg_pp0_iter12_p_ph76_ph_i_in_reg_825 <= tmp_23_fu_6521_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter12_p_ph76_ph_i_in_reg_825 <= ap_phi_reg_pp0_iter11_p_ph76_ph_i_in_reg_825;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (icmp_ln41_6_reg_8995 == 1'd1) & (tmp_66_reg_8941 == 1'd1) & (bound_reg_8161_pp0_iter11_reg == 1'd1) & (last_signal_load_reg_7096_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter12_p_ph81_ph_i_reg_869 <= tmp_68_fu_6615_p4;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (icmp_ln41_6_reg_8995 == 1'd0) & (tmp_66_reg_8941 == 1'd1) & (bound_reg_8161_pp0_iter11_reg == 1'd1) & (last_signal_load_reg_7096_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (tmp_66_reg_8941 == 1'd0) & (bound_reg_8161_pp0_iter11_reg == 1'd1) & (last_signal_load_reg_7096_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter12_p_ph81_ph_i_reg_869 <= grp_fu_984_p4;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter12_p_ph81_ph_i_reg_869 <= ap_phi_reg_pp0_iter11_p_ph81_ph_i_reg_869;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln14_1_reg_7217 <= grp_fu_6814_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln14_1_reg_7217_pp0_iter2_reg <= add_ln14_1_reg_7217;
        add_ln14_1_reg_7217_pp0_iter3_reg <= add_ln14_1_reg_7217_pp0_iter2_reg;
        add_ln14_1_reg_7217_pp0_iter4_reg <= add_ln14_1_reg_7217_pp0_iter3_reg;
        add_ln14_1_reg_7217_pp0_iter5_reg <= add_ln14_1_reg_7217_pp0_iter4_reg;
        add_ln14_1_reg_7217_pp0_iter6_reg <= add_ln14_1_reg_7217_pp0_iter5_reg;
        add_ln14_1_reg_7217_pp0_iter7_reg <= add_ln14_1_reg_7217_pp0_iter6_reg;
        add_ln14_1_reg_7217_pp0_iter8_reg <= add_ln14_1_reg_7217_pp0_iter7_reg;
        add_ln162_1_reg_7847 <= add_ln162_1_fu_2656_p2;
        add_ln163_reg_7362 <= add_ln163_fu_1520_p2;
        add_ln164_reg_7367 <= add_ln164_fu_1532_p2;
        center_y_mod3_reg_7584 <= grp_fu_1942_p2;
        center_y_mod3_reg_7584_pp0_iter9_reg <= center_y_mod3_reg_7584;
        color_reg_7418 <= color_fu_1670_p3;
        color_reg_7418_pp0_iter10_reg <= color_reg_7418_pp0_iter9_reg;
        color_reg_7418_pp0_iter11_reg <= color_reg_7418_pp0_iter10_reg;
        color_reg_7418_pp0_iter12_reg <= color_reg_7418_pp0_iter11_reg;
        color_reg_7418_pp0_iter4_reg <= color_reg_7418;
        color_reg_7418_pp0_iter5_reg <= color_reg_7418_pp0_iter4_reg;
        color_reg_7418_pp0_iter6_reg <= color_reg_7418_pp0_iter5_reg;
        color_reg_7418_pp0_iter7_reg <= color_reg_7418_pp0_iter6_reg;
        color_reg_7418_pp0_iter8_reg <= color_reg_7418_pp0_iter7_reg;
        color_reg_7418_pp0_iter9_reg <= color_reg_7418_pp0_iter8_reg;
        i_a11_cast_cast_reg_7089 <= i_a11_cast_cast_fu_1080_p1;
        i_a12_cast_cast_reg_7083 <= i_a12_cast_cast_fu_1076_p1;
        i_a13_cast_cast_reg_7076 <= i_a13_cast_cast_fu_1072_p1;
        i_a21_cast_cast_reg_7062 <= i_a21_cast_cast_fu_1064_p1;
        i_a22_cast_cast_reg_7056 <= i_a22_cast_cast_fu_1060_p1;
        i_a23_cast_cast_reg_7049 <= i_a23_cast_cast_fu_1056_p1;
        i_a31_cast_cast_reg_7035 <= i_a31_cast_cast_fu_1048_p1;
        i_a32_cast_cast_reg_7029 <= i_a32_cast_cast_fu_1044_p1;
        i_a33_cast_cast_reg_7022 <= i_a33_cast_cast_fu_1040_p1;
        last_signal_load_reg_7096 <= last_signal_i;
        last_signal_load_reg_7096_pp0_iter10_reg <= last_signal_load_reg_7096_pp0_iter9_reg;
        last_signal_load_reg_7096_pp0_iter11_reg <= last_signal_load_reg_7096_pp0_iter10_reg;
        last_signal_load_reg_7096_pp0_iter12_reg <= last_signal_load_reg_7096_pp0_iter11_reg;
        last_signal_load_reg_7096_pp0_iter1_reg <= last_signal_load_reg_7096;
        last_signal_load_reg_7096_pp0_iter2_reg <= last_signal_load_reg_7096_pp0_iter1_reg;
        last_signal_load_reg_7096_pp0_iter3_reg <= last_signal_load_reg_7096_pp0_iter2_reg;
        last_signal_load_reg_7096_pp0_iter4_reg <= last_signal_load_reg_7096_pp0_iter3_reg;
        last_signal_load_reg_7096_pp0_iter5_reg <= last_signal_load_reg_7096_pp0_iter4_reg;
        last_signal_load_reg_7096_pp0_iter6_reg <= last_signal_load_reg_7096_pp0_iter5_reg;
        last_signal_load_reg_7096_pp0_iter7_reg <= last_signal_load_reg_7096_pp0_iter6_reg;
        last_signal_load_reg_7096_pp0_iter8_reg <= last_signal_load_reg_7096_pp0_iter7_reg;
        last_signal_load_reg_7096_pp0_iter9_reg <= last_signal_load_reg_7096_pp0_iter8_reg;
        mul_ln14_1_reg_7112 <= mul_ln14_1_fu_1100_p2;
        mul_ln15_1_reg_7124 <= mul_ln15_1_fu_1110_p2;
        mul_ln163_reg_7431 <= grp_fu_929_p2;
        mul_ln164_reg_7442 <= grp_fu_934_p2;
        mul_ln16_1_reg_7129 <= mul_ln16_1_fu_1116_p2;
        mul_ln34_reg_7858 <= mul_ln34_fu_2676_p2;
        n1_bits_reg_7100 <= n1_bits_fu_1088_p1;
        neighbor_y_2_reg_7892 <= neighbor_y_2_fu_2754_p2;
        neighbor_y_reg_7880 <= neighbor_y_fu_2729_p2;
        phi_ln15_1_reg_7685 <= phi_ln15_1_fu_2404_p11;
        rotated_y3_reg_7340 <= {{mul_ln129_fu_1469_p2[34:9]}};
        rotated_z3_reg_7345 <= {{mul_ln132_fu_1487_p2[34:9]}};
        sext_ln45_cast_reg_7015 <= sext_ln45_cast_fu_1036_p1;
        shl_i_i16_i326_i_cast_cast_reg_7042 <= shl_i_i16_i326_i_cast_cast_fu_1052_p1;
        shl_i_i16_i609_i_cast_cast_reg_7069 <= shl_i_i16_i609_i_cast_cast_fu_1068_p1;
        tmp_27_cast_reg_7436 <= {{grp_fu_929_p2[55:30]}};
        tmp_2_reg_7355 <= tmp_2_fu_1506_p1[32'd9];
        tmp_2_reg_7355_pp0_iter10_reg <= tmp_2_reg_7355_pp0_iter9_reg;
        tmp_2_reg_7355_pp0_iter3_reg <= tmp_2_reg_7355;
        tmp_2_reg_7355_pp0_iter4_reg <= tmp_2_reg_7355_pp0_iter3_reg;
        tmp_2_reg_7355_pp0_iter5_reg <= tmp_2_reg_7355_pp0_iter4_reg;
        tmp_2_reg_7355_pp0_iter6_reg <= tmp_2_reg_7355_pp0_iter5_reg;
        tmp_2_reg_7355_pp0_iter7_reg <= tmp_2_reg_7355_pp0_iter6_reg;
        tmp_2_reg_7355_pp0_iter8_reg <= tmp_2_reg_7355_pp0_iter7_reg;
        tmp_2_reg_7355_pp0_iter9_reg <= tmp_2_reg_7355_pp0_iter8_reg;
        tmp_45_cast_reg_7447 <= {{grp_fu_934_p2[55:30]}};
        tmp_45_reg_7868 <= sub_ln23_fu_2691_p2[32'd9];
        tmp_49_reg_7916 <= sub_ln23_1_fu_2805_p2[32'd9];
        tmp_4_reg_7852 <= add_ln162_1_fu_2656_p2[32'd26];
        tmp_50_reg_7933 <= sub_ln23_2_fu_2849_p2[32'd9];
        tmp_51_reg_8881 <= tmp_51_fu_6228_p3;
        tmp_52_reg_8891 <= tmp_52_fu_6253_p3;
        tmp_53_reg_8901 <= tmp_53_fu_6278_p3;
        tmp_54_reg_8911 <= tmp_54_fu_6303_p3;
        tmp_58_reg_8921 <= tmp_58_fu_6328_p3;
        tmp_62_reg_8931 <= tmp_62_fu_6353_p3;
        tmp_63_cast_reg_7874 <= {{mul_ln23_fu_2701_p2[18:12]}};
        tmp_66_reg_8941 <= tmp_66_fu_6378_p3;
        tmp_70_reg_8951 <= tmp_70_fu_6403_p3;
        tmp_70_reg_8951_pp0_iter12_reg <= tmp_70_reg_8951;
        tmp_74_reg_8961 <= tmp_74_fu_6428_p3;
        tmp_74_reg_8961_pp0_iter12_reg <= tmp_74_reg_8961;
        tmp_79_cast_reg_7922 <= {{mul_ln23_1_fu_2815_p2[18:12]}};
        tmp_83_cast_reg_7939 <= {{mul_ln23_2_fu_2859_p2[18:12]}};
        trunc_ln16_1_reg_7379 <= {{mul_ln132_fu_1487_p2[24:9]}};
        trunc_ln16_1_reg_7379_pp0_iter3_reg <= trunc_ln16_1_reg_7379;
        trunc_ln16_1_reg_7379_pp0_iter4_reg <= trunc_ln16_1_reg_7379_pp0_iter3_reg;
        trunc_ln16_1_reg_7379_pp0_iter5_reg <= trunc_ln16_1_reg_7379_pp0_iter4_reg;
        trunc_ln16_1_reg_7379_pp0_iter6_reg <= trunc_ln16_1_reg_7379_pp0_iter5_reg;
        trunc_ln16_1_reg_7379_pp0_iter7_reg <= trunc_ln16_1_reg_7379_pp0_iter6_reg;
        trunc_ln16_1_reg_7379_pp0_iter8_reg <= trunc_ln16_1_reg_7379_pp0_iter7_reg;
        trunc_ln16_1_reg_7379_pp0_iter9_reg <= trunc_ln16_1_reg_7379_pp0_iter8_reg;
        trunc_ln1_reg_7222 <= {{s2_fu_1210_p2[35:11]}};
        trunc_ln23_1_reg_7911 <= trunc_ln23_1_fu_2821_p1;
        trunc_ln23_2_reg_7928 <= trunc_ln23_2_fu_2865_p1;
        trunc_ln23_reg_7863 <= trunc_ln23_fu_2707_p1;
        trunc_ln2_reg_7227 <= {{s3_fu_1222_p2[35:11]}};
        trunc_ln6_reg_7372 <= {{mul_ln129_fu_1469_p2[24:9]}};
        trunc_ln6_reg_7372_pp0_iter3_reg <= trunc_ln6_reg_7372;
        trunc_ln6_reg_7372_pp0_iter4_reg <= trunc_ln6_reg_7372_pp0_iter3_reg;
        trunc_ln6_reg_7372_pp0_iter5_reg <= trunc_ln6_reg_7372_pp0_iter4_reg;
        trunc_ln6_reg_7372_pp0_iter6_reg <= trunc_ln6_reg_7372_pp0_iter5_reg;
        trunc_ln6_reg_7372_pp0_iter7_reg <= trunc_ln6_reg_7372_pp0_iter6_reg;
        trunc_ln6_reg_7372_pp0_iter8_reg <= trunc_ln6_reg_7372_pp0_iter7_reg;
        trunc_ln6_reg_7372_pp0_iter9_reg <= trunc_ln6_reg_7372_pp0_iter8_reg;
        trunc_ln_reg_7680 <= {{s1_fu_2301_p2[35:11]}};
        x_index_57_reg_8774 <= x_index_57_fu_4957_p3;
        x_index_57_reg_8774_pp0_iter12_reg <= x_index_57_reg_8774;
        x_index_58_reg_8779 <= x_index_58_fu_4964_p3;
        x_index_58_reg_8779_pp0_iter12_reg <= x_index_58_reg_8779;
        x_index_59_reg_8784 <= x_index_59_fu_4970_p3;
        x_index_59_reg_8784_pp0_iter12_reg <= x_index_59_reg_8784;
        x_index_60_reg_8789 <= x_index_60_fu_4976_p3;
        x_index_60_reg_8789_pp0_iter12_reg <= x_index_60_reg_8789;
        x_index_61_reg_8794 <= x_index_61_fu_4982_p3;
        x_index_61_reg_8794_pp0_iter12_reg <= x_index_61_reg_8794;
        x_index_62_reg_8799 <= x_index_62_fu_4988_p3;
        x_index_62_reg_8799_pp0_iter12_reg <= x_index_62_reg_8799;
        x_index_63_reg_8804 <= x_index_63_fu_4995_p3;
        x_index_63_reg_8804_pp0_iter12_reg <= x_index_63_reg_8804;
        x_index_64_reg_8809 <= x_index_64_fu_5002_p3;
        x_index_64_reg_8809_pp0_iter12_reg <= x_index_64_reg_8809;
        x_index_reg_8769 <= x_index_fu_4950_p3;
        x_index_reg_8769_pp0_iter12_reg <= x_index_reg_8769;
        x_minus_ok_reg_7536 <= x_minus_ok_fu_1932_p2;
        x_minus_ok_reg_7536_pp0_iter10_reg <= x_minus_ok_reg_7536_pp0_iter9_reg;
        x_minus_ok_reg_7536_pp0_iter5_reg <= x_minus_ok_reg_7536;
        x_minus_ok_reg_7536_pp0_iter6_reg <= x_minus_ok_reg_7536_pp0_iter5_reg;
        x_minus_ok_reg_7536_pp0_iter7_reg <= x_minus_ok_reg_7536_pp0_iter6_reg;
        x_minus_ok_reg_7536_pp0_iter8_reg <= x_minus_ok_reg_7536_pp0_iter7_reg;
        x_minus_ok_reg_7536_pp0_iter9_reg <= x_minus_ok_reg_7536_pp0_iter8_reg;
        x_plus_ok_reg_7543 <= x_plus_ok_fu_1937_p2;
        x_plus_ok_reg_7543_pp0_iter10_reg <= x_plus_ok_reg_7543_pp0_iter9_reg;
        x_plus_ok_reg_7543_pp0_iter5_reg <= x_plus_ok_reg_7543;
        x_plus_ok_reg_7543_pp0_iter6_reg <= x_plus_ok_reg_7543_pp0_iter5_reg;
        x_plus_ok_reg_7543_pp0_iter7_reg <= x_plus_ok_reg_7543_pp0_iter6_reg;
        x_plus_ok_reg_7543_pp0_iter8_reg <= x_plus_ok_reg_7543_pp0_iter7_reg;
        x_plus_ok_reg_7543_pp0_iter9_reg <= x_plus_ok_reg_7543_pp0_iter8_reg;
        y_index_75_reg_8819 <= y_index_75_fu_5392_p3;
        y_index_75_reg_8819_pp0_iter12_reg <= y_index_75_reg_8819;
        y_index_76_reg_8824 <= y_index_76_fu_5399_p3;
        y_index_76_reg_8824_pp0_iter12_reg <= y_index_76_reg_8824;
        y_index_77_reg_8829 <= y_index_77_fu_5405_p3;
        y_index_77_reg_8829_pp0_iter12_reg <= y_index_77_reg_8829;
        y_index_78_reg_8834 <= y_index_78_fu_5411_p3;
        y_index_78_reg_8834_pp0_iter12_reg <= y_index_78_reg_8834;
        y_index_79_reg_8839 <= y_index_79_fu_5417_p3;
        y_index_79_reg_8839_pp0_iter12_reg <= y_index_79_reg_8839;
        y_index_80_reg_8844 <= y_index_80_fu_5423_p3;
        y_index_80_reg_8844_pp0_iter12_reg <= y_index_80_reg_8844;
        y_index_81_reg_8849 <= y_index_81_fu_5430_p3;
        y_index_81_reg_8849_pp0_iter12_reg <= y_index_81_reg_8849;
        y_index_82_reg_8854 <= y_index_82_fu_5437_p3;
        y_index_82_reg_8854_pp0_iter12_reg <= y_index_82_reg_8854;
        y_index_reg_8814 <= y_index_fu_5385_p3;
        y_index_reg_8814_pp0_iter12_reg <= y_index_reg_8814;
        y_mod3_1_reg_7897 <= y_mod3_1_fu_2762_p9;
        y_mod3_2_reg_7904 <= y_mod3_2_fu_2782_p9;
        y_mod3_reg_7885 <= y_mod3_fu_2734_p9;
        z_in_reg_8859 <= z_in_fu_6140_p3;
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_addr_reg_8955 <= zext_ln38_7_fu_6419_p1;
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_addr_reg_8945 <= zext_ln38_6_fu_6394_p1;
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_addr_reg_8935 <= zext_ln38_5_fu_6369_p1;
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_addr_reg_8925 <= zext_ln38_4_fu_6344_p1;
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_addr_reg_8915 <= zext_ln38_3_fu_6319_p1;
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_addr_reg_8905 <= zext_ln38_2_fu_6294_p1;
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_addr_reg_8895 <= zext_ln38_1_fu_6269_p1;
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_addr_reg_8885 <= zext_ln38_fu_6244_p1;
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_addr_reg_8965 <= zext_ln38_8_fu_6444_p1;
        zext_ln127_cast_reg_7008[11 : 0] <= zext_ln127_cast_fu_1032_p1[11 : 0];
        zext_ln130_cast_reg_7001[11 : 0] <= zext_ln130_cast_fu_1028_p1[11 : 0];
        zext_ln14_reg_7105[17 : 0] <= zext_ln14_fu_1092_p1[17 : 0];
        zext_ln14_reg_7105_pp0_iter1_reg[17 : 0] <= zext_ln14_reg_7105[17 : 0];
        zext_ln14_reg_7105_pp0_iter2_reg[17 : 0] <= zext_ln14_reg_7105_pp0_iter1_reg[17 : 0];
        zext_ln14_reg_7105_pp0_iter3_reg[17 : 0] <= zext_ln14_reg_7105_pp0_iter2_reg[17 : 0];
        zext_ln14_reg_7105_pp0_iter4_reg[17 : 0] <= zext_ln14_reg_7105_pp0_iter3_reg[17 : 0];
        zext_ln14_reg_7105_pp0_iter5_reg[17 : 0] <= zext_ln14_reg_7105_pp0_iter4_reg[17 : 0];
        zext_ln14_reg_7105_pp0_iter6_reg[17 : 0] <= zext_ln14_reg_7105_pp0_iter5_reg[17 : 0];
        zext_ln14_reg_7105_pp0_iter7_reg[17 : 0] <= zext_ln14_reg_7105_pp0_iter6_reg[17 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln14_4_reg_7247 <= grp_fu_6856_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln14_4_reg_7247_pp0_iter2_reg <= add_ln14_4_reg_7247;
        add_ln14_4_reg_7247_pp0_iter3_reg <= add_ln14_4_reg_7247_pp0_iter2_reg;
        add_ln14_4_reg_7247_pp0_iter4_reg <= add_ln14_4_reg_7247_pp0_iter3_reg;
        add_ln14_4_reg_7247_pp0_iter5_reg <= add_ln14_4_reg_7247_pp0_iter4_reg;
        add_ln14_4_reg_7247_pp0_iter6_reg <= add_ln14_4_reg_7247_pp0_iter5_reg;
        add_ln14_4_reg_7247_pp0_iter7_reg <= add_ln14_4_reg_7247_pp0_iter6_reg;
        add_ln14_4_reg_7247_pp0_iter8_reg <= add_ln14_4_reg_7247_pp0_iter7_reg;
        add_ln163_1_reg_7386 <= add_ln163_1_fu_1564_p2;
        add_ln164_1_reg_7397 <= add_ln164_1_fu_1584_p2;
        cross1_r5_reg_7955 <= {{grp_fu_6960_p3[27:12]}};
        dx1_reg_7697 <= dx1_fu_2449_p2;
        dx1_reg_7697_pp0_iter10_reg <= dx1_reg_7697;
        dx3_reg_7719 <= dx3_fu_2465_p2;
        dx5_reg_7741 <= dx5_fu_2481_p2;
        dx5_reg_7741_pp0_iter10_reg <= dx5_reg_7741;
        dx6_reg_7764 <= dx6_fu_2493_p2;
        dy1_reg_7704 <= dy1_fu_2453_p2;
        dy2_reg_7709 <= dy2_fu_2457_p2;
        dy2_reg_7709_pp0_iter10_reg <= dy2_reg_7709;
        dy3_reg_7726 <= dy3_fu_2469_p2;
        dy4_reg_7731 <= dy4_fu_2473_p2;
        dy5_reg_7748 <= dy5_fu_2485_p2;
        dy6_reg_7753 <= dy6_fu_2489_p2;
        dy6_reg_7753_pp0_iter10_reg <= dy6_reg_7753;
        icmp_ln168_1_reg_7606 <= icmp_ln168_1_fu_2037_p2;
        icmp_ln168_2_reg_7619 <= icmp_ln168_2_fu_2063_p2;
        icmp_ln168_reg_7599 <= icmp_ln168_fu_2021_p2;
        icmp_ln41_1_reg_8975 <= icmp_ln41_1_fu_6454_p2;
        icmp_ln41_2_reg_8979 <= icmp_ln41_2_fu_6459_p2;
        icmp_ln41_3_reg_8983 <= icmp_ln41_3_fu_6464_p2;
        icmp_ln41_4_reg_8987 <= icmp_ln41_4_fu_6469_p2;
        icmp_ln41_5_reg_8991 <= icmp_ln41_5_fu_6474_p2;
        icmp_ln41_6_reg_8995 <= icmp_ln41_6_fu_6479_p2;
        icmp_ln41_7_reg_8999 <= icmp_ln41_7_fu_6484_p2;
        icmp_ln41_8_reg_9003 <= icmp_ln41_8_fu_6489_p2;
        icmp_ln41_reg_8971 <= icmp_ln41_fu_6449_p2;
        internal_x_2_reg_8112 <= internal_x_2_fu_3245_p3;
        internal_x_reg_8017 <= internal_x_fu_3047_p3;
        mul_ln14_4_reg_7146 <= mul_ln14_4_fu_1134_p2;
        mul_ln15_4_reg_7158 <= mul_ln15_4_fu_1143_p2;
        mul_ln16_4_reg_7163 <= mul_ln16_4_fu_1148_p2;
        n2_bits_reg_7134 <= n2_bits_fu_1122_p1;
        rotated_y1_reg_7277 <= {{mul_ln127_fu_1313_p2[34:9]}};
        rotated_z1_reg_7282 <= {{mul_ln130_fu_1331_p2[34:9]}};
        select_ln163_1_reg_7453 <= select_ln163_1_fu_1725_p3;
        select_ln164_1_reg_7458 <= select_ln164_1_fu_1758_p3;
        select_ln168_1_reg_7611 <= select_ln168_1_fu_2055_p3;
        select_ln168_reg_7594 <= select_ln168_fu_2013_p3;
        sign2_r1_reg_7969 <= cross2_r1_fu_2914_p2[32'd15];
        sign2_r2_reg_7975 <= cross2_r2_fu_2909_p2[32'd15];
        sign2_r3_reg_7981 <= cross2_r3_fu_2919_p2[32'd15];
        sign2_r4_reg_7987 <= cross2_r4_fu_2924_p2[32'd15];
        sign2_r5_reg_7963 <= grp_fu_6968_p3[32'd27];
        sign2_r6_reg_7993 <= cross2_r6_fu_2929_p2[32'd15];
        sign2_r7_reg_7999 <= cross2_r7_fu_2939_p2[32'd15];
        sign2_r8_reg_8005 <= cross2_r8_fu_2934_p2[32'd15];
        sign2_r9_reg_8011 <= cross2_r9_fu_2944_p2[32'd15];
        test_x_reg_7625 <= test_x_fu_2069_p1;
        tmp_10_reg_7589 <= bitcast_ln716_fu_1961_p1[32'd63];
        tmp_3_reg_7463 <= {{select_ln163_1_fu_1725_p3[25:12]}};
        tmp_46_reg_8035 <= sub_ln35_fu_3059_p2[32'd9];
        tmp_47_reg_8052 <= sub_ln35_1_fu_3106_p2[32'd9];
        tmp_48_reg_8069 <= sub_ln35_2_fu_3147_p2[32'd9];
        tmp_5_reg_7391 <= add_ln163_1_fu_1564_p2[32'd27];
        tmp_67_cast_reg_8041 <= {{mul_ln35_fu_3069_p2[18:12]}};
        tmp_6_reg_7475 <= {{select_ln164_1_fu_1758_p3[25:12]}};
        tmp_71_cast_reg_8058 <= {{mul_ln35_1_fu_3116_p2[18:12]}};
        tmp_75_cast_reg_8075 <= {{mul_ln35_2_fu_3157_p2[18:12]}};
        tmp_7_reg_7402 <= add_ln164_1_fu_1584_p2[32'd27];
        trunc_ln15_7_reg_7287 <= {{mul_ln127_fu_1313_p2[24:9]}};
        trunc_ln15_7_reg_7287_pp0_iter2_reg <= trunc_ln15_7_reg_7287;
        trunc_ln15_7_reg_7287_pp0_iter3_reg <= trunc_ln15_7_reg_7287_pp0_iter2_reg;
        trunc_ln15_7_reg_7287_pp0_iter4_reg <= trunc_ln15_7_reg_7287_pp0_iter3_reg;
        trunc_ln15_7_reg_7287_pp0_iter5_reg <= trunc_ln15_7_reg_7287_pp0_iter4_reg;
        trunc_ln15_7_reg_7287_pp0_iter6_reg <= trunc_ln15_7_reg_7287_pp0_iter5_reg;
        trunc_ln15_7_reg_7287_pp0_iter7_reg <= trunc_ln15_7_reg_7287_pp0_iter6_reg;
        trunc_ln15_7_reg_7287_pp0_iter8_reg <= trunc_ln15_7_reg_7287_pp0_iter7_reg;
        trunc_ln15_8_reg_7294 <= {{mul_ln130_fu_1331_p2[24:9]}};
        trunc_ln15_8_reg_7294_pp0_iter2_reg <= trunc_ln15_8_reg_7294;
        trunc_ln15_8_reg_7294_pp0_iter3_reg <= trunc_ln15_8_reg_7294_pp0_iter2_reg;
        trunc_ln15_8_reg_7294_pp0_iter4_reg <= trunc_ln15_8_reg_7294_pp0_iter3_reg;
        trunc_ln15_8_reg_7294_pp0_iter5_reg <= trunc_ln15_8_reg_7294_pp0_iter4_reg;
        trunc_ln15_8_reg_7294_pp0_iter6_reg <= trunc_ln15_8_reg_7294_pp0_iter5_reg;
        trunc_ln15_8_reg_7294_pp0_iter7_reg <= trunc_ln15_8_reg_7294_pp0_iter6_reg;
        trunc_ln15_8_reg_7294_pp0_iter8_reg <= trunc_ln15_8_reg_7294_pp0_iter7_reg;
        trunc_ln165_reg_7470 <= trunc_ln165_fu_1774_p1;
        trunc_ln166_reg_7482 <= trunc_ln166_fu_1788_p1;
        trunc_ln18_1_reg_7692 <= {{s1_1_fu_2433_p2[35:11]}};
        trunc_ln19_1_reg_7252 <= {{s2_1_fu_1263_p2[35:11]}};
        trunc_ln20_1_reg_7257 <= {{s3_1_fu_1275_p2[35:11]}};
        trunc_ln35_1_reg_8047 <= trunc_ln35_1_fu_3122_p1;
        trunc_ln35_2_reg_8064 <= trunc_ln35_2_fu_3163_p1;
        trunc_ln35_reg_8030 <= trunc_ln35_fu_3075_p1;
        x_index_29_reg_8081 <= x_index_29_fu_3212_p3;
        y_minus_ok_reg_7555 <= y_minus_ok_fu_1951_p2;
        y_minus_ok_reg_7555_pp0_iter10_reg <= y_minus_ok_reg_7555_pp0_iter9_reg;
        y_minus_ok_reg_7555_pp0_iter5_reg <= y_minus_ok_reg_7555;
        y_minus_ok_reg_7555_pp0_iter6_reg <= y_minus_ok_reg_7555_pp0_iter5_reg;
        y_minus_ok_reg_7555_pp0_iter7_reg <= y_minus_ok_reg_7555_pp0_iter6_reg;
        y_minus_ok_reg_7555_pp0_iter8_reg <= y_minus_ok_reg_7555_pp0_iter7_reg;
        y_minus_ok_reg_7555_pp0_iter9_reg <= y_minus_ok_reg_7555_pp0_iter8_reg;
        y_plus_ok_reg_7562 <= y_plus_ok_fu_1956_p2;
        y_plus_ok_reg_7562_pp0_iter10_reg <= y_plus_ok_reg_7562_pp0_iter9_reg;
        y_plus_ok_reg_7562_pp0_iter5_reg <= y_plus_ok_reg_7562;
        y_plus_ok_reg_7562_pp0_iter6_reg <= y_plus_ok_reg_7562_pp0_iter5_reg;
        y_plus_ok_reg_7562_pp0_iter7_reg <= y_plus_ok_reg_7562_pp0_iter6_reg;
        y_plus_ok_reg_7562_pp0_iter8_reg <= y_plus_ok_reg_7562_pp0_iter7_reg;
        y_plus_ok_reg_7562_pp0_iter9_reg <= y_plus_ok_reg_7562_pp0_iter8_reg;
        zext_ln14_3_reg_7139[17 : 0] <= zext_ln14_3_fu_1126_p1[17 : 0];
        zext_ln14_3_reg_7139_pp0_iter1_reg[17 : 0] <= zext_ln14_3_reg_7139[17 : 0];
        zext_ln14_3_reg_7139_pp0_iter2_reg[17 : 0] <= zext_ln14_3_reg_7139_pp0_iter1_reg[17 : 0];
        zext_ln14_3_reg_7139_pp0_iter3_reg[17 : 0] <= zext_ln14_3_reg_7139_pp0_iter2_reg[17 : 0];
        zext_ln14_3_reg_7139_pp0_iter4_reg[17 : 0] <= zext_ln14_3_reg_7139_pp0_iter3_reg[17 : 0];
        zext_ln14_3_reg_7139_pp0_iter5_reg[17 : 0] <= zext_ln14_3_reg_7139_pp0_iter4_reg[17 : 0];
        zext_ln14_3_reg_7139_pp0_iter6_reg[17 : 0] <= zext_ln14_3_reg_7139_pp0_iter5_reg[17 : 0];
        zext_ln14_3_reg_7139_pp0_iter7_reg[17 : 0] <= zext_ln14_3_reg_7139_pp0_iter6_reg[17 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln14_7_reg_7301 <= grp_fu_6893_p3;
        ap_phi_reg_pp0_iter2_p_ph76_ph_i_in_reg_825 <= ap_phi_reg_pp0_iter1_p_ph76_ph_i_in_reg_825;
        ap_phi_reg_pp0_iter2_p_ph81_ph_i_reg_869 <= ap_phi_reg_pp0_iter1_p_ph81_ph_i_reg_869;
        ap_phi_reg_pp0_iter2_p_ph_ph_i_reg_798 <= ap_phi_reg_pp0_iter1_p_ph_ph_i_reg_798;
        ap_phi_reg_pp0_iter2_ref_tmp219_2_reg_891 <= ap_phi_reg_pp0_iter1_ref_tmp219_2_reg_891;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln14_7_reg_7301_pp0_iter2_reg <= add_ln14_7_reg_7301;
        add_ln14_7_reg_7301_pp0_iter3_reg <= add_ln14_7_reg_7301_pp0_iter2_reg;
        add_ln14_7_reg_7301_pp0_iter4_reg <= add_ln14_7_reg_7301_pp0_iter3_reg;
        add_ln14_7_reg_7301_pp0_iter5_reg <= add_ln14_7_reg_7301_pp0_iter4_reg;
        add_ln14_7_reg_7301_pp0_iter6_reg <= add_ln14_7_reg_7301_pp0_iter5_reg;
        add_ln14_7_reg_7301_pp0_iter7_reg <= add_ln14_7_reg_7301_pp0_iter6_reg;
        add_ln14_7_reg_7301_pp0_iter8_reg <= add_ln14_7_reg_7301_pp0_iter7_reg;
        add_ln162_reg_7794 <= add_ln162_fu_2541_p2;
        and_ln195_1_reg_8744 <= and_ln195_1_fu_4221_p2;
        and_ln195_3_reg_8749 <= and_ln195_3_fu_4237_p2;
        and_ln195_4_reg_8754 <= and_ln195_4_fu_4249_p2;
        and_ln195_5_reg_8759 <= and_ln195_5_fu_4265_p2;
        and_ln195_7_reg_8764 <= and_ln195_7_fu_4281_p2;
        bound_reg_8161 <= bound_fu_3266_p2;
        bound_reg_8161_pp0_iter11_reg <= bound_reg_8161;
        bram_index_1_reg_8282 <= bram_index_1_fu_3695_p2;
        bram_index_2_reg_8290 <= bram_index_2_fu_3701_p2;
        center_x_mod3_reg_7579 <= grp_fu_1922_p2;
        center_x_mod3_reg_7579_pp0_iter8_reg <= center_x_mod3_reg_7579;
        conv3_i_i62_1_i_cast850_cast970_cast_reg_7835 <= conv3_i_i62_1_i_cast850_cast970_cast_fu_2610_p9;
        cross1_r2_reg_8165 <= cross1_r2_fu_3279_p2;
        cross1_r8_reg_8177 <= cross1_r8_fu_3306_p2;
        cross3_r2_reg_8171 <= cross3_r2_fu_3283_p2;
        cross3_r8_reg_8183 <= cross3_r8_fu_3310_p2;
        face_reg_8143 <= face_fu_3251_p2;
        icmp_ln169_1_reg_7655 <= icmp_ln169_1_fu_2259_p2;
        icmp_ln169_2_reg_7668 <= icmp_ln169_2_fu_2285_p2;
        icmp_ln169_reg_7648 <= icmp_ln169_fu_2243_p2;
        icmp_ln37_10_reg_8383 <= icmp_ln37_10_fu_3809_p2;
        icmp_ln37_11_reg_8390 <= icmp_ln37_11_fu_3815_p2;
        icmp_ln37_12_reg_8397 <= icmp_ln37_12_fu_3821_p2;
        icmp_ln37_13_reg_8404 <= icmp_ln37_13_fu_3827_p2;
        icmp_ln37_14_reg_8411 <= icmp_ln37_14_fu_3833_p2;
        icmp_ln37_15_reg_8418 <= icmp_ln37_15_fu_3839_p2;
        icmp_ln37_16_reg_8432 <= icmp_ln37_16_fu_3887_p2;
        icmp_ln37_17_reg_8441 <= icmp_ln37_17_fu_3893_p2;
        icmp_ln37_18_reg_8450 <= icmp_ln37_18_fu_3899_p2;
        icmp_ln37_19_reg_8459 <= icmp_ln37_19_fu_3905_p2;
        icmp_ln37_1_reg_8306 <= icmp_ln37_1_fu_3713_p2;
        icmp_ln37_20_reg_8468 <= icmp_ln37_20_fu_3911_p2;
        icmp_ln37_21_reg_8477 <= icmp_ln37_21_fu_3917_p2;
        icmp_ln37_22_reg_8486 <= icmp_ln37_22_fu_3923_p2;
        icmp_ln37_23_reg_8495 <= icmp_ln37_23_fu_3929_p2;
        icmp_ln37_24_reg_8504 <= icmp_ln37_24_fu_3935_p2;
        icmp_ln37_25_reg_8512 <= icmp_ln37_25_fu_3941_p2;
        icmp_ln37_26_reg_8520 <= icmp_ln37_26_fu_3947_p2;
        icmp_ln37_27_reg_8528 <= icmp_ln37_27_fu_3953_p2;
        icmp_ln37_28_reg_8536 <= icmp_ln37_28_fu_3959_p2;
        icmp_ln37_29_reg_8544 <= icmp_ln37_29_fu_3965_p2;
        icmp_ln37_2_reg_8314 <= icmp_ln37_2_fu_3719_p2;
        icmp_ln37_30_reg_8552 <= icmp_ln37_30_fu_3971_p2;
        icmp_ln37_31_reg_8560 <= icmp_ln37_31_fu_3977_p2;
        icmp_ln37_35_reg_8568 <= icmp_ln37_35_fu_3983_p2;
        icmp_ln37_36_reg_8577 <= icmp_ln37_36_fu_3989_p2;
        icmp_ln37_37_reg_8586 <= icmp_ln37_37_fu_3995_p2;
        icmp_ln37_38_reg_8595 <= icmp_ln37_38_fu_4001_p2;
        icmp_ln37_3_reg_8322 <= icmp_ln37_3_fu_3725_p2;
        icmp_ln37_43_reg_8604 <= icmp_ln37_43_fu_4007_p2;
        icmp_ln37_44_reg_8612 <= icmp_ln37_44_fu_4013_p2;
        icmp_ln37_45_reg_8620 <= icmp_ln37_45_fu_4019_p2;
        icmp_ln37_46_reg_8628 <= icmp_ln37_46_fu_4025_p2;
        icmp_ln37_4_reg_8330 <= icmp_ln37_4_fu_3731_p2;
        icmp_ln37_5_reg_8338 <= icmp_ln37_5_fu_3737_p2;
        icmp_ln37_6_reg_8346 <= icmp_ln37_6_fu_3743_p2;
        icmp_ln37_7_reg_8354 <= icmp_ln37_7_fu_3749_p2;
        icmp_ln37_8_reg_8369 <= icmp_ln37_8_fu_3797_p2;
        icmp_ln37_9_reg_8376 <= icmp_ln37_9_fu_3803_p2;
        icmp_ln37_reg_8298 <= icmp_ln37_fu_3707_p2;
        icmp_ln38_10_reg_8702 <= icmp_ln38_10_fu_4133_p2;
        icmp_ln38_11_reg_8708 <= icmp_ln38_11_fu_4139_p2;
        icmp_ln38_12_reg_8714 <= icmp_ln38_12_fu_4145_p2;
        icmp_ln38_13_reg_8720 <= icmp_ln38_13_fu_4151_p2;
        icmp_ln38_14_reg_8726 <= icmp_ln38_14_fu_4157_p2;
        icmp_ln38_15_reg_8732 <= icmp_ln38_15_fu_4163_p2;
        icmp_ln38_1_reg_8642 <= icmp_ln38_1_fu_4037_p2;
        icmp_ln38_2_reg_8648 <= icmp_ln38_2_fu_4043_p2;
        icmp_ln38_3_reg_8654 <= icmp_ln38_3_fu_4049_p2;
        icmp_ln38_4_reg_8660 <= icmp_ln38_4_fu_4055_p2;
        icmp_ln38_5_reg_8666 <= icmp_ln38_5_fu_4061_p2;
        icmp_ln38_6_reg_8672 <= icmp_ln38_6_fu_4067_p2;
        icmp_ln38_7_reg_8678 <= icmp_ln38_7_fu_4073_p2;
        icmp_ln38_8_reg_8690 <= icmp_ln38_8_fu_4121_p2;
        icmp_ln38_9_reg_8696 <= icmp_ln38_9_fu_4127_p2;
        icmp_ln38_reg_8636 <= icmp_ln38_fu_4031_p2;
        internal_y_3_reg_8220 <= internal_y_3_fu_3604_p3;
        internal_y_4_reg_8251 <= internal_y_4_fu_3659_p3;
        internal_y_reg_8189 <= internal_y_fu_3549_p3;
        ix_reg_7487 <= ix_fu_1823_p3;
        iy_reg_7494 <= iy_fu_1855_p3;
        low_center_x_reg_7515 <= low_center_x_fu_1914_p1;
        low_center_x_reg_7515_pp0_iter4_reg <= low_center_x_reg_7515;
        low_center_x_reg_7515_pp0_iter5_reg <= low_center_x_reg_7515_pp0_iter4_reg;
        low_center_x_reg_7515_pp0_iter6_reg <= low_center_x_reg_7515_pp0_iter5_reg;
        low_center_x_reg_7515_pp0_iter7_reg <= low_center_x_reg_7515_pp0_iter6_reg;
        low_center_x_reg_7515_pp0_iter8_reg <= low_center_x_reg_7515_pp0_iter7_reg;
        low_center_x_reg_7515_pp0_iter9_reg <= low_center_x_reg_7515_pp0_iter8_reg;
        low_center_y_reg_7523 <= low_center_y_fu_1918_p1;
        low_center_y_reg_7523_pp0_iter4_reg <= low_center_y_reg_7523;
        low_center_y_reg_7523_pp0_iter5_reg <= low_center_y_reg_7523_pp0_iter4_reg;
        low_center_y_reg_7523_pp0_iter6_reg <= low_center_y_reg_7523_pp0_iter5_reg;
        low_center_y_reg_7523_pp0_iter7_reg <= low_center_y_reg_7523_pp0_iter6_reg;
        low_center_y_reg_7523_pp0_iter8_reg <= low_center_y_reg_7523_pp0_iter7_reg;
        low_center_y_reg_7523_pp0_iter9_reg <= low_center_y_reg_7523_pp0_iter8_reg;
        mul_ln14_7_reg_7195 <= mul_ln14_7_fu_1185_p2;
        mul_ln15_7_reg_7207 <= mul_ln15_7_fu_1194_p2;
        mul_ln162_reg_8151 <= grp_fu_924_p2;
        mul_ln16_7_reg_7212 <= mul_ln16_7_fu_1199_p2;
        mul_ln32_reg_7799 <= mul_ln32_fu_2553_p2;
        mul_ln33_reg_7804 <= mul_ln33_fu_2565_p2;
        neighbor_x_2_reg_7830 <= neighbor_x_2_fu_2605_p2;
        neighbor_x_reg_7819 <= neighbor_x_fu_2580_p2;
        or_ln37_13_reg_8425 <= or_ln37_13_fu_3881_p2;
        or_ln37_6_reg_8362 <= or_ln37_6_fu_3791_p2;
        or_ln38_13_reg_8738 <= or_ln38_13_fu_4205_p2;
        or_ln38_6_reg_8684 <= or_ln38_6_fu_4115_p2;
        phi_ln_reg_7631 <= phi_ln_fu_2160_p11;
        rotated_y2_reg_7316 <= {{mul_ln128_fu_1413_p2[34:9]}};
        rotated_z2_reg_7321 <= {{mul_ln131_fu_1431_p2[34:9]}};
        select_ln169_1_reg_7660 <= select_ln169_1_fu_2277_p3;
        select_ln169_reg_7643 <= select_ln169_fu_2235_p3;
        test_y_reg_7674 <= test_y_fu_2291_p1;
        tmp_11_reg_7638 <= bitcast_ln716_1_fu_2183_p1[32'd63];
        tmp_24_cast_reg_8156 <= {{grp_fu_924_p2[51:29]}};
        trunc_ln15_6_reg_7326 <= {{mul_ln128_fu_1413_p2[24:9]}};
        trunc_ln15_6_reg_7326_pp0_iter2_reg <= trunc_ln15_6_reg_7326;
        trunc_ln15_6_reg_7326_pp0_iter3_reg <= trunc_ln15_6_reg_7326_pp0_iter2_reg;
        trunc_ln15_6_reg_7326_pp0_iter4_reg <= trunc_ln15_6_reg_7326_pp0_iter3_reg;
        trunc_ln15_6_reg_7326_pp0_iter5_reg <= trunc_ln15_6_reg_7326_pp0_iter4_reg;
        trunc_ln15_6_reg_7326_pp0_iter6_reg <= trunc_ln15_6_reg_7326_pp0_iter5_reg;
        trunc_ln15_6_reg_7326_pp0_iter7_reg <= trunc_ln15_6_reg_7326_pp0_iter6_reg;
        trunc_ln15_6_reg_7326_pp0_iter8_reg <= trunc_ln15_6_reg_7326_pp0_iter7_reg;
        trunc_ln15_9_reg_7333 <= {{mul_ln131_fu_1431_p2[24:9]}};
        trunc_ln15_9_reg_7333_pp0_iter2_reg <= trunc_ln15_9_reg_7333;
        trunc_ln15_9_reg_7333_pp0_iter3_reg <= trunc_ln15_9_reg_7333_pp0_iter2_reg;
        trunc_ln15_9_reg_7333_pp0_iter4_reg <= trunc_ln15_9_reg_7333_pp0_iter3_reg;
        trunc_ln15_9_reg_7333_pp0_iter5_reg <= trunc_ln15_9_reg_7333_pp0_iter4_reg;
        trunc_ln15_9_reg_7333_pp0_iter6_reg <= trunc_ln15_9_reg_7333_pp0_iter5_reg;
        trunc_ln15_9_reg_7333_pp0_iter7_reg <= trunc_ln15_9_reg_7333_pp0_iter6_reg;
        trunc_ln15_9_reg_7333_pp0_iter8_reg <= trunc_ln15_9_reg_7333_pp0_iter7_reg;
        trunc_ln18_2_reg_7789 <= {{s1_2_fu_2519_p2[35:11]}};
        trunc_ln19_2_reg_7306 <= {{s2_2_fu_1372_p2[35:11]}};
        trunc_ln20_2_reg_7311 <= {{s3_2_fu_1384_p2[35:11]}};
        x_mod3_1_reg_7841 <= x_mod3_1_fu_2630_p9;
        x_mod3_reg_7824 <= x_mod3_fu_2585_p9;
        x_ok_reg_7501 <= x_ok_fu_1882_p2;
        x_ok_reg_7501_pp0_iter4_reg <= x_ok_reg_7501;
        x_ok_reg_7501_pp0_iter5_reg <= x_ok_reg_7501_pp0_iter4_reg;
        x_ok_reg_7501_pp0_iter6_reg <= x_ok_reg_7501_pp0_iter5_reg;
        x_ok_reg_7501_pp0_iter7_reg <= x_ok_reg_7501_pp0_iter6_reg;
        x_ok_reg_7501_pp0_iter8_reg <= x_ok_reg_7501_pp0_iter7_reg;
        x_ok_reg_7501_pp0_iter9_reg <= x_ok_reg_7501_pp0_iter8_reg;
        y_ok_reg_7508 <= y_ok_fu_1908_p2;
        y_ok_reg_7508_pp0_iter4_reg <= y_ok_reg_7508;
        y_ok_reg_7508_pp0_iter5_reg <= y_ok_reg_7508_pp0_iter4_reg;
        y_ok_reg_7508_pp0_iter6_reg <= y_ok_reg_7508_pp0_iter5_reg;
        y_ok_reg_7508_pp0_iter7_reg <= y_ok_reg_7508_pp0_iter6_reg;
        y_ok_reg_7508_pp0_iter8_reg <= y_ok_reg_7508_pp0_iter7_reg;
        y_ok_reg_7508_pp0_iter9_reg <= y_ok_reg_7508_pp0_iter8_reg;
        zext_ln14_6_reg_7188[17 : 0] <= zext_ln14_6_fu_1177_p1[17 : 0];
        zext_ln14_6_reg_7188_pp0_iter1_reg[17 : 0] <= zext_ln14_6_reg_7188[17 : 0];
        zext_ln14_6_reg_7188_pp0_iter2_reg[17 : 0] <= zext_ln14_6_reg_7188_pp0_iter1_reg[17 : 0];
        zext_ln14_6_reg_7188_pp0_iter3_reg[17 : 0] <= zext_ln14_6_reg_7188_pp0_iter2_reg[17 : 0];
        zext_ln14_6_reg_7188_pp0_iter4_reg[17 : 0] <= zext_ln14_6_reg_7188_pp0_iter3_reg[17 : 0];
        zext_ln14_6_reg_7188_pp0_iter5_reg[17 : 0] <= zext_ln14_6_reg_7188_pp0_iter4_reg[17 : 0];
        zext_ln14_6_reg_7188_pp0_iter6_reg[17 : 0] <= zext_ln14_6_reg_7188_pp0_iter5_reg[17 : 0];
        zext_ln14_6_reg_7188_pp0_iter7_reg[17 : 0] <= zext_ln14_6_reg_7188_pp0_iter6_reg[17 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter10_p_ph76_ph_i_in_reg_825 <= ap_phi_reg_pp0_iter9_p_ph76_ph_i_in_reg_825;
        ap_phi_reg_pp0_iter10_p_ph81_ph_i_reg_869 <= ap_phi_reg_pp0_iter9_p_ph81_ph_i_reg_869;
        ap_phi_reg_pp0_iter10_p_ph_ph_i_reg_798 <= ap_phi_reg_pp0_iter9_p_ph_ph_i_reg_798;
        ap_phi_reg_pp0_iter10_ref_tmp219_2_reg_891 <= ap_phi_reg_pp0_iter9_ref_tmp219_2_reg_891;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter11_p_ph76_ph_i_in_reg_825 <= ap_phi_reg_pp0_iter10_p_ph76_ph_i_in_reg_825;
        ap_phi_reg_pp0_iter11_p_ph81_ph_i_reg_869 <= ap_phi_reg_pp0_iter10_p_ph81_ph_i_reg_869;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter12_ref_tmp219_2_reg_891 <= ap_phi_reg_pp0_iter11_ref_tmp219_2_reg_891;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter1_p_ph76_ph_i_in_reg_825 <= ap_phi_reg_pp0_iter0_p_ph76_ph_i_in_reg_825;
        ap_phi_reg_pp0_iter1_p_ph81_ph_i_reg_869 <= ap_phi_reg_pp0_iter0_p_ph81_ph_i_reg_869;
        ap_phi_reg_pp0_iter1_p_ph_ph_i_reg_798 <= ap_phi_reg_pp0_iter0_p_ph_ph_i_reg_798;
        ap_phi_reg_pp0_iter1_ref_tmp219_2_reg_891 <= ap_phi_reg_pp0_iter0_ref_tmp219_2_reg_891;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter3_p_ph76_ph_i_in_reg_825 <= ap_phi_reg_pp0_iter2_p_ph76_ph_i_in_reg_825;
        ap_phi_reg_pp0_iter3_p_ph81_ph_i_reg_869 <= ap_phi_reg_pp0_iter2_p_ph81_ph_i_reg_869;
        ap_phi_reg_pp0_iter3_p_ph_ph_i_reg_798 <= ap_phi_reg_pp0_iter2_p_ph_ph_i_reg_798;
        ap_phi_reg_pp0_iter3_ref_tmp219_2_reg_891 <= ap_phi_reg_pp0_iter2_ref_tmp219_2_reg_891;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter4_p_ph76_ph_i_in_reg_825 <= ap_phi_reg_pp0_iter3_p_ph76_ph_i_in_reg_825;
        ap_phi_reg_pp0_iter4_p_ph81_ph_i_reg_869 <= ap_phi_reg_pp0_iter3_p_ph81_ph_i_reg_869;
        ap_phi_reg_pp0_iter4_p_ph_ph_i_reg_798 <= ap_phi_reg_pp0_iter3_p_ph_ph_i_reg_798;
        ap_phi_reg_pp0_iter4_ref_tmp219_2_reg_891 <= ap_phi_reg_pp0_iter3_ref_tmp219_2_reg_891;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter5_p_ph76_ph_i_in_reg_825 <= ap_phi_reg_pp0_iter4_p_ph76_ph_i_in_reg_825;
        ap_phi_reg_pp0_iter5_p_ph81_ph_i_reg_869 <= ap_phi_reg_pp0_iter4_p_ph81_ph_i_reg_869;
        ap_phi_reg_pp0_iter5_p_ph_ph_i_reg_798 <= ap_phi_reg_pp0_iter4_p_ph_ph_i_reg_798;
        ap_phi_reg_pp0_iter5_ref_tmp219_2_reg_891 <= ap_phi_reg_pp0_iter4_ref_tmp219_2_reg_891;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter6_p_ph76_ph_i_in_reg_825 <= ap_phi_reg_pp0_iter5_p_ph76_ph_i_in_reg_825;
        ap_phi_reg_pp0_iter6_p_ph81_ph_i_reg_869 <= ap_phi_reg_pp0_iter5_p_ph81_ph_i_reg_869;
        ap_phi_reg_pp0_iter6_p_ph_ph_i_reg_798 <= ap_phi_reg_pp0_iter5_p_ph_ph_i_reg_798;
        ap_phi_reg_pp0_iter6_ref_tmp219_2_reg_891 <= ap_phi_reg_pp0_iter5_ref_tmp219_2_reg_891;
        conv_i_reg_7569 <= grp_fu_921_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter7_p_ph76_ph_i_in_reg_825 <= ap_phi_reg_pp0_iter6_p_ph76_ph_i_in_reg_825;
        ap_phi_reg_pp0_iter7_p_ph81_ph_i_reg_869 <= ap_phi_reg_pp0_iter6_p_ph81_ph_i_reg_869;
        ap_phi_reg_pp0_iter7_p_ph_ph_i_reg_798 <= ap_phi_reg_pp0_iter6_p_ph_ph_i_reg_798;
        ap_phi_reg_pp0_iter7_ref_tmp219_2_reg_891 <= ap_phi_reg_pp0_iter6_ref_tmp219_2_reg_891;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter8_p_ph76_ph_i_in_reg_825 <= ap_phi_reg_pp0_iter7_p_ph76_ph_i_in_reg_825;
        ap_phi_reg_pp0_iter8_p_ph81_ph_i_reg_869 <= ap_phi_reg_pp0_iter7_p_ph81_ph_i_reg_869;
        ap_phi_reg_pp0_iter8_p_ph_ph_i_reg_798 <= ap_phi_reg_pp0_iter7_p_ph_ph_i_reg_798;
        ap_phi_reg_pp0_iter8_ref_tmp219_2_reg_891 <= ap_phi_reg_pp0_iter7_ref_tmp219_2_reg_891;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter9_p_ph76_ph_i_in_reg_825 <= ap_phi_reg_pp0_iter8_p_ph76_ph_i_in_reg_825;
        ap_phi_reg_pp0_iter9_p_ph81_ph_i_reg_869 <= ap_phi_reg_pp0_iter8_p_ph81_ph_i_reg_869;
        ap_phi_reg_pp0_iter9_p_ph_ph_i_reg_798 <= ap_phi_reg_pp0_iter8_p_ph_ph_i_reg_798;
        ap_phi_reg_pp0_iter9_ref_tmp219_2_reg_891 <= ap_phi_reg_pp0_iter8_ref_tmp219_2_reg_891;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_i1_reg_7574 <= grp_fu_921_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_1018 <= grp_fu_916_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        sub_ln32_reg_7950 <= grp_fu_6960_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (last_signal_load_reg_7096 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter11 == 1'b1) & (last_signal_load_reg_7096_pp0_iter11_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter11_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter11_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_loop_exit_ready_pp0_iter11_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (~((ap_loop_exit_ready == 1'b0) & (ap_loop_exit_ready_pp0_iter11_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter8_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0))) begin
        ap_done_pending_pp0 = 1'b1;
    end else begin
        ap_done_pending_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to10 = 1'b1;
    end else begin
        ap_idle_pp0_0to10 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to12 = 1'b1;
    end else begin
        ap_idle_pp0_1to12 = 1'b0;
    end
end

always @ (*) begin
    if (((bound_reg_8161_pp0_iter11_reg == 1'd1) & (last_signal_load_reg_7096_pp0_iter11_reg == 1'd0))) begin
        if (((icmp_ln41_3_reg_8983 == 1'd0) & (tmp_54_reg_8911 == 1'd1))) begin
            ap_phi_mux_p_ph78_ph_i_in_phi_fu_839_p6 = tmp_57_fu_6554_p3;
        end else if (((icmp_ln41_3_reg_8983 == 1'd1) & (tmp_54_reg_8911 == 1'd1))) begin
            ap_phi_mux_p_ph78_ph_i_in_phi_fu_839_p6 = tmp_56_fu_6563_p3;
        end else if ((tmp_54_reg_8911 == 1'd0)) begin
            ap_phi_mux_p_ph78_ph_i_in_phi_fu_839_p6 = tmp_55_fu_6545_p3;
        end else begin
            ap_phi_mux_p_ph78_ph_i_in_phi_fu_839_p6 = ap_phi_reg_pp0_iter12_p_ph78_ph_i_in_reg_836;
        end
    end else begin
        ap_phi_mux_p_ph78_ph_i_in_phi_fu_839_p6 = ap_phi_reg_pp0_iter12_p_ph78_ph_i_in_reg_836;
    end
end

always @ (*) begin
    if (((bound_reg_8161_pp0_iter11_reg == 1'd1) & (last_signal_load_reg_7096_pp0_iter11_reg == 1'd0) & (icmp_ln41_5_reg_8991 == 1'd1) & (tmp_62_reg_8931 == 1'd1))) begin
        ap_phi_mux_p_ph79_ph_i_phi_fu_861_p6 = tmp_64_fu_6604_p4;
    end else if ((((bound_reg_8161_pp0_iter11_reg == 1'd1) & (last_signal_load_reg_7096_pp0_iter11_reg == 1'd0) & (icmp_ln41_5_reg_8991 == 1'd0) & (tmp_62_reg_8931 == 1'd1)) | ((bound_reg_8161_pp0_iter11_reg == 1'd1) & (last_signal_load_reg_7096_pp0_iter11_reg == 1'd0) & (tmp_62_reg_8931 == 1'd0)))) begin
        ap_phi_mux_p_ph79_ph_i_phi_fu_861_p6 = grp_fu_973_p4;
    end else begin
        ap_phi_mux_p_ph79_ph_i_phi_fu_861_p6 = ap_phi_reg_pp0_iter12_p_ph79_ph_i_reg_858;
    end
end

always @ (*) begin
    if (((last_signal_load_reg_7096_pp0_iter12_reg == 1'd0) & (bound_reg_8161_pp0_iter11_reg == 1'd1) & (icmp_ln41_7_reg_8999 == 1'd1) & (tmp_70_reg_8951_pp0_iter12_reg == 1'd1))) begin
        ap_phi_mux_p_ph83_ph_i_phi_fu_883_p6 = tmp_72_fu_6625_p4;
    end else if ((((last_signal_load_reg_7096_pp0_iter12_reg == 1'd0) & (bound_reg_8161_pp0_iter11_reg == 1'd1) & (icmp_ln41_7_reg_8999 == 1'd0) & (tmp_70_reg_8951_pp0_iter12_reg == 1'd1)) | ((last_signal_load_reg_7096_pp0_iter12_reg == 1'd0) & (bound_reg_8161_pp0_iter11_reg == 1'd1) & (tmp_70_reg_8951_pp0_iter12_reg == 1'd0)))) begin
        ap_phi_mux_p_ph83_ph_i_phi_fu_883_p6 = grp_fu_994_p4;
    end else begin
        ap_phi_mux_p_ph83_ph_i_phi_fu_883_p6 = ap_phi_reg_pp0_iter12_p_ph83_ph_i_reg_880;
    end
end

always @ (*) begin
    if (((bound_reg_8161_pp0_iter11_reg == 1'd1) & (last_signal_load_reg_7096_pp0_iter11_reg == 1'd0))) begin
        if (((icmp_ln41_4_reg_8987 == 1'd0) & (tmp_58_reg_8921 == 1'd1))) begin
            ap_phi_mux_p_ph86_ph_i_in_phi_fu_850_p6 = tmp_61_fu_6581_p3;
        end else if (((icmp_ln41_4_reg_8987 == 1'd1) & (tmp_58_reg_8921 == 1'd1))) begin
            ap_phi_mux_p_ph86_ph_i_in_phi_fu_850_p6 = tmp_60_fu_6590_p3;
        end else if ((tmp_58_reg_8921 == 1'd0)) begin
            ap_phi_mux_p_ph86_ph_i_in_phi_fu_850_p6 = tmp_59_fu_6572_p3;
        end else begin
            ap_phi_mux_p_ph86_ph_i_in_phi_fu_850_p6 = ap_phi_reg_pp0_iter12_p_ph86_ph_i_in_reg_847;
        end
    end else begin
        ap_phi_mux_p_ph86_ph_i_in_phi_fu_850_p6 = ap_phi_reg_pp0_iter12_p_ph86_ph_i_in_reg_847;
    end
end

always @ (*) begin
    if (((bound_reg_8161 == 1'd1) & (last_signal_load_reg_7096_pp0_iter11_reg == 1'd0))) begin
        if (((icmp_ln41_1_reg_8975 == 1'd0) & (tmp_52_reg_8891 == 1'd1))) begin
            ap_phi_mux_p_ph_ph89_i_in_phi_fu_817_p6 = tmp_21_fu_6503_p3;
        end else if (((icmp_ln41_1_reg_8975 == 1'd1) & (tmp_52_reg_8891 == 1'd1))) begin
            ap_phi_mux_p_ph_ph89_i_in_phi_fu_817_p6 = tmp_20_fu_6512_p3;
        end else if ((tmp_52_reg_8891 == 1'd0)) begin
            ap_phi_mux_p_ph_ph89_i_in_phi_fu_817_p6 = tmp_fu_6494_p3;
        end else begin
            ap_phi_mux_p_ph_ph89_i_in_phi_fu_817_p6 = ap_phi_reg_pp0_iter11_p_ph_ph89_i_in_reg_814;
        end
    end else begin
        ap_phi_mux_p_ph_ph89_i_in_phi_fu_817_p6 = ap_phi_reg_pp0_iter11_p_ph_ph89_i_in_reg_814;
    end
end

always @ (*) begin
    if (((last_signal_load_reg_7096_pp0_iter12_reg == 1'd0) & (bound_reg_8161_pp0_iter11_reg == 1'd1) & (icmp_ln41_8_reg_9003 == 1'd1) & (tmp_74_reg_8961_pp0_iter12_reg == 1'd1))) begin
        ap_phi_mux_ref_tmp219_2_phi_fu_895_p8 = tmp_76_fu_6636_p4;
    end else if ((((last_signal_load_reg_7096_pp0_iter12_reg == 1'd0) & (bound_reg_8161_pp0_iter11_reg == 1'd1) & (icmp_ln41_8_reg_9003 == 1'd0) & (tmp_74_reg_8961_pp0_iter12_reg == 1'd1)) | ((last_signal_load_reg_7096_pp0_iter12_reg == 1'd0) & (bound_reg_8161_pp0_iter11_reg == 1'd1) & (tmp_74_reg_8961_pp0_iter12_reg == 1'd0)))) begin
        ap_phi_mux_ref_tmp219_2_phi_fu_895_p8 = grp_fu_1006_p4;
    end else begin
        ap_phi_mux_ref_tmp219_2_phi_fu_895_p8 = ap_phi_reg_pp0_iter12_ref_tmp219_2_reg_891;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (last_signal_load_reg_7096 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (last_signal_load_reg_7096 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (last_signal_i == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        data_stream_TDATA_blk_n = data_stream_TVALID;
    end else begin
        data_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (last_signal_load_reg_7096 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (last_signal_load_reg_7096 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (last_signal_i == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        data_stream_TREADY = 1'b1;
    end else begin
        data_stream_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1922_ce = 1'b1;
    end else begin
        grp_fu_1922_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1942_ce = 1'b1;
    end else begin
        grp_fu_1942_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6814_ce = 1'b1;
    end else begin
        grp_fu_6814_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6822_ce = 1'b1;
    end else begin
        grp_fu_6822_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6830_ce = 1'b1;
    end else begin
        grp_fu_6830_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6839_ce = 1'b1;
    end else begin
        grp_fu_6839_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6847_ce = 1'b1;
    end else begin
        grp_fu_6847_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6856_ce = 1'b1;
    end else begin
        grp_fu_6856_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6863_ce = 1'b1;
    end else begin
        grp_fu_6863_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6870_ce = 1'b1;
    end else begin
        grp_fu_6870_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6878_ce = 1'b1;
    end else begin
        grp_fu_6878_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6885_ce = 1'b1;
    end else begin
        grp_fu_6885_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6893_ce = 1'b1;
    end else begin
        grp_fu_6893_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6900_ce = 1'b1;
    end else begin
        grp_fu_6900_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6907_ce = 1'b1;
    end else begin
        grp_fu_6907_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6915_ce = 1'b1;
    end else begin
        grp_fu_6915_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6922_ce = 1'b1;
    end else begin
        grp_fu_6922_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6930_ce = 1'b1;
    end else begin
        grp_fu_6930_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6942_ce = 1'b1;
    end else begin
        grp_fu_6942_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6948_ce = 1'b1;
    end else begin
        grp_fu_6948_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6954_ce = 1'b1;
    end else begin
        grp_fu_6954_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6960_ce = 1'b1;
    end else begin
        grp_fu_6960_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6968_ce = 1'b1;
    end else begin
        grp_fu_6968_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6977_ce = 1'b1;
    end else begin
        grp_fu_6977_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_916_ce = 1'b1;
    end else begin
        grp_fu_916_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_916_p0 = conv_i1_reg_7574;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_916_p0 = conv_i_reg_7569;
        end else begin
            grp_fu_916_p0 = 'bx;
        end
    end else begin
        grp_fu_916_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_921_ce = 1'b1;
    end else begin
        grp_fu_921_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_921_p0 = sext_ln169_fu_1947_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_921_p0 = sext_ln168_fu_1928_p1;
        end else begin
            grp_fu_921_p0 = 'bx;
        end
    end else begin
        grp_fu_921_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_924_ce = 1'b1;
    end else begin
        grp_fu_924_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_929_ce = 1'b1;
    end else begin
        grp_fu_929_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_934_ce = 1'b1;
    end else begin
        grp_fu_934_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp243) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp205) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp168) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_rotate_norm_fu_906_ap_ce = 1'b1;
    end else begin
        grp_rotate_norm_fu_906_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (last_signal_load_reg_7096 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        last_signal_o = data_stream_TLAST;
    end else begin
        last_signal_o = last_signal_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (last_signal_load_reg_7096 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        last_signal_o_ap_vld = 1'b1;
    end else begin
        last_signal_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_ce1_local = 1'b1;
    end else begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_85_fu_6795_p3 == 1'd1))) begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_we1_local = 1'b1;
    end else begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_ce1_local = 1'b1;
    end else begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_84_fu_6776_p3 == 1'd1))) begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_we1_local = 1'b1;
    end else begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_ce1_local = 1'b1;
    end else begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_83_fu_6757_p3 == 1'd1))) begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_we1_local = 1'b1;
    end else begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_ce1_local = 1'b1;
    end else begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_82_fu_6738_p3 == 1'd1))) begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_we1_local = 1'b1;
    end else begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_ce1_local = 1'b1;
    end else begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_81_fu_6719_p3 == 1'd1))) begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_we1_local = 1'b1;
    end else begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_ce1_local = 1'b1;
    end else begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_80_fu_6700_p3 == 1'd1))) begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_we1_local = 1'b1;
    end else begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_ce1_local = 1'b1;
    end else begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_79_fu_6681_p3 == 1'd1))) begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_we1_local = 1'b1;
    end else begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_ce1_local = 1'b1;
    end else begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln202_fu_6647_p1 == 1'd1))) begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_we1_local = 1'b1;
    end else begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_ce1_local = 1'b1;
    end else begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_78_fu_6662_p3 == 1'd1))) begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_we1_local = 1'b1;
    end else begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce0_local = 1'b1;
    end else begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce1_local = 1'b1;
    end else begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (bound_reg_8161 == 1'd1) & (last_signal_load_reg_7096_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln41_7_reg_8999 == 1'd1) & (tmp_70_reg_8951 == 1'd1))) begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_we1_local = 1'b1;
    end else begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce0_local = 1'b1;
    end else begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce1_local = 1'b1;
    end else begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln41_6_reg_8995 == 1'd1) & (tmp_66_reg_8941 == 1'd1) & (bound_reg_8161 == 1'd1) & (last_signal_load_reg_7096_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_we1_local = 1'b1;
    end else begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce0_local = 1'b1;
    end else begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce1_local = 1'b1;
    end else begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (bound_reg_8161 == 1'd1) & (last_signal_load_reg_7096_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln41_5_reg_8991 == 1'd1) & (tmp_62_reg_8931 == 1'd1))) begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_we1_local = 1'b1;
    end else begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce0_local = 1'b1;
    end else begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce1_local = 1'b1;
    end else begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (bound_reg_8161 == 1'd1) & (last_signal_load_reg_7096_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln41_4_reg_8987 == 1'd1) & (tmp_58_reg_8921 == 1'd1))) begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_we1_local = 1'b1;
    end else begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce0_local = 1'b1;
    end else begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce1_local = 1'b1;
    end else begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (bound_reg_8161 == 1'd1) & (last_signal_load_reg_7096_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln41_3_reg_8983 == 1'd1) & (tmp_54_reg_8911 == 1'd1))) begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_we1_local = 1'b1;
    end else begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce0_local = 1'b1;
    end else begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce1_local = 1'b1;
    end else begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (bound_reg_8161 == 1'd1) & (last_signal_load_reg_7096_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln41_2_reg_8979 == 1'd1) & (tmp_53_reg_8901 == 1'd1))) begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_we1_local = 1'b1;
    end else begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce0_local = 1'b1;
    end else begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce1_local = 1'b1;
    end else begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (bound_reg_8161 == 1'd1) & (last_signal_load_reg_7096_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln41_1_reg_8975 == 1'd1) & (tmp_52_reg_8891 == 1'd1))) begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_we1_local = 1'b1;
    end else begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce0_local = 1'b1;
    end else begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce1_local = 1'b1;
    end else begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (bound_reg_8161 == 1'd1) & (last_signal_load_reg_7096_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln41_reg_8971 == 1'd1) & (tmp_51_reg_8881 == 1'd1))) begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_we1_local = 1'b1;
    end else begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce0_local = 1'b1;
    end else begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce1_local = 1'b1;
    end else begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (bound_reg_8161 == 1'd1) & (last_signal_load_reg_7096_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln41_8_reg_9003 == 1'd1) & (tmp_74_reg_8961 == 1'd1))) begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_we1_local = 1'b1;
    end else begin
        zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_we1_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_done_pending_pp0 == 1'b0) & (ap_idle_pp0_1to12 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if (((ap_idle_pp0_0to10 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter11_stage1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln150_fu_1636_p2 = (tmp_cast_fu_1611_p4 + 8'd1);

assign add_ln162_1_fu_2656_p2 = ($signed(sext_ln162_2_fu_2650_p1) + $signed(sext_ln162_3_fu_2653_p1));

assign add_ln162_fu_2541_p2 = ($signed(sext_ln162_1_fu_2538_p1) + $signed(sext_ln162_fu_2535_p1));

assign add_ln163_1_fu_1564_p2 = ($signed(sext_ln163_2_fu_1558_p1) + $signed(sext_ln163_3_fu_1561_p1));

assign add_ln163_fu_1520_p2 = ($signed(sext_ln163_1_fu_1517_p1) + $signed(sext_ln163_fu_1514_p1));

assign add_ln164_1_fu_1584_p2 = ($signed(sext_ln164_2_fu_1578_p1) + $signed(sext_ln164_3_fu_1581_p1));

assign add_ln164_fu_1532_p2 = ($signed(sext_ln164_1_fu_1529_p1) + $signed(sext_ln164_fu_1526_p1));

assign add_ln165_fu_1811_p2 = (tmp_3_reg_7463 + 14'd1);

assign add_ln166_fu_1843_p2 = (tmp_6_reg_7475 + 14'd1);

assign add_ln168_fu_2043_p2 = ($signed(trunc_ln168_2_fu_2033_p1) + $signed(11'd2036));

assign add_ln169_fu_2265_p2 = ($signed(trunc_ln169_2_fu_2255_p1) + $signed(11'd2036));

assign add_ln32_1_fu_3626_p2 = (sub_ln32_3_fu_3620_p2 + conv3_i_i62_i_cast846_cast966_cast9_cast104_fu_3503_p1);

assign add_ln32_2_fu_3668_p2 = (sub_ln32_1_fu_3516_p2 + conv3_i_i62_1_i_cast850_cast970_cast17_cast120_fu_3665_p1);

assign add_ln32_3_fu_3674_p2 = (sub_ln32_2_fu_3565_p2 + conv3_i_i62_1_i_cast850_cast970_cast17_cast120_fu_3665_p1);

assign add_ln32_4_fu_3680_p2 = (sub_ln32_3_fu_3620_p2 + conv3_i_i62_1_i_cast850_cast970_cast17_cast120_fu_3665_p1);

assign add_ln32_fu_3571_p2 = (sub_ln32_2_fu_3565_p2 + conv3_i_i62_i_cast846_cast966_cast9_cast104_fu_3503_p1);

assign and_ln168_1_fu_2146_p2 = (xor_ln168_1_fu_2140_p2 & icmp_ln168_1_reg_7606);

assign and_ln168_fu_2131_p2 = (xor_ln168_fu_2126_p2 & icmp_ln168_2_reg_7619);

assign and_ln169_1_fu_2390_p2 = (xor_ln169_1_fu_2384_p2 & icmp_ln169_1_reg_7655);

assign and_ln169_fu_2375_p2 = (xor_ln169_fu_2370_p2 & icmp_ln169_2_reg_7668);

assign and_ln195_10_fu_6151_p2 = (face_reg_8143 & and_ln195_9_fu_6147_p2);

assign and_ln195_11_fu_4211_p2 = (y_minus_ok_reg_7555_pp0_iter10_reg & x_ok_reg_7501_pp0_iter9_reg);

assign and_ln195_12_fu_4215_p2 = (inside_r8_fu_3497_p2 & face_fu_3251_p2);

assign and_ln195_13_fu_6162_p2 = (y_minus_ok_reg_7555_pp0_iter10_reg & x_plus_ok_reg_7543_pp0_iter10_reg);

assign and_ln195_14_fu_6166_p2 = (face_reg_8143 & and_ln195_13_fu_6162_p2);

assign and_ln195_15_fu_4227_p2 = (y_ok_reg_7508_pp0_iter9_reg & x_minus_ok_reg_7536_pp0_iter10_reg);

assign and_ln195_16_fu_4231_p2 = (inside_r4_fu_3421_p2 & face_fu_3251_p2);

assign and_ln195_17_fu_4243_p2 = (inside_r5_fu_3345_p2 & face_fu_3251_p2);

assign and_ln195_18_fu_4255_p2 = (y_ok_reg_7508_pp0_iter9_reg & x_plus_ok_reg_7543_pp0_iter10_reg);

assign and_ln195_19_fu_4259_p2 = (inside_r6_fu_3459_p2 & face_fu_3251_p2);

assign and_ln195_1_fu_4221_p2 = (and_ln195_12_fu_4215_p2 & and_ln195_11_fu_4211_p2);

assign and_ln195_20_fu_6177_p2 = (y_plus_ok_reg_7562_pp0_iter10_reg & x_minus_ok_reg_7536_pp0_iter10_reg);

assign and_ln195_21_fu_6181_p2 = (face_reg_8143 & and_ln195_20_fu_6177_p2);

assign and_ln195_22_fu_4271_p2 = (y_plus_ok_reg_7562_pp0_iter10_reg & x_ok_reg_7501_pp0_iter9_reg);

assign and_ln195_23_fu_4275_p2 = (inside_r2_fu_3383_p2 & face_fu_3251_p2);

assign and_ln195_24_fu_6192_p2 = (y_plus_ok_reg_7562_pp0_iter10_reg & x_plus_ok_reg_7543_pp0_iter10_reg);

assign and_ln195_25_fu_6196_p2 = (face_reg_8143 & and_ln195_24_fu_6192_p2);

assign and_ln195_2_fu_6171_p2 = (inside_r9_fu_4492_p2 & and_ln195_14_fu_6166_p2);

assign and_ln195_3_fu_4237_p2 = (and_ln195_16_fu_4231_p2 & and_ln195_15_fu_4227_p2);

assign and_ln195_4_fu_4249_p2 = (bound_fu_3266_p2 & and_ln195_17_fu_4243_p2);

assign and_ln195_5_fu_4265_p2 = (and_ln195_19_fu_4259_p2 & and_ln195_18_fu_4255_p2);

assign and_ln195_6_fu_6186_p2 = (inside_r1_fu_4378_p2 & and_ln195_21_fu_6181_p2);

assign and_ln195_7_fu_4281_p2 = (and_ln195_23_fu_4275_p2 & and_ln195_22_fu_4271_p2);

assign and_ln195_8_fu_6201_p2 = (inside_r3_fu_4416_p2 & and_ln195_25_fu_6196_p2);

assign and_ln195_9_fu_6147_p2 = (y_minus_ok_reg_7555_pp0_iter10_reg & x_minus_ok_reg_7536_pp0_iter10_reg);

assign and_ln195_fu_6156_p2 = (inside_r7_fu_4454_p2 & and_ln195_10_fu_6151_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp205 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_ignore_call157));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp243 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0_ignore_call157));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage2_iter0));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_ignoreCallOp168 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage2_iter0_ignore_call157));
end

assign ap_block_pp0_stage2_ignoreCallOp168 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage2_iter0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((data_stream_TVALID == 1'b0) & (last_signal_i == 1'd0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call157 = ((data_stream_TVALID == 1'b0) & (last_signal_i == 1'd0));
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = ((last_signal_load_reg_7096 == 1'd0) & (data_stream_TVALID == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0_ignore_call157 = ((last_signal_load_reg_7096 == 1'd0) & (data_stream_TVALID == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0 = ((last_signal_load_reg_7096 == 1'd0) & (data_stream_TVALID == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0_ignore_call157 = ((last_signal_load_reg_7096 == 1'd0) & (data_stream_TVALID == 1'b0));
end

always @ (*) begin
    ap_condition_1373 = ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_1385 = ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_1431 = ((bound_reg_8161 == 1'd1) & (last_signal_load_reg_7096_pp0_iter11_reg == 1'd0) & (tmp_53_reg_8901 == 1'd0));
end

always @ (*) begin
    ap_condition_1436 = ((bound_reg_8161 == 1'd1) & (last_signal_load_reg_7096_pp0_iter11_reg == 1'd0) & (icmp_ln41_2_reg_8979 == 1'd1) & (tmp_53_reg_8901 == 1'd1));
end

always @ (*) begin
    ap_condition_1439 = ((bound_reg_8161 == 1'd1) & (last_signal_load_reg_7096_pp0_iter11_reg == 1'd0) & (icmp_ln41_2_reg_8979 == 1'd0) & (tmp_53_reg_8901 == 1'd1));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

assign ap_phi_reg_pp0_iter0_p_ph76_ph_i_in_reg_825 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ph81_ph_i_reg_869 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ph_ph_i_reg_798 = 'bx;

assign ap_phi_reg_pp0_iter0_ref_tmp219_2_reg_891 = 'bx;

assign ap_phi_reg_pp0_iter11_p_ph_ph89_i_in_reg_814 = 'bx;

assign ap_phi_reg_pp0_iter12_p_ph78_ph_i_in_reg_836 = 'bx;

assign ap_phi_reg_pp0_iter12_p_ph79_ph_i_reg_858 = 'bx;

assign ap_phi_reg_pp0_iter12_p_ph83_ph_i_reg_880 = 'bx;

assign ap_phi_reg_pp0_iter12_p_ph86_ph_i_in_reg_847 = 'bx;

assign ap_ready = ap_ready_sig;

assign ashr_ln168_fu_2081_p2 = $signed(select_ln168_reg_7594) >>> zext_ln168_2_fu_2078_p1;

assign ashr_ln169_fu_2325_p2 = $signed(select_ln169_reg_7643) >>> zext_ln169_2_fu_2322_p1;

assign bitcast_ln716_1_fu_2183_p1 = reg_1018;

assign bitcast_ln716_fu_1961_p1 = reg_1018;

assign bound_fu_3266_p2 = (y_ok_reg_7508_pp0_iter9_reg & x_ok_reg_7501_pp0_iter9_reg);

assign bram_index_1_fu_3695_p2 = (sub_ln32_2_fu_3565_p2 + conv3_i_i62_2_i_cast851_cast971_cast19_cast124_fu_3686_p1);

assign bram_index_2_fu_3701_p2 = (sub_ln32_3_fu_3620_p2 + conv3_i_i62_2_i_cast851_cast971_cast19_cast124_fu_3686_p1);

assign bram_index_fu_3689_p2 = (sub_ln32_1_fu_3516_p2 + conv3_i_i62_2_i_cast851_cast971_cast19_cast124_fu_3686_p1);

assign color_fu_1670_p3 = ((or_ln153_fu_1665_p2[0:0] == 1'b1) ? select_ln153_fu_1658_p3 : select_ln150_1_fu_1650_p3);

assign conv3_i_i62_1_i_cast850_cast970_cast17_cast120_fu_3665_p1 = conv3_i_i62_1_i_cast850_cast970_cast_reg_7835;

assign conv3_i_i62_1_i_cast850_cast970_cast_fu_2610_p7 = 'bx;

assign conv3_i_i62_2_i_cast851_cast971_cast19_cast124_fu_3686_p1 = x_mod3_1_reg_7841;

assign conv3_i_i62_i_cast846_cast966_cast9_cast104_fu_3503_p1 = x_mod3_reg_7824;

assign cross1_r1_fu_4314_p2 = ($signed(cross1_r2_reg_8165) + $signed(dy2_reg_7709_pp0_iter10_reg));

assign cross1_r2_fu_3279_p2 = ($signed(cross1_r5_reg_7955) + $signed(dx1_reg_7697_pp0_iter10_reg));

assign cross1_r3_fu_4322_p2 = ($signed(cross1_r2_reg_8165) - $signed(dy2_reg_7709_pp0_iter10_reg));

assign cross1_r4_fu_3288_p2 = ($signed(cross1_r5_reg_7955) + $signed(dy2_reg_7709_pp0_iter10_reg));

assign cross1_r6_fu_3297_p2 = ($signed(cross1_r5_reg_7955) - $signed(dy2_reg_7709_pp0_iter10_reg));

assign cross1_r7_fu_4330_p2 = ($signed(cross1_r8_reg_8177) + $signed(dy2_reg_7709_pp0_iter10_reg));

assign cross1_r8_fu_3306_p2 = ($signed(cross1_r5_reg_7955) - $signed(dx1_reg_7697_pp0_iter10_reg));

assign cross1_r9_fu_4338_p2 = ($signed(cross1_r8_reg_8177) - $signed(dy2_reg_7709_pp0_iter10_reg));

assign cross2_r1_fu_2914_p2 = ($signed(cross2_r2_fu_2909_p2) + $signed(dy4_reg_7731));

assign cross2_r2_fu_2909_p2 = ($signed(cross2_r5_fu_2900_p4) + $signed(dx3_reg_7719));

assign cross2_r3_fu_2919_p2 = ($signed(cross2_r2_fu_2909_p2) - $signed(dy4_reg_7731));

assign cross2_r4_fu_2924_p2 = ($signed(cross2_r5_fu_2900_p4) + $signed(dy4_reg_7731));

assign cross2_r5_fu_2900_p4 = {{grp_fu_6968_p3[27:12]}};

assign cross2_r6_fu_2929_p2 = ($signed(cross2_r5_fu_2900_p4) - $signed(dy4_reg_7731));

assign cross2_r7_fu_2939_p2 = ($signed(cross2_r8_fu_2934_p2) + $signed(dy4_reg_7731));

assign cross2_r8_fu_2934_p2 = ($signed(cross2_r5_fu_2900_p4) - $signed(dx3_reg_7719));

assign cross2_r9_fu_2944_p2 = ($signed(cross2_r8_fu_2934_p2) - $signed(dy4_reg_7731));

assign cross3_r1_fu_4318_p2 = ($signed(cross3_r2_reg_8171) + $signed(dy6_reg_7753_pp0_iter10_reg));

assign cross3_r2_fu_3283_p2 = ($signed(cross3_r5_fu_3270_p4) + $signed(dx5_reg_7741_pp0_iter10_reg));

assign cross3_r3_fu_4326_p2 = ($signed(cross3_r2_reg_8171) - $signed(dy6_reg_7753_pp0_iter10_reg));

assign cross3_r4_fu_3292_p2 = ($signed(cross3_r5_fu_3270_p4) + $signed(dy6_reg_7753_pp0_iter10_reg));

assign cross3_r5_fu_3270_p4 = {{grp_fu_6977_p3[27:12]}};

assign cross3_r6_fu_3301_p2 = ($signed(cross3_r5_fu_3270_p4) - $signed(dy6_reg_7753_pp0_iter10_reg));

assign cross3_r7_fu_4334_p2 = ($signed(cross3_r8_reg_8183) + $signed(dy6_reg_7753_pp0_iter10_reg));

assign cross3_r8_fu_3310_p2 = ($signed(cross3_r5_fu_3270_p4) - $signed(dx5_reg_7741_pp0_iter10_reg));

assign cross3_r9_fu_4342_p2 = ($signed(cross3_r8_reg_8183) - $signed(dy6_reg_7753_pp0_iter10_reg));

assign dx1_fu_2449_p2 = (trunc_ln15_6_reg_7326_pp0_iter8_reg - trunc_ln15_7_reg_7287_pp0_iter8_reg);

assign dx2_fu_2461_p2 = (phi_ln_reg_7631 - trunc_ln15_7_reg_7287_pp0_iter8_reg);

assign dx3_fu_2465_p2 = (trunc_ln6_reg_7372_pp0_iter9_reg - trunc_ln15_6_reg_7326_pp0_iter8_reg);

assign dx4_fu_2477_p2 = (phi_ln_reg_7631 - trunc_ln15_6_reg_7326_pp0_iter8_reg);

assign dx5_fu_2481_p2 = (trunc_ln15_7_reg_7287_pp0_iter8_reg - trunc_ln6_reg_7372_pp0_iter9_reg);

assign dx6_fu_2493_p2 = (phi_ln_reg_7631 - trunc_ln6_reg_7372_pp0_iter9_reg);

assign dy1_fu_2453_p2 = (phi_ln15_1_reg_7685 - trunc_ln15_8_reg_7294_pp0_iter8_reg);

assign dy2_fu_2457_p2 = (trunc_ln15_9_reg_7333_pp0_iter8_reg - trunc_ln15_8_reg_7294_pp0_iter8_reg);

assign dy3_fu_2469_p2 = (phi_ln15_1_reg_7685 - trunc_ln15_9_reg_7333_pp0_iter8_reg);

assign dy4_fu_2473_p2 = (trunc_ln16_1_reg_7379_pp0_iter9_reg - trunc_ln15_9_reg_7333_pp0_iter8_reg);

assign dy5_fu_2485_p2 = (phi_ln15_1_reg_7685 - trunc_ln16_1_reg_7379_pp0_iter9_reg);

assign dy6_fu_2489_p2 = (trunc_ln15_8_reg_7294_pp0_iter8_reg - trunc_ln16_1_reg_7379_pp0_iter9_reg);

assign empty_45_fu_5528_p2 = (icmp_ln38_15_reg_8732 | icmp_ln37_7_reg_8354);

assign empty_46_fu_5547_p2 = (icmp_ln38_14_reg_8726 | icmp_ln37_6_reg_8346);

assign empty_47_fu_5566_p2 = (icmp_ln38_13_reg_8720 | icmp_ln37_5_reg_8338);

assign empty_48_fu_5585_p2 = (icmp_ln38_12_reg_8714 | icmp_ln37_4_reg_8330);

assign empty_49_fu_5604_p2 = (icmp_ln38_11_reg_8708 | icmp_ln37_3_reg_8322);

assign empty_50_fu_5623_p2 = (icmp_ln38_10_reg_8702 | icmp_ln37_2_reg_8314);

assign empty_51_fu_5642_p2 = (icmp_ln38_9_reg_8696 | icmp_ln37_1_reg_8306);

assign empty_52_fu_5661_p2 = (icmp_ln38_8_reg_8690 | icmp_ln37_reg_8298);

assign empty_53_fu_5695_p2 = (icmp_ln37_23_reg_8495 | icmp_ln37_15_reg_8418);

assign empty_54_fu_5714_p2 = (icmp_ln37_22_reg_8486 | icmp_ln37_14_reg_8411);

assign empty_55_fu_5733_p2 = (icmp_ln37_21_reg_8477 | icmp_ln37_13_reg_8404);

assign empty_56_fu_5752_p2 = (icmp_ln37_20_reg_8468 | icmp_ln37_12_reg_8397);

assign empty_57_fu_5771_p2 = (icmp_ln37_19_reg_8459 | icmp_ln37_11_reg_8390);

assign empty_58_fu_5790_p2 = (icmp_ln37_18_reg_8450 | icmp_ln37_10_reg_8383);

assign empty_59_fu_5809_p2 = (icmp_ln37_9_reg_8376 | icmp_ln37_17_reg_8441);

assign empty_60_fu_5828_p2 = (icmp_ln37_8_reg_8369 | icmp_ln37_16_reg_8432);

assign empty_61_fu_5868_p2 = (icmp_ln37_39_fu_4790_p2 | icmp_ln37_31_reg_8560);

assign empty_62_fu_5892_p2 = (icmp_ln37_38_reg_8595 | icmp_ln37_30_reg_8552);

assign empty_63_fu_5915_p2 = (icmp_ln37_37_reg_8586 | icmp_ln37_29_reg_8544);

assign empty_64_fu_5938_p2 = (icmp_ln37_36_reg_8577 | icmp_ln37_28_reg_8536);

assign empty_65_fu_5961_p2 = (icmp_ln37_35_reg_8568 | icmp_ln37_27_reg_8528);

assign empty_66_fu_5985_p2 = (icmp_ln37_34_fu_4785_p2 | icmp_ln37_26_reg_8520);

assign empty_67_fu_6010_p2 = (icmp_ln37_33_fu_4780_p2 | icmp_ln37_25_reg_8512);

assign face_fu_3251_p2 = (tmp_2_reg_7355_pp0_iter10_reg ^ 1'd1);

assign grp_fu_1006_p4 = {|(1'd0), ap_phi_mux_p_ph83_ph_i_phi_fu_883_p6[8 - 1:0]};

assign grp_fu_1922_p0 = ix_fu_1823_p3[8:0];

assign grp_fu_1922_p1 = 9'd3;

assign grp_fu_1942_p1 = 9'd3;

assign grp_fu_6814_p0 = zext_ln14_2_fu_1106_p1;

assign grp_fu_6822_p0 = zext_ln14_fu_1092_p1;

assign grp_fu_6822_p2 = shl_i_i16_i326_i_cast_cast_reg_7042;

assign grp_fu_6830_p0 = zext_ln14_2_fu_1106_p1;

assign grp_fu_6839_p0 = zext_ln14_fu_1092_p1;

assign grp_fu_6839_p2 = sext_ln45_cast_reg_7015;

assign grp_fu_6847_p0 = zext_ln14_2_fu_1106_p1;

assign grp_fu_6856_p0 = zext_ln14_5_fu_1139_p1;

assign grp_fu_6856_p1 = i_a13_cast_cast_reg_7076;

assign grp_fu_6863_p0 = zext_ln14_3_fu_1126_p1;

assign grp_fu_6863_p1 = i_a21_cast_cast_reg_7062;

assign grp_fu_6863_p2 = shl_i_i16_i326_i_cast_cast_reg_7042;

assign grp_fu_6870_p0 = zext_ln14_5_fu_1139_p1;

assign grp_fu_6870_p1 = i_a23_cast_cast_reg_7049;

assign grp_fu_6878_p0 = zext_ln14_3_fu_1126_p1;

assign grp_fu_6878_p1 = i_a31_cast_cast_reg_7035;

assign grp_fu_6878_p2 = sext_ln45_cast_reg_7015;

assign grp_fu_6885_p0 = zext_ln14_5_fu_1139_p1;

assign grp_fu_6885_p1 = i_a33_cast_cast_reg_7022;

assign grp_fu_6893_p0 = zext_ln14_8_fu_1190_p1;

assign grp_fu_6893_p1 = i_a13_cast_cast_reg_7076;

assign grp_fu_6900_p0 = zext_ln14_6_fu_1177_p1;

assign grp_fu_6900_p1 = i_a21_cast_cast_reg_7062;

assign grp_fu_6900_p2 = shl_i_i16_i326_i_cast_cast_reg_7042;

assign grp_fu_6907_p0 = zext_ln14_8_fu_1190_p1;

assign grp_fu_6907_p1 = i_a23_cast_cast_reg_7049;

assign grp_fu_6915_p0 = zext_ln14_6_fu_1177_p1;

assign grp_fu_6915_p1 = i_a31_cast_cast_reg_7035;

assign grp_fu_6915_p2 = sext_ln45_cast_reg_7015;

assign grp_fu_6922_p0 = zext_ln14_8_fu_1190_p1;

assign grp_fu_6922_p1 = i_a33_cast_cast_reg_7022;

assign grp_fu_6930_p1 = 18'd215;

assign grp_fu_6930_p2 = 18'd10240;

assign grp_fu_6942_p0 = zext_ln14_reg_7105_pp0_iter7_reg;

assign grp_fu_6942_p1 = i_a11_cast_cast_reg_7089;

assign grp_fu_6942_p2 = shl_i_i16_i609_i_cast_cast_reg_7069;

assign grp_fu_6948_p0 = zext_ln14_3_reg_7139_pp0_iter7_reg;

assign grp_fu_6948_p1 = i_a11_cast_cast_reg_7089;

assign grp_fu_6948_p2 = shl_i_i16_i609_i_cast_cast_reg_7069;

assign grp_fu_6954_p0 = zext_ln14_6_reg_7188_pp0_iter7_reg;

assign grp_fu_6954_p1 = i_a11_cast_cast_reg_7089;

assign grp_fu_6954_p2 = shl_i_i16_i609_i_cast_cast_reg_7069;

assign grp_fu_924_p1 = 55'd178956971;

assign grp_fu_929_p1 = 57'd357913942;

assign grp_fu_934_p1 = 57'd357913942;

assign grp_fu_943_p4 = {{data_stream_TDATA[63:46]}};

assign grp_fu_953_p4 = {{data_stream_TDATA[45:28]}};

assign grp_fu_963_p4 = {{data_stream_TDATA[27:10]}};

assign grp_fu_973_p4 = {zext_ln45_fu_6599_p1[9 - 1:6], |(1'd0), zext_ln45_fu_6599_p1[4:0]};

assign grp_fu_984_p4 = {ap_phi_mux_p_ph79_ph_i_phi_fu_861_p6[9 - 1:7], |(1'd0), ap_phi_mux_p_ph79_ph_i_phi_fu_861_p6[5:0]};

assign grp_fu_994_p4 = {ap_phi_reg_pp0_iter12_p_ph81_ph_i_reg_869[9 - 1:8], |(1'd0), ap_phi_reg_pp0_iter12_p_ph81_ph_i_reg_869[6:0]};

assign grp_rotate_norm_fu_906_ap_start = grp_rotate_norm_fu_906_ap_start_reg;

assign grp_rotate_norm_fu_906_i_n_0_2_val = data_stream_TDATA[9:0];

assign i_a11_cast_cast_fu_1080_p1 = $signed(i_a11_cast);

assign i_a12_cast_cast_fu_1076_p1 = $signed(i_a12_cast);

assign i_a13_cast_cast_fu_1072_p1 = $signed(i_a13_cast);

assign i_a21_cast_cast_fu_1064_p1 = $signed(i_a21_cast);

assign i_a22_cast_cast_fu_1060_p1 = $signed(i_a22_cast);

assign i_a23_cast_cast_fu_1056_p1 = $signed(i_a23_cast);

assign i_a31_cast_cast_fu_1048_p1 = $signed(i_a31_cast);

assign i_a32_cast_cast_fu_1044_p1 = $signed(i_a32_cast);

assign i_a33_cast_cast_fu_1040_p1 = $signed(i_a33_cast);

assign icmp_ln147_fu_1606_p0 = grp_fu_6930_p3;

assign icmp_ln147_fu_1606_p2 = (($signed(icmp_ln147_fu_1606_p0) > $signed(18'd65280)) ? 1'b1 : 1'b0);

assign icmp_ln150_fu_1630_p2 = ((trunc_ln150_fu_1627_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln165_fu_1806_p2 = ((trunc_ln165_reg_7470 != 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln166_fu_1838_p2 = ((trunc_ln166_reg_7482 != 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln168_1_fu_2037_p2 = (($signed(sub_ln168_1_fu_2027_p2) > $signed(12'd12)) ? 1'b1 : 1'b0);

assign icmp_ln168_2_fu_2063_p2 = ((sub_ln168_1_fu_2027_p2 == 12'd12) ? 1'b1 : 1'b0);

assign icmp_ln168_3_fu_2073_p2 = ((select_ln168_1_reg_7611 < 11'd54) ? 1'b1 : 1'b0);

assign icmp_ln168_4_fu_2105_p2 = ((select_ln168_1_reg_7611 < 11'd26) ? 1'b1 : 1'b0);

assign icmp_ln168_fu_2021_p2 = ((trunc_ln168_fu_1965_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_1_fu_2259_p2 = (($signed(sub_ln169_1_fu_2249_p2) > $signed(12'd12)) ? 1'b1 : 1'b0);

assign icmp_ln169_2_fu_2285_p2 = ((sub_ln169_1_fu_2249_p2 == 12'd12) ? 1'b1 : 1'b0);

assign icmp_ln169_3_fu_2317_p2 = ((select_ln169_1_reg_7660 < 11'd54) ? 1'b1 : 1'b0);

assign icmp_ln169_4_fu_2349_p2 = ((select_ln169_1_reg_7660 < 11'd26) ? 1'b1 : 1'b0);

assign icmp_ln169_fu_2243_p2 = ((trunc_ln169_fu_2187_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_fu_1876_p2 = (($signed(ix_fu_1823_p3) < $signed(14'd385)) ? 1'b1 : 1'b0);

assign icmp_ln27_fu_1902_p2 = (($signed(iy_fu_1855_p3) < $signed(14'd385)) ? 1'b1 : 1'b0);

assign icmp_ln37_10_fu_3809_p2 = ((add_ln32_3_fu_3674_p2 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln37_11_fu_3815_p2 = ((add_ln32_3_fu_3674_p2 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln37_12_fu_3821_p2 = ((add_ln32_3_fu_3674_p2 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln37_13_fu_3827_p2 = ((add_ln32_3_fu_3674_p2 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln37_14_fu_3833_p2 = ((add_ln32_3_fu_3674_p2 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln37_15_fu_3839_p2 = ((add_ln32_3_fu_3674_p2 == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln37_16_fu_3887_p2 = ((add_ln32_4_fu_3680_p2 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln37_17_fu_3893_p2 = ((add_ln32_4_fu_3680_p2 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln37_18_fu_3899_p2 = ((add_ln32_4_fu_3680_p2 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln37_19_fu_3905_p2 = ((add_ln32_4_fu_3680_p2 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln37_1_fu_3713_p2 = ((add_ln32_2_fu_3668_p2 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln37_20_fu_3911_p2 = ((add_ln32_4_fu_3680_p2 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln37_21_fu_3917_p2 = ((add_ln32_4_fu_3680_p2 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln37_22_fu_3923_p2 = ((add_ln32_4_fu_3680_p2 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln37_23_fu_3929_p2 = ((add_ln32_4_fu_3680_p2 == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln37_24_fu_3935_p2 = ((bram_index_fu_3689_p2 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln37_25_fu_3941_p2 = ((bram_index_fu_3689_p2 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln37_26_fu_3947_p2 = ((bram_index_fu_3689_p2 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln37_27_fu_3953_p2 = ((bram_index_fu_3689_p2 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln37_28_fu_3959_p2 = ((bram_index_fu_3689_p2 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln37_29_fu_3965_p2 = ((bram_index_fu_3689_p2 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln37_2_fu_3719_p2 = ((add_ln32_2_fu_3668_p2 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln37_30_fu_3971_p2 = ((bram_index_fu_3689_p2 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln37_31_fu_3977_p2 = ((bram_index_fu_3689_p2 == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln37_32_fu_4775_p2 = ((bram_index_1_reg_8282 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln37_33_fu_4780_p2 = ((bram_index_1_reg_8282 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln37_34_fu_4785_p2 = ((bram_index_1_reg_8282 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln37_35_fu_3983_p2 = ((bram_index_1_fu_3695_p2 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln37_36_fu_3989_p2 = ((bram_index_1_fu_3695_p2 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln37_37_fu_3995_p2 = ((bram_index_1_fu_3695_p2 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln37_38_fu_4001_p2 = ((bram_index_1_fu_3695_p2 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln37_39_fu_4790_p2 = ((bram_index_1_reg_8282 == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln37_3_fu_3725_p2 = ((add_ln32_2_fu_3668_p2 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln37_40_fu_4892_p2 = ((bram_index_2_reg_8290 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln37_41_fu_4897_p2 = ((bram_index_2_reg_8290 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln37_42_fu_4902_p2 = ((bram_index_2_reg_8290 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln37_43_fu_4007_p2 = ((bram_index_2_fu_3701_p2 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln37_44_fu_4013_p2 = ((bram_index_2_fu_3701_p2 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln37_45_fu_4019_p2 = ((bram_index_2_fu_3701_p2 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln37_46_fu_4025_p2 = ((bram_index_2_fu_3701_p2 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln37_47_fu_4907_p2 = ((bram_index_2_reg_8290 == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln37_4_fu_3731_p2 = ((add_ln32_2_fu_3668_p2 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln37_5_fu_3737_p2 = ((add_ln32_2_fu_3668_p2 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln37_6_fu_3743_p2 = ((add_ln32_2_fu_3668_p2 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln37_7_fu_3749_p2 = ((add_ln32_2_fu_3668_p2 == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln37_8_fu_3797_p2 = ((add_ln32_3_fu_3674_p2 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln37_9_fu_3803_p2 = ((add_ln32_3_fu_3674_p2 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln37_fu_3707_p2 = ((add_ln32_2_fu_3668_p2 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln38_10_fu_4133_p2 = ((add_ln32_1_fu_3626_p2 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln38_11_fu_4139_p2 = ((add_ln32_1_fu_3626_p2 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln38_12_fu_4145_p2 = ((add_ln32_1_fu_3626_p2 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln38_13_fu_4151_p2 = ((add_ln32_1_fu_3626_p2 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln38_14_fu_4157_p2 = ((add_ln32_1_fu_3626_p2 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln38_15_fu_4163_p2 = ((add_ln32_1_fu_3626_p2 == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln38_1_fu_4037_p2 = ((add_ln32_fu_3571_p2 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln38_2_fu_4043_p2 = ((add_ln32_fu_3571_p2 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln38_3_fu_4049_p2 = ((add_ln32_fu_3571_p2 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln38_4_fu_4055_p2 = ((add_ln32_fu_3571_p2 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln38_5_fu_4061_p2 = ((add_ln32_fu_3571_p2 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln38_6_fu_4067_p2 = ((add_ln32_fu_3571_p2 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln38_7_fu_4073_p2 = ((add_ln32_fu_3571_p2 == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln38_8_fu_4121_p2 = ((add_ln32_1_fu_3626_p2 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln38_9_fu_4127_p2 = ((add_ln32_1_fu_3626_p2 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln38_fu_4031_p2 = ((add_ln32_fu_3571_p2 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln41_1_fu_6454_p2 = (($signed(zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_q0) < $signed(z_in_reg_8859)) ? 1'b1 : 1'b0);

assign icmp_ln41_2_fu_6459_p2 = (($signed(zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_q0) < $signed(z_in_reg_8859)) ? 1'b1 : 1'b0);

assign icmp_ln41_3_fu_6464_p2 = (($signed(zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_q0) < $signed(z_in_reg_8859)) ? 1'b1 : 1'b0);

assign icmp_ln41_4_fu_6469_p2 = (($signed(zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_q0) < $signed(z_in_reg_8859)) ? 1'b1 : 1'b0);

assign icmp_ln41_5_fu_6474_p2 = (($signed(zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_q0) < $signed(z_in_reg_8859)) ? 1'b1 : 1'b0);

assign icmp_ln41_6_fu_6479_p2 = (($signed(zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_q0) < $signed(z_in_reg_8859)) ? 1'b1 : 1'b0);

assign icmp_ln41_7_fu_6484_p2 = (($signed(zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_q0) < $signed(z_in_reg_8859)) ? 1'b1 : 1'b0);

assign icmp_ln41_8_fu_6489_p2 = (($signed(zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_q0) < $signed(z_in_reg_8859)) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_6449_p2 = (($signed(zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_q0) < $signed(z_in_reg_8859)) ? 1'b1 : 1'b0);

assign inside_r1_fu_4378_p2 = (or_ln91_fu_4372_p2 ^ 1'd1);

assign inside_r2_fu_3383_p2 = (or_ln97_fu_3377_p2 ^ 1'd1);

assign inside_r3_fu_4416_p2 = (or_ln104_fu_4410_p2 ^ 1'd1);

assign inside_r4_fu_3421_p2 = (or_ln111_fu_3415_p2 ^ 1'd1);

assign inside_r5_fu_3345_p2 = (or_ln85_fu_3339_p2 ^ 1'd1);

assign inside_r6_fu_3459_p2 = (or_ln118_fu_3453_p2 ^ 1'd1);

assign inside_r7_fu_4454_p2 = (or_ln125_fu_4448_p2 ^ 1'd1);

assign inside_r8_fu_3497_p2 = (or_ln132_fu_3491_p2 ^ 1'd1);

assign inside_r9_fu_4492_p2 = (or_ln139_fu_4486_p2 ^ 1'd1);

assign internal_x_2_fu_3245_p3 = ((tmp_50_reg_7933[0:0] == 1'b1) ? sub_ln23_8_fu_3239_p2 : tmp_83_cast_reg_7939);

assign internal_x_fu_3047_p3 = ((tmp_45_reg_7868[0:0] == 1'b1) ? sub_ln23_4_fu_3041_p2 : tmp_63_cast_reg_7874);

assign internal_y_3_fu_3604_p3 = ((tmp_47_reg_8052[0:0] == 1'b1) ? sub_ln35_6_fu_3598_p2 : tmp_71_cast_reg_8058);

assign internal_y_4_fu_3659_p3 = ((tmp_48_reg_8069[0:0] == 1'b1) ? sub_ln35_8_fu_3653_p2 : tmp_75_cast_reg_8075);

assign internal_y_fu_3549_p3 = ((tmp_46_reg_8035[0:0] == 1'b1) ? sub_ln35_4_fu_3543_p2 : tmp_67_cast_reg_8041);

assign ix_fu_1823_p3 = ((tmp_8_fu_1798_p3[0:0] == 1'b1) ? select_ln165_fu_1816_p3 : tmp_3_reg_7463);

assign iy_fu_1855_p3 = ((tmp_9_fu_1830_p3[0:0] == 1'b1) ? select_ln166_fu_1848_p3 : tmp_6_reg_7475);

assign low_center_x_fu_1914_p1 = ix_fu_1823_p3[8:0];

assign low_center_y_fu_1918_p1 = iy_fu_1855_p3[8:0];

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_address1 = zext_ln215_2_fu_6809_p1;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_ce1 = main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_ce1_local;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_d1 = color_reg_7418_pp0_iter12_reg;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_we1 = main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_we1_local;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_address1 = zext_ln210_2_fu_6790_p1;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_ce1 = main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_ce1_local;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_d1 = color_reg_7418_pp0_iter12_reg;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_we1 = main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_we1_local;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_address1 = zext_ln205_2_fu_6771_p1;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_ce1 = main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_ce1_local;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_d1 = color_reg_7418_pp0_iter12_reg;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_we1 = main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_we1_local;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_address1 = zext_ln215_1_fu_6752_p1;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_ce1 = main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_ce1_local;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_d1 = color_reg_7418_pp0_iter12_reg;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_we1 = main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_we1_local;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_address1 = zext_ln210_1_fu_6733_p1;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_ce1 = main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_ce1_local;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_d1 = color_reg_7418_pp0_iter12_reg;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_we1 = main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_we1_local;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_address1 = zext_ln205_1_fu_6714_p1;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_ce1 = main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_ce1_local;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_d1 = color_reg_7418_pp0_iter12_reg;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_we1 = main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_we1_local;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_address1 = zext_ln215_fu_6695_p1;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_ce1 = main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_ce1_local;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_d1 = color_reg_7418_pp0_iter12_reg;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_we1 = main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_we1_local;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_address1 = zext_ln205_fu_6657_p1;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_ce1 = main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_ce1_local;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_d1 = color_reg_7418_pp0_iter12_reg;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_we1 = main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_we1_local;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_address1 = zext_ln210_fu_6676_p1;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_ce1 = main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_ce1_local;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_d1 = color_reg_7418_pp0_iter12_reg;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_we1 = main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_we1_local;

assign mul_ln127_fu_1313_p1 = zext_ln127_cast_reg_7008;

assign mul_ln128_fu_1413_p1 = zext_ln127_cast_reg_7008;

assign mul_ln129_fu_1469_p1 = zext_ln127_cast_reg_7008;

assign mul_ln130_fu_1331_p1 = zext_ln130_cast_reg_7001;

assign mul_ln131_fu_1431_p1 = zext_ln130_cast_reg_7001;

assign mul_ln132_fu_1487_p1 = zext_ln130_cast_reg_7001;

assign mul_ln14_1_fu_1100_p0 = zext_ln14_1_fu_1096_p1;

assign mul_ln14_4_fu_1134_p0 = zext_ln14_4_fu_1130_p1;

assign mul_ln14_4_fu_1134_p1 = i_a12_cast_cast_reg_7083;

assign mul_ln14_7_fu_1185_p0 = zext_ln14_7_fu_1181_p1;

assign mul_ln14_7_fu_1185_p1 = i_a12_cast_cast_reg_7083;

assign mul_ln15_1_fu_1110_p0 = zext_ln14_1_fu_1096_p1;

assign mul_ln15_4_fu_1143_p0 = zext_ln14_4_fu_1130_p1;

assign mul_ln15_4_fu_1143_p1 = i_a22_cast_cast_reg_7056;

assign mul_ln15_7_fu_1194_p0 = zext_ln14_7_fu_1181_p1;

assign mul_ln15_7_fu_1194_p1 = i_a22_cast_cast_reg_7056;

assign mul_ln16_1_fu_1116_p0 = zext_ln14_1_fu_1096_p1;

assign mul_ln16_4_fu_1148_p0 = zext_ln14_4_fu_1130_p1;

assign mul_ln16_4_fu_1148_p1 = i_a32_cast_cast_reg_7029;

assign mul_ln16_7_fu_1199_p0 = zext_ln14_7_fu_1181_p1;

assign mul_ln16_7_fu_1199_p1 = i_a32_cast_cast_reg_7029;

assign mul_ln23_1_fu_2815_p1 = 22'd1366;

assign mul_ln23_2_fu_2859_p1 = 22'd1366;

assign mul_ln23_fu_2701_p1 = 22'd1366;

assign mul_ln35_1_fu_3116_p1 = 22'd1366;

assign mul_ln35_2_fu_3157_p1 = 22'd1366;

assign mul_ln35_fu_3069_p1 = 22'd1366;

assign n1_bits_fu_1088_p1 = data_stream_TDATA[9:0];

assign n2_bits_fu_1122_p1 = data_stream_TDATA[9:0];

assign neighbor_x_2_fu_2605_p2 = (low_center_x_reg_7515_pp0_iter8_reg + 9'd1);

assign neighbor_x_fu_2580_p2 = ($signed(low_center_x_reg_7515_pp0_iter8_reg) + $signed(9'd511));

assign neighbor_y_2_fu_2754_p2 = (low_center_y_reg_7523_pp0_iter9_reg + 9'd1);

assign neighbor_y_fu_2729_p2 = ($signed(low_center_y_reg_7523_pp0_iter9_reg) + $signed(9'd511));

assign or_ln104_fu_4410_p2 = (xor_ln104_fu_4400_p2 | xor_ln104_1_fu_4405_p2);

assign or_ln111_fu_3415_p2 = (xor_ln111_fu_3405_p2 | xor_ln111_1_fu_3410_p2);

assign or_ln118_fu_3453_p2 = (xor_ln118_fu_3443_p2 | xor_ln118_1_fu_3448_p2);

assign or_ln125_fu_4448_p2 = (xor_ln125_fu_4438_p2 | xor_ln125_1_fu_4443_p2);

assign or_ln132_fu_3491_p2 = (xor_ln132_fu_3481_p2 | xor_ln132_1_fu_3486_p2);

assign or_ln139_fu_4486_p2 = (xor_ln139_fu_4476_p2 | xor_ln139_1_fu_4481_p2);

assign or_ln153_fu_1665_p2 = (tmp_2_reg_7355 | icmp_ln147_fu_1606_p2);

assign or_ln168_fu_2136_p2 = (icmp_ln168_reg_7599 | icmp_ln168_2_reg_7619);

assign or_ln169_fu_2380_p2 = (icmp_ln169_reg_7648 | icmp_ln169_2_reg_7668);

assign or_ln186_fu_6035_p2 = (icmp_ln37_32_fu_4775_p2 | icmp_ln37_24_reg_8504);

assign or_ln37_10_fu_3863_p2 = (icmp_ln37_8_fu_3797_p2 | icmp_ln37_10_fu_3809_p2);

assign or_ln37_11_fu_3869_p2 = (icmp_ln37_9_fu_3803_p2 | icmp_ln37_15_fu_3839_p2);

assign or_ln37_12_fu_3875_p2 = (or_ln37_11_fu_3869_p2 | or_ln37_10_fu_3863_p2);

assign or_ln37_13_fu_3881_p2 = (or_ln37_9_fu_3857_p2 | or_ln37_12_fu_3875_p2);

assign or_ln37_14_fu_4597_p2 = (icmp_ln37_22_reg_8486 | icmp_ln37_21_reg_8477);

assign or_ln37_15_fu_4601_p2 = (icmp_ln37_20_reg_8468 | icmp_ln37_19_reg_8459);

assign or_ln37_16_fu_4605_p2 = (or_ln37_15_fu_4601_p2 | or_ln37_14_fu_4597_p2);

assign or_ln37_17_fu_4611_p2 = (icmp_ln37_18_reg_8450 | icmp_ln37_16_reg_8432);

assign or_ln37_18_fu_4615_p2 = (icmp_ln37_23_reg_8495 | icmp_ln37_17_reg_8441);

assign or_ln37_19_fu_4619_p2 = (or_ln37_18_fu_4615_p2 | or_ln37_17_fu_4611_p2);

assign or_ln37_1_fu_3761_p2 = (icmp_ln37_4_fu_3731_p2 | icmp_ln37_3_fu_3725_p2);

assign or_ln37_20_fu_4625_p2 = (or_ln37_19_fu_4619_p2 | or_ln37_16_fu_4605_p2);

assign or_ln37_21_fu_4686_p2 = (icmp_ln37_30_reg_8552 | icmp_ln37_29_reg_8544);

assign or_ln37_22_fu_4690_p2 = (icmp_ln37_28_reg_8536 | icmp_ln37_27_reg_8528);

assign or_ln37_23_fu_4694_p2 = (or_ln37_22_fu_4690_p2 | or_ln37_21_fu_4686_p2);

assign or_ln37_24_fu_4700_p2 = (icmp_ln37_26_reg_8520 | icmp_ln37_24_reg_8504);

assign or_ln37_25_fu_4704_p2 = (icmp_ln37_31_reg_8560 | icmp_ln37_25_reg_8512);

assign or_ln37_26_fu_4708_p2 = (or_ln37_25_fu_4704_p2 | or_ln37_24_fu_4700_p2);

assign or_ln37_27_fu_4714_p2 = (or_ln37_26_fu_4708_p2 | or_ln37_23_fu_4694_p2);

assign or_ln37_28_fu_4795_p2 = (icmp_ln37_38_reg_8595 | icmp_ln37_37_reg_8586);

assign or_ln37_29_fu_4799_p2 = (icmp_ln37_36_reg_8577 | icmp_ln37_35_reg_8568);

assign or_ln37_2_fu_3767_p2 = (or_ln37_fu_3755_p2 | or_ln37_1_fu_3761_p2);

assign or_ln37_30_fu_4803_p2 = (or_ln37_29_fu_4799_p2 | or_ln37_28_fu_4795_p2);

assign or_ln37_31_fu_4809_p2 = (icmp_ln37_34_fu_4785_p2 | icmp_ln37_32_fu_4775_p2);

assign or_ln37_32_fu_4815_p2 = (icmp_ln37_39_fu_4790_p2 | icmp_ln37_33_fu_4780_p2);

assign or_ln37_33_fu_4821_p2 = (or_ln37_32_fu_4815_p2 | or_ln37_31_fu_4809_p2);

assign or_ln37_34_fu_4827_p2 = (or_ln37_33_fu_4821_p2 | or_ln37_30_fu_4803_p2);

assign or_ln37_35_fu_4912_p2 = (icmp_ln37_46_reg_8628 | icmp_ln37_45_reg_8620);

assign or_ln37_36_fu_4916_p2 = (icmp_ln37_44_reg_8612 | icmp_ln37_43_reg_8604);

assign or_ln37_37_fu_4920_p2 = (or_ln37_36_fu_4916_p2 | or_ln37_35_fu_4912_p2);

assign or_ln37_38_fu_4926_p2 = (icmp_ln37_42_fu_4902_p2 | icmp_ln37_40_fu_4892_p2);

assign or_ln37_39_fu_4932_p2 = (icmp_ln37_47_fu_4907_p2 | icmp_ln37_41_fu_4897_p2);

assign or_ln37_3_fu_3773_p2 = (icmp_ln37_fu_3707_p2 | icmp_ln37_2_fu_3719_p2);

assign or_ln37_40_fu_4938_p2 = (or_ln37_39_fu_4932_p2 | or_ln37_38_fu_4926_p2);

assign or_ln37_41_fu_4944_p2 = (or_ln37_40_fu_4938_p2 | or_ln37_37_fu_4920_p2);

assign or_ln37_4_fu_3779_p2 = (icmp_ln37_7_fu_3749_p2 | icmp_ln37_1_fu_3713_p2);

assign or_ln37_5_fu_3785_p2 = (or_ln37_4_fu_3779_p2 | or_ln37_3_fu_3773_p2);

assign or_ln37_6_fu_3791_p2 = (or_ln37_5_fu_3785_p2 | or_ln37_2_fu_3767_p2);

assign or_ln37_7_fu_3845_p2 = (icmp_ln37_14_fu_3833_p2 | icmp_ln37_13_fu_3827_p2);

assign or_ln37_8_fu_3851_p2 = (icmp_ln37_12_fu_3821_p2 | icmp_ln37_11_fu_3815_p2);

assign or_ln37_9_fu_3857_p2 = (or_ln37_8_fu_3851_p2 | or_ln37_7_fu_3845_p2);

assign or_ln37_fu_3755_p2 = (icmp_ln37_6_fu_3743_p2 | icmp_ln37_5_fu_3737_p2);

assign or_ln38_10_fu_4187_p2 = (icmp_ln38_8_fu_4121_p2 | icmp_ln38_10_fu_4133_p2);

assign or_ln38_11_fu_4193_p2 = (icmp_ln38_9_fu_4127_p2 | icmp_ln38_15_fu_4163_p2);

assign or_ln38_12_fu_4199_p2 = (or_ln38_11_fu_4193_p2 | or_ln38_10_fu_4187_p2);

assign or_ln38_13_fu_4205_p2 = (or_ln38_9_fu_4181_p2 | or_ln38_12_fu_4199_p2);

assign or_ln38_1_fu_4085_p2 = (icmp_ln38_4_fu_4055_p2 | icmp_ln38_3_fu_4049_p2);

assign or_ln38_2_fu_4091_p2 = (or_ln38_fu_4079_p2 | or_ln38_1_fu_4085_p2);

assign or_ln38_3_fu_4097_p2 = (icmp_ln38_fu_4031_p2 | icmp_ln38_2_fu_4043_p2);

assign or_ln38_4_fu_4103_p2 = (icmp_ln38_7_fu_4073_p2 | icmp_ln38_1_fu_4037_p2);

assign or_ln38_5_fu_4109_p2 = (or_ln38_4_fu_4103_p2 | or_ln38_3_fu_4097_p2);

assign or_ln38_6_fu_4115_p2 = (or_ln38_5_fu_4109_p2 | or_ln38_2_fu_4091_p2);

assign or_ln38_7_fu_4169_p2 = (icmp_ln38_14_fu_4157_p2 | icmp_ln38_13_fu_4151_p2);

assign or_ln38_8_fu_4175_p2 = (icmp_ln38_12_fu_4145_p2 | icmp_ln38_11_fu_4139_p2);

assign or_ln38_9_fu_4181_p2 = (or_ln38_8_fu_4175_p2 | or_ln38_7_fu_4169_p2);

assign or_ln38_fu_4079_p2 = (icmp_ln38_6_fu_4067_p2 | icmp_ln38_5_fu_4061_p2);

assign or_ln85_fu_3339_p2 = (xor_ln85_fu_3329_p2 | xor_ln85_1_fu_3334_p2);

assign or_ln91_fu_4372_p2 = (xor_ln91_fu_4362_p2 | xor_ln91_1_fu_4367_p2);

assign or_ln97_fu_3377_p2 = (xor_ln97_fu_3367_p2 | xor_ln97_1_fu_3372_p2);

assign p_shl1_fu_3509_p3 = {{y_mod3_reg_7885}, {2'd0}};

assign p_shl2_fu_3558_p3 = {{y_mod3_1_reg_7897}, {2'd0}};

assign p_shl_fu_3613_p3 = {{y_mod3_2_reg_7904}, {2'd0}};

assign phi_ln15_1_fu_2404_p10 = {{{icmp_ln169_reg_7648}, {and_ln169_fu_2375_p2}}, {and_ln169_1_fu_2390_p2}};

assign phi_ln15_1_fu_2404_p6 = ((icmp_ln169_3_fu_2317_p2[0:0] == 1'b1) ? trunc_ln15_3_fu_2330_p1 : select_ln15_5_fu_2334_p3);

assign phi_ln15_1_fu_2404_p8 = ((icmp_ln169_4_fu_2349_p2[0:0] == 1'b1) ? shl_ln169_fu_2357_p2 : 16'd0);

assign phi_ln15_1_fu_2404_p9 = 'bx;

assign phi_ln_fu_2160_p10 = {{{icmp_ln168_reg_7599}, {and_ln168_fu_2131_p2}}, {and_ln168_1_fu_2146_p2}};

assign phi_ln_fu_2160_p6 = ((icmp_ln168_3_fu_2073_p2[0:0] == 1'b1) ? trunc_ln15_1_fu_2086_p1 : select_ln15_4_fu_2090_p3);

assign phi_ln_fu_2160_p8 = ((icmp_ln168_4_fu_2105_p2[0:0] == 1'b1) ? shl_ln168_fu_2113_p2 : 16'd0);

assign phi_ln_fu_2160_p9 = 'bx;

assign s1_1_fu_2433_p2 = ($signed(sext_ln14_9_fu_2430_p1) + $signed(sext_ln14_8_fu_2427_p1));

assign s1_2_fu_2519_p2 = ($signed(sext_ln14_14_fu_2516_p1) + $signed(sext_ln14_13_fu_2513_p1));

assign s1_fu_2301_p2 = ($signed(sext_ln14_4_fu_2298_p1) + $signed(sext_ln14_3_fu_2295_p1));

assign s2_1_fu_1263_p2 = ($signed(sext_ln15_11_fu_1260_p1) + $signed(sext_ln15_8_fu_1257_p1));

assign s2_2_fu_1372_p2 = ($signed(sext_ln15_16_fu_1369_p1) + $signed(sext_ln15_15_fu_1366_p1));

assign s2_fu_1210_p2 = ($signed(sext_ln15_4_fu_1207_p1) + $signed(sext_ln15_3_fu_1204_p1));

assign s3_1_fu_1275_p2 = ($signed(sext_ln16_9_fu_1272_p1) + $signed(sext_ln16_8_fu_1269_p1));

assign s3_2_fu_1384_p2 = ($signed(sext_ln16_14_fu_1381_p1) + $signed(sext_ln16_13_fu_1378_p1));

assign s3_fu_1222_p2 = ($signed(sext_ln16_4_fu_1219_p1) + $signed(sext_ln16_3_fu_1216_p1));

assign select_ln150_1_fu_1650_p3 = ((tmp_1_fu_1620_p3[0:0] == 1'b1) ? select_ln150_fu_1642_p3 : tmp_cast_fu_1611_p4);

assign select_ln150_fu_1642_p3 = ((icmp_ln150_fu_1630_p2[0:0] == 1'b1) ? add_ln150_fu_1636_p2 : tmp_cast_fu_1611_p4);

assign select_ln153_fu_1658_p3 = ((tmp_2_reg_7355[0:0] == 1'b1) ? 8'd40 : 8'd255);

assign select_ln15_4_fu_2090_p3 = ((tmp_10_reg_7589[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln15_5_fu_2334_p3 = ((tmp_11_reg_7638[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln162_fu_4302_p3 = ((tmp_4_reg_7852[0:0] == 1'b1) ? tmp_23_cast_fu_4292_p4 : tmp_24_cast_reg_8156);

assign select_ln163_1_fu_1725_p3 = ((tmp_5_reg_7391[0:0] == 1'b1) ? sub_ln163_1_fu_1719_p2 : tmp_27_cast_reg_7436);

assign select_ln163_fu_1713_p3 = ((tmp_5_reg_7391[0:0] == 1'b1) ? tmp_25_cast_fu_1703_p4 : tmp_27_cast_reg_7436);

assign select_ln164_1_fu_1758_p3 = ((tmp_7_reg_7402[0:0] == 1'b1) ? sub_ln164_1_fu_1752_p2 : tmp_45_cast_reg_7447);

assign select_ln164_fu_1746_p3 = ((tmp_7_reg_7402[0:0] == 1'b1) ? tmp_36_cast_fu_1736_p4 : tmp_45_cast_reg_7447);

assign select_ln165_fu_1816_p3 = ((icmp_ln165_fu_1806_p2[0:0] == 1'b1) ? add_ln165_fu_1811_p2 : tmp_3_reg_7463);

assign select_ln166_fu_1848_p3 = ((icmp_ln166_fu_1838_p2[0:0] == 1'b1) ? add_ln166_fu_1843_p2 : tmp_6_reg_7475);

assign select_ln168_1_fu_2055_p3 = ((icmp_ln168_1_fu_2037_p2[0:0] == 1'b1) ? add_ln168_fu_2043_p2 : sub_ln168_2_fu_2049_p2);

assign select_ln168_1cast_fu_2110_p1 = select_ln168_1_reg_7611;

assign select_ln168_fu_2013_p3 = ((tmp_10_fu_1969_p3[0:0] == 1'b1) ? sub_ln168_fu_2007_p2 : zext_ln168_1_fu_2003_p1);

assign select_ln169_1_fu_2277_p3 = ((icmp_ln169_1_fu_2259_p2[0:0] == 1'b1) ? add_ln169_fu_2265_p2 : sub_ln169_2_fu_2271_p2);

assign select_ln169_1cast_fu_2354_p1 = select_ln169_1_reg_7660;

assign select_ln169_fu_2235_p3 = ((tmp_11_fu_2191_p3[0:0] == 1'b1) ? sub_ln169_fu_2229_p2 : zext_ln169_1_fu_2225_p1);

assign select_ln186_1_fu_6027_p3 = ((icmp_ln37_32_fu_4775_p2[0:0] == 1'b1) ? 3'd5 : 3'd2);

assign select_ln186_cast_cast_fu_5500_p3 = ((icmp_ln38_reg_8636[0:0] == 1'b1) ? 3'd3 : 3'd0);

assign select_ln186_fu_5493_p3 = ((icmp_ln38_1_reg_8642[0:0] == 1'b1) ? 3'd3 : 3'd0);

assign select_ln23_2_fu_3200_p3 = ((tmp_49_reg_7916[0:0] == 1'b1) ? tmp_78_cast_fu_3190_p4 : tmp_79_cast_reg_7922);

assign select_ln23_4_fu_3233_p3 = ((tmp_50_reg_7933[0:0] == 1'b1) ? tmp_82_cast_fu_3223_p4 : tmp_83_cast_reg_7939);

assign select_ln23_fu_3035_p3 = ((tmp_45_reg_7868[0:0] == 1'b1) ? tmp_62_cast_fu_3025_p4 : tmp_63_cast_reg_7874);

assign select_ln35_2_fu_3592_p3 = ((tmp_47_reg_8052[0:0] == 1'b1) ? tmp_70_cast_fu_3582_p4 : tmp_71_cast_reg_8058);

assign select_ln35_4_fu_3647_p3 = ((tmp_48_reg_8069[0:0] == 1'b1) ? tmp_74_cast_fu_3637_p4 : tmp_75_cast_reg_8075);

assign select_ln35_fu_3537_p3 = ((tmp_46_reg_8035[0:0] == 1'b1) ? tmp_66_cast_fu_3527_p4 : tmp_67_cast_reg_8041);

assign sext_ln14_13_fu_2513_p1 = grp_fu_6954_p3;

assign sext_ln14_14_fu_2516_p1 = add_ln14_7_reg_7301_pp0_iter8_reg;

assign sext_ln14_3_fu_2295_p1 = grp_fu_6942_p3;

assign sext_ln14_4_fu_2298_p1 = add_ln14_1_reg_7217_pp0_iter8_reg;

assign sext_ln14_8_fu_2427_p1 = grp_fu_6948_p3;

assign sext_ln14_9_fu_2430_p1 = add_ln14_4_reg_7247_pp0_iter8_reg;

assign sext_ln15_11_fu_1260_p1 = grp_fu_6870_p3;

assign sext_ln15_15_fu_1366_p1 = grp_fu_6900_p3;

assign sext_ln15_16_fu_1369_p1 = grp_fu_6907_p3;

assign sext_ln15_3_fu_1204_p1 = grp_fu_6822_p3;

assign sext_ln15_4_fu_1207_p1 = grp_fu_6830_p3;

assign sext_ln15_8_fu_1257_p1 = grp_fu_6863_p3;

assign sext_ln162_1_fu_2538_p1 = $signed(trunc_ln18_1_reg_7692);

assign sext_ln162_2_fu_2650_p1 = $signed(add_ln162_reg_7794);

assign sext_ln162_3_fu_2653_p1 = $signed(trunc_ln18_2_reg_7789);

assign sext_ln162_fu_2535_p1 = $signed(trunc_ln_reg_7680);

assign sext_ln163_1_fu_1517_p1 = $signed(rotated_y2_reg_7316);

assign sext_ln163_2_fu_1558_p1 = $signed(add_ln163_reg_7362);

assign sext_ln163_3_fu_1561_p1 = $signed(rotated_y3_reg_7340);

assign sext_ln163_fu_1514_p1 = $signed(rotated_y1_reg_7277);

assign sext_ln164_1_fu_1529_p1 = $signed(rotated_z2_reg_7321);

assign sext_ln164_2_fu_1578_p1 = $signed(add_ln164_reg_7367);

assign sext_ln164_3_fu_1581_p1 = $signed(rotated_z3_reg_7345);

assign sext_ln164_fu_1526_p1 = $signed(rotated_z1_reg_7282);

assign sext_ln168_fu_1928_p1 = ix_reg_7487;

assign sext_ln169_fu_1947_p1 = iy_reg_7494;

assign sext_ln16_13_fu_1378_p1 = grp_fu_6915_p3;

assign sext_ln16_14_fu_1381_p1 = grp_fu_6922_p3;

assign sext_ln16_3_fu_1216_p1 = grp_fu_6839_p3;

assign sext_ln16_4_fu_1219_p1 = grp_fu_6847_p3;

assign sext_ln16_8_fu_1269_p1 = grp_fu_6878_p3;

assign sext_ln16_9_fu_1272_p1 = grp_fu_6885_p3;

assign sext_ln45_cast_fu_1036_p1 = $signed(sext_ln45);

assign shl_i_i16_i326_i_cast_cast_fu_1052_p1 = $signed(shl_i_i16_i326_i_cast);

assign shl_i_i16_i609_i_cast_cast_fu_1068_p1 = $signed(shl_i_i16_i609_i_cast);

assign shl_ln168_fu_2113_p2 = test_x_reg_7625 << select_ln168_1cast_fu_2110_p1;

assign shl_ln169_fu_2357_p2 = test_y_reg_7674 << select_ln169_1cast_fu_2354_p1;

assign sign1_r1_fu_4346_p3 = cross1_r1_fu_4314_p2[32'd15];

assign sign1_r2_fu_3351_p3 = cross1_r2_fu_3279_p2[32'd15];

assign sign1_r3_fu_4384_p3 = cross1_r3_fu_4322_p2[32'd15];

assign sign1_r4_fu_3389_p3 = cross1_r4_fu_3288_p2[32'd15];

assign sign1_r5_fu_3315_p3 = sub_ln32_reg_7950[32'd27];

assign sign1_r6_fu_3427_p3 = cross1_r6_fu_3297_p2[32'd15];

assign sign1_r7_fu_4422_p3 = cross1_r7_fu_4330_p2[32'd15];

assign sign1_r8_fu_3465_p3 = cross1_r8_fu_3306_p2[32'd15];

assign sign1_r9_fu_4460_p3 = cross1_r9_fu_4338_p2[32'd15];

assign sign3_r1_fu_4354_p3 = cross3_r1_fu_4318_p2[32'd15];

assign sign3_r2_fu_3359_p3 = cross3_r2_fu_3283_p2[32'd15];

assign sign3_r3_fu_4392_p3 = cross3_r3_fu_4326_p2[32'd15];

assign sign3_r4_fu_3397_p3 = cross3_r4_fu_3292_p2[32'd15];

assign sign3_r5_fu_3322_p3 = grp_fu_6977_p3[32'd27];

assign sign3_r6_fu_3435_p3 = cross3_r6_fu_3301_p2[32'd15];

assign sign3_r7_fu_4430_p3 = cross3_r7_fu_4334_p2[32'd15];

assign sign3_r8_fu_3473_p3 = cross3_r8_fu_3310_p2[32'd15];

assign sign3_r9_fu_4468_p3 = cross3_r9_fu_4342_p2[32'd15];

assign sub_ln162_1_fu_4308_p2 = (23'd0 - select_ln162_fu_4302_p3);

assign sub_ln162_fu_4287_p2 = (55'd0 - mul_ln162_reg_8151);

assign sub_ln163_1_fu_1719_p2 = (26'd0 - select_ln163_fu_1713_p3);

assign sub_ln163_fu_1698_p2 = (57'd0 - mul_ln163_reg_7431);

assign sub_ln164_1_fu_1752_p2 = (26'd0 - select_ln164_fu_1746_p3);

assign sub_ln164_fu_1731_p2 = (57'd0 - mul_ln164_reg_7442);

assign sub_ln168_1_fu_2027_p2 = (12'd1075 - zext_ln168_fu_1987_p1);

assign sub_ln168_2_fu_2049_p2 = (11'd12 - trunc_ln168_2_fu_2033_p1);

assign sub_ln168_fu_2007_p2 = (54'd0 - zext_ln168_1_fu_2003_p1);

assign sub_ln169_1_fu_2249_p2 = (12'd1075 - zext_ln169_fu_2209_p1);

assign sub_ln169_2_fu_2271_p2 = (11'd12 - trunc_ln169_2_fu_2255_p1);

assign sub_ln169_fu_2229_p2 = (54'd0 - zext_ln169_1_fu_2225_p1);

assign sub_ln23_1_fu_2805_p2 = (zext_ln23_2_fu_2759_p1 - zext_ln23_3_fu_2802_p1);

assign sub_ln23_2_fu_2849_p2 = (zext_ln23_4_fu_2843_p1 - zext_ln23_5_fu_2846_p1);

assign sub_ln23_3_fu_3020_p2 = (21'd0 - trunc_ln23_reg_7863);

assign sub_ln23_4_fu_3041_p2 = (7'd0 - select_ln23_fu_3035_p3);

assign sub_ln23_5_fu_3185_p2 = (21'd0 - trunc_ln23_1_reg_7911);

assign sub_ln23_6_fu_3206_p2 = (7'd0 - select_ln23_2_fu_3200_p3);

assign sub_ln23_7_fu_3218_p2 = (21'd0 - trunc_ln23_2_reg_7928);

assign sub_ln23_8_fu_3239_p2 = (7'd0 - select_ln23_4_fu_3233_p3);

assign sub_ln23_fu_2691_p2 = (zext_ln23_fu_2685_p1 - zext_ln23_1_fu_2688_p1);

assign sub_ln32_1_fu_3516_p2 = (p_shl1_fu_3509_p3 - zext_ln32_fu_3506_p1);

assign sub_ln32_2_fu_3565_p2 = (p_shl2_fu_3558_p3 - zext_ln32_1_fu_3555_p1);

assign sub_ln32_3_fu_3620_p2 = (p_shl_fu_3613_p3 - zext_ln32_2_fu_3610_p1);

assign sub_ln35_1_fu_3106_p2 = (zext_ln35_2_fu_3097_p1 - zext_ln35_4_fu_3103_p1);

assign sub_ln35_2_fu_3147_p2 = (zext_ln35_3_fu_3100_p1 - zext_ln35_5_fu_3144_p1);

assign sub_ln35_3_fu_3522_p2 = (21'd0 - trunc_ln35_reg_8030);

assign sub_ln35_4_fu_3543_p2 = (7'd0 - select_ln35_fu_3537_p3);

assign sub_ln35_5_fu_3577_p2 = (21'd0 - trunc_ln35_1_reg_8047);

assign sub_ln35_6_fu_3598_p2 = (7'd0 - select_ln35_2_fu_3592_p3);

assign sub_ln35_7_fu_3632_p2 = (21'd0 - trunc_ln35_2_reg_8064);

assign sub_ln35_8_fu_3653_p2 = (7'd0 - select_ln35_4_fu_3647_p3);

assign sub_ln35_fu_3059_p2 = (zext_ln35_fu_3053_p1 - zext_ln35_1_fu_3056_p1);

assign test_x_fu_2069_p1 = select_ln168_fu_2013_p3[15:0];

assign test_y_fu_2291_p1 = select_ln169_fu_2235_p3[15:0];

assign tmp_10_fu_1969_p3 = bitcast_ln716_fu_1961_p1[32'd63];

assign tmp_11_fu_2191_p3 = bitcast_ln716_1_fu_2183_p1[32'd63];

assign tmp_12_fu_2199_p4 = {{bitcast_ln716_1_fu_2183_p1[62:52]}};

assign tmp_13_fu_1862_p3 = ix_fu_1823_p3[32'd13];

assign tmp_14_fu_1888_p3 = iy_fu_1855_p3[32'd13];

assign tmp_15_fu_6120_p4 = {{sub_ln162_1_fu_4308_p2[22:5]}};

assign tmp_16_fu_6207_p10 = {{{{{{{{{and_ln195_8_fu_6201_p2}, {and_ln195_7_reg_8764}}, {and_ln195_6_fu_6186_p2}}, {and_ln195_5_reg_8759}}, {and_ln195_4_reg_8754}}, {and_ln195_3_reg_8749}}, {and_ln195_2_fu_6171_p2}}, {and_ln195_1_reg_8744}}, {and_ln195_fu_6156_p2}};

assign tmp_17_fu_6130_p4 = {{select_ln162_fu_4302_p3[22:5]}};

assign tmp_18_fu_6236_p3 = {{x_index_64_fu_5002_p3}, {y_index_82_fu_5437_p3}};

assign tmp_19_fu_6261_p3 = {{x_index_63_fu_4995_p3}, {y_index_81_fu_5430_p3}};

assign tmp_1_fu_1620_p1 = grp_fu_6930_p3;

assign tmp_1_fu_1620_p3 = tmp_1_fu_1620_p1[32'd17];

assign tmp_20_fu_6512_p3 = {{1'd1}, {ap_phi_reg_pp0_iter11_p_ph_ph_i_reg_798}};

assign tmp_21_fu_6503_p3 = {{1'd0}, {ap_phi_reg_pp0_iter11_p_ph_ph_i_reg_798}};

assign tmp_22_fu_6286_p3 = {{x_index_62_fu_4988_p3}, {y_index_80_fu_5423_p3}};

assign tmp_23_cast_fu_4292_p4 = {{sub_ln162_fu_4287_p2[51:29]}};

assign tmp_23_fu_6521_p3 = {{1'd0}, {ap_phi_mux_p_ph_ph89_i_in_phi_fu_817_p6}};

assign tmp_24_fu_6537_p3 = {{1'd1}, {ap_phi_mux_p_ph_ph89_i_in_phi_fu_817_p6}};

assign tmp_25_cast_fu_1703_p4 = {{sub_ln163_fu_1698_p2[55:30]}};

assign tmp_25_fu_6529_p3 = {{1'd0}, {ap_phi_mux_p_ph_ph89_i_in_phi_fu_817_p6}};

assign tmp_26_fu_6311_p3 = {{x_index_61_fu_4982_p3}, {y_index_79_fu_5417_p3}};

assign tmp_27_fu_6336_p3 = {{x_index_60_fu_4976_p3}, {y_index_78_fu_5411_p3}};

assign tmp_28_fu_6361_p3 = {{x_index_59_fu_4970_p3}, {y_index_77_fu_5405_p3}};

assign tmp_29_fu_6386_p3 = {{x_index_58_fu_4964_p3}, {y_index_76_fu_5399_p3}};

assign tmp_2_fu_1506_p1 = grp_rotate_norm_fu_906_ap_return;

assign tmp_30_fu_6411_p3 = {{x_index_57_fu_4957_p3}, {y_index_75_fu_5392_p3}};

assign tmp_31_fu_6436_p3 = {{x_index_fu_4950_p3}, {y_index_fu_5385_p3}};

assign tmp_32_fu_6651_p3 = {{x_index_64_reg_8809_pp0_iter12_reg}, {y_index_82_reg_8854_pp0_iter12_reg}};

assign tmp_33_fu_6670_p3 = {{x_index_63_reg_8804_pp0_iter12_reg}, {y_index_81_reg_8849_pp0_iter12_reg}};

assign tmp_34_fu_6689_p3 = {{x_index_62_reg_8799_pp0_iter12_reg}, {y_index_80_reg_8844_pp0_iter12_reg}};

assign tmp_35_fu_6708_p3 = {{x_index_61_reg_8794_pp0_iter12_reg}, {y_index_79_reg_8839_pp0_iter12_reg}};

assign tmp_36_cast_fu_1736_p4 = {{sub_ln164_fu_1731_p2[55:30]}};

assign tmp_36_fu_6727_p3 = {{x_index_60_reg_8789_pp0_iter12_reg}, {y_index_78_reg_8834_pp0_iter12_reg}};

assign tmp_37_fu_6746_p3 = {{x_index_59_reg_8784_pp0_iter12_reg}, {y_index_77_reg_8829_pp0_iter12_reg}};

assign tmp_38_fu_6765_p3 = {{x_index_58_reg_8779_pp0_iter12_reg}, {y_index_76_reg_8824_pp0_iter12_reg}};

assign tmp_39_fu_6784_p3 = {{x_index_57_reg_8774_pp0_iter12_reg}, {y_index_75_reg_8819_pp0_iter12_reg}};

assign tmp_40_fu_6803_p3 = {{x_index_reg_8769_pp0_iter12_reg}, {y_index_reg_8814_pp0_iter12_reg}};

assign tmp_51_fu_6228_p3 = tmp_16_fu_6207_p10[zext_ln36_fu_6224_p1];

assign tmp_52_fu_6253_p3 = tmp_16_fu_6207_p10[zext_ln36_1_fu_6249_p1];

assign tmp_53_fu_6278_p3 = tmp_16_fu_6207_p10[zext_ln36_2_fu_6274_p1];

assign tmp_54_fu_6303_p3 = tmp_16_fu_6207_p10[zext_ln36_3_fu_6299_p1];

assign tmp_55_fu_6545_p3 = {{1'd0}, {ap_phi_reg_pp0_iter12_p_ph76_ph_i_in_reg_825}};

assign tmp_56_fu_6563_p3 = {{1'd1}, {ap_phi_reg_pp0_iter12_p_ph76_ph_i_in_reg_825}};

assign tmp_57_fu_6554_p3 = {{1'd0}, {ap_phi_reg_pp0_iter12_p_ph76_ph_i_in_reg_825}};

assign tmp_58_fu_6328_p3 = tmp_16_fu_6207_p10[zext_ln36_4_fu_6324_p1];

assign tmp_59_fu_6572_p3 = {{1'd0}, {ap_phi_mux_p_ph78_ph_i_in_phi_fu_839_p6}};

assign tmp_60_fu_6590_p3 = {{1'd1}, {ap_phi_mux_p_ph78_ph_i_in_phi_fu_839_p6}};

assign tmp_61_fu_6581_p3 = {{1'd0}, {ap_phi_mux_p_ph78_ph_i_in_phi_fu_839_p6}};

assign tmp_62_cast_fu_3025_p4 = {{sub_ln23_3_fu_3020_p2[18:12]}};

assign tmp_62_fu_6353_p3 = tmp_16_fu_6207_p10[zext_ln36_5_fu_6349_p1];

assign tmp_64_fu_6604_p4 = {zext_ln45_fu_6599_p1[9 - 1:6], |(1'd1), zext_ln45_fu_6599_p1[4:0]};

assign tmp_66_cast_fu_3527_p4 = {{sub_ln35_3_fu_3522_p2[18:12]}};

assign tmp_66_fu_6378_p3 = tmp_16_fu_6207_p10[zext_ln36_6_fu_6374_p1];

assign tmp_68_fu_6615_p4 = {ap_phi_mux_p_ph79_ph_i_phi_fu_861_p6[9 - 1:7], |(1'd1), ap_phi_mux_p_ph79_ph_i_phi_fu_861_p6[5:0]};

assign tmp_70_cast_fu_3582_p4 = {{sub_ln35_5_fu_3577_p2[18:12]}};

assign tmp_70_fu_6403_p3 = tmp_16_fu_6207_p10[zext_ln36_7_fu_6399_p1];

assign tmp_72_fu_6625_p4 = {ap_phi_reg_pp0_iter12_p_ph81_ph_i_reg_869[9 - 1:8], |(1'd1), ap_phi_reg_pp0_iter12_p_ph81_ph_i_reg_869[6:0]};

assign tmp_74_cast_fu_3637_p4 = {{sub_ln35_7_fu_3632_p2[18:12]}};

assign tmp_74_fu_6428_p3 = tmp_16_fu_6207_p10[zext_ln36_8_fu_6424_p1];

assign tmp_76_fu_6636_p4 = {|(1'd1), ap_phi_mux_p_ph83_ph_i_phi_fu_883_p6[8 - 1:0]};

assign tmp_78_cast_fu_3190_p4 = {{sub_ln23_5_fu_3185_p2[18:12]}};

assign tmp_78_fu_6662_p3 = ap_phi_mux_ref_tmp219_2_phi_fu_895_p8[32'd1];

assign tmp_79_fu_6681_p3 = ap_phi_mux_ref_tmp219_2_phi_fu_895_p8[32'd2];

assign tmp_80_fu_6700_p3 = ap_phi_mux_ref_tmp219_2_phi_fu_895_p8[32'd3];

assign tmp_81_fu_6719_p3 = ap_phi_mux_ref_tmp219_2_phi_fu_895_p8[32'd4];

assign tmp_82_cast_fu_3223_p4 = {{sub_ln23_7_fu_3218_p2[18:12]}};

assign tmp_82_fu_6738_p3 = ap_phi_mux_ref_tmp219_2_phi_fu_895_p8[32'd5];

assign tmp_83_fu_6757_p3 = ap_phi_mux_ref_tmp219_2_phi_fu_895_p8[32'd6];

assign tmp_84_fu_6776_p3 = ap_phi_mux_ref_tmp219_2_phi_fu_895_p8[32'd7];

assign tmp_85_fu_6795_p3 = ap_phi_mux_ref_tmp219_2_phi_fu_895_p8[32'd8];

assign tmp_8_fu_1798_p3 = zext_ln164_fu_1792_p1[32'd25];

assign tmp_9_fu_1830_p3 = zext_ln165_fu_1795_p1[32'd25];

assign tmp_cast_fu_1611_p1 = grp_fu_6930_p3;

assign tmp_cast_fu_1611_p4 = {{tmp_cast_fu_1611_p1[15:8]}};

assign tmp_fu_6494_p3 = {{1'd0}, {ap_phi_reg_pp0_iter11_p_ph_ph_i_reg_798}};

assign tmp_s_fu_1977_p4 = {{bitcast_ln716_fu_1961_p1[62:52]}};

assign trunc_ln150_fu_1627_p0 = grp_fu_6930_p3;

assign trunc_ln150_fu_1627_p1 = trunc_ln150_fu_1627_p0[7:0];

assign trunc_ln15_1_fu_2086_p1 = ashr_ln168_fu_2081_p2[15:0];

assign trunc_ln15_3_fu_2330_p1 = ashr_ln169_fu_2325_p2[15:0];

assign trunc_ln165_fu_1774_p1 = select_ln163_1_fu_1725_p3[11:0];

assign trunc_ln166_fu_1788_p1 = select_ln164_1_fu_1758_p3[11:0];

assign trunc_ln168_1_fu_1991_p1 = bitcast_ln716_fu_1961_p1[51:0];

assign trunc_ln168_2_fu_2033_p1 = sub_ln168_1_fu_2027_p2[10:0];

assign trunc_ln168_fu_1965_p1 = bitcast_ln716_fu_1961_p1[62:0];

assign trunc_ln169_1_fu_2213_p1 = bitcast_ln716_1_fu_2183_p1[51:0];

assign trunc_ln169_2_fu_2255_p1 = sub_ln169_1_fu_2249_p2[10:0];

assign trunc_ln169_fu_2187_p1 = bitcast_ln716_1_fu_2183_p1[62:0];

assign trunc_ln202_fu_6647_p1 = ap_phi_mux_ref_tmp219_2_phi_fu_895_p8[0:0];

assign trunc_ln21_1_fu_2682_p1 = center_y_mod3_reg_7584_pp0_iter9_reg[1:0];

assign trunc_ln21_fu_2577_p1 = center_x_mod3_reg_7579_pp0_iter8_reg[1:0];

assign trunc_ln23_1_fu_2821_p1 = mul_ln23_1_fu_2815_p2[20:0];

assign trunc_ln23_2_fu_2865_p1 = mul_ln23_2_fu_2859_p2[20:0];

assign trunc_ln23_fu_2707_p1 = mul_ln23_fu_2701_p2[20:0];

assign trunc_ln35_1_fu_3122_p1 = mul_ln35_1_fu_3116_p2[20:0];

assign trunc_ln35_2_fu_3163_p1 = mul_ln35_2_fu_3157_p2[20:0];

assign trunc_ln35_fu_3075_p1 = mul_ln35_fu_3069_p2[20:0];

assign valid_index_10_cast_fu_5616_p3 = ((icmp_ln37_2_reg_8314[0:0] == 1'b1) ? 3'd1 : 3'd6);

assign valid_index_10_fu_5673_p3 = ((or_ln37_13_reg_8425[0:0] == 1'b1) ? valid_index_9_fu_5514_p3 : 3'd4);

assign valid_index_11_cast_fu_5597_p3 = ((icmp_ln37_3_reg_8322[0:0] == 1'b1) ? 3'd1 : 3'd6);

assign valid_index_11_fu_5832_p3 = ((empty_60_fu_5828_p2[0:0] == 1'b1) ? valid_index_26_fu_5821_p3 : valid_index_1_fu_5665_p3);

assign valid_index_12_cast_fu_5578_p3 = ((icmp_ln37_4_reg_8330[0:0] == 1'b1) ? 3'd1 : 3'd6);

assign valid_index_12_fu_5813_p3 = ((empty_59_fu_5809_p2[0:0] == 1'b1) ? valid_index_27_fu_5802_p3 : valid_index_2_fu_5646_p3);

assign valid_index_13_cast_fu_5559_p3 = ((icmp_ln37_5_reg_8338[0:0] == 1'b1) ? 3'd1 : 3'd6);

assign valid_index_13_fu_5794_p3 = ((empty_58_fu_5790_p2[0:0] == 1'b1) ? valid_index_28_fu_5783_p3 : valid_index_3_fu_5627_p3);

assign valid_index_14_cast_fu_5540_p3 = ((icmp_ln37_6_reg_8346[0:0] == 1'b1) ? 3'd1 : 3'd6);

assign valid_index_14_fu_5775_p3 = ((empty_57_fu_5771_p2[0:0] == 1'b1) ? valid_index_29_fu_5764_p3 : valid_index_4_fu_5608_p3);

assign valid_index_15_cast_fu_5521_p3 = ((icmp_ln37_7_reg_8354[0:0] == 1'b1) ? 3'd1 : 3'd6);

assign valid_index_15_fu_5756_p3 = ((empty_56_fu_5752_p2[0:0] == 1'b1) ? valid_index_30_fu_5745_p3 : valid_index_5_fu_5589_p3);

assign valid_index_16_fu_5737_p3 = ((empty_55_fu_5733_p2[0:0] == 1'b1) ? valid_index_31_fu_5726_p3 : valid_index_6_fu_5570_p3);

assign valid_index_17_fu_5718_p3 = ((empty_54_fu_5714_p2[0:0] == 1'b1) ? valid_index_32_fu_5707_p3 : valid_index_7_fu_5551_p3);

assign valid_index_18_fu_5699_p3 = ((empty_53_fu_5695_p2[0:0] == 1'b1) ? valid_index_33_fu_5688_p3 : valid_index_8_fu_5532_p3);

assign valid_index_19_fu_5680_p3 = ((or_ln37_20_fu_4625_p2[0:0] == 1'b1) ? valid_index_10_fu_5673_p3 : 3'd7);

assign valid_index_1_fu_5665_p3 = ((empty_52_fu_5661_p2[0:0] == 1'b1) ? valid_index_8_cast_fu_5654_p3 : select_ln186_cast_cast_fu_5500_p3);

assign valid_index_20_fu_5840_p3 = ((or_ln37_27_fu_4714_p2[0:0] == 1'b1) ? valid_index_19_fu_5680_p3 : 3'd2);

assign valid_index_21_fu_6040_p3 = ((or_ln186_fu_6035_p2[0:0] == 1'b1) ? select_ln186_1_fu_6027_p3 : valid_index_11_fu_5832_p3);

assign valid_index_22_fu_6015_p3 = ((empty_67_fu_6010_p2[0:0] == 1'b1) ? valid_index_45_fu_6002_p3 : valid_index_12_fu_5813_p3);

assign valid_index_23_fu_5990_p3 = ((empty_66_fu_5985_p2[0:0] == 1'b1) ? valid_index_46_fu_5977_p3 : valid_index_13_fu_5794_p3);

assign valid_index_24_fu_5965_p3 = ((empty_65_fu_5961_p2[0:0] == 1'b1) ? valid_index_47_fu_5954_p3 : valid_index_14_fu_5775_p3);

assign valid_index_25_fu_5942_p3 = ((empty_64_fu_5938_p2[0:0] == 1'b1) ? valid_index_48_fu_5931_p3 : valid_index_15_fu_5756_p3);

assign valid_index_26_fu_5821_p3 = ((icmp_ln37_16_reg_8432[0:0] == 1'b1) ? 3'd7 : 3'd4);

assign valid_index_27_fu_5802_p3 = ((icmp_ln37_17_reg_8441[0:0] == 1'b1) ? 3'd7 : 3'd4);

assign valid_index_28_fu_5783_p3 = ((icmp_ln37_18_reg_8450[0:0] == 1'b1) ? 3'd7 : 3'd4);

assign valid_index_29_fu_5764_p3 = ((icmp_ln37_19_reg_8459[0:0] == 1'b1) ? 3'd7 : 3'd4);

assign valid_index_2_cast_cast_cast_cast_fu_5486_p3 = ((icmp_ln38_2_reg_8648[0:0] == 1'b1) ? 3'd3 : 3'd0);

assign valid_index_2_fu_5646_p3 = ((empty_51_fu_5642_p2[0:0] == 1'b1) ? valid_index_9_cast_fu_5635_p3 : select_ln186_fu_5493_p3);

assign valid_index_30_fu_5745_p3 = ((icmp_ln37_20_reg_8468[0:0] == 1'b1) ? 3'd7 : 3'd4);

assign valid_index_31_fu_5726_p3 = ((icmp_ln37_21_reg_8477[0:0] == 1'b1) ? 3'd7 : 3'd4);

assign valid_index_32_fu_5707_p3 = ((icmp_ln37_22_reg_8486[0:0] == 1'b1) ? 3'd7 : 3'd4);

assign valid_index_33_fu_5688_p3 = ((icmp_ln37_23_reg_8495[0:0] == 1'b1) ? 3'd7 : 3'd4);

assign valid_index_34_fu_5919_p3 = ((empty_63_fu_5915_p2[0:0] == 1'b1) ? valid_index_49_fu_5908_p3 : valid_index_16_fu_5737_p3);

assign valid_index_35_fu_5896_p3 = ((empty_62_fu_5892_p2[0:0] == 1'b1) ? valid_index_50_fu_5885_p3 : valid_index_17_fu_5718_p3);

assign valid_index_36_fu_5873_p3 = ((empty_61_fu_5868_p2[0:0] == 1'b1) ? valid_index_51_fu_5860_p3 : valid_index_18_fu_5699_p3);

assign valid_index_37_fu_5848_p3 = ((or_ln37_34_fu_4827_p2[0:0] == 1'b1) ? valid_index_20_fu_5840_p3 : 3'd5);

assign valid_index_38_fu_6112_p3 = ((icmp_ln37_40_fu_4892_p2[0:0] == 1'b1) ? 4'd8 : zext_ln186_fu_6048_p1);

assign valid_index_39_fu_6104_p3 = ((icmp_ln37_41_fu_4897_p2[0:0] == 1'b1) ? 4'd8 : valid_index_55_cast_cast_fu_6023_p1);

assign valid_index_3_cast_cast_cast_cast_fu_5479_p3 = ((icmp_ln38_3_reg_8654[0:0] == 1'b1) ? 3'd3 : 3'd0);

assign valid_index_3_fu_5627_p3 = ((empty_50_fu_5623_p2[0:0] == 1'b1) ? valid_index_10_cast_fu_5616_p3 : valid_index_2_cast_cast_cast_cast_fu_5486_p3);

assign valid_index_40_fu_6096_p3 = ((icmp_ln37_42_fu_4902_p2[0:0] == 1'b1) ? 4'd8 : valid_index_56_cast_cast_fu_5998_p1);

assign valid_index_41_fu_6089_p3 = ((icmp_ln37_43_reg_8604[0:0] == 1'b1) ? 4'd8 : valid_index_57_cast_cast_fu_5973_p1);

assign valid_index_42_fu_6082_p3 = ((icmp_ln37_44_reg_8612[0:0] == 1'b1) ? 4'd8 : valid_index_58_cast_cast_fu_5950_p1);

assign valid_index_43_fu_6075_p3 = ((icmp_ln37_45_reg_8620[0:0] == 1'b1) ? 4'd8 : valid_index_59_cast_cast_fu_5927_p1);

assign valid_index_44_fu_6068_p3 = ((icmp_ln37_46_reg_8628[0:0] == 1'b1) ? 4'd8 : valid_index_60_cast_cast_fu_5904_p1);

assign valid_index_45_fu_6002_p3 = ((icmp_ln37_33_fu_4780_p2[0:0] == 1'b1) ? 3'd5 : 3'd2);

assign valid_index_46_fu_5977_p3 = ((icmp_ln37_34_fu_4785_p2[0:0] == 1'b1) ? 3'd5 : 3'd2);

assign valid_index_47_fu_5954_p3 = ((icmp_ln37_35_reg_8568[0:0] == 1'b1) ? 3'd5 : 3'd2);

assign valid_index_48_fu_5931_p3 = ((icmp_ln37_36_reg_8577[0:0] == 1'b1) ? 3'd5 : 3'd2);

assign valid_index_49_fu_5908_p3 = ((icmp_ln37_37_reg_8586[0:0] == 1'b1) ? 3'd5 : 3'd2);

assign valid_index_4_cast_cast_cast_cast_fu_5472_p3 = ((icmp_ln38_4_reg_8660[0:0] == 1'b1) ? 3'd3 : 3'd0);

assign valid_index_4_fu_5608_p3 = ((empty_49_fu_5604_p2[0:0] == 1'b1) ? valid_index_11_cast_fu_5597_p3 : valid_index_3_cast_cast_cast_cast_fu_5479_p3);

assign valid_index_50_fu_5885_p3 = ((icmp_ln37_38_reg_8595[0:0] == 1'b1) ? 3'd5 : 3'd2);

assign valid_index_51_fu_5860_p3 = ((icmp_ln37_39_fu_4790_p2[0:0] == 1'b1) ? 3'd5 : 3'd2);

assign valid_index_52_fu_6060_p3 = ((icmp_ln37_47_fu_4907_p2[0:0] == 1'b1) ? 4'd8 : valid_index_61_cast_cast_fu_5881_p1);

assign valid_index_53_fu_6052_p3 = ((or_ln37_41_fu_4944_p2[0:0] == 1'b1) ? valid_index_62_cast_cast_fu_5856_p1 : 4'd8);

assign valid_index_55_cast_cast_fu_6023_p1 = valid_index_22_fu_6015_p3;

assign valid_index_56_cast_cast_fu_5998_p1 = valid_index_23_fu_5990_p3;

assign valid_index_57_cast_cast_fu_5973_p1 = valid_index_24_fu_5965_p3;

assign valid_index_58_cast_cast_fu_5950_p1 = valid_index_25_fu_5942_p3;

assign valid_index_59_cast_cast_fu_5927_p1 = valid_index_34_fu_5919_p3;

assign valid_index_5_cast_cast_cast_cast_fu_5465_p3 = ((icmp_ln38_5_reg_8666[0:0] == 1'b1) ? 3'd3 : 3'd0);

assign valid_index_5_fu_5589_p3 = ((empty_48_fu_5585_p2[0:0] == 1'b1) ? valid_index_12_cast_fu_5578_p3 : valid_index_4_cast_cast_cast_cast_fu_5472_p3);

assign valid_index_60_cast_cast_fu_5904_p1 = valid_index_35_fu_5896_p3;

assign valid_index_61_cast_cast_fu_5881_p1 = valid_index_36_fu_5873_p3;

assign valid_index_62_cast_cast_fu_5856_p1 = valid_index_37_fu_5848_p3;

assign valid_index_6_cast_cast_cast_cast_fu_5458_p3 = ((icmp_ln38_6_reg_8672[0:0] == 1'b1) ? 3'd3 : 3'd0);

assign valid_index_6_fu_5570_p3 = ((empty_47_fu_5566_p2[0:0] == 1'b1) ? valid_index_13_cast_fu_5559_p3 : valid_index_5_cast_cast_cast_cast_fu_5465_p3);

assign valid_index_7_cast_cast_cast_cast_fu_5451_p3 = ((icmp_ln38_7_reg_8678[0:0] == 1'b1) ? 3'd3 : 3'd0);

assign valid_index_7_fu_5551_p3 = ((empty_46_fu_5547_p2[0:0] == 1'b1) ? valid_index_14_cast_fu_5540_p3 : valid_index_6_cast_cast_cast_cast_fu_5458_p3);

assign valid_index_8_cast_cast_cast_cast_fu_5444_p3 = ((or_ln38_6_reg_8684[0:0] == 1'b1) ? 3'd0 : 3'd3);

assign valid_index_8_cast_fu_5654_p3 = ((icmp_ln37_reg_8298[0:0] == 1'b1) ? 3'd1 : 3'd6);

assign valid_index_8_fu_5532_p3 = ((empty_45_fu_5528_p2[0:0] == 1'b1) ? valid_index_15_cast_fu_5521_p3 : valid_index_7_cast_cast_cast_cast_fu_5451_p3);

assign valid_index_9_cast_fu_5635_p3 = ((icmp_ln37_1_reg_8306[0:0] == 1'b1) ? 3'd1 : 3'd6);

assign valid_index_9_fu_5514_p3 = ((or_ln37_6_reg_8362[0:0] == 1'b1) ? valid_index_fu_5507_p3 : 3'd1);

assign valid_index_fu_5507_p3 = ((or_ln38_13_reg_8738[0:0] == 1'b1) ? valid_index_8_cast_cast_cast_cast_fu_5444_p3 : 3'd6);

assign x_index_10_fu_4498_p3 = ((or_ln37_6_reg_8362[0:0] == 1'b1) ? internal_x_reg_8017 : x_index_29_reg_8081);

assign x_index_11_fu_4591_p3 = ((icmp_ln37_8_reg_8369[0:0] == 1'b1) ? x_index_29_reg_8081 : x_index_2_fu_4538_p3);

assign x_index_12_fu_4585_p3 = ((icmp_ln37_9_reg_8376[0:0] == 1'b1) ? x_index_29_reg_8081 : x_index_3_fu_4533_p3);

assign x_index_13_fu_4579_p3 = ((icmp_ln37_10_reg_8383[0:0] == 1'b1) ? x_index_29_reg_8081 : x_index_4_fu_4528_p3);

assign x_index_14_fu_4573_p3 = ((icmp_ln37_11_reg_8390[0:0] == 1'b1) ? x_index_29_reg_8081 : x_index_5_fu_4523_p3);

assign x_index_15_fu_4567_p3 = ((icmp_ln37_12_reg_8397[0:0] == 1'b1) ? x_index_29_reg_8081 : x_index_6_fu_4518_p3);

assign x_index_16_fu_4561_p3 = ((icmp_ln37_13_reg_8404[0:0] == 1'b1) ? x_index_29_reg_8081 : x_index_7_fu_4513_p3);

assign x_index_17_fu_4555_p3 = ((icmp_ln37_14_reg_8411[0:0] == 1'b1) ? x_index_29_reg_8081 : x_index_8_fu_4508_p3);

assign x_index_18_fu_4549_p3 = ((icmp_ln37_15_reg_8418[0:0] == 1'b1) ? x_index_29_reg_8081 : x_index_9_fu_4503_p3);

assign x_index_19_fu_4543_p3 = ((or_ln37_13_reg_8425[0:0] == 1'b1) ? x_index_10_fu_4498_p3 : x_index_29_reg_8081);

assign x_index_20_fu_4680_p3 = ((icmp_ln37_16_reg_8432[0:0] == 1'b1) ? x_index_29_reg_8081 : x_index_11_fu_4591_p3);

assign x_index_21_fu_4674_p3 = ((icmp_ln37_17_reg_8441[0:0] == 1'b1) ? x_index_29_reg_8081 : x_index_12_fu_4585_p3);

assign x_index_22_fu_4668_p3 = ((icmp_ln37_18_reg_8450[0:0] == 1'b1) ? x_index_29_reg_8081 : x_index_13_fu_4579_p3);

assign x_index_23_fu_4662_p3 = ((icmp_ln37_19_reg_8459[0:0] == 1'b1) ? x_index_29_reg_8081 : x_index_14_fu_4573_p3);

assign x_index_24_fu_4656_p3 = ((icmp_ln37_20_reg_8468[0:0] == 1'b1) ? x_index_29_reg_8081 : x_index_15_fu_4567_p3);

assign x_index_25_fu_4650_p3 = ((icmp_ln37_21_reg_8477[0:0] == 1'b1) ? x_index_29_reg_8081 : x_index_16_fu_4561_p3);

assign x_index_26_fu_4644_p3 = ((icmp_ln37_22_reg_8486[0:0] == 1'b1) ? x_index_29_reg_8081 : x_index_17_fu_4555_p3);

assign x_index_27_fu_4638_p3 = ((icmp_ln37_23_reg_8495[0:0] == 1'b1) ? x_index_29_reg_8081 : x_index_18_fu_4549_p3);

assign x_index_28_fu_4631_p3 = ((or_ln37_20_fu_4625_p2[0:0] == 1'b1) ? x_index_19_fu_4543_p3 : x_index_29_reg_8081);

assign x_index_29_fu_3212_p3 = ((tmp_49_reg_7916[0:0] == 1'b1) ? sub_ln23_6_fu_3206_p2 : tmp_79_cast_reg_7922);

assign x_index_2_fu_4538_p3 = ((icmp_ln37_reg_8298[0:0] == 1'b1) ? x_index_29_reg_8081 : internal_x_reg_8017);

assign x_index_30_fu_4769_p3 = ((icmp_ln37_24_reg_8504[0:0] == 1'b1) ? internal_x_2_reg_8112 : x_index_20_fu_4680_p3);

assign x_index_31_fu_4763_p3 = ((icmp_ln37_25_reg_8512[0:0] == 1'b1) ? internal_x_2_reg_8112 : x_index_21_fu_4674_p3);

assign x_index_32_fu_4757_p3 = ((icmp_ln37_26_reg_8520[0:0] == 1'b1) ? internal_x_2_reg_8112 : x_index_22_fu_4668_p3);

assign x_index_33_fu_4751_p3 = ((icmp_ln37_27_reg_8528[0:0] == 1'b1) ? internal_x_2_reg_8112 : x_index_23_fu_4662_p3);

assign x_index_34_fu_4745_p3 = ((icmp_ln37_28_reg_8536[0:0] == 1'b1) ? internal_x_2_reg_8112 : x_index_24_fu_4656_p3);

assign x_index_35_fu_4739_p3 = ((icmp_ln37_29_reg_8544[0:0] == 1'b1) ? internal_x_2_reg_8112 : x_index_25_fu_4650_p3);

assign x_index_36_fu_4733_p3 = ((icmp_ln37_30_reg_8552[0:0] == 1'b1) ? internal_x_2_reg_8112 : x_index_26_fu_4644_p3);

assign x_index_37_fu_4727_p3 = ((icmp_ln37_31_reg_8560[0:0] == 1'b1) ? internal_x_2_reg_8112 : x_index_27_fu_4638_p3);

assign x_index_38_fu_4720_p3 = ((or_ln37_27_fu_4714_p2[0:0] == 1'b1) ? x_index_28_fu_4631_p3 : internal_x_2_reg_8112);

assign x_index_39_fu_4885_p3 = ((icmp_ln37_32_fu_4775_p2[0:0] == 1'b1) ? internal_x_2_reg_8112 : x_index_30_fu_4769_p3);

assign x_index_3_fu_4533_p3 = ((icmp_ln37_1_reg_8306[0:0] == 1'b1) ? x_index_29_reg_8081 : internal_x_reg_8017);

assign x_index_40_fu_4878_p3 = ((icmp_ln37_33_fu_4780_p2[0:0] == 1'b1) ? internal_x_2_reg_8112 : x_index_31_fu_4763_p3);

assign x_index_41_fu_4871_p3 = ((icmp_ln37_34_fu_4785_p2[0:0] == 1'b1) ? internal_x_2_reg_8112 : x_index_32_fu_4757_p3);

assign x_index_42_fu_4865_p3 = ((icmp_ln37_35_reg_8568[0:0] == 1'b1) ? internal_x_2_reg_8112 : x_index_33_fu_4751_p3);

assign x_index_43_fu_4859_p3 = ((icmp_ln37_36_reg_8577[0:0] == 1'b1) ? internal_x_2_reg_8112 : x_index_34_fu_4745_p3);

assign x_index_44_fu_4853_p3 = ((icmp_ln37_37_reg_8586[0:0] == 1'b1) ? internal_x_2_reg_8112 : x_index_35_fu_4739_p3);

assign x_index_45_fu_4847_p3 = ((icmp_ln37_38_reg_8595[0:0] == 1'b1) ? internal_x_2_reg_8112 : x_index_36_fu_4733_p3);

assign x_index_46_fu_4840_p3 = ((icmp_ln37_39_fu_4790_p2[0:0] == 1'b1) ? internal_x_2_reg_8112 : x_index_37_fu_4727_p3);

assign x_index_47_fu_4833_p3 = ((or_ln37_34_fu_4827_p2[0:0] == 1'b1) ? x_index_38_fu_4720_p3 : internal_x_2_reg_8112);

assign x_index_4_fu_4528_p3 = ((icmp_ln37_2_reg_8314[0:0] == 1'b1) ? x_index_29_reg_8081 : internal_x_reg_8017);

assign x_index_57_fu_4957_p3 = ((icmp_ln37_47_fu_4907_p2[0:0] == 1'b1) ? internal_x_2_reg_8112 : x_index_46_fu_4840_p3);

assign x_index_58_fu_4964_p3 = ((icmp_ln37_46_reg_8628[0:0] == 1'b1) ? internal_x_2_reg_8112 : x_index_45_fu_4847_p3);

assign x_index_59_fu_4970_p3 = ((icmp_ln37_45_reg_8620[0:0] == 1'b1) ? internal_x_2_reg_8112 : x_index_44_fu_4853_p3);

assign x_index_5_fu_4523_p3 = ((icmp_ln37_3_reg_8322[0:0] == 1'b1) ? x_index_29_reg_8081 : internal_x_reg_8017);

assign x_index_60_fu_4976_p3 = ((icmp_ln37_44_reg_8612[0:0] == 1'b1) ? internal_x_2_reg_8112 : x_index_43_fu_4859_p3);

assign x_index_61_fu_4982_p3 = ((icmp_ln37_43_reg_8604[0:0] == 1'b1) ? internal_x_2_reg_8112 : x_index_42_fu_4865_p3);

assign x_index_62_fu_4988_p3 = ((icmp_ln37_42_fu_4902_p2[0:0] == 1'b1) ? internal_x_2_reg_8112 : x_index_41_fu_4871_p3);

assign x_index_63_fu_4995_p3 = ((icmp_ln37_41_fu_4897_p2[0:0] == 1'b1) ? internal_x_2_reg_8112 : x_index_40_fu_4878_p3);

assign x_index_64_fu_5002_p3 = ((icmp_ln37_40_fu_4892_p2[0:0] == 1'b1) ? internal_x_2_reg_8112 : x_index_39_fu_4885_p3);

assign x_index_6_fu_4518_p3 = ((icmp_ln37_4_reg_8330[0:0] == 1'b1) ? x_index_29_reg_8081 : internal_x_reg_8017);

assign x_index_7_fu_4513_p3 = ((icmp_ln37_5_reg_8338[0:0] == 1'b1) ? x_index_29_reg_8081 : internal_x_reg_8017);

assign x_index_8_fu_4508_p3 = ((icmp_ln37_6_reg_8346[0:0] == 1'b1) ? x_index_29_reg_8081 : internal_x_reg_8017);

assign x_index_9_fu_4503_p3 = ((icmp_ln37_7_reg_8354[0:0] == 1'b1) ? x_index_29_reg_8081 : internal_x_reg_8017);

assign x_index_fu_4950_p3 = ((or_ln37_41_fu_4944_p2[0:0] == 1'b1) ? x_index_47_fu_4833_p3 : internal_x_2_reg_8112);

assign x_minus_ok_fu_1932_p2 = (($signed(ix_reg_7487) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign x_mod3_1_fu_2630_p7 = 'bx;

assign x_mod3_fu_2585_p7 = 'bx;

assign x_ok_fu_1882_p2 = (xor_ln23_fu_1870_p2 & icmp_ln23_fu_1876_p2);

assign x_plus_ok_fu_1937_p2 = (($signed(ix_reg_7487) < $signed(14'd384)) ? 1'b1 : 1'b0);

assign xor_ln104_1_fu_4405_p2 = (sign3_r3_fu_4392_p3 ^ sign2_r3_reg_7981);

assign xor_ln104_fu_4400_p2 = (sign2_r3_reg_7981 ^ sign1_r3_fu_4384_p3);

assign xor_ln111_1_fu_3410_p2 = (sign3_r4_fu_3397_p3 ^ sign2_r4_reg_7987);

assign xor_ln111_fu_3405_p2 = (sign2_r4_reg_7987 ^ sign1_r4_fu_3389_p3);

assign xor_ln118_1_fu_3448_p2 = (sign3_r6_fu_3435_p3 ^ sign2_r6_reg_7993);

assign xor_ln118_fu_3443_p2 = (sign2_r6_reg_7993 ^ sign1_r6_fu_3427_p3);

assign xor_ln125_1_fu_4443_p2 = (sign3_r7_fu_4430_p3 ^ sign2_r7_reg_7999);

assign xor_ln125_fu_4438_p2 = (sign2_r7_reg_7999 ^ sign1_r7_fu_4422_p3);

assign xor_ln132_1_fu_3486_p2 = (sign3_r8_fu_3473_p3 ^ sign2_r8_reg_8005);

assign xor_ln132_fu_3481_p2 = (sign2_r8_reg_8005 ^ sign1_r8_fu_3465_p3);

assign xor_ln139_1_fu_4481_p2 = (sign3_r9_fu_4468_p3 ^ sign2_r9_reg_8011);

assign xor_ln139_fu_4476_p2 = (sign2_r9_reg_8011 ^ sign1_r9_fu_4460_p3);

assign xor_ln168_1_fu_2140_p2 = (or_ln168_fu_2136_p2 ^ 1'd1);

assign xor_ln168_fu_2126_p2 = (icmp_ln168_reg_7599 ^ 1'd1);

assign xor_ln169_1_fu_2384_p2 = (or_ln169_fu_2380_p2 ^ 1'd1);

assign xor_ln169_fu_2370_p2 = (icmp_ln169_reg_7648 ^ 1'd1);

assign xor_ln23_fu_1870_p2 = (tmp_13_fu_1862_p3 ^ 1'd1);

assign xor_ln27_fu_1896_p2 = (tmp_14_fu_1888_p3 ^ 1'd1);

assign xor_ln85_1_fu_3334_p2 = (sign3_r5_fu_3322_p3 ^ sign2_r5_reg_7963);

assign xor_ln85_fu_3329_p2 = (sign2_r5_reg_7963 ^ sign1_r5_fu_3315_p3);

assign xor_ln91_1_fu_4367_p2 = (sign3_r1_fu_4354_p3 ^ sign2_r1_reg_7969);

assign xor_ln91_fu_4362_p2 = (sign2_r1_reg_7969 ^ sign1_r1_fu_4346_p3);

assign xor_ln97_1_fu_3372_p2 = (sign3_r2_fu_3359_p3 ^ sign2_r2_reg_7975);

assign xor_ln97_fu_3367_p2 = (sign2_r2_reg_7975 ^ sign1_r2_fu_3351_p3);

assign y_index_10_fu_5009_p3 = ((or_ln38_6_reg_8684[0:0] == 1'b1) ? internal_y_reg_8189 : internal_y_3_reg_8220);

assign y_index_12_fu_5102_p3 = ((icmp_ln38_8_reg_8690[0:0] == 1'b1) ? internal_y_4_reg_8251 : y_index_2_fu_5049_p3);

assign y_index_13_fu_5096_p3 = ((icmp_ln38_9_reg_8696[0:0] == 1'b1) ? internal_y_4_reg_8251 : y_index_3_fu_5044_p3);

assign y_index_14_fu_5090_p3 = ((icmp_ln38_10_reg_8702[0:0] == 1'b1) ? internal_y_4_reg_8251 : y_index_4_fu_5039_p3);

assign y_index_15_fu_5084_p3 = ((icmp_ln38_11_reg_8708[0:0] == 1'b1) ? internal_y_4_reg_8251 : y_index_5_fu_5034_p3);

assign y_index_16_fu_5078_p3 = ((icmp_ln38_12_reg_8714[0:0] == 1'b1) ? internal_y_4_reg_8251 : y_index_6_fu_5029_p3);

assign y_index_17_fu_5072_p3 = ((icmp_ln38_13_reg_8720[0:0] == 1'b1) ? internal_y_4_reg_8251 : y_index_7_fu_5024_p3);

assign y_index_18_fu_5066_p3 = ((icmp_ln38_14_reg_8726[0:0] == 1'b1) ? internal_y_4_reg_8251 : y_index_8_fu_5019_p3);

assign y_index_19_fu_5060_p3 = ((icmp_ln38_15_reg_8732[0:0] == 1'b1) ? internal_y_4_reg_8251 : y_index_9_fu_5014_p3);

assign y_index_20_fu_5054_p3 = ((or_ln38_13_reg_8738[0:0] == 1'b1) ? y_index_10_fu_5009_p3 : internal_y_4_reg_8251);

assign y_index_21_fu_5156_p3 = ((icmp_ln37_reg_8298[0:0] == 1'b1) ? internal_y_reg_8189 : y_index_12_fu_5102_p3);

assign y_index_22_fu_5150_p3 = ((icmp_ln37_1_reg_8306[0:0] == 1'b1) ? internal_y_reg_8189 : y_index_13_fu_5096_p3);

assign y_index_23_fu_5144_p3 = ((icmp_ln37_2_reg_8314[0:0] == 1'b1) ? internal_y_reg_8189 : y_index_14_fu_5090_p3);

assign y_index_24_fu_5138_p3 = ((icmp_ln37_3_reg_8322[0:0] == 1'b1) ? internal_y_reg_8189 : y_index_15_fu_5084_p3);

assign y_index_25_fu_5132_p3 = ((icmp_ln37_4_reg_8330[0:0] == 1'b1) ? internal_y_reg_8189 : y_index_16_fu_5078_p3);

assign y_index_26_fu_5126_p3 = ((icmp_ln37_5_reg_8338[0:0] == 1'b1) ? internal_y_reg_8189 : y_index_17_fu_5072_p3);

assign y_index_27_fu_5120_p3 = ((icmp_ln37_6_reg_8346[0:0] == 1'b1) ? internal_y_reg_8189 : y_index_18_fu_5066_p3);

assign y_index_28_fu_5114_p3 = ((icmp_ln37_7_reg_8354[0:0] == 1'b1) ? internal_y_reg_8189 : y_index_19_fu_5060_p3);

assign y_index_29_fu_5108_p3 = ((or_ln37_6_reg_8362[0:0] == 1'b1) ? y_index_20_fu_5054_p3 : internal_y_reg_8189);

assign y_index_2_fu_5049_p3 = ((icmp_ln38_reg_8636[0:0] == 1'b1) ? internal_y_3_reg_8220 : internal_y_reg_8189);

assign y_index_30_fu_5210_p3 = ((icmp_ln37_8_reg_8369[0:0] == 1'b1) ? internal_y_3_reg_8220 : y_index_21_fu_5156_p3);

assign y_index_31_fu_5204_p3 = ((icmp_ln37_9_reg_8376[0:0] == 1'b1) ? internal_y_3_reg_8220 : y_index_22_fu_5150_p3);

assign y_index_32_fu_5198_p3 = ((icmp_ln37_10_reg_8383[0:0] == 1'b1) ? internal_y_3_reg_8220 : y_index_23_fu_5144_p3);

assign y_index_33_fu_5192_p3 = ((icmp_ln37_11_reg_8390[0:0] == 1'b1) ? internal_y_3_reg_8220 : y_index_24_fu_5138_p3);

assign y_index_34_fu_5186_p3 = ((icmp_ln37_12_reg_8397[0:0] == 1'b1) ? internal_y_3_reg_8220 : y_index_25_fu_5132_p3);

assign y_index_35_fu_5180_p3 = ((icmp_ln37_13_reg_8404[0:0] == 1'b1) ? internal_y_3_reg_8220 : y_index_26_fu_5126_p3);

assign y_index_36_fu_5174_p3 = ((icmp_ln37_14_reg_8411[0:0] == 1'b1) ? internal_y_3_reg_8220 : y_index_27_fu_5120_p3);

assign y_index_37_fu_5168_p3 = ((icmp_ln37_15_reg_8418[0:0] == 1'b1) ? internal_y_3_reg_8220 : y_index_28_fu_5114_p3);

assign y_index_38_fu_5162_p3 = ((or_ln37_13_reg_8425[0:0] == 1'b1) ? y_index_29_fu_5108_p3 : internal_y_3_reg_8220);

assign y_index_39_fu_5265_p3 = ((icmp_ln37_16_reg_8432[0:0] == 1'b1) ? internal_y_4_reg_8251 : y_index_30_fu_5210_p3);

assign y_index_3_fu_5044_p3 = ((icmp_ln38_1_reg_8642[0:0] == 1'b1) ? internal_y_3_reg_8220 : internal_y_reg_8189);

assign y_index_40_fu_5259_p3 = ((icmp_ln37_17_reg_8441[0:0] == 1'b1) ? internal_y_4_reg_8251 : y_index_31_fu_5204_p3);

assign y_index_41_fu_5253_p3 = ((icmp_ln37_18_reg_8450[0:0] == 1'b1) ? internal_y_4_reg_8251 : y_index_32_fu_5198_p3);

assign y_index_42_fu_5247_p3 = ((icmp_ln37_19_reg_8459[0:0] == 1'b1) ? internal_y_4_reg_8251 : y_index_33_fu_5192_p3);

assign y_index_43_fu_5241_p3 = ((icmp_ln37_20_reg_8468[0:0] == 1'b1) ? internal_y_4_reg_8251 : y_index_34_fu_5186_p3);

assign y_index_44_fu_5235_p3 = ((icmp_ln37_21_reg_8477[0:0] == 1'b1) ? internal_y_4_reg_8251 : y_index_35_fu_5180_p3);

assign y_index_45_fu_5229_p3 = ((icmp_ln37_22_reg_8486[0:0] == 1'b1) ? internal_y_4_reg_8251 : y_index_36_fu_5174_p3);

assign y_index_46_fu_5223_p3 = ((icmp_ln37_23_reg_8495[0:0] == 1'b1) ? internal_y_4_reg_8251 : y_index_37_fu_5168_p3);

assign y_index_47_fu_5216_p3 = ((or_ln37_20_fu_4625_p2[0:0] == 1'b1) ? y_index_38_fu_5162_p3 : internal_y_4_reg_8251);

assign y_index_48_fu_5320_p3 = ((icmp_ln37_24_reg_8504[0:0] == 1'b1) ? internal_y_reg_8189 : y_index_39_fu_5265_p3);

assign y_index_49_fu_5314_p3 = ((icmp_ln37_25_reg_8512[0:0] == 1'b1) ? internal_y_reg_8189 : y_index_40_fu_5259_p3);

assign y_index_4_fu_5039_p3 = ((icmp_ln38_2_reg_8648[0:0] == 1'b1) ? internal_y_3_reg_8220 : internal_y_reg_8189);

assign y_index_50_fu_5308_p3 = ((icmp_ln37_26_reg_8520[0:0] == 1'b1) ? internal_y_reg_8189 : y_index_41_fu_5253_p3);

assign y_index_51_fu_5302_p3 = ((icmp_ln37_27_reg_8528[0:0] == 1'b1) ? internal_y_reg_8189 : y_index_42_fu_5247_p3);

assign y_index_52_fu_5296_p3 = ((icmp_ln37_28_reg_8536[0:0] == 1'b1) ? internal_y_reg_8189 : y_index_43_fu_5241_p3);

assign y_index_53_fu_5290_p3 = ((icmp_ln37_29_reg_8544[0:0] == 1'b1) ? internal_y_reg_8189 : y_index_44_fu_5235_p3);

assign y_index_54_fu_5284_p3 = ((icmp_ln37_30_reg_8552[0:0] == 1'b1) ? internal_y_reg_8189 : y_index_45_fu_5229_p3);

assign y_index_55_fu_5278_p3 = ((icmp_ln37_31_reg_8560[0:0] == 1'b1) ? internal_y_reg_8189 : y_index_46_fu_5223_p3);

assign y_index_56_fu_5271_p3 = ((or_ln37_27_fu_4714_p2[0:0] == 1'b1) ? y_index_47_fu_5216_p3 : internal_y_reg_8189);

assign y_index_57_fu_5378_p3 = ((icmp_ln37_32_fu_4775_p2[0:0] == 1'b1) ? internal_y_3_reg_8220 : y_index_48_fu_5320_p3);

assign y_index_58_fu_5371_p3 = ((icmp_ln37_33_fu_4780_p2[0:0] == 1'b1) ? internal_y_3_reg_8220 : y_index_49_fu_5314_p3);

assign y_index_59_fu_5364_p3 = ((icmp_ln37_34_fu_4785_p2[0:0] == 1'b1) ? internal_y_3_reg_8220 : y_index_50_fu_5308_p3);

assign y_index_5_fu_5034_p3 = ((icmp_ln38_3_reg_8654[0:0] == 1'b1) ? internal_y_3_reg_8220 : internal_y_reg_8189);

assign y_index_60_fu_5358_p3 = ((icmp_ln37_35_reg_8568[0:0] == 1'b1) ? internal_y_3_reg_8220 : y_index_51_fu_5302_p3);

assign y_index_61_fu_5352_p3 = ((icmp_ln37_36_reg_8577[0:0] == 1'b1) ? internal_y_3_reg_8220 : y_index_52_fu_5296_p3);

assign y_index_62_fu_5346_p3 = ((icmp_ln37_37_reg_8586[0:0] == 1'b1) ? internal_y_3_reg_8220 : y_index_53_fu_5290_p3);

assign y_index_63_fu_5340_p3 = ((icmp_ln37_38_reg_8595[0:0] == 1'b1) ? internal_y_3_reg_8220 : y_index_54_fu_5284_p3);

assign y_index_64_fu_5333_p3 = ((icmp_ln37_39_fu_4790_p2[0:0] == 1'b1) ? internal_y_3_reg_8220 : y_index_55_fu_5278_p3);

assign y_index_65_fu_5326_p3 = ((or_ln37_34_fu_4827_p2[0:0] == 1'b1) ? y_index_56_fu_5271_p3 : internal_y_3_reg_8220);

assign y_index_6_fu_5029_p3 = ((icmp_ln38_4_reg_8660[0:0] == 1'b1) ? internal_y_3_reg_8220 : internal_y_reg_8189);

assign y_index_75_fu_5392_p3 = ((icmp_ln37_47_fu_4907_p2[0:0] == 1'b1) ? internal_y_4_reg_8251 : y_index_64_fu_5333_p3);

assign y_index_76_fu_5399_p3 = ((icmp_ln37_46_reg_8628[0:0] == 1'b1) ? internal_y_4_reg_8251 : y_index_63_fu_5340_p3);

assign y_index_77_fu_5405_p3 = ((icmp_ln37_45_reg_8620[0:0] == 1'b1) ? internal_y_4_reg_8251 : y_index_62_fu_5346_p3);

assign y_index_78_fu_5411_p3 = ((icmp_ln37_44_reg_8612[0:0] == 1'b1) ? internal_y_4_reg_8251 : y_index_61_fu_5352_p3);

assign y_index_79_fu_5417_p3 = ((icmp_ln37_43_reg_8604[0:0] == 1'b1) ? internal_y_4_reg_8251 : y_index_60_fu_5358_p3);

assign y_index_7_fu_5024_p3 = ((icmp_ln38_5_reg_8666[0:0] == 1'b1) ? internal_y_3_reg_8220 : internal_y_reg_8189);

assign y_index_80_fu_5423_p3 = ((icmp_ln37_42_fu_4902_p2[0:0] == 1'b1) ? internal_y_4_reg_8251 : y_index_59_fu_5364_p3);

assign y_index_81_fu_5430_p3 = ((icmp_ln37_41_fu_4897_p2[0:0] == 1'b1) ? internal_y_4_reg_8251 : y_index_58_fu_5371_p3);

assign y_index_82_fu_5437_p3 = ((icmp_ln37_40_fu_4892_p2[0:0] == 1'b1) ? internal_y_4_reg_8251 : y_index_57_fu_5378_p3);

assign y_index_8_fu_5019_p3 = ((icmp_ln38_6_reg_8672[0:0] == 1'b1) ? internal_y_3_reg_8220 : internal_y_reg_8189);

assign y_index_9_fu_5014_p3 = ((icmp_ln38_7_reg_8678[0:0] == 1'b1) ? internal_y_3_reg_8220 : internal_y_reg_8189);

assign y_index_fu_5385_p3 = ((or_ln37_41_fu_4944_p2[0:0] == 1'b1) ? y_index_65_fu_5326_p3 : internal_y_4_reg_8251);

assign y_minus_ok_fu_1951_p2 = (($signed(iy_reg_7494) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign y_mod3_1_fu_2762_p7 = 'bx;

assign y_mod3_2_fu_2782_p7 = 'bx;

assign y_mod3_fu_2734_p7 = 'bx;

assign y_ok_fu_1908_p2 = (xor_ln27_fu_1896_p2 & icmp_ln27_fu_1902_p2);

assign y_plus_ok_fu_1956_p2 = (($signed(iy_reg_7494) < $signed(14'd384)) ? 1'b1 : 1'b0);

assign z_in_fu_6140_p3 = ((tmp_4_reg_7852[0:0] == 1'b1) ? tmp_15_fu_6120_p4 : tmp_17_fu_6130_p4);

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_address0 = zext_ln38_7_fu_6419_p1;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_address1 = zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_addr_reg_8955;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce0 = zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce0_local;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce1 = zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce1_local;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_d1 = z_in_reg_8859;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_we1 = zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_we1_local;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_address0 = zext_ln38_6_fu_6394_p1;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_address1 = zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_addr_reg_8945;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce0 = zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce0_local;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce1 = zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce1_local;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_d1 = z_in_reg_8859;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_we1 = zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_we1_local;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_address0 = zext_ln38_5_fu_6369_p1;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_address1 = zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_addr_reg_8935;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce0 = zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce0_local;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce1 = zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce1_local;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_d1 = z_in_reg_8859;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_we1 = zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_we1_local;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_address0 = zext_ln38_4_fu_6344_p1;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_address1 = zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_addr_reg_8925;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce0 = zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce0_local;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce1 = zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce1_local;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_d1 = z_in_reg_8859;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_we1 = zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_we1_local;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_address0 = zext_ln38_3_fu_6319_p1;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_address1 = zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_addr_reg_8915;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce0 = zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce0_local;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce1 = zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce1_local;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_d1 = z_in_reg_8859;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_we1 = zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_we1_local;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_address0 = zext_ln38_2_fu_6294_p1;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_address1 = zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_addr_reg_8905;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce0 = zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce0_local;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce1 = zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce1_local;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_d1 = z_in_reg_8859;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_we1 = zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_we1_local;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_address0 = zext_ln38_1_fu_6269_p1;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_address1 = zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_addr_reg_8895;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce0 = zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce0_local;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce1 = zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce1_local;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_d1 = z_in_reg_8859;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_we1 = zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_we1_local;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_address0 = zext_ln38_fu_6244_p1;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_address1 = zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_addr_reg_8885;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce0 = zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce0_local;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce1 = zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce1_local;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_d1 = z_in_reg_8859;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_we1 = zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_we1_local;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_address0 = zext_ln38_8_fu_6444_p1;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_address1 = zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_addr_reg_8965;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce0 = zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce0_local;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce1 = zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce1_local;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_d1 = z_in_reg_8859;

assign zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_we1 = zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_we1_local;

assign zext_ln127_cast_fu_1032_p1 = zext_ln127;

assign zext_ln130_cast_fu_1028_p1 = zext_ln130;

assign zext_ln14_1_fu_1096_p1 = grp_fu_953_p4;

assign zext_ln14_2_fu_1106_p1 = grp_fu_963_p4;

assign zext_ln14_3_fu_1126_p1 = grp_fu_943_p4;

assign zext_ln14_4_fu_1130_p1 = grp_fu_953_p4;

assign zext_ln14_5_fu_1139_p1 = grp_fu_963_p4;

assign zext_ln14_6_fu_1177_p1 = grp_fu_943_p4;

assign zext_ln14_7_fu_1181_p1 = grp_fu_953_p4;

assign zext_ln14_8_fu_1190_p1 = grp_fu_963_p4;

assign zext_ln14_fu_1092_p1 = grp_fu_943_p4;

assign zext_ln164_fu_1792_p1 = select_ln163_1_reg_7453;

assign zext_ln165_fu_1795_p1 = select_ln164_1_reg_7458;

assign zext_ln168_1_cast_fu_1995_p3 = {{1'd1}, {trunc_ln168_1_fu_1991_p1}};

assign zext_ln168_1_fu_2003_p1 = zext_ln168_1_cast_fu_1995_p3;

assign zext_ln168_2_fu_2078_p1 = select_ln168_1_reg_7611;

assign zext_ln168_fu_1987_p1 = tmp_s_fu_1977_p4;

assign zext_ln169_1_cast_fu_2217_p3 = {{1'd1}, {trunc_ln169_1_fu_2213_p1}};

assign zext_ln169_1_fu_2225_p1 = zext_ln169_1_cast_fu_2217_p3;

assign zext_ln169_2_fu_2322_p1 = select_ln169_1_reg_7660;

assign zext_ln169_fu_2209_p1 = tmp_12_fu_2199_p4;

assign zext_ln186_fu_6048_p1 = valid_index_21_fu_6040_p3;

assign zext_ln205_1_fu_6714_p1 = tmp_35_fu_6708_p3;

assign zext_ln205_2_fu_6771_p1 = tmp_38_fu_6765_p3;

assign zext_ln205_fu_6657_p1 = tmp_32_fu_6651_p3;

assign zext_ln210_1_fu_6733_p1 = tmp_36_fu_6727_p3;

assign zext_ln210_2_fu_6790_p1 = tmp_39_fu_6784_p3;

assign zext_ln210_fu_6676_p1 = tmp_33_fu_6670_p3;

assign zext_ln215_1_fu_6752_p1 = tmp_37_fu_6746_p3;

assign zext_ln215_2_fu_6809_p1 = tmp_40_fu_6803_p3;

assign zext_ln215_fu_6695_p1 = tmp_34_fu_6689_p3;

assign zext_ln23_1_fu_2688_p1 = x_mod3_reg_7824;

assign zext_ln23_2_fu_2759_p1 = low_center_x_reg_7515_pp0_iter9_reg;

assign zext_ln23_3_fu_2802_p1 = conv3_i_i62_1_i_cast850_cast970_cast_reg_7835;

assign zext_ln23_4_fu_2843_p1 = neighbor_x_2_reg_7830;

assign zext_ln23_5_fu_2846_p1 = x_mod3_1_reg_7841;

assign zext_ln23_fu_2685_p1 = neighbor_x_reg_7819;

assign zext_ln32_1_fu_3555_p1 = y_mod3_1_reg_7897;

assign zext_ln32_2_fu_3610_p1 = y_mod3_2_reg_7904;

assign zext_ln32_fu_3506_p1 = y_mod3_reg_7885;

assign zext_ln35_1_fu_3056_p1 = y_mod3_reg_7885;

assign zext_ln35_2_fu_3097_p1 = low_center_y_reg_7523_pp0_iter9_reg;

assign zext_ln35_3_fu_3100_p1 = neighbor_y_2_reg_7892;

assign zext_ln35_4_fu_3103_p1 = y_mod3_1_reg_7897;

assign zext_ln35_5_fu_3144_p1 = y_mod3_2_reg_7904;

assign zext_ln35_fu_3053_p1 = neighbor_y_reg_7880;

assign zext_ln36_1_fu_6249_p1 = valid_index_39_fu_6104_p3;

assign zext_ln36_2_fu_6274_p1 = valid_index_40_fu_6096_p3;

assign zext_ln36_3_fu_6299_p1 = valid_index_41_fu_6089_p3;

assign zext_ln36_4_fu_6324_p1 = valid_index_42_fu_6082_p3;

assign zext_ln36_5_fu_6349_p1 = valid_index_43_fu_6075_p3;

assign zext_ln36_6_fu_6374_p1 = valid_index_44_fu_6068_p3;

assign zext_ln36_7_fu_6399_p1 = valid_index_52_fu_6060_p3;

assign zext_ln36_8_fu_6424_p1 = valid_index_53_fu_6052_p3;

assign zext_ln36_fu_6224_p1 = valid_index_38_fu_6112_p3;

assign zext_ln38_1_fu_6269_p1 = tmp_19_fu_6261_p3;

assign zext_ln38_2_fu_6294_p1 = tmp_22_fu_6286_p3;

assign zext_ln38_3_fu_6319_p1 = tmp_26_fu_6311_p3;

assign zext_ln38_4_fu_6344_p1 = tmp_27_fu_6336_p3;

assign zext_ln38_5_fu_6369_p1 = tmp_28_fu_6361_p3;

assign zext_ln38_6_fu_6394_p1 = tmp_29_fu_6386_p3;

assign zext_ln38_7_fu_6419_p1 = tmp_30_fu_6411_p3;

assign zext_ln38_8_fu_6444_p1 = tmp_31_fu_6436_p3;

assign zext_ln38_fu_6244_p1 = tmp_18_fu_6236_p3;

assign zext_ln45_fu_6599_p1 = ap_phi_mux_p_ph86_ph_i_in_phi_fu_850_p6;

always @ (posedge ap_clk) begin
    zext_ln130_cast_reg_7001[34:12] <= 23'b00000000000000000000000;
    zext_ln127_cast_reg_7008[34:12] <= 23'b00000000000000000000000;
    zext_ln14_reg_7105[33:18] <= 16'b0000000000000000;
    zext_ln14_reg_7105_pp0_iter1_reg[33:18] <= 16'b0000000000000000;
    zext_ln14_reg_7105_pp0_iter2_reg[33:18] <= 16'b0000000000000000;
    zext_ln14_reg_7105_pp0_iter3_reg[33:18] <= 16'b0000000000000000;
    zext_ln14_reg_7105_pp0_iter4_reg[33:18] <= 16'b0000000000000000;
    zext_ln14_reg_7105_pp0_iter5_reg[33:18] <= 16'b0000000000000000;
    zext_ln14_reg_7105_pp0_iter6_reg[33:18] <= 16'b0000000000000000;
    zext_ln14_reg_7105_pp0_iter7_reg[33:18] <= 16'b0000000000000000;
    zext_ln14_3_reg_7139[33:18] <= 16'b0000000000000000;
    zext_ln14_3_reg_7139_pp0_iter1_reg[33:18] <= 16'b0000000000000000;
    zext_ln14_3_reg_7139_pp0_iter2_reg[33:18] <= 16'b0000000000000000;
    zext_ln14_3_reg_7139_pp0_iter3_reg[33:18] <= 16'b0000000000000000;
    zext_ln14_3_reg_7139_pp0_iter4_reg[33:18] <= 16'b0000000000000000;
    zext_ln14_3_reg_7139_pp0_iter5_reg[33:18] <= 16'b0000000000000000;
    zext_ln14_3_reg_7139_pp0_iter6_reg[33:18] <= 16'b0000000000000000;
    zext_ln14_3_reg_7139_pp0_iter7_reg[33:18] <= 16'b0000000000000000;
    zext_ln14_6_reg_7188[33:18] <= 16'b0000000000000000;
    zext_ln14_6_reg_7188_pp0_iter1_reg[33:18] <= 16'b0000000000000000;
    zext_ln14_6_reg_7188_pp0_iter2_reg[33:18] <= 16'b0000000000000000;
    zext_ln14_6_reg_7188_pp0_iter3_reg[33:18] <= 16'b0000000000000000;
    zext_ln14_6_reg_7188_pp0_iter4_reg[33:18] <= 16'b0000000000000000;
    zext_ln14_6_reg_7188_pp0_iter5_reg[33:18] <= 16'b0000000000000000;
    zext_ln14_6_reg_7188_pp0_iter6_reg[33:18] <= 16'b0000000000000000;
    zext_ln14_6_reg_7188_pp0_iter7_reg[33:18] <= 16'b0000000000000000;
end

endmodule //main_process_main_process_Pipeline_process_loop
