<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="clk50MHZ_synth_1" LaunchDir="D:/verilog/fpga/fpga.runs/clk50MHZ_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

