# ILP (Instruction Level parallelism)

[TOC]



## Res
â†— [Parallel Computing & Multiprocessor Architectures](../../../../ðŸ§¬%20Computer%20System/Computer%20Architecture/Computer%20Microarchitectures%20(Computer%20Organization)%20&%20von%20Neumann%20Model/ðŸš¦%20Computer%20Processors%20&%20Logic%20Chips/Multiprocessors%20and%20Multicore%20Processors/Parallel%20Computing%20&%20Multiprocessor%20Architectures/Parallel%20Computing%20&%20Multiprocessor%20Architectures.md)



## Intro


## Instruction Pipelining
As noted at â†— [Instruction Piplining](Instruction%20Piplining.md)



## Superscalar
Superscalar architectures (as you may recall from Chapter 4) perform multiple operations at the same time by employing parallel pipelines. Examples of superscalar architectures include IBMâ€™s PowerPC, Sunâ€™s UltraSPARC, and DECâ€™s Alpha.

Superscalar and VLIW machines fetch and execute more than one instruction per cycle.
#TODO 



## Super-pipelining
Super-pipelining architectures combine superscalar concepts with pipelining by dividing the pipeline stages into smaller pieces



## VLIW
very long instruction word

The IA-64 architecture exhibits a VLIW architecture, which means that each instruction can specify multiple scalar operations (the compiler puts multiple operations into a single instruction). 

Superscalar and VLIW machines fetch and execute more than one instruction per cycle.

#TODO 


## EPIC
Explicitly Parallel Instruction Computers



## Ref

