--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Init_Test.twx Init_Test.ncd -o Init_Test.twr Init_Test.pcf
-ucf 1-Wire.ucf -ucf LCD.ucf -ucf GenIO.ucf

Design file:              Init_Test.ncd
Physical constraint file: Init_Test.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2193 paths analyzed, 520 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.715ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_3/regDI_0 (SLICE_X36Y33.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/State_6 (FF)
  Destination:          XLXI_3/regDI_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.715ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/State_6 to XLXI_3/regDI_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y35.YQ      Tcko                  0.567   XLXI_3/State<7>
                                                       XLXI_3/State_6
    SLICE_X53Y33.G1      net (fanout=3)        0.488   XLXI_3/State<6>
    SLICE_X53Y33.Y       Tilo                  0.612   XLXI_3/nextState<24>110
                                                       XLXI_3/regDI_or00001
    SLICE_X44Y33.F1      net (fanout=3)        0.881   XLXI_3/regDI_or0000
    SLICE_X44Y33.X       Tilo                  0.660   XLXI_3/regDI_or0002
                                                       XLXI_3/regDI_or00021
    SLICE_X38Y33.F4      net (fanout=7)        1.071   XLXI_3/regDI_or0002
    SLICE_X38Y33.X       Tilo                  0.660   XLXI_3/regDI_mux0001<7>76
                                                       XLXI_3/regDI_mux0001<7>76
    SLICE_X36Y33.SR      net (fanout=1)        0.982   XLXI_3/regDI_mux0001<7>76
    SLICE_X36Y33.CLK     Tsrck                 0.794   XLXI_3/regDI<0>
                                                       XLXI_3/regDI_0
    -------------------------------------------------  ---------------------------
    Total                                      6.715ns (3.293ns logic, 3.422ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/State_2 (FF)
  Destination:          XLXI_3/regDI_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.638ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/State_2 to XLXI_3/regDI_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y34.YQ      Tcko                  0.511   XLXI_3/State<3>
                                                       XLXI_3/State_2
    SLICE_X53Y33.G2      net (fanout=3)        0.467   XLXI_3/State<2>
    SLICE_X53Y33.Y       Tilo                  0.612   XLXI_3/nextState<24>110
                                                       XLXI_3/regDI_or00001
    SLICE_X44Y33.F1      net (fanout=3)        0.881   XLXI_3/regDI_or0000
    SLICE_X44Y33.X       Tilo                  0.660   XLXI_3/regDI_or0002
                                                       XLXI_3/regDI_or00021
    SLICE_X38Y33.F4      net (fanout=7)        1.071   XLXI_3/regDI_or0002
    SLICE_X38Y33.X       Tilo                  0.660   XLXI_3/regDI_mux0001<7>76
                                                       XLXI_3/regDI_mux0001<7>76
    SLICE_X36Y33.SR      net (fanout=1)        0.982   XLXI_3/regDI_mux0001<7>76
    SLICE_X36Y33.CLK     Tsrck                 0.794   XLXI_3/regDI<0>
                                                       XLXI_3/regDI_0
    -------------------------------------------------  ---------------------------
    Total                                      6.638ns (3.237ns logic, 3.401ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/State_4 (FF)
  Destination:          XLXI_3/regDI_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.554ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/State_4 to XLXI_3/regDI_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y34.YQ      Tcko                  0.511   XLXI_3/State<5>
                                                       XLXI_3/State_4
    SLICE_X53Y33.G4      net (fanout=3)        0.383   XLXI_3/State<4>
    SLICE_X53Y33.Y       Tilo                  0.612   XLXI_3/nextState<24>110
                                                       XLXI_3/regDI_or00001
    SLICE_X44Y33.F1      net (fanout=3)        0.881   XLXI_3/regDI_or0000
    SLICE_X44Y33.X       Tilo                  0.660   XLXI_3/regDI_or0002
                                                       XLXI_3/regDI_or00021
    SLICE_X38Y33.F4      net (fanout=7)        1.071   XLXI_3/regDI_or0002
    SLICE_X38Y33.X       Tilo                  0.660   XLXI_3/regDI_mux0001<7>76
                                                       XLXI_3/regDI_mux0001<7>76
    SLICE_X36Y33.SR      net (fanout=1)        0.982   XLXI_3/regDI_mux0001<7>76
    SLICE_X36Y33.CLK     Tsrck                 0.794   XLXI_3/regDI<0>
                                                       XLXI_3/regDI_0
    -------------------------------------------------  ---------------------------
    Total                                      6.554ns (3.237ns logic, 3.317ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/regDI_3 (SLICE_X36Y35.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/State_6 (FF)
  Destination:          XLXI_3/regDI_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.579ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/State_6 to XLXI_3/regDI_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y35.YQ      Tcko                  0.567   XLXI_3/State<7>
                                                       XLXI_3/State_6
    SLICE_X53Y33.G1      net (fanout=3)        0.488   XLXI_3/State<6>
    SLICE_X53Y33.Y       Tilo                  0.612   XLXI_3/nextState<24>110
                                                       XLXI_3/regDI_or00001
    SLICE_X44Y33.F1      net (fanout=3)        0.881   XLXI_3/regDI_or0000
    SLICE_X44Y33.X       Tilo                  0.660   XLXI_3/regDI_or0002
                                                       XLXI_3/regDI_or00021
    SLICE_X38Y35.F1      net (fanout=7)        0.935   XLXI_3/regDI_or0002
    SLICE_X38Y35.X       Tilo                  0.660   XLXI_3/regDI_mux0001<4>55
                                                       XLXI_3/regDI_mux0001<4>55
    SLICE_X36Y35.SR      net (fanout=1)        0.982   XLXI_3/regDI_mux0001<4>55
    SLICE_X36Y35.CLK     Tsrck                 0.794   XLXI_3/regDI<3>
                                                       XLXI_3/regDI_3
    -------------------------------------------------  ---------------------------
    Total                                      6.579ns (3.293ns logic, 3.286ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/State_2 (FF)
  Destination:          XLXI_3/regDI_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.502ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/State_2 to XLXI_3/regDI_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y34.YQ      Tcko                  0.511   XLXI_3/State<3>
                                                       XLXI_3/State_2
    SLICE_X53Y33.G2      net (fanout=3)        0.467   XLXI_3/State<2>
    SLICE_X53Y33.Y       Tilo                  0.612   XLXI_3/nextState<24>110
                                                       XLXI_3/regDI_or00001
    SLICE_X44Y33.F1      net (fanout=3)        0.881   XLXI_3/regDI_or0000
    SLICE_X44Y33.X       Tilo                  0.660   XLXI_3/regDI_or0002
                                                       XLXI_3/regDI_or00021
    SLICE_X38Y35.F1      net (fanout=7)        0.935   XLXI_3/regDI_or0002
    SLICE_X38Y35.X       Tilo                  0.660   XLXI_3/regDI_mux0001<4>55
                                                       XLXI_3/regDI_mux0001<4>55
    SLICE_X36Y35.SR      net (fanout=1)        0.982   XLXI_3/regDI_mux0001<4>55
    SLICE_X36Y35.CLK     Tsrck                 0.794   XLXI_3/regDI<3>
                                                       XLXI_3/regDI_3
    -------------------------------------------------  ---------------------------
    Total                                      6.502ns (3.237ns logic, 3.265ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/State_4 (FF)
  Destination:          XLXI_3/regDI_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.418ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/State_4 to XLXI_3/regDI_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y34.YQ      Tcko                  0.511   XLXI_3/State<5>
                                                       XLXI_3/State_4
    SLICE_X53Y33.G4      net (fanout=3)        0.383   XLXI_3/State<4>
    SLICE_X53Y33.Y       Tilo                  0.612   XLXI_3/nextState<24>110
                                                       XLXI_3/regDI_or00001
    SLICE_X44Y33.F1      net (fanout=3)        0.881   XLXI_3/regDI_or0000
    SLICE_X44Y33.X       Tilo                  0.660   XLXI_3/regDI_or0002
                                                       XLXI_3/regDI_or00021
    SLICE_X38Y35.F1      net (fanout=7)        0.935   XLXI_3/regDI_or0002
    SLICE_X38Y35.X       Tilo                  0.660   XLXI_3/regDI_mux0001<4>55
                                                       XLXI_3/regDI_mux0001<4>55
    SLICE_X36Y35.SR      net (fanout=1)        0.982   XLXI_3/regDI_mux0001<4>55
    SLICE_X36Y35.CLK     Tsrck                 0.794   XLXI_3/regDI<3>
                                                       XLXI_3/regDI_3
    -------------------------------------------------  ---------------------------
    Total                                      6.418ns (3.237ns logic, 3.181ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/cntDelay_24 (SLICE_X65Y42.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/State_18 (FF)
  Destination:          XLXI_3/cntDelay_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.221ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/State_18 to XLXI_3/cntDelay_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y30.YQ      Tcko                  0.567   XLXI_3/State<18>
                                                       XLXI_3/State_18
    SLICE_X65Y29.F4      net (fanout=6)        0.804   XLXI_3/State<18>
    SLICE_X65Y29.X       Tilo                  0.612   LCD_RW_OBUF
                                                       XLXI_3/T_or00001
    SLICE_X52Y32.F3      net (fanout=6)        1.053   LCD_RW_OBUF
    SLICE_X52Y32.X       Tilo                  0.660   XLXI_3/cntDelay_not0001
                                                       XLXI_3/cntDelay_not0001
    SLICE_X65Y42.SR      net (fanout=14)       1.731   XLXI_3/cntDelay_not0001
    SLICE_X65Y42.CLK     Tsrck                 0.794   XLXI_3/cntDelay<24>
                                                       XLXI_3/cntDelay_24
    -------------------------------------------------  ---------------------------
    Total                                      6.221ns (2.633ns logic, 3.588ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/State_20 (FF)
  Destination:          XLXI_3/cntDelay_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.192ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/State_20 to XLXI_3/cntDelay_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y28.YQ      Tcko                  0.567   XLXI_3/State<20>
                                                       XLXI_3/State_20
    SLICE_X65Y29.F2      net (fanout=4)        0.775   XLXI_3/State<20>
    SLICE_X65Y29.X       Tilo                  0.612   LCD_RW_OBUF
                                                       XLXI_3/T_or00001
    SLICE_X52Y32.F3      net (fanout=6)        1.053   LCD_RW_OBUF
    SLICE_X52Y32.X       Tilo                  0.660   XLXI_3/cntDelay_not0001
                                                       XLXI_3/cntDelay_not0001
    SLICE_X65Y42.SR      net (fanout=14)       1.731   XLXI_3/cntDelay_not0001
    SLICE_X65Y42.CLK     Tsrck                 0.794   XLXI_3/cntDelay<24>
                                                       XLXI_3/cntDelay_24
    -------------------------------------------------  ---------------------------
    Total                                      6.192ns (2.633ns logic, 3.559ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/State_15 (FF)
  Destination:          XLXI_3/cntDelay_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.017ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/State_15 to XLXI_3/cntDelay_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y35.XQ      Tcko                  0.515   XLXI_3/State<15>
                                                       XLXI_3/State_15
    SLICE_X52Y33.F3      net (fanout=4)        0.880   XLXI_3/State<15>
    SLICE_X52Y33.X       Tilo                  0.660   XLXI_3/N24
                                                       XLXI_3/LCD_E_and00002_SW0
    SLICE_X52Y32.G2      net (fanout=1)        0.096   XLXI_3/N24
    SLICE_X52Y32.Y       Tilo                  0.660   XLXI_3/cntDelay_not0001
                                                       XLXI_3/LCD_E_and00002
    SLICE_X52Y32.F4      net (fanout=3)        0.021   XLXI_3/N40
    SLICE_X52Y32.X       Tilo                  0.660   XLXI_3/cntDelay_not0001
                                                       XLXI_3/cntDelay_not0001
    SLICE_X65Y42.SR      net (fanout=14)       1.731   XLXI_3/cntDelay_not0001
    SLICE_X65Y42.CLK     Tsrck                 0.794   XLXI_3/cntDelay<24>
                                                       XLXI_3/cntDelay_24
    -------------------------------------------------  ---------------------------
    Total                                      6.017ns (3.289ns logic, 2.728ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_5/Data_out_1 (SLICE_X25Y46.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_5/first_byte_1 (FF)
  Destination:          XLXI_5/Data_out_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_5/first_byte_1 to XLXI_5/Data_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y46.XQ      Tcko                  0.412   XLXI_5/first_byte<1>
                                                       XLXI_5/first_byte_1
    SLICE_X25Y46.BX      net (fanout=1)        0.317   XLXI_5/first_byte<1>
    SLICE_X25Y46.CLK     Tckdi       (-Th)    -0.080   XLXI_5/Data_out<1>
                                                       XLXI_5/Data_out_1
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.492ns logic, 0.317ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/Data_out_5 (SLICE_X25Y44.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_5/first_byte_5 (FF)
  Destination:          XLXI_5/Data_out_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_5/first_byte_5 to XLXI_5/Data_out_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y44.XQ      Tcko                  0.412   XLXI_5/first_byte<5>
                                                       XLXI_5/first_byte_5
    SLICE_X25Y44.BX      net (fanout=1)        0.317   XLXI_5/first_byte<5>
    SLICE_X25Y44.CLK     Tckdi       (-Th)    -0.080   XLXI_5/Data_out<5>
                                                       XLXI_5/Data_out_5
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.492ns logic, 0.317ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/Data_out_15 (SLICE_X25Y49.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.837ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/tmp_byte_7 (FF)
  Destination:          XLXI_5/Data_out_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.038 - 0.031)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/tmp_byte_7 to XLXI_5/Data_out_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y49.XQ      Tcko                  0.411   XLXI_2/tmp_byte<7>
                                                       XLXI_2/tmp_byte_7
    SLICE_X25Y49.BX      net (fanout=2)        0.353   XLXI_2/tmp_byte<7>
    SLICE_X25Y49.CLK     Tckdi       (-Th)    -0.080   XLXI_5/Data_out<15>
                                                       XLXI_5/Data_out_15
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.491ns logic, 0.353ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: XLXI_5/state_FSM_FFd10/CLK
  Logical resource: XLXI_5/state_FSM_FFd10/CK
  Location pin: SLICE_X20Y70.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: XLXI_5/state_FSM_FFd10/CLK
  Logical resource: XLXI_5/state_FSM_FFd10/CK
  Location pin: SLICE_X20Y70.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: XLXI_5/state_FSM_FFd12/CLK
  Logical resource: XLXI_5/state_FSM_FFd12/CK
  Location pin: SLICE_X16Y71.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.715|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2193 paths, 0 nets, and 1002 connections

Design statistics:
   Minimum period:   6.715ns{1}   (Maximum frequency: 148.920MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 12 10:50:18 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 125 MB



