============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Mar 22 2023  02:56:59 pm
  Module:                 ORCA_TOP
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (1 ps) Setup Check with Pin I_RISC_CORE/R_31/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/R_31/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     130                  
       Uncertainty:-     100                  
     Required Time:=    2170                  
      Launch Clock:-       0                  
         Data Path:-    2168                  
             Slack:=       1                  

#-------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                     Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                                                           
#-------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)    I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/CLK 
    324     324    65     12  8.8  SDFFARX2_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/Q   
     24     348    32      4  2.3  INVX4_LVT    I_RISC_CORE/g44916/Y                        
     96     444    38      4  2.6  AO22X1_RVT   I_RISC_CORE/g44682/Y                        
     62     506    29      2  1.2  AO21X1_RVT   I_RISC_CORE/g44403/Y                        
     41     547    42      1  0.6  NAND2X0_RVT  I_RISC_CORE/g44378/Y                        
     63     610    30      2  1.1  AND2X1_RVT   I_RISC_CORE/g44345/Y                        
     56     666    38      1  1.4  AO21X1_RVT   I_RISC_CORE/g44313/Y                        
    104     770    48      1  1.4  FADDX1_RVT   I_RISC_CORE/g44191/CO                       
    114     884    53      2  1.9  FADDX1_RVT   I_RISC_CORE/g44118/CO                       
     25     908    29      1  0.6  INVX1_LVT    I_RISC_CORE/g44117/Y                        
     80     989    34      2  1.7  OA21X1_RVT   I_RISC_CORE/g44099/Y                        
     79    1068    30      2  1.2  OA21X1_RVT   I_RISC_CORE/g44060/Y                        
    105    1173    26      1  1.4  OAI22X1_RVT  I_RISC_CORE/g44042/Y                        
    102    1274    50      2  1.6  FADDX1_RVT   I_RISC_CORE/g43985/CO                       
     97    1372    38      1  1.4  AO22X1_RVT   I_RISC_CORE/g43976/Y                        
    104    1476    48      1  1.4  FADDX1_RVT   I_RISC_CORE/g43952/CO                       
    108    1584    48      1  1.4  FADDX1_RVT   I_RISC_CORE/g43941/CO                       
    112    1697    52      2  1.8  FADDX1_RVT   I_RISC_CORE/g43935/CO                       
     96    1793    37      2  1.2  AO22X1_RVT   I_RISC_CORE/g43932/Y                        
    108    1900    43      1  1.2  AO221X1_RVT  I_RISC_CORE/g43927/Y                        
    110    2010    38      1  0.6  MUX21X2_RVT  I_RISC_CORE/g43921/Y                        
     53    2063    50      2  1.0  NAND2X0_RVT  I_RISC_CORE/g43920/Y                        
    105    2168    38      1  0.5  AND4X1_RVT   I_RISC_CORE/g43917/Y                        
      0    2168     -      1    -  SDFFARX1_RVT I_RISC_CORE/R_31/D                          
#-------------------------------------------------------------------------------------------



Path 2: MET (2 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_15_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_ALU\/Lachd_Result_reg_15_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-    2171                  
             Slack:=       2                  

#-------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                     Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                                                           
#-------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)    I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK 
    272     272    38      1  1.4  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/Q   
     38     310    37     10  6.0  INVX2_RVT    I_RISC_CORE/g20529/Y                        
     79     389    96     10  5.2  INVX1_LVT    I_RISC_CORE/g44901/Y                        
     59     448    44      1  0.5  NAND2X0_RVT  I_RISC_CORE/g44828/Y                        
     81     529    33      2  1.6  OA21X1_RVT   I_RISC_CORE/g44512/Y                        
     82     612    34      2  1.7  OA21X1_RVT   I_RISC_CORE/g44421/Y                        
     96     708    39      2  1.8  OA22X1_RVT   I_RISC_CORE/g44358/Y                        
     86     794    34      2  1.8  OA21X1_RVT   I_RISC_CORE/g44312/Y                        
     84     878    34      2  1.8  OA21X1_RVT   I_RISC_CORE/g44263/Y                        
    108     985    26      2  1.5  OAI22X1_RVT  I_RISC_CORE/g44222/Y                        
     89    1074    39      2  1.5  AO22X1_RVT   I_RISC_CORE/g44188/Y                        
     91    1165    41      2  1.8  AO21X1_RVT   I_RISC_CORE/g44153/Y                        
     39    1204    39      1  0.6  NAND2X0_RVT  I_RISC_CORE/g44135/Y                        
     61    1265    63      2  1.5  NAND2X0_RVT  I_RISC_CORE/g44124/Y                        
    103    1368    39      2  1.5  AO22X1_RVT   I_RISC_CORE/g44098/Y                        
    148    1516    57      2  1.2  HADDX1_LVT   I_RISC_CORE/g44978/SO                       
     97    1613    28      3  1.6  NOR2X0_RVT   I_RISC_CORE/g44047/Y                        
     78    1691    39      3  1.7  AND3X1_RVT   I_RISC_CORE/g44025/Y                        
     85    1776   102      4  2.3  NAND3X0_RVT  I_RISC_CORE/g44005/Y                        
    128    1904    32      2  1.1  OR3X1_RVT    I_RISC_CORE/g43992/Y                        
    106    2010    40      1  0.6  OA221X1_RVT  I_RISC_CORE/g43938/Y                        
     65    2075    25      2  1.1  AND2X1_RVT   I_RISC_CORE/g43936/Y                        
     38    2113    40      1  0.6  NAND2X0_RVT  I_RISC_CORE/g43918/Y                        
     58    2171    27      1  0.5  AND2X1_RVT   I_RISC_CORE/g43916/Y                        
      0    2171     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_ALU\/Lachd_Result_reg_15_/D   
#-------------------------------------------------------------------------------------------



Path 3: MET (33 ps) Setup Check with Pin I_RISC_CORE/R_30/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/R_30/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     122                  
       Uncertainty:-     100                  
     Required Time:=    2178                  
      Launch Clock:-       0                  
         Data Path:-    2144                  
             Slack:=      33                  

#-------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                     Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                                                           
#-------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)    I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK 
    272     272    38      1  1.4  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/Q   
     38     310    37     10  6.0  INVX2_RVT    I_RISC_CORE/g20529/Y                        
     79     389    96     10  5.2  INVX1_LVT    I_RISC_CORE/g44901/Y                        
     59     448    44      1  0.5  NAND2X0_RVT  I_RISC_CORE/g44828/Y                        
     81     529    33      2  1.6  OA21X1_RVT   I_RISC_CORE/g44512/Y                        
     82     612    34      2  1.7  OA21X1_RVT   I_RISC_CORE/g44421/Y                        
     96     708    39      2  1.8  OA22X1_RVT   I_RISC_CORE/g44358/Y                        
     86     794    34      2  1.8  OA21X1_RVT   I_RISC_CORE/g44312/Y                        
     84     878    34      2  1.8  OA21X1_RVT   I_RISC_CORE/g44263/Y                        
    108     985    26      2  1.5  OAI22X1_RVT  I_RISC_CORE/g44222/Y                        
     89    1074    39      2  1.5  AO22X1_RVT   I_RISC_CORE/g44188/Y                        
     91    1165    41      2  1.8  AO21X1_RVT   I_RISC_CORE/g44153/Y                        
     39    1204    39      1  0.6  NAND2X0_RVT  I_RISC_CORE/g44135/Y                        
     61    1265    63      2  1.5  NAND2X0_RVT  I_RISC_CORE/g44124/Y                        
    103    1368    39      2  1.5  AO22X1_RVT   I_RISC_CORE/g44098/Y                        
    148    1516    57      2  1.2  HADDX1_LVT   I_RISC_CORE/g44978/SO                       
     97    1613    28      3  1.6  NOR2X0_RVT   I_RISC_CORE/g44047/Y                        
     78    1691    39      3  1.7  AND3X1_RVT   I_RISC_CORE/g44025/Y                        
     85    1776   102      4  2.3  NAND3X0_RVT  I_RISC_CORE/g44005/Y                        
    154    1930    28      1  0.5  OAI21X1_RVT  I_RISC_CORE/g43991/Y                        
     36    1966    34      1  0.5  NAND2X0_RVT  I_RISC_CORE/g43980/Y                        
     97    2064    32      1  0.5  AO221X1_RVT  I_RISC_CORE/g43942/Y                        
     80    2144    25      2  1.0  AOI21X1_RVT  I_RISC_CORE/g43919/Y                        
      0    2144     -      2    -  SDFFASX1_RVT I_RISC_CORE/R_30/D                          
#-------------------------------------------------------------------------------------------



Path 4: MET (38 ps) Setup Check with Pin I_RISC_CORE/R_34/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/R_34/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     118                  
       Uncertainty:-     100                  
     Required Time:=    2182                  
      Launch Clock:-       0                  
         Data Path:-    2144                  
             Slack:=      38                  

#-------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                     Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                                                           
#-------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)    I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK 
    272     272    38      1  1.4  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/Q   
     38     310    37     10  6.0  INVX2_RVT    I_RISC_CORE/g20529/Y                        
     79     389    96     10  5.2  INVX1_LVT    I_RISC_CORE/g44901/Y                        
     59     448    44      1  0.5  NAND2X0_RVT  I_RISC_CORE/g44828/Y                        
     81     529    33      2  1.6  OA21X1_RVT   I_RISC_CORE/g44512/Y                        
     82     612    34      2  1.7  OA21X1_RVT   I_RISC_CORE/g44421/Y                        
     96     708    39      2  1.8  OA22X1_RVT   I_RISC_CORE/g44358/Y                        
     86     794    34      2  1.8  OA21X1_RVT   I_RISC_CORE/g44312/Y                        
     84     878    34      2  1.8  OA21X1_RVT   I_RISC_CORE/g44263/Y                        
    108     985    26      2  1.5  OAI22X1_RVT  I_RISC_CORE/g44222/Y                        
     89    1074    39      2  1.5  AO22X1_RVT   I_RISC_CORE/g44188/Y                        
     91    1165    41      2  1.8  AO21X1_RVT   I_RISC_CORE/g44153/Y                        
     39    1204    39      1  0.6  NAND2X0_RVT  I_RISC_CORE/g44135/Y                        
     61    1265    63      2  1.5  NAND2X0_RVT  I_RISC_CORE/g44124/Y                        
    103    1368    39      2  1.5  AO22X1_RVT   I_RISC_CORE/g44098/Y                        
    148    1516    57      2  1.2  HADDX1_LVT   I_RISC_CORE/g44978/SO                       
     97    1613    28      3  1.6  NOR2X0_RVT   I_RISC_CORE/g44047/Y                        
     78    1691    39      3  1.7  AND3X1_RVT   I_RISC_CORE/g44025/Y                        
     85    1776   102      4  2.3  NAND3X0_RVT  I_RISC_CORE/g44005/Y                        
    154    1930    28      1  0.5  OAI21X1_RVT  I_RISC_CORE/g43991/Y                        
     36    1966    34      1  0.5  NAND2X0_RVT  I_RISC_CORE/g43980/Y                        
     97    2064    32      1  0.5  AO221X1_RVT  I_RISC_CORE/g43942/Y                        
     80    2144    25      2  1.0  AOI21X1_RVT  I_RISC_CORE/g43919/Y                        
      0    2144     -      2    -  SDFFX1_RVT   I_RISC_CORE/R_34/D                          
#-------------------------------------------------------------------------------------------



Path 5: MET (121 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_ALU\/Lachd_Result_reg_0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     129                  
       Uncertainty:-     100                  
     Required Time:=    2171                  
      Launch Clock:-       0                  
         Data Path:-    2050                  
             Slack:=     121                  

#-------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                     Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                                                           
#-------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)    I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_3_/CLK 
    325     325    67     14  9.1  SDFFARX2_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_3_/Q   
     83     408    36      3  1.8  OR2X1_RVT    I_RISC_CORE/g44777/Y                        
     64     472    36      3  1.8  OR2X1_RVT    I_RISC_CORE/g44663/Y                        
     92     564    48      3  1.8  AO221X1_RVT  I_RISC_CORE/g44979/Y                        
     66     630    28      2  1.2  OR2X1_RVT    I_RISC_CORE/g44524/Y                        
     43     674    50      1  0.5  NAND3X0_RVT  I_RISC_CORE/g44458/Y                        
    126     800    31      1  0.5  AO221X1_RVT  I_RISC_CORE/g44389/Y                        
    123     923    53      6  3.7  OAI21X1_RVT  I_RISC_CORE/g44360/Y                        
     41     963    40      1  0.5  NAND2X0_RVT  I_RISC_CORE/g44320/Y                        
     71    1034    32      3  1.7  AO22X1_RVT   I_RISC_CORE/g44293/Y                        
     42    1077    41      1  0.6  NAND2X0_RVT  I_RISC_CORE/g44258/Y                        
     49    1126    50      2  1.2  NAND2X0_RVT  I_RISC_CORE/g44245/Y                        
     38    1163    29      1  0.6  INVX0_RVT    I_RISC_CORE/g44236/Y                        
     43    1206    54      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44210/Y                        
     64    1270    50      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44196/Y                        
     76    1346    30      1  0.6  AND3X1_RVT   I_RISC_CORE/g44167/Y                        
    107    1454    38      6  3.3  OAI22X1_RVT  I_RISC_CORE/g44158/Y                        
     48    1501    48      2  1.2  NAND3X0_RVT  I_RISC_CORE/g44142/Y                        
     28    1530    28      1  0.6  INVX0_RVT    I_RISC_CORE/g44139/Y                        
     48    1577    50      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44120/Y                        
     60    1638    54      1  0.5  NAND3X0_RVT  I_RISC_CORE/g44092/Y                        
     87    1725    39      1  0.5  OA221X1_RVT  I_RISC_CORE/g44058/Y                        
     88    1812    31      1  0.5  OA22X1_RVT   I_RISC_CORE/g44031/Y                        
     90    1903    35      2  1.2  OA22X1_RVT   I_RISC_CORE/g44019/Y                        
     80    1983    20      1  0.6  NOR2X0_RVT   I_RISC_CORE/g44004/Y                        
     67    2050    34      1  0.5  OA21X1_RVT   I_RISC_CORE/g43989/Y                        
      0    2050     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_ALU\/Lachd_Result_reg_0_/D    
#-------------------------------------------------------------------------------------------



Path 6: MET (179 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_13_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_ALU\/Lachd_Result_reg_13_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     129                  
       Uncertainty:-     100                  
     Required Time:=    2171                  
      Launch Clock:-       0                  
         Data Path:-    1992                  
             Slack:=     179                  

#-------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                     Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                                                           
#-------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)    I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK 
    272     272    38      1  1.4  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/Q   
     38     310    37     10  6.0  INVX2_RVT    I_RISC_CORE/g20529/Y                        
     79     389    96     10  5.2  INVX1_LVT    I_RISC_CORE/g44901/Y                        
     59     448    44      1  0.5  NAND2X0_RVT  I_RISC_CORE/g44828/Y                        
     81     529    33      2  1.6  OA21X1_RVT   I_RISC_CORE/g44512/Y                        
     82     612    34      2  1.7  OA21X1_RVT   I_RISC_CORE/g44421/Y                        
     96     708    39      2  1.8  OA22X1_RVT   I_RISC_CORE/g44358/Y                        
     86     794    34      2  1.8  OA21X1_RVT   I_RISC_CORE/g44312/Y                        
     84     878    34      2  1.8  OA21X1_RVT   I_RISC_CORE/g44263/Y                        
    108     985    26      2  1.5  OAI22X1_RVT  I_RISC_CORE/g44222/Y                        
     89    1074    39      2  1.5  AO22X1_RVT   I_RISC_CORE/g44188/Y                        
     91    1165    41      2  1.8  AO21X1_RVT   I_RISC_CORE/g44153/Y                        
     39    1204    39      1  0.6  NAND2X0_RVT  I_RISC_CORE/g44135/Y                        
     61    1265    63      2  1.5  NAND2X0_RVT  I_RISC_CORE/g44124/Y                        
    103    1368    39      2  1.5  AO22X1_RVT   I_RISC_CORE/g44098/Y                        
    148    1516    57      2  1.2  HADDX1_LVT   I_RISC_CORE/g44978/SO                       
     97    1613    28      3  1.6  NOR2X0_RVT   I_RISC_CORE/g44047/Y                        
     78    1691    39      3  1.7  AND3X1_RVT   I_RISC_CORE/g44025/Y                        
     85    1776   102      4  2.3  NAND3X0_RVT  I_RISC_CORE/g44005/Y                        
     86    1862    29      1  0.7  OR2X1_RVT    I_RISC_CORE/g43995/Y                        
     47    1909    57      2  1.2  NAND4X0_RVT  I_RISC_CORE/g43945/Y                        
     82    1992    34      1  0.5  OA21X1_RVT   I_RISC_CORE/g43923/Y                        
      0    1992     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_ALU\/Lachd_Result_reg_13_/D   
#-------------------------------------------------------------------------------------------



Path 7: MET (191 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_5_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_ALU\/Lachd_Result_reg_5_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     101                  
       Uncertainty:-     100                  
     Required Time:=    2199                  
      Launch Clock:-       0                  
         Data Path:-    2008                  
             Slack:=     191                  

#-------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                     Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                                                           
#-------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)    I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_6_/CLK 
    289     289    76     13  7.4  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_6_/Q   
     63     352    51      5  2.7  INVX1_RVT    I_RISC_CORE/g20521/Y                        
    101     453    35      1  0.6  OA221X1_RVT  I_RISC_CORE/g44609/Y                        
     53     506    57      3  1.6  NAND2X0_RVT  I_RISC_CORE/g44537/Y                        
     96     602    36      4  2.1  OA21X1_RVT   I_RISC_CORE/g44469/Y                        
     74     676    26      1  0.5  OA21X1_RVT   I_RISC_CORE/g44363/Y                        
    123     799    51      4  2.3  OA221X1_RVT  I_RISC_CORE/g44315/Y                        
     54     853    45      1  0.6  NAND2X0_RVT  I_RISC_CORE/g44278/Y                        
     83     936    41      3  1.7  AO22X1_RVT   I_RISC_CORE/g44247/Y                        
     39     975    37      1  0.6  NAND2X0_RVT  I_RISC_CORE/g44208/Y                        
     55    1031    52      2  1.2  NAND2X0_RVT  I_RISC_CORE/g44205/Y                        
     29    1060    29      1  0.6  INVX0_RVT    I_RISC_CORE/g44199/Y                        
     49    1108    53      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44172/Y                        
     52    1160    51      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44160/Y                        
     81    1241    29      1  0.6  AND3X1_RVT   I_RISC_CORE/g44150/Y                        
    116    1356    41      6  3.3  OAI22X1_RVT  I_RISC_CORE/g44131/Y                        
     87    1443    36      2  1.2  AO21X1_RVT   I_RISC_CORE/g44096/Y                        
     46    1489    52      1  0.5  NAND3X0_RVT  I_RISC_CORE/g44074/Y                        
    117    1606    20      1  0.5  AOI22X1_RVT  I_RISC_CORE/g44051/Y                        
    104    1709    42      1  0.5  AO222X1_RVT  I_RISC_CORE/g44028/Y                        
     70    1779    28      1  0.5  OA21X1_RVT   I_RISC_CORE/g44013/Y                        
     84    1863    37      2  1.2  OA22X1_RVT   I_RISC_CORE/g44001/Y                        
     77    1940    21      1  0.6  NOR2X0_RVT   I_RISC_CORE/g43987/Y                        
     68    2008    26      1  0.5  OA21X1_RVT   I_RISC_CORE/g43974/Y                        
      0    2008     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_ALU\/Lachd_Result_reg_5_/D    
#-------------------------------------------------------------------------------------------



Path 8: MET (262 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_12_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_ALU\/Lachd_Result_reg_12_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-    1912                  
             Slack:=     262                  

#-------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                     Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                                                           
#-------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)    I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK 
    272     272    38      1  1.4  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/Q   
     38     310    37     10  6.0  INVX2_RVT    I_RISC_CORE/g20529/Y                        
     79     389    96     10  5.2  INVX1_LVT    I_RISC_CORE/g44901/Y                        
    108     497    48      4  2.6  AO22X1_RVT   I_RISC_CORE/g44682/Y                        
     64     560    36      2  1.2  AO21X1_RVT   I_RISC_CORE/g44403/Y                        
     54     615    61      2  0.9  NAND3X0_RVT  I_RISC_CORE/g44344/Y                        
    104     719    31      1  1.4  AO21X1_RVT   I_RISC_CORE/g44313/Y                        
     93     812    38      1  1.4  FADDX1_RVT   I_RISC_CORE/g44191/CO                       
    101     912    42      2  1.9  FADDX1_RVT   I_RISC_CORE/g44118/CO                       
     41     953    29      1  0.6  INVX1_LVT    I_RISC_CORE/g44117/Y                        
     81    1034    38      2  1.7  OA21X1_RVT   I_RISC_CORE/g44099/Y                        
     81    1115    34      2  1.2  OA21X1_RVT   I_RISC_CORE/g44060/Y                        
     98    1213    25      1  1.4  OAI22X1_RVT  I_RISC_CORE/g44042/Y                        
     92    1305    40      2  1.6  FADDX1_RVT   I_RISC_CORE/g43985/CO                       
     93    1398    30      1  1.4  AO22X1_RVT   I_RISC_CORE/g43976/Y                        
     92    1490    38      1  1.4  FADDX1_RVT   I_RISC_CORE/g43952/CO                       
     96    1586    38      1  1.4  FADDX1_RVT   I_RISC_CORE/g43941/CO                       
    160    1747    37      1  0.5  FADDX1_RVT   I_RISC_CORE/g43935/S                        
    107    1853    42      2  1.1  AO221X1_RVT  I_RISC_CORE/g43934/Y                        
     59    1912    27      1  0.5  AND2X1_RVT   I_RISC_CORE/g43930/Y                        
      0    1912     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_ALU\/Lachd_Result_reg_12_/D   
#-------------------------------------------------------------------------------------------



Path 9: MET (318 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_11_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_ALU\/Lachd_Result_reg_11_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     124                  
       Uncertainty:-     100                  
     Required Time:=    2176                  
      Launch Clock:-       0                  
         Data Path:-    1858                  
             Slack:=     318                  

#-------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                     Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                                                           
#-------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)    I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK 
    272     272    38      1  1.4  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/Q   
     38     310    37     10  6.0  INVX2_RVT    I_RISC_CORE/g20529/Y                        
     79     389    96     10  5.2  INVX1_LVT    I_RISC_CORE/g44901/Y                        
     99     488   104      6  3.1  NAND2X0_RVT  I_RISC_CORE/g44875/Y                        
    103     591    76      3  1.5  NAND2X0_RVT  I_RISC_CORE/g44590/Y                        
    105     696    41      3  1.7  AO21X1_RVT   I_RISC_CORE/g44488/Y                        
     91     787    40      2  1.7  AO21X1_RVT   I_RISC_CORE/g44422/Y                        
     92     878    41      2  1.8  AO21X1_RVT   I_RISC_CORE/g44359/Y                        
     86     964    38      3  1.7  OA21X1_RVT   I_RISC_CORE/g44311/Y                        
     90    1054    40      3  1.7  AO21X1_RVT   I_RISC_CORE/g44262/Y                        
     91    1145    40      2  1.7  AO21X1_RVT   I_RISC_CORE/g44211/Y                        
     91    1236    40      3  1.7  AO21X1_RVT   I_RISC_CORE/g44175/Y                        
     92    1327    41      3  1.8  AO21X1_RVT   I_RISC_CORE/g44152/Y                        
     86    1413    38      2  1.7  OA21X1_RVT   I_RISC_CORE/g44123/Y                        
    116    1529    36      1  0.5  XNOR2X1_RVT  I_RISC_CORE/g44093/Y                        
    100    1628    36      1  0.5  AO221X1_RVT  I_RISC_CORE/g43966/Y                        
     54    1682    30      1  0.6  AO21X1_RVT   I_RISC_CORE/g43960/Y                        
     99    1781    30      2  1.3  AOI221X1_RVT I_RISC_CORE/g43939/Y                        
     77    1858    19      1  0.5  NOR2X0_RVT   I_RISC_CORE/g43937/Y                        
      0    1858     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_ALU\/Lachd_Result_reg_11_/D   
#-------------------------------------------------------------------------------------------



Path 10: MET (318 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_10_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_13_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_ALU\/Lachd_Result_reg_10_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-    1855                  
             Slack:=     318                  

#--------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                     Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                            
#--------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)    I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_13_/CLK 
    273     273    54      8  4.5  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_13_/Q   
     86     359    27      2  1.4  OR2X1_RVT    I_RISC_CORE/g44796/Y                         
     44     403    43      3  1.9  INVX1_LVT    I_RISC_CORE/g44745/Y                         
     83     486   102      3  1.7  NAND4X0_RVT  I_RISC_CORE/g44622/Y                         
    115     601    38      3  1.8  OA21X1_RVT   I_RISC_CORE/g44485/Y                         
     32     633    24      1  0.6  INVX0_RVT    I_RISC_CORE/g44472/Y                         
     42     676    46      2  1.2  NAND2X0_RVT  I_RISC_CORE/g44459/Y                         
     44     720    39      1  0.5  NAND3X0_RVT  I_RISC_CORE/g44411/Y                         
    109     829    44      2  1.3  AO221X1_RVT  I_RISC_CORE/g44331/Y                         
     44     874    43      6  3.6  INVX1_RVT    I_RISC_CORE/g44325/Y                         
     50     923    48      1  0.6  NAND2X0_RVT  I_RISC_CORE/g44297/Y                         
     84    1008    41      3  1.7  AO22X1_RVT   I_RISC_CORE/g44273/Y                         
     39    1046    37      1  0.6  NAND2X0_RVT  I_RISC_CORE/g44230/Y                         
     55    1102    52      2  1.2  NAND2X0_RVT  I_RISC_CORE/g44209/Y                         
     29    1131    29      1  0.6  INVX0_RVT    I_RISC_CORE/g44206/Y                         
     49    1180    55      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44195/Y                         
     54    1234    53      2  1.2  NAND2X0_RVT  I_RISC_CORE/g44173/Y                         
     48    1282    40      1  0.5  NAND3X0_RVT  I_RISC_CORE/g44162/Y                         
    107    1389    54      6  3.3  AO22X1_RVT   I_RISC_CORE/g44145/Y                         
     67    1456    72      2  1.2  NAND3X0_RVT  I_RISC_CORE/g44128/Y                         
     96    1552    31      2  1.2  OA21X1_RVT   I_RISC_CORE/g44097/Y                         
    102    1655    44      1  0.7  OR3X1_LVT    I_RISC_CORE/g44077/Y                         
     49    1703    50      1  0.6  NAND4X0_RVT  I_RISC_CORE/g43977/Y                         
     93    1797    42      2  1.1  AO221X1_RVT  I_RISC_CORE/g43946/Y                         
     59    1855    27      1  0.5  AND2X1_RVT   I_RISC_CORE/g43943/Y                         
      0    1855     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_ALU\/Lachd_Result_reg_10_/D    
#--------------------------------------------------------------------------------------------



Path 11: MET (418 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_9_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_ALU\/Lachd_Result_reg_9_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-    1756                  
             Slack:=     418                  

#-------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                     Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                                                           
#-------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)    I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK 
    272     272    38      1  1.4  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/Q   
     38     310    37     10  6.0  INVX2_RVT    I_RISC_CORE/g20529/Y                        
     79     389    96     10  5.2  INVX1_LVT    I_RISC_CORE/g44901/Y                        
    108     497    48      4  2.6  AO22X1_RVT   I_RISC_CORE/g44682/Y                        
     64     560    36      2  1.2  AO21X1_RVT   I_RISC_CORE/g44403/Y                        
     54     615    61      2  0.9  NAND3X0_RVT  I_RISC_CORE/g44344/Y                        
    104     719    31      1  1.4  AO21X1_RVT   I_RISC_CORE/g44313/Y                        
     93     812    38      1  1.4  FADDX1_RVT   I_RISC_CORE/g44191/CO                       
    101     912    42      2  1.9  FADDX1_RVT   I_RISC_CORE/g44118/CO                       
     41     953    29      1  0.6  INVX1_LVT    I_RISC_CORE/g44117/Y                        
     81    1034    38      2  1.7  OA21X1_RVT   I_RISC_CORE/g44099/Y                        
     81    1115    34      2  1.2  OA21X1_RVT   I_RISC_CORE/g44060/Y                        
     98    1213    25      1  1.4  OAI22X1_RVT  I_RISC_CORE/g44042/Y                        
     92    1305    40      2  1.6  FADDX1_RVT   I_RISC_CORE/g43985/CO                       
    118    1422    45      2  1.1  MUX21X1_RVT  I_RISC_CORE/g43979/Y                        
    103    1526    42      1  0.4  OR3X1_LVT    I_RISC_CORE/g43970/Y                        
     69    1595    64      1  0.6  NAND2X0_LVT  I_RISC_CORE/g43962/Y                        
    102    1696    44      2  1.3  AO221X1_RVT  I_RISC_CORE/g43958/Y                        
     59    1756    27      1  0.5  AND2X1_RVT   I_RISC_CORE/g43954/Y                        
      0    1756     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_ALU\/Lachd_Result_reg_9_/D    
#-------------------------------------------------------------------------------------------



Path 12: MET (512 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     125                  
       Uncertainty:-     100                  
     Required Time:=    2175                  
      Launch Clock:-       0                  
         Data Path:-    1662                  
             Slack:=     512                  

#------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                       
#  (ps)   (ps)   (ps)        (fF)                                                                      
#------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK    
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q      
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                   
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                   
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                   
    156     760    89     13  7.2  MUX21X1_RVT  I_RISC_CORE/g44468/Y                                   
     84     844    61      1  1.1  NAND2X0_RVT  I_RISC_CORE/g44420/Y                                   
    124     969    39      1  0.5  MUX21X1_RVT  I_RISC_CORE/g44352/Y                                   
    107    1076    45      2  1.1  MUX21X1_RVT  I_RISC_CORE/g44309/Y                                   
    142    1217    60      9  5.2  NOR4X1_RVT   I_RISC_CORE/g44283/Y                                   
     80    1297    86      4  2.7  NAND2X0_RVT  I_RISC_CORE/g44264/Y                                   
    110    1407    30      3  1.7  NOR2X0_RVT   I_RISC_CORE/g44234/Y                                   
     80    1488    26      3  1.6  NOR2X0_RVT   I_RISC_CORE/g44212/Y                                   
     52    1540    21      1  0.5  AND2X1_RVT   I_RISC_CORE/g44200/Y                                   
    122    1662    23      1  0.5  OAI222X1_RVT I_RISC_CORE/g44163/Y                                   
      0    1662     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/D 
#------------------------------------------------------------------------------------------------------



Path 13: MET (520 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_ALU\/Lachd_Result_reg_1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     124                  
       Uncertainty:-     100                  
     Required Time:=    2176                  
      Launch Clock:-       0                  
         Data Path:-    1657                  
             Slack:=     520                  

#-------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                     Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                                                           
#-------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)    I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_3_/CLK 
    325     325    67     14  9.1  SDFFARX2_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_3_/Q   
     83     408    36      3  1.8  OR2X1_RVT    I_RISC_CORE/g44777/Y                        
     64     472    36      3  1.8  OR2X1_RVT    I_RISC_CORE/g44663/Y                        
     92     564    48      3  1.8  AO221X1_RVT  I_RISC_CORE/g44979/Y                        
     66     630    28      2  1.2  OR2X1_RVT    I_RISC_CORE/g44524/Y                        
     43     674    50      1  0.5  NAND3X0_RVT  I_RISC_CORE/g44458/Y                        
    126     800    31      1  0.5  AO221X1_RVT  I_RISC_CORE/g44389/Y                        
    123     923    53      6  3.7  OAI21X1_RVT  I_RISC_CORE/g44360/Y                        
    101    1024    41      3  1.7  AO22X1_RVT   I_RISC_CORE/g44293/Y                        
     39    1062    37      1  0.6  NAND2X0_RVT  I_RISC_CORE/g44258/Y                        
     55    1118    52      2  1.2  NAND2X0_RVT  I_RISC_CORE/g44245/Y                        
     29    1147    29      1  0.6  INVX0_RVT    I_RISC_CORE/g44236/Y                        
     49    1196    60      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44210/Y                        
     54    1250    53      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44196/Y                        
     82    1332    29      1  0.6  AND3X1_RVT   I_RISC_CORE/g44167/Y                        
    116    1447    41      6  3.3  OAI22X1_RVT  I_RISC_CORE/g44158/Y                        
    132    1580    30      2  1.3  AOI221X1_RVT I_RISC_CORE/g44127/Y                        
     77    1657    19      1  0.5  NOR2X0_RVT   I_RISC_CORE/g44103/Y                        
      0    1657     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_ALU\/Lachd_Result_reg_1_/D    
#-------------------------------------------------------------------------------------------



Path 14: MET (562 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/Crnt_Stack_reg_1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/Crnt_Stack_reg_1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     125                  
       Uncertainty:-     100                  
     Required Time:=    2175                  
      Launch Clock:-       0                  
         Data Path:-    1612                  
             Slack:=     562                  

#---------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                            Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                                                                         
#---------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK       
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q         
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                      
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                      
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                      
    156     760    89     13  7.2  MUX21X1_RVT  I_RISC_CORE/g44468/Y                                      
     84     844    61      1  1.1  NAND2X0_RVT  I_RISC_CORE/g44420/Y                                      
    124     969    39      1  0.5  MUX21X1_RVT  I_RISC_CORE/g44352/Y                                      
    107    1076    45      2  1.1  MUX21X1_RVT  I_RISC_CORE/g44309/Y                                      
    142    1217    60      9  5.2  NOR4X1_RVT   I_RISC_CORE/g44283/Y                                      
     80    1297    86      4  2.7  NAND2X0_RVT  I_RISC_CORE/g44264/Y                                      
    110    1407    30      3  1.7  NOR2X0_RVT   I_RISC_CORE/g44234/Y                                      
     80    1488    26      3  1.6  NOR2X0_RVT   I_RISC_CORE/g44212/Y                                      
    125    1612    23      1  0.5  OAI222X1_RVT I_RISC_CORE/g44178/Y                                      
      0    1612     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/Crnt_Stack_reg_1_/D 
#---------------------------------------------------------------------------------------------------------



Path 15: MET (566 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     125                  
       Uncertainty:-     100                  
     Required Time:=    2175                  
      Launch Clock:-       0                  
         Data Path:-    1610                  
             Slack:=     566                  

#------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                       
#  (ps)   (ps)   (ps)        (fF)                                                                      
#------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK    
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q      
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                   
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                   
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                   
    156     760    89     13  7.2  MUX21X1_RVT  I_RISC_CORE/g44468/Y                                   
     84     844    61      1  1.1  NAND2X0_RVT  I_RISC_CORE/g44420/Y                                   
    124     969    39      1  0.5  MUX21X1_RVT  I_RISC_CORE/g44352/Y                                   
    107    1076    45      2  1.1  MUX21X1_RVT  I_RISC_CORE/g44309/Y                                   
    142    1217    60      9  5.2  NOR4X1_RVT   I_RISC_CORE/g44283/Y                                   
     80    1297    86      4  2.7  NAND2X0_RVT  I_RISC_CORE/g44264/Y                                   
    110    1407    30      3  1.7  NOR2X0_RVT   I_RISC_CORE/g44234/Y                                   
     73    1480    19      1  0.5  AOI21X1_RVT  I_RISC_CORE/g44220/Y                                   
    130    1610    22      1  0.5  OAI221X1_RVT I_RISC_CORE/g44187/Y                                   
      0    1610     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/D 
#------------------------------------------------------------------------------------------------------



Path 16: MET (596 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_8_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_ALU\/Lachd_Result_reg_8_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-    1578                  
             Slack:=     596                  

#-------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                     Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                                                           
#-------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)    I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK 
    272     272    38      1  1.4  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/Q   
     38     310    37     10  6.0  INVX2_RVT    I_RISC_CORE/g20529/Y                        
     79     389    96     10  5.2  INVX1_LVT    I_RISC_CORE/g44901/Y                        
     59     448    44      1  0.5  NAND2X0_RVT  I_RISC_CORE/g44828/Y                        
     81     529    33      2  1.6  OA21X1_RVT   I_RISC_CORE/g44512/Y                        
     82     612    34      2  1.7  OA21X1_RVT   I_RISC_CORE/g44421/Y                        
     96     708    39      2  1.8  OA22X1_RVT   I_RISC_CORE/g44358/Y                        
     86     794    34      2  1.8  OA21X1_RVT   I_RISC_CORE/g44312/Y                        
     84     878    34      2  1.8  OA21X1_RVT   I_RISC_CORE/g44263/Y                        
    108     985    26      2  1.5  OAI22X1_RVT  I_RISC_CORE/g44222/Y                        
     89    1074    39      2  1.5  AO22X1_RVT   I_RISC_CORE/g44188/Y                        
    149    1223    57      2  1.3  HADDX1_LVT   I_RISC_CORE/g44972/SO                       
    111    1334    30      3  1.6  NOR3X0_RVT   I_RISC_CORE/g44144/Y                        
     98    1432    37      1  0.6  AO221X1_RVT  I_RISC_CORE/g44039/Y                        
     87    1519    42      2  1.1  AO221X1_RVT  I_RISC_CORE/g43968/Y                        
     59    1578    27      1  0.5  AND2X1_RVT   I_RISC_CORE/g43961/Y                        
      0    1578     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_ALU\/Lachd_Result_reg_8_/D    
#-------------------------------------------------------------------------------------------



Path 17: MET (599 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_PopDataOut_reg/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_PopDataOut_reg/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    1099                  
       Uncertainty:-     100                  
     Required Time:=    1201                  
      Launch Clock:-       0                  
         Data Path:-     602                  
             Slack:=     599                  

#-----------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                   Timing Point                               
#  (ps)   (ps)   (ps)        (fF)                                                                                       
#-----------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK                     
    282     282    49      5  2.8  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q                       
     70     351    33      3  1.7  OR2X1_RVT    I_RISC_CORE/g44798/Y                                                    
     39     390    38      6  3.4  INVX1_RVT    I_RISC_CORE/g44746/Y                                                    
     75     465    84      4  2.4  NAND2X0_RVT  I_RISC_CORE/g44669/Y                                                    
     93     558    40      4  2.3  OR2X1_RVT    I_RISC_CORE/g44591/Y                                                    
     44     602    44      5  2.5  INVX0_RVT    I_RISC_CORE/g44563/Y                                                    
      0     602     -      5    -  CGLPPRX2_HVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_PopDataOut_reg/latch/EN 
#-----------------------------------------------------------------------------------------------------------------------



Path 18: MET (599 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/Crnt_Stack_reg_0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/Crnt_Stack_reg_0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     103                  
       Uncertainty:-     100                  
     Required Time:=    2197                  
      Launch Clock:-       0                  
         Data Path:-    1598                  
             Slack:=     599                  

#---------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                            Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                                                                         
#---------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK       
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q         
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                      
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                      
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                      
    156     760    89     13  7.2  MUX21X1_RVT  I_RISC_CORE/g44468/Y                                      
     84     844    61      1  1.1  NAND2X0_RVT  I_RISC_CORE/g44420/Y                                      
    124     969    39      1  0.5  MUX21X1_RVT  I_RISC_CORE/g44352/Y                                      
    107    1076    45      2  1.1  MUX21X1_RVT  I_RISC_CORE/g44309/Y                                      
    142    1217    60      9  5.2  NOR4X1_RVT   I_RISC_CORE/g44283/Y                                      
     80    1297    86      4  2.7  NAND2X0_RVT  I_RISC_CORE/g44264/Y                                      
    110    1407    30      3  1.7  NOR2X0_RVT   I_RISC_CORE/g44234/Y                                      
     80    1488    26      3  1.6  NOR2X0_RVT   I_RISC_CORE/g44212/Y                                      
    111    1598    32      1  0.5  AO221X1_RVT  I_RISC_CORE/g44165/Y                                      
      0    1598     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/Crnt_Stack_reg_0_/D 
#---------------------------------------------------------------------------------------------------------



Path 19: MET (608 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     132                  
       Uncertainty:-     100                  
     Required Time:=    2168                  
      Launch Clock:-       0                  
         Data Path:-    1560                  
             Slack:=     608                  

#--------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                           Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                                                                        
#--------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK      
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q        
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                     
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                     
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                     
    156     760    89     13  7.2  MUX21X1_RVT  I_RISC_CORE/g44468/Y                                     
     84     844    61      1  1.1  NAND2X0_RVT  I_RISC_CORE/g44420/Y                                     
    124     969    39      1  0.5  MUX21X1_RVT  I_RISC_CORE/g44352/Y                                     
    107    1076    45      2  1.1  MUX21X1_RVT  I_RISC_CORE/g44309/Y                                     
    110    1185    28      1  0.6  OAI21X1_RVT  I_RISC_CORE/g44281/Y                                     
     44    1229    48      1  0.5  NAND3X0_RVT  I_RISC_CORE/g44266/Y                                     
    105    1334    57      9  4.7  AND3X1_RVT   I_RISC_CORE/g44249/Y                                     
    112    1446    49      8  4.0  NOR2X0_RVT   I_RISC_CORE/g44214/Y                                     
    114    1560    42      1  0.5  AO222X1_RVT  I_RISC_CORE/g44179/Y                                     
      0    1560     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/D 
#--------------------------------------------------------------------------------------------------------



Path 20: MET (608 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     132                  
       Uncertainty:-     100                  
     Required Time:=    2168                  
      Launch Clock:-       0                  
         Data Path:-    1560                  
             Slack:=     608                  

#--------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                           Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                                                                        
#--------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK      
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q        
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                     
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                     
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                     
    156     760    89     13  7.2  MUX21X1_RVT  I_RISC_CORE/g44468/Y                                     
     84     844    61      1  1.1  NAND2X0_RVT  I_RISC_CORE/g44420/Y                                     
    124     969    39      1  0.5  MUX21X1_RVT  I_RISC_CORE/g44352/Y                                     
    107    1076    45      2  1.1  MUX21X1_RVT  I_RISC_CORE/g44309/Y                                     
    110    1185    28      1  0.6  OAI21X1_RVT  I_RISC_CORE/g44281/Y                                     
     44    1229    48      1  0.5  NAND3X0_RVT  I_RISC_CORE/g44266/Y                                     
    105    1334    57      9  4.7  AND3X1_RVT   I_RISC_CORE/g44249/Y                                     
    112    1446    49      8  4.0  NOR2X0_RVT   I_RISC_CORE/g44214/Y                                     
    114    1560    42      1  0.5  AO222X1_RVT  I_RISC_CORE/g44182/Y                                     
      0    1560     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/D 
#--------------------------------------------------------------------------------------------------------



Path 21: MET (608 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     132                  
       Uncertainty:-     100                  
     Required Time:=    2168                  
      Launch Clock:-       0                  
         Data Path:-    1560                  
             Slack:=     608                  

#--------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                           Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                                                                        
#--------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK      
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q        
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                     
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                     
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                     
    156     760    89     13  7.2  MUX21X1_RVT  I_RISC_CORE/g44468/Y                                     
     84     844    61      1  1.1  NAND2X0_RVT  I_RISC_CORE/g44420/Y                                     
    124     969    39      1  0.5  MUX21X1_RVT  I_RISC_CORE/g44352/Y                                     
    107    1076    45      2  1.1  MUX21X1_RVT  I_RISC_CORE/g44309/Y                                     
    110    1185    28      1  0.6  OAI21X1_RVT  I_RISC_CORE/g44281/Y                                     
     44    1229    48      1  0.5  NAND3X0_RVT  I_RISC_CORE/g44266/Y                                     
    105    1334    57      9  4.7  AND3X1_RVT   I_RISC_CORE/g44249/Y                                     
    112    1446    49      8  4.0  NOR2X0_RVT   I_RISC_CORE/g44214/Y                                     
    114    1560    42      1  0.5  AO222X1_RVT  I_RISC_CORE/g44185/Y                                     
      0    1560     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/D 
#--------------------------------------------------------------------------------------------------------



Path 22: MET (608 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     132                  
       Uncertainty:-     100                  
     Required Time:=    2168                  
      Launch Clock:-       0                  
         Data Path:-    1560                  
             Slack:=     608                  

#--------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                           Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                                                                        
#--------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK      
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q        
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                     
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                     
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                     
    156     760    89     13  7.2  MUX21X1_RVT  I_RISC_CORE/g44468/Y                                     
     84     844    61      1  1.1  NAND2X0_RVT  I_RISC_CORE/g44420/Y                                     
    124     969    39      1  0.5  MUX21X1_RVT  I_RISC_CORE/g44352/Y                                     
    107    1076    45      2  1.1  MUX21X1_RVT  I_RISC_CORE/g44309/Y                                     
    110    1185    28      1  0.6  OAI21X1_RVT  I_RISC_CORE/g44281/Y                                     
     44    1229    48      1  0.5  NAND3X0_RVT  I_RISC_CORE/g44266/Y                                     
    105    1334    57      9  4.7  AND3X1_RVT   I_RISC_CORE/g44249/Y                                     
    112    1446    49      8  4.0  NOR2X0_RVT   I_RISC_CORE/g44214/Y                                     
    114    1560    42      1  0.5  AO222X1_RVT  I_RISC_CORE/g44181/Y                                     
      0    1560     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/D 
#--------------------------------------------------------------------------------------------------------



Path 23: MET (608 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     132                  
       Uncertainty:-     100                  
     Required Time:=    2168                  
      Launch Clock:-       0                  
         Data Path:-    1560                  
             Slack:=     608                  

#--------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                           Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                                                                        
#--------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK      
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q        
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                     
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                     
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                     
    156     760    89     13  7.2  MUX21X1_RVT  I_RISC_CORE/g44468/Y                                     
     84     844    61      1  1.1  NAND2X0_RVT  I_RISC_CORE/g44420/Y                                     
    124     969    39      1  0.5  MUX21X1_RVT  I_RISC_CORE/g44352/Y                                     
    107    1076    45      2  1.1  MUX21X1_RVT  I_RISC_CORE/g44309/Y                                     
    110    1185    28      1  0.6  OAI21X1_RVT  I_RISC_CORE/g44281/Y                                     
     44    1229    48      1  0.5  NAND3X0_RVT  I_RISC_CORE/g44266/Y                                     
    105    1334    57      9  4.7  AND3X1_RVT   I_RISC_CORE/g44249/Y                                     
    112    1446    49      8  4.0  NOR2X0_RVT   I_RISC_CORE/g44214/Y                                     
    114    1560    42      1  0.5  AO222X1_RVT  I_RISC_CORE/g44184/Y                                     
      0    1560     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/D 
#--------------------------------------------------------------------------------------------------------



Path 24: MET (608 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     132                  
       Uncertainty:-     100                  
     Required Time:=    2168                  
      Launch Clock:-       0                  
         Data Path:-    1560                  
             Slack:=     608                  

#--------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                           Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                                                                        
#--------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK      
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q        
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                     
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                     
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                     
    156     760    89     13  7.2  MUX21X1_RVT  I_RISC_CORE/g44468/Y                                     
     84     844    61      1  1.1  NAND2X0_RVT  I_RISC_CORE/g44420/Y                                     
    124     969    39      1  0.5  MUX21X1_RVT  I_RISC_CORE/g44352/Y                                     
    107    1076    45      2  1.1  MUX21X1_RVT  I_RISC_CORE/g44309/Y                                     
    110    1185    28      1  0.6  OAI21X1_RVT  I_RISC_CORE/g44281/Y                                     
     44    1229    48      1  0.5  NAND3X0_RVT  I_RISC_CORE/g44266/Y                                     
    105    1334    57      9  4.7  AND3X1_RVT   I_RISC_CORE/g44249/Y                                     
    112    1446    49      8  4.0  NOR2X0_RVT   I_RISC_CORE/g44214/Y                                     
    114    1560    42      1  0.5  AO222X1_RVT  I_RISC_CORE/g44177/Y                                     
      0    1560     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/D 
#--------------------------------------------------------------------------------------------------------



Path 25: MET (608 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     132                  
       Uncertainty:-     100                  
     Required Time:=    2168                  
      Launch Clock:-       0                  
         Data Path:-    1560                  
             Slack:=     608                  

#--------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                           Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                                                                        
#--------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK      
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q        
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                     
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                     
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                     
    156     760    89     13  7.2  MUX21X1_RVT  I_RISC_CORE/g44468/Y                                     
     84     844    61      1  1.1  NAND2X0_RVT  I_RISC_CORE/g44420/Y                                     
    124     969    39      1  0.5  MUX21X1_RVT  I_RISC_CORE/g44352/Y                                     
    107    1076    45      2  1.1  MUX21X1_RVT  I_RISC_CORE/g44309/Y                                     
    110    1185    28      1  0.6  OAI21X1_RVT  I_RISC_CORE/g44281/Y                                     
     44    1229    48      1  0.5  NAND3X0_RVT  I_RISC_CORE/g44266/Y                                     
    105    1334    57      9  4.7  AND3X1_RVT   I_RISC_CORE/g44249/Y                                     
    112    1446    49      8  4.0  NOR2X0_RVT   I_RISC_CORE/g44214/Y                                     
    114    1560    42      1  0.5  AO222X1_RVT  I_RISC_CORE/g44186/Y                                     
      0    1560     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/D 
#--------------------------------------------------------------------------------------------------------



Path 26: MET (608 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     132                  
       Uncertainty:-     100                  
     Required Time:=    2168                  
      Launch Clock:-       0                  
         Data Path:-    1560                  
             Slack:=     608                  

#--------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                           Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                                                                        
#--------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK      
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q        
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                     
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                     
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                     
    156     760    89     13  7.2  MUX21X1_RVT  I_RISC_CORE/g44468/Y                                     
     84     844    61      1  1.1  NAND2X0_RVT  I_RISC_CORE/g44420/Y                                     
    124     969    39      1  0.5  MUX21X1_RVT  I_RISC_CORE/g44352/Y                                     
    107    1076    45      2  1.1  MUX21X1_RVT  I_RISC_CORE/g44309/Y                                     
    110    1185    28      1  0.6  OAI21X1_RVT  I_RISC_CORE/g44281/Y                                     
     44    1229    48      1  0.5  NAND3X0_RVT  I_RISC_CORE/g44266/Y                                     
    105    1334    57      9  4.7  AND3X1_RVT   I_RISC_CORE/g44249/Y                                     
    112    1446    49      8  4.0  NOR2X0_RVT   I_RISC_CORE/g44214/Y                                     
    114    1560    42      1  0.5  AO222X1_RVT  I_RISC_CORE/g44180/Y                                     
      0    1560     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/D 
#--------------------------------------------------------------------------------------------------------



Path 27: MET (635 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_5_/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_5_/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     301                  
       Uncertainty:-     100                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-    1363                  
             Slack:=     635                  

#-------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                    Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                                                                                         
#-------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK                       
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q                         
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                                      
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                                      
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                                      
    156     760    89     13  7.2  MUX21X1_RVT  I_RISC_CORE/g44468/Y                                                      
     84     844    61      1  1.1  NAND2X0_RVT  I_RISC_CORE/g44420/Y                                                      
    101     946    35      1  0.5  MUX21X1_RVT  I_RISC_CORE/g44352/Y                                                      
     97    1042    41      2  1.2  MUX21X1_RVT  I_RISC_CORE/g44309/Y                                                      
    125    1167    54      9  5.1  NOR4X1_RVT   I_RISC_CORE/g44283/Y                                                      
     89    1256    92      4  2.7  NAND2X0_RVT  I_RISC_CORE/g44264/Y                                                      
     34    1290    41      1  0.5  INVX0_RVT    I_RISC_CORE/g44251/Y                                                      
     73    1363    28      1  0.4  AND3X1_RVT   I_RISC_CORE/g44239/Y                                                      
      0    1363     -      1    -  CGLPPRX2_LVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_5_/latch/EN 
#-------------------------------------------------------------------------------------------------------------------------



Path 28: MET (637 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_7_/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_7_/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     301                  
       Uncertainty:-     100                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-    1362                  
             Slack:=     637                  

#-------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                    Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                                                                                         
#-------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK                       
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q                         
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                                      
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                                      
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                                      
    156     760    89     13  7.2  MUX21X1_RVT  I_RISC_CORE/g44468/Y                                                      
     84     844    61      1  1.1  NAND2X0_RVT  I_RISC_CORE/g44420/Y                                                      
    101     946    35      1  0.5  MUX21X1_RVT  I_RISC_CORE/g44352/Y                                                      
     97    1042    41      2  1.2  MUX21X1_RVT  I_RISC_CORE/g44309/Y                                                      
    125    1167    54      9  5.1  NOR4X1_RVT   I_RISC_CORE/g44283/Y                                                      
     89    1256    92      4  2.7  NAND2X0_RVT  I_RISC_CORE/g44264/Y                                                      
    106    1362    27      3  1.6  NOR2X0_RVT   I_RISC_CORE/g44234/Y                                                      
      0    1362     -      3    -  CGLPPRX2_LVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_7_/latch/EN 
#-------------------------------------------------------------------------------------------------------------------------



Path 29: MET (639 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_7_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_ALU\/Lachd_Result_reg_7_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-    1535                  
             Slack:=     639                  

#-------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                     Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                                                           
#-------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)    I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK 
    272     272    38      1  1.4  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/Q   
     38     310    37     10  6.0  INVX2_RVT    I_RISC_CORE/g20529/Y                        
     79     389    96     10  5.2  INVX1_LVT    I_RISC_CORE/g44901/Y                        
    108     497    48      4  2.6  AO22X1_RVT   I_RISC_CORE/g44682/Y                        
     64     560    36      2  1.2  AO21X1_RVT   I_RISC_CORE/g44403/Y                        
     54     615    61      2  0.9  NAND3X0_RVT  I_RISC_CORE/g44344/Y                        
    104     719    31      1  1.4  AO21X1_RVT   I_RISC_CORE/g44313/Y                        
     93     812    38      1  1.4  FADDX1_RVT   I_RISC_CORE/g44191/CO                       
    101     912    42      2  1.9  FADDX1_RVT   I_RISC_CORE/g44118/CO                       
     41     953    29      1  0.6  INVX1_LVT    I_RISC_CORE/g44117/Y                        
     81    1034    38      2  1.7  OA21X1_RVT   I_RISC_CORE/g44099/Y                        
     81    1115    34      2  1.2  OA21X1_RVT   I_RISC_CORE/g44060/Y                        
     30    1144    26      1  1.1  INVX0_RVT    I_RISC_CORE/g44053/Y                        
    108    1253    44      2  1.0  MUX21X1_RVT  I_RISC_CORE/g44040/Y                        
    142    1394    23      1  0.6  OAI221X1_RVT I_RISC_CORE/g44018/Y                        
     81    1476    44      2  1.3  AO221X1_RVT  I_RISC_CORE/g44002/Y                        
     59    1535    27      1  0.5  AND2X1_RVT   I_RISC_CORE/g43988/Y                        
      0    1535     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_ALU\/Lachd_Result_reg_7_/D    
#-------------------------------------------------------------------------------------------



Path 30: MET (649 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_4_/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_4_/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     297                  
       Uncertainty:-     100                  
     Required Time:=    2003                  
      Launch Clock:-       0                  
         Data Path:-    1354                  
             Slack:=     649                  

#-------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                    Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                                                                                         
#-------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK                       
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q                         
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                                      
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                                      
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                                      
    156     760    89     13  7.2  MUX21X1_RVT  I_RISC_CORE/g44468/Y                                                      
     84     844    61      1  1.1  NAND2X0_RVT  I_RISC_CORE/g44420/Y                                                      
    101     946    35      1  0.5  MUX21X1_RVT  I_RISC_CORE/g44352/Y                                                      
     97    1042    41      2  1.2  MUX21X1_RVT  I_RISC_CORE/g44309/Y                                                      
    125    1167    54      9  5.1  NOR4X1_RVT   I_RISC_CORE/g44283/Y                                                      
     89    1256    92      4  2.7  NAND2X0_RVT  I_RISC_CORE/g44264/Y                                                      
     98    1354    19      1  0.4  NOR2X0_RVT   I_RISC_CORE/g44232/Y                                                      
      0    1354     -      1    -  CGLPPRX2_LVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_4_/latch/EN 
#-------------------------------------------------------------------------------------------------------------------------



Path 31: MET (649 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_6_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_ALU\/Lachd_Result_reg_6_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-    1524                  
             Slack:=     649                  

#-------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                     Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                                                           
#-------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)    I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_6_/CLK 
    289     289    76     13  7.4  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_6_/Q   
     63     352    51      5  2.7  INVX1_RVT    I_RISC_CORE/g20521/Y                        
    101     453    35      1  0.6  OA221X1_RVT  I_RISC_CORE/g44609/Y                        
     53     506    57      3  1.6  NAND2X0_RVT  I_RISC_CORE/g44537/Y                        
     96     602    36      4  2.1  OA21X1_RVT   I_RISC_CORE/g44469/Y                        
     74     676    26      1  0.5  OA21X1_RVT   I_RISC_CORE/g44363/Y                        
    123     799    51      4  2.3  OA221X1_RVT  I_RISC_CORE/g44315/Y                        
     54     853    45      1  0.6  NAND2X0_RVT  I_RISC_CORE/g44278/Y                        
     83     936    41      3  1.7  AO22X1_RVT   I_RISC_CORE/g44247/Y                        
     39     975    37      1  0.6  NAND2X0_RVT  I_RISC_CORE/g44208/Y                        
     55    1031    52      2  1.2  NAND2X0_RVT  I_RISC_CORE/g44205/Y                        
     29    1060    29      1  0.6  INVX0_RVT    I_RISC_CORE/g44199/Y                        
     49    1108    53      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44172/Y                        
     52    1160    51      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44160/Y                        
     81    1241    29      1  0.6  AND3X1_RVT   I_RISC_CORE/g44150/Y                        
    116    1356    41      6  3.3  OAI22X1_RVT  I_RISC_CORE/g44131/Y                        
    109    1466    43      2  1.2  AO221X1_RVT  I_RISC_CORE/g44008/Y                        
     59    1524    27      1  0.5  AND2X1_RVT   I_RISC_CORE/g43996/Y                        
      0    1524     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_ALU\/Lachd_Result_reg_6_/D    
#-------------------------------------------------------------------------------------------



Path 32: MET (649 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_6_/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_6_/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     297                  
       Uncertainty:-     100                  
     Required Time:=    2003                  
      Launch Clock:-       0                  
         Data Path:-    1354                  
             Slack:=     649                  

#-------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                    Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                                                                                         
#-------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK                       
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q                         
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                                      
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                                      
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                                      
    156     760    89     13  7.2  MUX21X1_RVT  I_RISC_CORE/g44468/Y                                                      
     84     844    61      1  1.1  NAND2X0_RVT  I_RISC_CORE/g44420/Y                                                      
    101     946    35      1  0.5  MUX21X1_RVT  I_RISC_CORE/g44352/Y                                                      
     97    1042    41      2  1.2  MUX21X1_RVT  I_RISC_CORE/g44309/Y                                                      
    125    1167    54      9  5.1  NOR4X1_RVT   I_RISC_CORE/g44283/Y                                                      
     89    1256    92      4  2.7  NAND2X0_RVT  I_RISC_CORE/g44264/Y                                                      
     98    1354    19      1  0.4  NOR2X0_RVT   I_RISC_CORE/g44228/Y                                                      
      0    1354     -      1    -  CGLPPRX2_LVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_6_/latch/EN 
#-------------------------------------------------------------------------------------------------------------------------



Path 33: MET (663 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_0_/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_0_/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     297                  
       Uncertainty:-     100                  
     Required Time:=    2003                  
      Launch Clock:-       0                  
         Data Path:-    1340                  
             Slack:=     663                  

#-------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                    Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                                                                                         
#-------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK                       
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q                         
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                                      
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                                      
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                                      
    156     760    89     13  7.2  MUX21X1_RVT  I_RISC_CORE/g44468/Y                                                      
     84     844    61      1  1.1  NAND2X0_RVT  I_RISC_CORE/g44420/Y                                                      
    101     946    35      1  0.5  MUX21X1_RVT  I_RISC_CORE/g44352/Y                                                      
     97    1042    41      2  1.2  MUX21X1_RVT  I_RISC_CORE/g44309/Y                                                      
    125    1167    54      9  5.1  NOR4X1_RVT   I_RISC_CORE/g44283/Y                                                      
     80    1247    78      3  2.1  NAND2X0_RVT  I_RISC_CORE/g44261/Y                                                      
     93    1340    19      1  0.4  NOR2X0_RVT   I_RISC_CORE/g44231/Y                                                      
      0    1340     -      1    -  CGLPPRX2_LVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_0_/latch/EN 
#-------------------------------------------------------------------------------------------------------------------------



Path 34: MET (663 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_3_/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_3_/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     297                  
       Uncertainty:-     100                  
     Required Time:=    2003                  
      Launch Clock:-       0                  
         Data Path:-    1340                  
             Slack:=     663                  

#-------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                    Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                                                                                         
#-------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK                       
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q                         
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                                      
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                                      
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                                      
    156     760    89     13  7.2  MUX21X1_RVT  I_RISC_CORE/g44468/Y                                                      
     84     844    61      1  1.1  NAND2X0_RVT  I_RISC_CORE/g44420/Y                                                      
    101     946    35      1  0.5  MUX21X1_RVT  I_RISC_CORE/g44352/Y                                                      
     97    1042    41      2  1.2  MUX21X1_RVT  I_RISC_CORE/g44309/Y                                                      
    125    1167    54      9  5.1  NOR4X1_RVT   I_RISC_CORE/g44283/Y                                                      
     80    1247    78      3  2.1  NAND2X0_RVT  I_RISC_CORE/g44261/Y                                                      
     93    1340    19      1  0.4  NOR2X0_RVT   I_RISC_CORE/g44225/Y                                                      
      0    1340     -      1    -  CGLPPRX2_LVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_3_/latch/EN 
#-------------------------------------------------------------------------------------------------------------------------



Path 35: MET (663 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_2_/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_2_/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     297                  
       Uncertainty:-     100                  
     Required Time:=    2003                  
      Launch Clock:-       0                  
         Data Path:-    1340                  
             Slack:=     663                  

#-------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                    Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                                                                                         
#-------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK                       
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q                         
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                                      
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                                      
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                                      
    156     760    89     13  7.2  MUX21X1_RVT  I_RISC_CORE/g44468/Y                                                      
     84     844    61      1  1.1  NAND2X0_RVT  I_RISC_CORE/g44420/Y                                                      
    101     946    35      1  0.5  MUX21X1_RVT  I_RISC_CORE/g44352/Y                                                      
     97    1042    41      2  1.2  MUX21X1_RVT  I_RISC_CORE/g44309/Y                                                      
    125    1167    54      9  5.1  NOR4X1_RVT   I_RISC_CORE/g44283/Y                                                      
     80    1247    78      3  2.1  NAND2X0_RVT  I_RISC_CORE/g44261/Y                                                      
     93    1340    18      1  0.4  NOR2X0_RVT   I_RISC_CORE/g44229/Y                                                      
      0    1340     -      1    -  CGLPPRX2_LVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_2_/latch/EN 
#-------------------------------------------------------------------------------------------------------------------------



Path 36: MET (673 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/clk_gate_PSWL_Carry_reg/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/clk_gate_PSWL_Carry_reg/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    1090                  
       Uncertainty:-     100                  
     Required Time:=    1210                  
      Launch Clock:-       0                  
         Data Path:-     537                  
             Slack:=     673                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_1_/CLK 
    256     256    34      3  1.6  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_1_/Q   
     62     317    67      3  1.7  NAND2X0_RVT  I_RISC_CORE/g44848/Y                                               
     88     406    41      4  2.6  OR2X1_RVT    I_RISC_CORE/g44675/Y                                               
     82     488    22      2  1.0  NOR2X0_RVT   I_RISC_CORE/g44586/Y                                               
     49     537    21      1  0.4  AND2X1_RVT   I_RISC_CORE/g44522/Y                                               
      0     537     -      1    -  CGLPPRX2_HVT I_RISC_CORE/I_DATA_PATH\/clk_gate_PSWL_Carry_reg/latch/EN          
#------------------------------------------------------------------------------------------------------------------



Path 37: MET (705 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     100                  
       Uncertainty:-     100                  
     Required Time:=    2200                  
      Launch Clock:-       0                  
         Data Path:-    1495                  
             Slack:=     705                  

#------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                       
#  (ps)   (ps)   (ps)        (fF)                                                                      
#------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK    
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q      
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                   
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                   
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                   
    156     760    89     13  7.2  MUX21X1_RVT  I_RISC_CORE/g44468/Y                                   
     84     844    61      1  1.1  NAND2X0_RVT  I_RISC_CORE/g44420/Y                                   
    124     969    39      1  0.5  MUX21X1_RVT  I_RISC_CORE/g44352/Y                                   
    107    1076    45      2  1.1  MUX21X1_RVT  I_RISC_CORE/g44309/Y                                   
    142    1217    60      9  5.2  NOR4X1_RVT   I_RISC_CORE/g44283/Y                                   
     91    1308    23      2  1.1  AOI21X1_RVT  I_RISC_CORE/g44259/Y                                   
     51    1360    62      3  1.5  NAND2X0_RVT  I_RISC_CORE/g44235/Y                                   
    135    1495    22      1  0.5  OAI221X1_RVT I_RISC_CORE/g44201/Y                                   
      0    1495     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_0_/D 
#------------------------------------------------------------------------------------------------------



Path 38: MET (706 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_1_/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_1_/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     297                  
       Uncertainty:-     100                  
     Required Time:=    2003                  
      Launch Clock:-       0                  
         Data Path:-    1298                  
             Slack:=     706                  

#-------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                    Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                                                                                         
#-------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK                       
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q                         
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                                      
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                                      
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                                      
    156     760    89     13  7.2  MUX21X1_RVT  I_RISC_CORE/g44468/Y                                                      
     84     844    61      1  1.1  NAND2X0_RVT  I_RISC_CORE/g44420/Y                                                      
    101     946    35      1  0.5  MUX21X1_RVT  I_RISC_CORE/g44352/Y                                                      
     97    1042    41      2  1.2  MUX21X1_RVT  I_RISC_CORE/g44309/Y                                                      
    125    1167    54      9  5.1  NOR4X1_RVT   I_RISC_CORE/g44283/Y                                                      
     52    1220    42      3  1.7  INVX0_RVT    I_RISC_CORE/g44275/Y                                                      
     78    1298    18      1  0.4  NOR2X0_RVT   I_RISC_CORE/g44255/Y                                                      
      0    1298     -      1    -  CGLPPRX2_LVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_1_/latch/EN 
#-------------------------------------------------------------------------------------------------------------------------



Path 39: MET (713 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/clk_gate_Crnt_Instrn_2_reg/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_INSTRN_LAT\/clk_gate_Crnt_Instrn_2_reg/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    1099                  
       Uncertainty:-     100                  
     Required Time:=    1201                  
      Launch Clock:-       0                  
         Data Path:-     488                  
             Slack:=     713                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  2.7  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     66     329    25      2  1.1  AND2X1_RVT   I_RISC_CORE/g44844/Y                                               
    113     442    67     20 11.8  NAND2X2_RVT  I_RISC_CORE/g44687/Y                                               
     46     488    44      3  1.6  INVX0_RVT    I_RISC_CORE/g44641/Y                                               
      0     488     -      3    -  CGLPPRX2_HVT I_RISC_CORE/I_INSTRN_LAT\/clk_gate_Crnt_Instrn_2_reg/latch/EN      
#------------------------------------------------------------------------------------------------------------------



Path 40: MET (717 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/clk_gate_TOS_int_reg/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/clk_gate_TOS_int_reg/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     309                  
       Uncertainty:-     100                  
     Required Time:=    1991                  
      Launch Clock:-       0                  
         Data Path:-    1274                  
             Slack:=     717                  

#-------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                 Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                   
#-------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK                 
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q                   
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                                
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                                
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                                
    156     760    89     13  7.2  MUX21X1_RVT  I_RISC_CORE/g44468/Y                                                
     84     844    61      1  1.1  NAND2X0_RVT  I_RISC_CORE/g44420/Y                                                
    101     946    35      1  0.5  MUX21X1_RVT  I_RISC_CORE/g44352/Y                                                
     97    1042    41      2  1.2  MUX21X1_RVT  I_RISC_CORE/g44309/Y                                                
    125    1167    54      9  5.1  NOR4X1_RVT   I_RISC_CORE/g44283/Y                                                
    106    1274    42      1  0.4  OR3X1_LVT    I_RISC_CORE/g44268/Y                                                
      0    1274     -      1    -  CGLPPRX2_LVT I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/clk_gate_TOS_int_reg/latch/EN 
#-------------------------------------------------------------------------------------------------------------------



Path 41: MET (722 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/clk_gate_Lachd_Result_reg/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_ALU\/clk_gate_Lachd_Result_reg/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    1090                  
       Uncertainty:-     100                  
     Required Time:=    1210                  
      Launch Clock:-       0                  
         Data Path:-     488                  
             Slack:=     722                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_1_/CLK 
    256     256    34      3  1.6  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_1_/Q   
     62     317    67      3  1.7  NAND2X0_RVT  I_RISC_CORE/g44848/Y                                               
     88     406    41      4  2.6  OR2X1_RVT    I_RISC_CORE/g44675/Y                                               
     82     488    22      2  1.0  NOR2X0_RVT   I_RISC_CORE/g44586/Y                                               
      0     488     -      2    -  CGLPPRX2_HVT I_RISC_CORE/I_ALU\/clk_gate_Lachd_Result_reg/latch/EN              
#------------------------------------------------------------------------------------------------------------------



Path 42: MET (783 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK->EN
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/EN
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     135                  
       Uncertainty:-     100                  
     Required Time:=    1815                  
      Launch Clock:-       0                  
         Data Path:-    1032                  
             Slack:=     783                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK               
    356     356    76      3  3.4  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/Q                 
     87     443    36      2  1.1  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317024/C1                            
     90     533    40      1  0.7  AND4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g315746/Y                             
     54     587    62      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314057/Y                             
    182     770    62      6  3.4  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g309336/Y                             
    101     870   102      4  3.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308050/Y                             
    115     985    55      3  1.7  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g306737/Y                             
     47    1032    49      2  0.9  NAND2X0_LVT  I_SDRAM_TOP/I_SDRAM_IF/g306725/Y                             
      0    1032     -      2    -  CGLNPRX2_LVT I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/EN 
#------------------------------------------------------------------------------------------------------------



Path 43: MET (946 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_4_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_ALU\/Lachd_Result_reg_4_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-    1228                  
             Slack:=     946                  

#-------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                     Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                                                           
#-------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)    I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_2_/CLK 
    312     312    89     13  7.8  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_2_/Q   
     53     365    55      5  2.7  INVX1_RVT    I_RISC_CORE/g44898/Y                        
     72     437    65      3  1.6  NAND2X0_RVT  I_RISC_CORE/g44787/Y                        
     72     510    74      3  2.1  NAND2X0_RVT  I_RISC_CORE/g44679/Y                        
    184     694    43      2  1.1  HADDX1_LVT   I_RISC_CORE/g44966/SO                       
     78     771    90      3  1.9  NAND3X0_RVT  I_RISC_CORE/g44324/Y                        
     93     864    37      4  2.2  OR2X1_RVT    I_RISC_CORE/g44304/Y                        
    110     974    48      2  1.2  OR3X1_LVT    I_RISC_CORE/g44272/Y                        
     54    1028    48      1  0.6  NAND4X0_RVT  I_RISC_CORE/g44218/Y                        
     86    1114    36      1  0.5  AO221X1_RVT  I_RISC_CORE/g44202/Y                        
     57    1172    35      2  1.1  AO21X1_RVT   I_RISC_CORE/g44087/Y                        
     56    1228    27      1  0.5  AND2X1_RVT   I_RISC_CORE/g44072/Y                        
      0    1228     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_ALU\/Lachd_Result_reg_4_/D    
#-------------------------------------------------------------------------------------------



Path 44: MET (995 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_ALU\/Lachd_Result_reg_3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     100                  
       Uncertainty:-     100                  
     Required Time:=    2200                  
      Launch Clock:-       0                  
         Data Path:-    1205                  
             Slack:=     995                  

#-------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                     Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                                                           
#-------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)    I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_2_/CLK 
    312     312    89     13  7.8  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_2_/Q   
     53     365    55      5  2.7  INVX1_RVT    I_RISC_CORE/g44898/Y                        
     72     437    65      3  1.6  NAND2X0_RVT  I_RISC_CORE/g44787/Y                        
     72     510    74      3  2.1  NAND2X0_RVT  I_RISC_CORE/g44679/Y                        
    184     694    43      2  1.1  HADDX1_LVT   I_RISC_CORE/g44966/SO                       
     78     771    90      3  1.9  NAND3X0_RVT  I_RISC_CORE/g44324/Y                        
    101     873    23      1  0.6  OR2X1_RVT    I_RISC_CORE/g44300/Y                        
     33     906    59      1  0.5  NAND3X0_RVT  I_RISC_CORE/g44267/Y                        
     86     992    36      1  0.5  OA221X1_RVT  I_RISC_CORE/g44243/Y                        
     68    1060    31      1  0.6  OA21X1_RVT   I_RISC_CORE/g44217/Y                        
     67    1127    68      2  1.2  NAND3X0_RVT  I_RISC_CORE/g44151/Y                        
     77    1205    23      1  0.5  AND2X1_RVT   I_RISC_CORE/g44136/Y                        
      0    1205     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_ALU\/Lachd_Result_reg_3_/D    
#-------------------------------------------------------------------------------------------



Path 45: MET (1018 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_ALU\/Lachd_Result_reg_2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-    1156                  
             Slack:=    1018                  

#-------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                     Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                                                           
#-------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)    I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_3_/CLK 
    325     325    67     14  9.1  SDFFARX2_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_3_/Q   
     83     408    36      3  1.8  OR2X1_RVT    I_RISC_CORE/g44777/Y                        
     64     472    36      3  1.8  OR2X1_RVT    I_RISC_CORE/g44663/Y                        
     92     564    48      3  1.8  AO221X1_RVT  I_RISC_CORE/g44979/Y                        
     66     630    28      2  1.2  OR2X1_RVT    I_RISC_CORE/g44524/Y                        
     43     674    50      1  0.5  NAND3X0_RVT  I_RISC_CORE/g44458/Y                        
    126     800    31      1  0.5  AO221X1_RVT  I_RISC_CORE/g44389/Y                        
    123     923    53      6  3.7  OAI21X1_RVT  I_RISC_CORE/g44360/Y                        
    123    1046    26      1  0.7  AOI222X1_RVT I_RISC_CORE/g44215/Y                        
     45    1091    58      2  1.2  NAND4X0_RVT  I_RISC_CORE/g44197/Y                        
     65    1156    27      1  0.5  AND2X1_RVT   I_RISC_CORE/g44166/Y                        
      0    1156     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_ALU\/Lachd_Result_reg_2_/D    
#-------------------------------------------------------------------------------------------



Path 46: MET (1196 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[31]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     144                  
       Uncertainty:-     100                  
     Required Time:=    1806                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1196                  

Exceptions/Constraints:
  input_delay             600             in_del_94_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)   sd_DQ_in[31]                             
      0     611     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/D 
#---------------------------------------------------------------------------------------



Path 47: MET (1196 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[30]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     144                  
       Uncertainty:-     100                  
     Required Time:=    1806                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1196                  

Exceptions/Constraints:
  input_delay             600             in_del_98_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)   sd_DQ_in[30]                             
      0     611     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/D 
#---------------------------------------------------------------------------------------



Path 48: MET (1196 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[29]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     144                  
       Uncertainty:-     100                  
     Required Time:=    1806                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1196                  

Exceptions/Constraints:
  input_delay             600             in_del_102_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)   sd_DQ_in[29]                             
      0     611     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/D 
#---------------------------------------------------------------------------------------



Path 49: MET (1196 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[28]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     144                  
       Uncertainty:-     100                  
     Required Time:=    1806                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1196                  

Exceptions/Constraints:
  input_delay             600             in_del_106_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)   sd_DQ_in[28]                             
      0     611     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/D 
#---------------------------------------------------------------------------------------



Path 50: MET (1196 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[27]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     144                  
       Uncertainty:-     100                  
     Required Time:=    1806                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1196                  

Exceptions/Constraints:
  input_delay             600             in_del_110_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)   sd_DQ_in[27]                             
      0     611     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/D 
#---------------------------------------------------------------------------------------



Path 51: MET (1196 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[26]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     144                  
       Uncertainty:-     100                  
     Required Time:=    1806                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1196                  

Exceptions/Constraints:
  input_delay             600             in_del_114_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)   sd_DQ_in[26]                             
      0     611     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/D 
#---------------------------------------------------------------------------------------



Path 52: MET (1196 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[25]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     144                  
       Uncertainty:-     100                  
     Required Time:=    1806                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1196                  

Exceptions/Constraints:
  input_delay             600             in_del_118_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)   sd_DQ_in[25]                             
      0     611     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/D 
#---------------------------------------------------------------------------------------



Path 53: MET (1196 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[24]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     144                  
       Uncertainty:-     100                  
     Required Time:=    1806                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1196                  

Exceptions/Constraints:
  input_delay             600             in_del_122_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)   sd_DQ_in[24]                             
      0     611     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/D 
#---------------------------------------------------------------------------------------



Path 54: MET (1196 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[23]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     144                  
       Uncertainty:-     100                  
     Required Time:=    1806                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1196                  

Exceptions/Constraints:
  input_delay             600             in_del_126_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)   sd_DQ_in[23]                             
      0     611     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/D 
#---------------------------------------------------------------------------------------



Path 55: MET (1196 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[22]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     144                  
       Uncertainty:-     100                  
     Required Time:=    1806                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1196                  

Exceptions/Constraints:
  input_delay             600             in_del_130_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)   sd_DQ_in[22]                             
      0     611     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/D 
#---------------------------------------------------------------------------------------



Path 56: MET (1196 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[21]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     144                  
       Uncertainty:-     100                  
     Required Time:=    1806                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1196                  

Exceptions/Constraints:
  input_delay             600             in_del_134_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)   sd_DQ_in[21]                             
      0     611     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/D 
#---------------------------------------------------------------------------------------



Path 57: MET (1196 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[20]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     144                  
       Uncertainty:-     100                  
     Required Time:=    1806                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1196                  

Exceptions/Constraints:
  input_delay             600             in_del_138_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)   sd_DQ_in[20]                             
      0     611     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/D 
#---------------------------------------------------------------------------------------



Path 58: MET (1196 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[19]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     144                  
       Uncertainty:-     100                  
     Required Time:=    1806                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1196                  

Exceptions/Constraints:
  input_delay             600             in_del_142_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)   sd_DQ_in[19]                             
      0     611     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/D 
#---------------------------------------------------------------------------------------



Path 59: MET (1196 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[18]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     144                  
       Uncertainty:-     100                  
     Required Time:=    1806                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1196                  

Exceptions/Constraints:
  input_delay             600             in_del_146_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)   sd_DQ_in[18]                             
      0     611     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/D 
#---------------------------------------------------------------------------------------



Path 60: MET (1196 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[17]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     144                  
       Uncertainty:-     100                  
     Required Time:=    1806                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1196                  

Exceptions/Constraints:
  input_delay             600             in_del_150_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)   sd_DQ_in[17]                             
      0     611     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/D 
#---------------------------------------------------------------------------------------



Path 61: MET (1196 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[16]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     144                  
       Uncertainty:-     100                  
     Required Time:=    1806                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1196                  

Exceptions/Constraints:
  input_delay             600             in_del_154_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)   sd_DQ_in[16]                             
      0     611     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/D 
#---------------------------------------------------------------------------------------



Path 62: MET (1196 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[15]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     144                  
       Uncertainty:-     100                  
     Required Time:=    1806                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1196                  

Exceptions/Constraints:
  input_delay             600             in_del_158_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)   sd_DQ_in[15]                             
      0     611     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/D 
#---------------------------------------------------------------------------------------



Path 63: MET (1196 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[14]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     144                  
       Uncertainty:-     100                  
     Required Time:=    1806                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1196                  

Exceptions/Constraints:
  input_delay             600             in_del_162_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)   sd_DQ_in[14]                             
      0     611     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/D 
#---------------------------------------------------------------------------------------



Path 64: MET (1196 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[13]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     144                  
       Uncertainty:-     100                  
     Required Time:=    1806                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1196                  

Exceptions/Constraints:
  input_delay             600             in_del_166_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)   sd_DQ_in[13]                             
      0     611     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/D 
#---------------------------------------------------------------------------------------



Path 65: MET (1196 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[12]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     144                  
       Uncertainty:-     100                  
     Required Time:=    1806                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1196                  

Exceptions/Constraints:
  input_delay             600             in_del_170_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)   sd_DQ_in[12]                             
      0     611     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/D 
#---------------------------------------------------------------------------------------



Path 66: MET (1196 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[11]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     144                  
       Uncertainty:-     100                  
     Required Time:=    1806                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1196                  

Exceptions/Constraints:
  input_delay             600             in_del_174_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)   sd_DQ_in[11]                             
      0     611     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/D 
#---------------------------------------------------------------------------------------



Path 67: MET (1196 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[10]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     144                  
       Uncertainty:-     100                  
     Required Time:=    1806                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1196                  

Exceptions/Constraints:
  input_delay             600             in_del_178_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)   sd_DQ_in[10]                             
      0     611     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/D 
#---------------------------------------------------------------------------------------



Path 68: MET (1196 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[9]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     144                  
       Uncertainty:-     100                  
     Required Time:=    1806                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1196                  

Exceptions/Constraints:
  input_delay             600             in_del_182_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point               
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)   sd_DQ_in[9]                             
      0     611     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/D 
#--------------------------------------------------------------------------------------



Path 69: MET (1196 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[8]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     144                  
       Uncertainty:-     100                  
     Required Time:=    1806                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1196                  

Exceptions/Constraints:
  input_delay             600             in_del_186_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point               
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)   sd_DQ_in[8]                             
      0     611     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/D 
#--------------------------------------------------------------------------------------



Path 70: MET (1196 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[7]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     144                  
       Uncertainty:-     100                  
     Required Time:=    1806                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1196                  

Exceptions/Constraints:
  input_delay             600             in_del_190_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point               
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)   sd_DQ_in[7]                             
      0     611     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/D 
#--------------------------------------------------------------------------------------



Path 71: MET (1196 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[6]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     144                  
       Uncertainty:-     100                  
     Required Time:=    1806                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1196                  

Exceptions/Constraints:
  input_delay             600             in_del_194_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point               
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)   sd_DQ_in[6]                             
      0     611     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/D 
#--------------------------------------------------------------------------------------



Path 72: MET (1196 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[5]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     144                  
       Uncertainty:-     100                  
     Required Time:=    1806                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1196                  

Exceptions/Constraints:
  input_delay             600             in_del_198_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point               
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)   sd_DQ_in[5]                             
      0     611     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/D 
#--------------------------------------------------------------------------------------



Path 73: MET (1196 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[4]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     144                  
       Uncertainty:-     100                  
     Required Time:=    1806                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1196                  

Exceptions/Constraints:
  input_delay             600             in_del_202_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point               
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)   sd_DQ_in[4]                             
      0     611     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/D 
#--------------------------------------------------------------------------------------



Path 74: MET (1196 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[3]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     144                  
       Uncertainty:-     100                  
     Required Time:=    1806                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1196                  

Exceptions/Constraints:
  input_delay             600             in_del_206_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point               
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)   sd_DQ_in[3]                             
      0     611     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/D 
#--------------------------------------------------------------------------------------



Path 75: MET (1196 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[2]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     144                  
       Uncertainty:-     100                  
     Required Time:=    1806                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1196                  

Exceptions/Constraints:
  input_delay             600             in_del_210_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point               
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)   sd_DQ_in[2]                             
      0     611     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/D 
#--------------------------------------------------------------------------------------



Path 76: MET (1196 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[1]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     144                  
       Uncertainty:-     100                  
     Required Time:=    1806                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1196                  

Exceptions/Constraints:
  input_delay             600             in_del_214_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point               
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)   sd_DQ_in[1]                             
      0     611     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/D 
#--------------------------------------------------------------------------------------



Path 77: MET (1196 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[0]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     144                  
       Uncertainty:-     100                  
     Required Time:=    1806                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1196                  

Exceptions/Constraints:
  input_delay             600             in_del_218_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point               
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)   sd_DQ_in[0]                             
      0     611     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/D 
#--------------------------------------------------------------------------------------



Path 78: MET (1211 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[31]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1211                  

Exceptions/Constraints:
  input_delay             600             in_del_96_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                  Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0    2661    54      2  1.0  (arrival)  sd_DQ_in[31]                             
      0    2661     -      2    -  SDFFX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/D 
#--------------------------------------------------------------------------------------



Path 79: MET (1211 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[30]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1211                  

Exceptions/Constraints:
  input_delay             600             in_del_100_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                  Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0    2661    54      2  1.0  (arrival)  sd_DQ_in[30]                             
      0    2661     -      2    -  SDFFX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/D 
#--------------------------------------------------------------------------------------



Path 80: MET (1211 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[29]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1211                  

Exceptions/Constraints:
  input_delay             600             in_del_104_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                  Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0    2661    54      2  1.0  (arrival)  sd_DQ_in[29]                             
      0    2661     -      2    -  SDFFX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/D 
#--------------------------------------------------------------------------------------



Path 81: MET (1211 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[28]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1211                  

Exceptions/Constraints:
  input_delay             600             in_del_108_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                  Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0    2661    54      2  1.0  (arrival)  sd_DQ_in[28]                             
      0    2661     -      2    -  SDFFX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/D 
#--------------------------------------------------------------------------------------



Path 82: MET (1211 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[27]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1211                  

Exceptions/Constraints:
  input_delay             600             in_del_112_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                  Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0    2661    54      2  1.0  (arrival)  sd_DQ_in[27]                             
      0    2661     -      2    -  SDFFX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/D 
#--------------------------------------------------------------------------------------



Path 83: MET (1211 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[26]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1211                  

Exceptions/Constraints:
  input_delay             600             in_del_116_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                  Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0    2661    54      2  1.0  (arrival)  sd_DQ_in[26]                             
      0    2661     -      2    -  SDFFX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/D 
#--------------------------------------------------------------------------------------



Path 84: MET (1211 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[25]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1211                  

Exceptions/Constraints:
  input_delay             600             in_del_120_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                  Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0    2661    54      2  1.0  (arrival)  sd_DQ_in[25]                             
      0    2661     -      2    -  SDFFX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/D 
#--------------------------------------------------------------------------------------



Path 85: MET (1211 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[24]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1211                  

Exceptions/Constraints:
  input_delay             600             in_del_124_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                  Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0    2661    54      2  1.0  (arrival)  sd_DQ_in[24]                             
      0    2661     -      2    -  SDFFX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/D 
#--------------------------------------------------------------------------------------



Path 86: MET (1211 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[23]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1211                  

Exceptions/Constraints:
  input_delay             600             in_del_128_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                  Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0    2661    54      2  1.0  (arrival)  sd_DQ_in[23]                             
      0    2661     -      2    -  SDFFX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/D 
#--------------------------------------------------------------------------------------



Path 87: MET (1211 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[22]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1211                  

Exceptions/Constraints:
  input_delay             600             in_del_132_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                  Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0    2661    54      2  1.0  (arrival)  sd_DQ_in[22]                             
      0    2661     -      2    -  SDFFX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/D 
#--------------------------------------------------------------------------------------



Path 88: MET (1211 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[21]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1211                  

Exceptions/Constraints:
  input_delay             600             in_del_136_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                  Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0    2661    54      2  1.0  (arrival)  sd_DQ_in[21]                             
      0    2661     -      2    -  SDFFX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/D 
#--------------------------------------------------------------------------------------



Path 89: MET (1211 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[20]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1211                  

Exceptions/Constraints:
  input_delay             600             in_del_140_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                  Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0    2661    54      2  1.0  (arrival)  sd_DQ_in[20]                             
      0    2661     -      2    -  SDFFX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/D 
#--------------------------------------------------------------------------------------



Path 90: MET (1211 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[19]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1211                  

Exceptions/Constraints:
  input_delay             600             in_del_144_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                  Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0    2661    54      2  1.0  (arrival)  sd_DQ_in[19]                             
      0    2661     -      2    -  SDFFX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/D 
#--------------------------------------------------------------------------------------



Path 91: MET (1211 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[18]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1211                  

Exceptions/Constraints:
  input_delay             600             in_del_148_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                  Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0    2661    54      2  1.0  (arrival)  sd_DQ_in[18]                             
      0    2661     -      2    -  SDFFX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/D 
#--------------------------------------------------------------------------------------



Path 92: MET (1211 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[17]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1211                  

Exceptions/Constraints:
  input_delay             600             in_del_152_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                  Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0    2661    54      2  1.0  (arrival)  sd_DQ_in[17]                             
      0    2661     -      2    -  SDFFX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/D 
#--------------------------------------------------------------------------------------



Path 93: MET (1211 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[16]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1211                  

Exceptions/Constraints:
  input_delay             600             in_del_156_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                  Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0    2661    54      2  1.0  (arrival)  sd_DQ_in[16]                             
      0    2661     -      2    -  SDFFX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/D 
#--------------------------------------------------------------------------------------



Path 94: MET (1211 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[15]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1211                  

Exceptions/Constraints:
  input_delay             600             in_del_160_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                  Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0    2661    54      2  1.0  (arrival)  sd_DQ_in[15]                             
      0    2661     -      2    -  SDFFX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/D 
#--------------------------------------------------------------------------------------



Path 95: MET (1211 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[14]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1211                  

Exceptions/Constraints:
  input_delay             600             in_del_164_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                  Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0    2661    54      2  1.0  (arrival)  sd_DQ_in[14]                             
      0    2661     -      2    -  SDFFX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/D 
#--------------------------------------------------------------------------------------



Path 96: MET (1211 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[13]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1211                  

Exceptions/Constraints:
  input_delay             600             in_del_168_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                  Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0    2661    54      2  1.0  (arrival)  sd_DQ_in[13]                             
      0    2661     -      2    -  SDFFX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/D 
#--------------------------------------------------------------------------------------



Path 97: MET (1211 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[12]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1211                  

Exceptions/Constraints:
  input_delay             600             in_del_172_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                  Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0    2661    54      2  1.0  (arrival)  sd_DQ_in[12]                             
      0    2661     -      2    -  SDFFX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/D 
#--------------------------------------------------------------------------------------



Path 98: MET (1211 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[11]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1211                  

Exceptions/Constraints:
  input_delay             600             in_del_176_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                  Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0    2661    54      2  1.0  (arrival)  sd_DQ_in[11]                             
      0    2661     -      2    -  SDFFX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/D 
#--------------------------------------------------------------------------------------



Path 99: MET (1211 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[10]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1211                  

Exceptions/Constraints:
  input_delay             600             in_del_180_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                  Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0    2661    54      2  1.0  (arrival)  sd_DQ_in[10]                             
      0    2661     -      2    -  SDFFX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/D 
#--------------------------------------------------------------------------------------



Path 100: MET (1211 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[9]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1211                  

Exceptions/Constraints:
  input_delay             600             in_del_184_1 

#-------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                  Timing Point               
#  (ps)   (ps)   (ps)        (fF)                                                     
#-------------------------------------------------------------------------------------
      0    2661    54      2  1.0  (arrival)  sd_DQ_in[9]                             
      0    2661     -      2    -  SDFFX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/D 
#-------------------------------------------------------------------------------------



Path 101: MET (1211 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[8]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1211                  

Exceptions/Constraints:
  input_delay             600             in_del_188_1 

#-------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                  Timing Point               
#  (ps)   (ps)   (ps)        (fF)                                                     
#-------------------------------------------------------------------------------------
      0    2661    54      2  1.0  (arrival)  sd_DQ_in[8]                             
      0    2661     -      2    -  SDFFX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/D 
#-------------------------------------------------------------------------------------



Path 102: MET (1211 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[7]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1211                  

Exceptions/Constraints:
  input_delay             600             in_del_192_1 

#-------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                  Timing Point               
#  (ps)   (ps)   (ps)        (fF)                                                     
#-------------------------------------------------------------------------------------
      0    2661    54      2  1.0  (arrival)  sd_DQ_in[7]                             
      0    2661     -      2    -  SDFFX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/D 
#-------------------------------------------------------------------------------------



Path 103: MET (1211 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[6]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1211                  

Exceptions/Constraints:
  input_delay             600             in_del_196_1 

#-------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                  Timing Point               
#  (ps)   (ps)   (ps)        (fF)                                                     
#-------------------------------------------------------------------------------------
      0    2661    54      2  1.0  (arrival)  sd_DQ_in[6]                             
      0    2661     -      2    -  SDFFX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/D 
#-------------------------------------------------------------------------------------



Path 104: MET (1211 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[5]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1211                  

Exceptions/Constraints:
  input_delay             600             in_del_200_1 

#-------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                  Timing Point               
#  (ps)   (ps)   (ps)        (fF)                                                     
#-------------------------------------------------------------------------------------
      0    2661    54      2  1.0  (arrival)  sd_DQ_in[5]                             
      0    2661     -      2    -  SDFFX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/D 
#-------------------------------------------------------------------------------------



Path 105: MET (1211 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[4]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1211                  

Exceptions/Constraints:
  input_delay             600             in_del_204_1 

#-------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                  Timing Point               
#  (ps)   (ps)   (ps)        (fF)                                                     
#-------------------------------------------------------------------------------------
      0    2661    54      2  1.0  (arrival)  sd_DQ_in[4]                             
      0    2661     -      2    -  SDFFX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/D 
#-------------------------------------------------------------------------------------



Path 106: MET (1211 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[3]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1211                  

Exceptions/Constraints:
  input_delay             600             in_del_208_1 

#-------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                  Timing Point               
#  (ps)   (ps)   (ps)        (fF)                                                     
#-------------------------------------------------------------------------------------
      0    2661    54      2  1.0  (arrival)  sd_DQ_in[3]                             
      0    2661     -      2    -  SDFFX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/D 
#-------------------------------------------------------------------------------------



Path 107: MET (1211 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[2]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1211                  

Exceptions/Constraints:
  input_delay             600             in_del_212_1 

#-------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                  Timing Point               
#  (ps)   (ps)   (ps)        (fF)                                                     
#-------------------------------------------------------------------------------------
      0    2661    54      2  1.0  (arrival)  sd_DQ_in[2]                             
      0    2661     -      2    -  SDFFX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/D 
#-------------------------------------------------------------------------------------



Path 108: MET (1211 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[1]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1211                  

Exceptions/Constraints:
  input_delay             600             in_del_216_1 

#-------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                  Timing Point               
#  (ps)   (ps)   (ps)        (fF)                                                     
#-------------------------------------------------------------------------------------
      0    2661    54      2  1.0  (arrival)  sd_DQ_in[1]                             
      0    2661     -      2    -  SDFFX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/D 
#-------------------------------------------------------------------------------------



Path 109: MET (1211 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[0]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1211                  

Exceptions/Constraints:
  input_delay             600             in_del_220_1 

#-------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                  Timing Point               
#  (ps)   (ps)   (ps)        (fF)                                                     
#-------------------------------------------------------------------------------------
      0    2661    54      2  1.0  (arrival)  sd_DQ_in[0]                             
      0    2661     -      2    -  SDFFX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/D 
#-------------------------------------------------------------------------------------



Path 110: MET (1248 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     130                  
       Uncertainty:-     100                  
     Required Time:=    2170                  
      Launch Clock:-       0                  
         Data Path:-     922                  
             Slack:=    1248                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                            Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                                                                          
#----------------------------------------------------------------------------------------------------------
      -       0   200      5    -  (arrival)    I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK   
    216     216    56      4  2.1  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/QN    
     96     312   103      6  3.5  NAND2X0_RVT  I_RISC_CORE/g44874/Y                                       
     69     381    58      4  2.1  INVX1_RVT    I_RISC_CORE/g44822/Y                                       
     97     479    39      3  1.6  AO21X1_RVT   I_RISC_CORE/g44621/Y                                       
     77     556    39      3  1.6  OA21X1_RVT   I_RISC_CORE/g44556/Y                                       
    107     663    70     11  5.5  AND3X1_RVT   I_RISC_CORE/g44491/Y                                       
    104     767    32      1  0.6  AO22X1_RVT   I_RISC_CORE/g44425/Y                                       
     80     847    38      1  0.7  AO221X1_RVT  I_RISC_CORE/g44379/Y                                       
     75     922    36      1  0.5  OR3X1_LVT    I_RISC_CORE/g44348/Y                                       
      0     922     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_3_/D 
#----------------------------------------------------------------------------------------------------------



Path 111: MET (1248 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     130                  
       Uncertainty:-     100                  
     Required Time:=    2170                  
      Launch Clock:-       0                  
         Data Path:-     922                  
             Slack:=    1248                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                            Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                                                                          
#----------------------------------------------------------------------------------------------------------
      -       0   200      5    -  (arrival)    I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK   
    216     216    56      4  2.1  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/QN    
     96     312   103      6  3.5  NAND2X0_RVT  I_RISC_CORE/g44874/Y                                       
     69     381    58      4  2.1  INVX1_RVT    I_RISC_CORE/g44822/Y                                       
     97     479    39      3  1.6  AO21X1_RVT   I_RISC_CORE/g44621/Y                                       
     77     556    39      3  1.6  OA21X1_RVT   I_RISC_CORE/g44556/Y                                       
    107     663    70     11  5.5  AND3X1_RVT   I_RISC_CORE/g44491/Y                                       
    104     767    32      1  0.6  AO22X1_RVT   I_RISC_CORE/g44428/Y                                       
     80     847    38      1  0.7  AO221X1_RVT  I_RISC_CORE/g44380/Y                                       
     75     922    36      1  0.5  OR3X1_LVT    I_RISC_CORE/g44350/Y                                       
      0     922     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_2_/D 
#----------------------------------------------------------------------------------------------------------



Path 112: MET (1248 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     130                  
       Uncertainty:-     100                  
     Required Time:=    2170                  
      Launch Clock:-       0                  
         Data Path:-     922                  
             Slack:=    1248                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                            Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                                                                          
#----------------------------------------------------------------------------------------------------------
      -       0   200      5    -  (arrival)    I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK   
    216     216    56      4  2.1  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/QN    
     96     312   103      6  3.5  NAND2X0_RVT  I_RISC_CORE/g44874/Y                                       
     69     381    58      4  2.1  INVX1_RVT    I_RISC_CORE/g44822/Y                                       
     97     479    39      3  1.6  AO21X1_RVT   I_RISC_CORE/g44621/Y                                       
     77     556    39      3  1.6  OA21X1_RVT   I_RISC_CORE/g44556/Y                                       
    107     663    70     11  5.5  AND3X1_RVT   I_RISC_CORE/g44491/Y                                       
    104     767    32      1  0.6  AO22X1_RVT   I_RISC_CORE/g44442/Y                                       
     80     847    38      1  0.7  AO221X1_RVT  I_RISC_CORE/g44362/Y                                       
     75     922    36      1  0.5  OR3X1_LVT    I_RISC_CORE/g44343/Y                                       
      0     922     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_1_/D 
#----------------------------------------------------------------------------------------------------------



Path 113: MET (1257 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     138                  
       Uncertainty:-     100                  
     Required Time:=    2162                  
      Launch Clock:-       0                  
         Data Path:-     905                  
             Slack:=    1257                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200    127    -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    292     292    62      3  4.5  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     97     389    54      4  4.2  AND2X1_RVT   I_PARSER/g455/Y                                   
     54     444    57     35 19.8  INVX4_LVT    I_CONTEXT_MEM/g3703/Y                             
     91     534    20      1  0.6  NOR2X0_RVT   I_CONTEXT_MEM/g3697/Y                             
    113     647    94     32 16.0  AND2X2_RVT   I_CONTEXT_MEM/g3690/Y                             
    150     798    43      1  0.6  AO222X1_RVT  I_CONTEXT_MEM/g3675/Y                             
    107     905    62      8  3.4  AO221X1_RVT  I_CONTEXT_MEM/g3638/Y                             
      0     905     -      8    -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/D 
#-------------------------------------------------------------------------------------------------



Path 114: MET (1257 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     138                  
       Uncertainty:-     100                  
     Required Time:=    2162                  
      Launch Clock:-       0                  
         Data Path:-     905                  
             Slack:=    1257                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200    127    -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    292     292    62      3  4.5  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     97     389    54      4  4.2  AND2X1_RVT   I_PARSER/g455/Y                                   
     54     444    57     35 19.8  INVX4_LVT    I_CONTEXT_MEM/g3703/Y                             
     91     534    20      1  0.6  NOR2X0_RVT   I_CONTEXT_MEM/g3697/Y                             
    113     647    94     32 16.0  AND2X2_RVT   I_CONTEXT_MEM/g3690/Y                             
    150     798    43      1  0.6  AO222X1_RVT  I_CONTEXT_MEM/g3680/Y                             
    107     905    62      8  3.4  AO221X1_RVT  I_CONTEXT_MEM/g3643/Y                             
      0     905     -      8    -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/D 
#-------------------------------------------------------------------------------------------------



Path 115: MET (1265 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     136                  
       Uncertainty:-     100                  
     Required Time:=    2164                  
      Launch Clock:-       0                  
         Data Path:-     899                  
             Slack:=    1265                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200    127    -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    292     292    62      3  4.5  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     97     389    54      4  4.2  AND2X1_RVT   I_PARSER/g455/Y                                   
     54     444    57     35 19.8  INVX4_LVT    I_CONTEXT_MEM/g3703/Y                             
     91     534    20      1  0.6  NOR2X0_RVT   I_CONTEXT_MEM/g3697/Y                             
    113     647    94     32 16.0  AND2X2_RVT   I_CONTEXT_MEM/g3690/Y                             
    150     798    43      1  0.6  AO222X1_RVT  I_CONTEXT_MEM/g3658/Y                             
    101     899    55      6  2.6  AO221X1_RVT  I_CONTEXT_MEM/g3619/Y                             
      0     899     -      6    -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/D 
#-------------------------------------------------------------------------------------------------



Path 116: MET (1265 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_14_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_14_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     136                  
       Uncertainty:-     100                  
     Required Time:=    2164                  
      Launch Clock:-       0                  
         Data Path:-     899                  
             Slack:=    1265                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200    127    -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    292     292    62      3  4.5  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     97     389    54      4  4.2  AND2X1_RVT   I_PARSER/g455/Y                                   
     54     444    57     35 19.8  INVX4_LVT    I_CONTEXT_MEM/g3703/Y                             
     91     534    20      1  0.6  NOR2X0_RVT   I_CONTEXT_MEM/g3697/Y                             
    113     647    94     32 16.0  AND2X2_RVT   I_CONTEXT_MEM/g3690/Y                             
    150     798    43      1  0.6  AO222X1_RVT  I_CONTEXT_MEM/g3685/Y                             
    101     899    55      6  2.6  AO221X1_RVT  I_CONTEXT_MEM/g3649/Y                             
      0     899     -      6    -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_14_/D 
#-------------------------------------------------------------------------------------------------



Path 117: MET (1265 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_13_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_13_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     136                  
       Uncertainty:-     100                  
     Required Time:=    2164                  
      Launch Clock:-       0                  
         Data Path:-     899                  
             Slack:=    1265                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200    127    -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    292     292    62      3  4.5  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     97     389    54      4  4.2  AND2X1_RVT   I_PARSER/g455/Y                                   
     54     444    57     35 19.8  INVX4_LVT    I_CONTEXT_MEM/g3703/Y                             
     91     534    20      1  0.6  NOR2X0_RVT   I_CONTEXT_MEM/g3697/Y                             
    113     647    94     32 16.0  AND2X2_RVT   I_CONTEXT_MEM/g3690/Y                             
    150     798    43      1  0.6  AO222X1_RVT  I_CONTEXT_MEM/g3654/Y                             
    101     899    55      6  2.6  AO221X1_RVT  I_CONTEXT_MEM/g3621/Y                             
      0     899     -      6    -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_13_/D 
#-------------------------------------------------------------------------------------------------



Path 118: MET (1265 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_9_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_9_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     136                  
       Uncertainty:-     100                  
     Required Time:=    2164                  
      Launch Clock:-       0                  
         Data Path:-     899                  
             Slack:=    1265                  

#------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                
#------------------------------------------------------------------------------------------------
      -       0   200    127    -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                      
    292     292    62      3  4.5  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                        
     97     389    54      4  4.2  AND2X1_RVT   I_PARSER/g455/Y                                  
     54     444    57     35 19.8  INVX4_LVT    I_CONTEXT_MEM/g3703/Y                            
     91     534    20      1  0.6  NOR2X0_RVT   I_CONTEXT_MEM/g3697/Y                            
    113     647    94     32 16.0  AND2X2_RVT   I_CONTEXT_MEM/g3690/Y                            
    150     798    43      1  0.6  AO222X1_RVT  I_CONTEXT_MEM/g3662/Y                            
    101     899    55      6  2.6  AO221X1_RVT  I_CONTEXT_MEM/g3626/Y                            
      0     899     -      6    -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_9_/D 
#------------------------------------------------------------------------------------------------



Path 119: MET (1266 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     107                  
       Uncertainty:-     100                  
     Required Time:=    2193                  
      Launch Clock:-       0                  
         Data Path:-     927                  
             Slack:=    1266                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                            Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                                                                          
#----------------------------------------------------------------------------------------------------------
      -       0   200      5    -  (arrival)    I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK   
    284     284    51      6  3.1  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/Q     
     85     368    88      5  2.9  NAND2X0_RVT  I_RISC_CORE/g44872/Y                                       
     95     463    33      3  1.5  AND2X1_RVT   I_RISC_CORE/g44665/Y                                       
     93     556    34      4  2.0  AO22X1_RVT   I_RISC_CORE/g44558/Y                                       
    101     657    63     11  5.5  AND3X1_RVT   I_RISC_CORE/g44490/Y                                       
    105     762    24      1  0.6  AO22X1_RVT   I_RISC_CORE/g44404/Y                                       
     65     827    32      1  0.6  AO221X1_RVT  I_RISC_CORE/g44370/Y                                       
    100     927    42      1  0.5  OR3X1_LVT    I_RISC_CORE/g44333/Y                                       
      0     927     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_2_/D 
#----------------------------------------------------------------------------------------------------------



Path 120: MET (1266 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     107                  
       Uncertainty:-     100                  
     Required Time:=    2193                  
      Launch Clock:-       0                  
         Data Path:-     927                  
             Slack:=    1266                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                            Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                                                                          
#----------------------------------------------------------------------------------------------------------
      -       0   200      5    -  (arrival)    I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK   
    284     284    51      6  3.1  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/Q     
     85     368    88      5  2.9  NAND2X0_RVT  I_RISC_CORE/g44872/Y                                       
     95     463    33      3  1.5  AND2X1_RVT   I_RISC_CORE/g44665/Y                                       
     93     556    34      4  2.0  AO22X1_RVT   I_RISC_CORE/g44558/Y                                       
    101     657    63     11  5.5  AND3X1_RVT   I_RISC_CORE/g44490/Y                                       
    105     762    24      1  0.6  AO22X1_RVT   I_RISC_CORE/g44445/Y                                       
     65     827    32      1  0.6  AO221X1_RVT  I_RISC_CORE/g44368/Y                                       
    100     927    42      1  0.5  OR3X1_LVT    I_RISC_CORE/g44336/Y                                       
      0     927     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_1_/D 
#----------------------------------------------------------------------------------------------------------



Path 121: MET (1266 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     107                  
       Uncertainty:-     100                  
     Required Time:=    2193                  
      Launch Clock:-       0                  
         Data Path:-     927                  
             Slack:=    1266                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                            Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                                                                          
#----------------------------------------------------------------------------------------------------------
      -       0   200      5    -  (arrival)    I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK   
    284     284    51      6  3.1  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/Q     
     85     368    88      5  2.9  NAND2X0_RVT  I_RISC_CORE/g44872/Y                                       
     95     463    33      3  1.5  AND2X1_RVT   I_RISC_CORE/g44665/Y                                       
     93     556    34      4  2.0  AO22X1_RVT   I_RISC_CORE/g44558/Y                                       
    101     657    63     11  5.5  AND3X1_RVT   I_RISC_CORE/g44514/Y                                       
    105     762    24      1  0.6  AO22X1_RVT   I_RISC_CORE/g44434/Y                                       
     65     827    32      1  0.6  AO221X1_RVT  I_RISC_CORE/g44374/Y                                       
    100     927    42      1  0.5  OR3X1_LVT    I_RISC_CORE/g44342/Y                                       
      0     927     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_0_/D 
#----------------------------------------------------------------------------------------------------------



Path 122: MET (1266 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     107                  
       Uncertainty:-     100                  
     Required Time:=    2193                  
      Launch Clock:-       0                  
         Data Path:-     927                  
             Slack:=    1266                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                            Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                                                                          
#----------------------------------------------------------------------------------------------------------
      -       0   200      5    -  (arrival)    I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK   
    284     284    51      6  3.1  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/Q     
     85     368    88      5  2.9  NAND2X0_RVT  I_RISC_CORE/g44872/Y                                       
     95     463    33      3  1.5  AND2X1_RVT   I_RISC_CORE/g44665/Y                                       
     93     556    34      4  2.0  AO22X1_RVT   I_RISC_CORE/g44558/Y                                       
    101     657    63     11  5.5  AND3X1_RVT   I_RISC_CORE/g44490/Y                                       
    105     762    24      1  0.6  AO22X1_RVT   I_RISC_CORE/g44418/Y                                       
     65     827    32      1  0.6  AO221X1_RVT  I_RISC_CORE/g44369/Y                                       
    100     927    42      1  0.5  OR3X1_LVT    I_RISC_CORE/g44337/Y                                       
      0     927     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_0_/D 
#----------------------------------------------------------------------------------------------------------



Path 123: MET (1266 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     107                  
       Uncertainty:-     100                  
     Required Time:=    2193                  
      Launch Clock:-       0                  
         Data Path:-     927                  
             Slack:=    1266                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                            Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                                                                          
#----------------------------------------------------------------------------------------------------------
      -       0   200      5    -  (arrival)    I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK   
    284     284    51      6  3.1  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/Q     
     85     368    88      5  2.9  NAND2X0_RVT  I_RISC_CORE/g44872/Y                                       
     95     463    33      3  1.5  AND2X1_RVT   I_RISC_CORE/g44665/Y                                       
     93     556    34      4  2.0  AO22X1_RVT   I_RISC_CORE/g44558/Y                                       
    101     657    63     11  5.5  AND3X1_RVT   I_RISC_CORE/g44490/Y                                       
    105     762    24      1  0.6  AO22X1_RVT   I_RISC_CORE/g44444/Y                                       
     65     827    32      1  0.6  AO221X1_RVT  I_RISC_CORE/g44381/Y                                       
    100     927    42      1  0.5  OR3X1_LVT    I_RISC_CORE/g44349/Y                                       
      0     927     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_3_/D 
#----------------------------------------------------------------------------------------------------------



Path 124: MET (1266 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     107                  
       Uncertainty:-     100                  
     Required Time:=    2193                  
      Launch Clock:-       0                  
         Data Path:-     927                  
             Slack:=    1266                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                            Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                                                                          
#----------------------------------------------------------------------------------------------------------
      -       0   200      5    -  (arrival)    I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK   
    284     284    51      6  3.1  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/Q     
     85     368    88      5  2.9  NAND2X0_RVT  I_RISC_CORE/g44872/Y                                       
     95     463    33      3  1.5  AND2X1_RVT   I_RISC_CORE/g44665/Y                                       
     93     556    34      4  2.0  AO22X1_RVT   I_RISC_CORE/g44558/Y                                       
    101     657    63     11  5.5  AND3X1_RVT   I_RISC_CORE/g44490/Y                                       
    105     762    24      1  0.6  AO22X1_RVT   I_RISC_CORE/g44430/Y                                       
     65     827    32      1  0.6  AO221X1_RVT  I_RISC_CORE/g44372/Y                                       
    100     927    42      1  0.5  OR3X1_LVT    I_RISC_CORE/g44340/Y                                       
      0     927     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_2_/D 
#----------------------------------------------------------------------------------------------------------



Path 125: MET (1266 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     107                  
       Uncertainty:-     100                  
     Required Time:=    2193                  
      Launch Clock:-       0                  
         Data Path:-     927                  
             Slack:=    1266                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                            Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                                                                          
#----------------------------------------------------------------------------------------------------------
      -       0   200      5    -  (arrival)    I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK   
    284     284    51      6  3.1  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/Q     
     85     368    88      5  2.9  NAND2X0_RVT  I_RISC_CORE/g44872/Y                                       
     95     463    33      3  1.5  AND2X1_RVT   I_RISC_CORE/g44665/Y                                       
     93     556    34      4  2.0  AO22X1_RVT   I_RISC_CORE/g44558/Y                                       
    101     657    63     11  5.5  AND3X1_RVT   I_RISC_CORE/g44514/Y                                       
    105     762    24      1  0.6  AO22X1_RVT   I_RISC_CORE/g44431/Y                                       
     65     827    32      1  0.6  AO221X1_RVT  I_RISC_CORE/g44373/Y                                       
    100     927    42      1  0.5  OR3X1_LVT    I_RISC_CORE/g44341/Y                                       
      0     927     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_1_/D 
#----------------------------------------------------------------------------------------------------------



Path 126: MET (1266 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     107                  
       Uncertainty:-     100                  
     Required Time:=    2193                  
      Launch Clock:-       0                  
         Data Path:-     927                  
             Slack:=    1266                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                            Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                                                                          
#----------------------------------------------------------------------------------------------------------
      -       0   200      5    -  (arrival)    I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK   
    284     284    51      6  3.1  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/Q     
     85     368    88      5  2.9  NAND2X0_RVT  I_RISC_CORE/g44872/Y                                       
     95     463    33      3  1.5  AND2X1_RVT   I_RISC_CORE/g44665/Y                                       
     93     556    34      4  2.0  AO22X1_RVT   I_RISC_CORE/g44558/Y                                       
    101     657    63     11  5.5  AND3X1_RVT   I_RISC_CORE/g44514/Y                                       
    105     762    24      1  0.6  AO22X1_RVT   I_RISC_CORE/g44409/Y                                       
     65     827    32      1  0.6  AO221X1_RVT  I_RISC_CORE/g44371/Y                                       
    100     927    42      1  0.5  OR3X1_LVT    I_RISC_CORE/g44339/Y                                       
      0     927     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_0_/D 
#----------------------------------------------------------------------------------------------------------



Path 127: MET (1281 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_28_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_28_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     136                  
       Uncertainty:-     100                  
     Required Time:=    2164                  
      Launch Clock:-       0                  
         Data Path:-     883                  
             Slack:=    1281                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200    127    -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    292     292    62      3  4.5  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     97     389    54      4  4.2  AND2X1_RVT   I_PARSER/g455/Y                                   
     54     444    57     35 19.8  INVX4_LVT    I_CONTEXT_MEM/g3703/Y                             
     91     534    20      1  0.6  NOR2X0_RVT   I_CONTEXT_MEM/g3697/Y                             
    113     647    94     32 16.0  AND2X2_RVT   I_CONTEXT_MEM/g3690/Y                             
    134     781    43      1  0.6  AO222X1_RVT  I_CONTEXT_MEM/g3682/Y                             
    101     883    55      6  2.6  AO221X1_RVT  I_CONTEXT_MEM/g3635/Y                             
      0     883     -      6    -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_28_/D 
#-------------------------------------------------------------------------------------------------



Path 128: MET (1323 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_23_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_23_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     138                  
       Uncertainty:-     100                  
     Required Time:=    2162                  
      Launch Clock:-       0                  
         Data Path:-     838                  
             Slack:=    1323                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200    127    -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    292     292    62      3  4.5  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     97     389    54      4  4.2  AND2X1_RVT   I_PARSER/g455/Y                                   
     54     444    57     35 19.8  INVX4_LVT    I_CONTEXT_MEM/g3703/Y                             
    157     600    87     32 16.0  NOR3X2_RVT   I_CONTEXT_MEM/g3692/Y                             
    131     732    43      1  0.6  AO222X1_RVT  I_CONTEXT_MEM/g3655/Y                             
    107     838    62      8  3.4  AO221X1_RVT  I_CONTEXT_MEM/g3645/Y                             
      0     838     -      8    -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_23_/D 
#-------------------------------------------------------------------------------------------------



Path 129: MET (1323 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     138                  
       Uncertainty:-     100                  
     Required Time:=    2162                  
      Launch Clock:-       0                  
         Data Path:-     838                  
             Slack:=    1323                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200    127    -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    292     292    62      3  4.5  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     97     389    54      4  4.2  AND2X1_RVT   I_PARSER/g455/Y                                   
     54     444    57     35 19.8  INVX4_LVT    I_CONTEXT_MEM/g3703/Y                             
    157     600    87     32 16.0  NOR3X2_RVT   I_CONTEXT_MEM/g3692/Y                             
    131     732    43      1  0.6  AO222X1_RVT  I_CONTEXT_MEM/g3656/Y                             
    107     838    62      8  3.4  AO221X1_RVT  I_CONTEXT_MEM/g3620/Y                             
      0     838     -      8    -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/D 
#-------------------------------------------------------------------------------------------------



Path 130: MET (1323 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     138                  
       Uncertainty:-     100                  
     Required Time:=    2162                  
      Launch Clock:-       0                  
         Data Path:-     838                  
             Slack:=    1323                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200    127    -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    292     292    62      3  4.5  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     97     389    54      4  4.2  AND2X1_RVT   I_PARSER/g455/Y                                   
     54     444    57     35 19.8  INVX4_LVT    I_CONTEXT_MEM/g3703/Y                             
    157     600    87     32 16.0  NOR3X2_RVT   I_CONTEXT_MEM/g3692/Y                             
    131     732    43      1  0.6  AO222X1_RVT  I_CONTEXT_MEM/g3660/Y                             
    107     838    62      8  3.4  AO221X1_RVT  I_CONTEXT_MEM/g3623/Y                             
      0     838     -      8    -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/D 
#-------------------------------------------------------------------------------------------------



Path 131: MET (1323 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     138                  
       Uncertainty:-     100                  
     Required Time:=    2162                  
      Launch Clock:-       0                  
         Data Path:-     838                  
             Slack:=    1323                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200    127    -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    292     292    62      3  4.5  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     97     389    54      4  4.2  AND2X1_RVT   I_PARSER/g455/Y                                   
     54     444    57     35 19.8  INVX4_LVT    I_CONTEXT_MEM/g3703/Y                             
    157     600    87     32 16.0  NOR3X2_RVT   I_CONTEXT_MEM/g3692/Y                             
    131     732    43      1  0.6  AO222X1_RVT  I_CONTEXT_MEM/g3664/Y                             
    107     838    62      8  3.4  AO221X1_RVT  I_CONTEXT_MEM/g3628/Y                             
      0     838     -      8    -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/D 
#-------------------------------------------------------------------------------------------------



Path 132: MET (1323 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     138                  
       Uncertainty:-     100                  
     Required Time:=    2162                  
      Launch Clock:-       0                  
         Data Path:-     838                  
             Slack:=    1323                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200    127    -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    292     292    62      3  4.5  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     97     389    54      4  4.2  AND2X1_RVT   I_PARSER/g455/Y                                   
     54     444    57     35 19.8  INVX4_LVT    I_CONTEXT_MEM/g3703/Y                             
    157     600    87     32 16.0  NOR3X2_RVT   I_CONTEXT_MEM/g3692/Y                             
    131     732    43      1  0.6  AO222X1_RVT  I_CONTEXT_MEM/g3669/Y                             
    107     838    62      8  3.4  AO221X1_RVT  I_CONTEXT_MEM/g3617/Y                             
      0     838     -      8    -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/D 
#-------------------------------------------------------------------------------------------------



Path 133: MET (1323 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     138                  
       Uncertainty:-     100                  
     Required Time:=    2162                  
      Launch Clock:-       0                  
         Data Path:-     838                  
             Slack:=    1323                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200    127    -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    292     292    62      3  4.5  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     97     389    54      4  4.2  AND2X1_RVT   I_PARSER/g455/Y                                   
     54     444    57     35 19.8  INVX4_LVT    I_CONTEXT_MEM/g3703/Y                             
    157     600    87     32 16.0  NOR3X2_RVT   I_CONTEXT_MEM/g3692/Y                             
    131     732    43      1  0.6  AO222X1_RVT  I_CONTEXT_MEM/g3672/Y                             
    107     838    62      8  3.4  AO221X1_RVT  I_CONTEXT_MEM/g3636/Y                             
      0     838     -      8    -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/D 
#-------------------------------------------------------------------------------------------------



Path 134: MET (1331 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     136                  
       Uncertainty:-     100                  
     Required Time:=    2164                  
      Launch Clock:-       0                  
         Data Path:-     833                  
             Slack:=    1331                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200    127    -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    292     292    62      3  4.5  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     97     389    54      4  4.2  AND2X1_RVT   I_PARSER/g455/Y                                   
     54     444    57     35 19.8  INVX4_LVT    I_CONTEXT_MEM/g3703/Y                             
    157     600    87     32 16.0  NOR3X2_RVT   I_CONTEXT_MEM/g3692/Y                             
    131     732    43      1  0.6  AO222X1_RVT  I_CONTEXT_MEM/g3678/Y                             
    101     833    55      6  2.6  AO221X1_RVT  I_CONTEXT_MEM/g3647/Y                             
      0     833     -      6    -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/D 
#-------------------------------------------------------------------------------------------------



Path 135: MET (1331 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     136                  
       Uncertainty:-     100                  
     Required Time:=    2164                  
      Launch Clock:-       0                  
         Data Path:-     833                  
             Slack:=    1331                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200    127    -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    292     292    62      3  4.5  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     97     389    54      4  4.2  AND2X1_RVT   I_PARSER/g455/Y                                   
     54     444    57     35 19.8  INVX4_LVT    I_CONTEXT_MEM/g3703/Y                             
    157     600    87     32 16.0  NOR3X2_RVT   I_CONTEXT_MEM/g3692/Y                             
    131     732    43      1  0.6  AO222X1_RVT  I_CONTEXT_MEM/g3684/Y                             
    101     833    55      6  2.6  AO221X1_RVT  I_CONTEXT_MEM/g3648/Y                             
      0     833     -      6    -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/D 
#-------------------------------------------------------------------------------------------------



Path 136: MET (1331 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     136                  
       Uncertainty:-     100                  
     Required Time:=    2164                  
      Launch Clock:-       0                  
         Data Path:-     833                  
             Slack:=    1331                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200    127    -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    292     292    62      3  4.5  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     97     389    54      4  4.2  AND2X1_RVT   I_PARSER/g455/Y                                   
     54     444    57     35 19.8  INVX4_LVT    I_CONTEXT_MEM/g3703/Y                             
    157     600    87     32 16.0  NOR3X2_RVT   I_CONTEXT_MEM/g3692/Y                             
    131     732    43      1  0.6  AO222X1_RVT  I_CONTEXT_MEM/g3663/Y                             
    101     833    55      6  2.6  AO221X1_RVT  I_CONTEXT_MEM/g3618/Y                             
      0     833     -      6    -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/D 
#-------------------------------------------------------------------------------------------------



Path 137: MET (1331 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_26_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_26_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     136                  
       Uncertainty:-     100                  
     Required Time:=    2164                  
      Launch Clock:-       0                  
         Data Path:-     833                  
             Slack:=    1331                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200    127    -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    292     292    62      3  4.5  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     97     389    54      4  4.2  AND2X1_RVT   I_PARSER/g455/Y                                   
     54     444    57     35 19.8  INVX4_LVT    I_CONTEXT_MEM/g3703/Y                             
    157     600    87     32 16.0  NOR3X2_RVT   I_CONTEXT_MEM/g3692/Y                             
    131     732    43      1  0.6  AO222X1_RVT  I_CONTEXT_MEM/g3666/Y                             
    101     833    55      6  2.6  AO221X1_RVT  I_CONTEXT_MEM/g3627/Y                             
      0     833     -      6    -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_26_/D 
#-------------------------------------------------------------------------------------------------



Path 138: MET (1331 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     136                  
       Uncertainty:-     100                  
     Required Time:=    2164                  
      Launch Clock:-       0                  
         Data Path:-     833                  
             Slack:=    1331                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200    127    -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    292     292    62      3  4.5  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     97     389    54      4  4.2  AND2X1_RVT   I_PARSER/g455/Y                                   
     54     444    57     35 19.8  INVX4_LVT    I_CONTEXT_MEM/g3703/Y                             
    157     600    87     32 16.0  NOR3X2_RVT   I_CONTEXT_MEM/g3692/Y                             
    131     732    43      1  0.6  AO222X1_RVT  I_CONTEXT_MEM/g3671/Y                             
    101     833    55      6  2.6  AO221X1_RVT  I_CONTEXT_MEM/g3631/Y                             
      0     833     -      6    -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/D 
#-------------------------------------------------------------------------------------------------



Path 139: MET (1331 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     136                  
       Uncertainty:-     100                  
     Required Time:=    2164                  
      Launch Clock:-       0                  
         Data Path:-     833                  
             Slack:=    1331                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200    127    -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    292     292    62      3  4.5  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     97     389    54      4  4.2  AND2X1_RVT   I_PARSER/g455/Y                                   
     54     444    57     35 19.8  INVX4_LVT    I_CONTEXT_MEM/g3703/Y                             
    157     600    87     32 16.0  NOR3X2_RVT   I_CONTEXT_MEM/g3692/Y                             
    131     732    43      1  0.6  AO222X1_RVT  I_CONTEXT_MEM/g3679/Y                             
    101     833    55      6  2.6  AO221X1_RVT  I_CONTEXT_MEM/g3640/Y                             
      0     833     -      6    -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/D 
#-------------------------------------------------------------------------------------------------



Path 140: MET (1331 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_15_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_15_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     136                  
       Uncertainty:-     100                  
     Required Time:=    2164                  
      Launch Clock:-       0                  
         Data Path:-     833                  
             Slack:=    1331                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200    127    -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    292     292    62      3  4.5  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     97     389    54      4  4.2  AND2X1_RVT   I_PARSER/g455/Y                                   
     54     444    57     35 19.8  INVX4_LVT    I_CONTEXT_MEM/g3703/Y                             
    157     600    87     32 16.0  NOR3X2_RVT   I_CONTEXT_MEM/g3692/Y                             
    131     732    43      1  0.6  AO222X1_RVT  I_CONTEXT_MEM/g3683/Y                             
    101     833    55      6  2.6  AO221X1_RVT  I_CONTEXT_MEM/g3646/Y                             
      0     833     -      6    -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_15_/D 
#-------------------------------------------------------------------------------------------------



Path 141: MET (1331 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_12_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_12_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     136                  
       Uncertainty:-     100                  
     Required Time:=    2164                  
      Launch Clock:-       0                  
         Data Path:-     833                  
             Slack:=    1331                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200    127    -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    292     292    62      3  4.5  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     97     389    54      4  4.2  AND2X1_RVT   I_PARSER/g455/Y                                   
     54     444    57     35 19.8  INVX4_LVT    I_CONTEXT_MEM/g3703/Y                             
    157     600    87     32 16.0  NOR3X2_RVT   I_CONTEXT_MEM/g3692/Y                             
    131     732    43      1  0.6  AO222X1_RVT  I_CONTEXT_MEM/g3657/Y                             
    101     833    55      6  2.6  AO221X1_RVT  I_CONTEXT_MEM/g3622/Y                             
      0     833     -      6    -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_12_/D 
#-------------------------------------------------------------------------------------------------



Path 142: MET (1331 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     136                  
       Uncertainty:-     100                  
     Required Time:=    2164                  
      Launch Clock:-       0                  
         Data Path:-     833                  
             Slack:=    1331                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200    127    -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    292     292    62      3  4.5  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     97     389    54      4  4.2  AND2X1_RVT   I_PARSER/g455/Y                                   
     54     444    57     35 19.8  INVX4_LVT    I_CONTEXT_MEM/g3703/Y                             
    157     600    87     32 16.0  NOR3X2_RVT   I_CONTEXT_MEM/g3692/Y                             
    131     732    43      1  0.6  AO222X1_RVT  I_CONTEXT_MEM/g3659/Y                             
    101     833    55      6  2.6  AO221X1_RVT  I_CONTEXT_MEM/g3624/Y                             
      0     833     -      6    -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/D 
#-------------------------------------------------------------------------------------------------



Path 143: MET (1331 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_10_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_10_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     136                  
       Uncertainty:-     100                  
     Required Time:=    2164                  
      Launch Clock:-       0                  
         Data Path:-     833                  
             Slack:=    1331                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200    127    -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    292     292    62      3  4.5  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     97     389    54      4  4.2  AND2X1_RVT   I_PARSER/g455/Y                                   
     54     444    57     35 19.8  INVX4_LVT    I_CONTEXT_MEM/g3703/Y                             
    157     600    87     32 16.0  NOR3X2_RVT   I_CONTEXT_MEM/g3692/Y                             
    131     732    43      1  0.6  AO222X1_RVT  I_CONTEXT_MEM/g3661/Y                             
    101     833    55      6  2.6  AO221X1_RVT  I_CONTEXT_MEM/g3625/Y                             
      0     833     -      6    -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_10_/D 
#-------------------------------------------------------------------------------------------------



Path 144: MET (1331 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_8_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_8_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     136                  
       Uncertainty:-     100                  
     Required Time:=    2164                  
      Launch Clock:-       0                  
         Data Path:-     833                  
             Slack:=    1331                  

#------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                
#------------------------------------------------------------------------------------------------
      -       0   200    127    -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                      
    292     292    62      3  4.5  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                        
     97     389    54      4  4.2  AND2X1_RVT   I_PARSER/g455/Y                                  
     54     444    57     35 19.8  INVX4_LVT    I_CONTEXT_MEM/g3703/Y                            
    157     600    87     32 16.0  NOR3X2_RVT   I_CONTEXT_MEM/g3692/Y                            
    131     732    43      1  0.6  AO222X1_RVT  I_CONTEXT_MEM/g3665/Y                            
    101     833    55      6  2.6  AO221X1_RVT  I_CONTEXT_MEM/g3629/Y                            
      0     833     -      6    -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_8_/D 
#------------------------------------------------------------------------------------------------



Path 145: MET (1407 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_7__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_7__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     150                  
       Uncertainty:-     100                  
     Required Time:=    2150                  
      Launch Clock:-       0                  
         Data Path:-     743                  
             Slack:=    1407                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                         
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                         
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                         
    139     743    90     13  7.2  MUX21X1_RVT  I_RISC_CORE/g44468/Y                                         
      0     743     -     13    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_7__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 146: MET (1407 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_6__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_6__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     150                  
       Uncertainty:-     100                  
     Required Time:=    2150                  
      Launch Clock:-       0                  
         Data Path:-     743                  
             Slack:=    1407                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                         
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                         
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                         
    139     743    90     13  7.2  MUX21X1_RVT  I_RISC_CORE/g44468/Y                                         
      0     743     -     13    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_6__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 147: MET (1407 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_5__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_5__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     150                  
       Uncertainty:-     100                  
     Required Time:=    2150                  
      Launch Clock:-       0                  
         Data Path:-     743                  
             Slack:=    1407                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                         
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                         
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                         
    139     743    90     13  7.2  MUX21X1_RVT  I_RISC_CORE/g44468/Y                                         
      0     743     -     13    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_5__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 148: MET (1407 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_4__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_4__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     150                  
       Uncertainty:-     100                  
     Required Time:=    2150                  
      Launch Clock:-       0                  
         Data Path:-     743                  
             Slack:=    1407                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                         
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                         
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                         
    139     743    90     13  7.2  MUX21X1_RVT  I_RISC_CORE/g44468/Y                                         
      0     743     -     13    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_4__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 149: MET (1407 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_3__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_3__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     150                  
       Uncertainty:-     100                  
     Required Time:=    2150                  
      Launch Clock:-       0                  
         Data Path:-     743                  
             Slack:=    1407                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                         
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                         
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                         
    139     743    90     13  7.2  MUX21X1_RVT  I_RISC_CORE/g44468/Y                                         
      0     743     -     13    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_3__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 150: MET (1407 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_2__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_2__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     150                  
       Uncertainty:-     100                  
     Required Time:=    2150                  
      Launch Clock:-       0                  
         Data Path:-     743                  
             Slack:=    1407                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                         
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                         
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                         
    139     743    90     13  7.2  MUX21X1_RVT  I_RISC_CORE/g44468/Y                                         
      0     743     -     13    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_2__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 151: MET (1407 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_1__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_1__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     150                  
       Uncertainty:-     100                  
     Required Time:=    2150                  
      Launch Clock:-       0                  
         Data Path:-     743                  
             Slack:=    1407                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                         
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                         
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                         
    139     743    90     13  7.2  MUX21X1_RVT  I_RISC_CORE/g44468/Y                                         
      0     743     -     13    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_1__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 152: MET (1407 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_0__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_0__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     150                  
       Uncertainty:-     100                  
     Required Time:=    2150                  
      Launch Clock:-       0                  
         Data Path:-     743                  
             Slack:=    1407                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                         
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                         
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                         
    139     743    90     13  7.2  MUX21X1_RVT  I_RISC_CORE/g44468/Y                                         
      0     743     -     13    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_0__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 153: MET (1411 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/clk_gate_Oprnd_A_reg/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/clk_gate_Oprnd_A_reg/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     302                  
       Uncertainty:-     100                  
     Required Time:=    1998                  
      Launch Clock:-       0                  
         Data Path:-     588                  
             Slack:=    1411                  

#------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                       
#  (ps)   (ps)   (ps)        (fF)                                                                      
#------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK    
    282     282    49      5  2.8  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q      
     60     341    62      3  1.7  NAND2X0_RVT  I_RISC_CORE/g44852/Y                                   
     42     383    33      1  0.5  INVX0_RVT    I_RISC_CORE/g44807/Y                                   
     86     469    30      1  0.5  OA22X1_RVT   I_RISC_CORE/g44611/Y                                   
    118     588    28      1  0.4  OAI21X1_RVT  I_RISC_CORE/g44480/Y                                   
      0     588     -      1    -  CGLPPRX2_LVT I_RISC_CORE/I_DATA_PATH\/clk_gate_Oprnd_A_reg/latch/EN 
#------------------------------------------------------------------------------------------------------



Path 154: MET (1435 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/clk_gate_Oprnd_B_reg/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/clk_gate_Oprnd_B_reg/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     302                  
       Uncertainty:-     100                  
     Required Time:=    1998                  
      Launch Clock:-       0                  
         Data Path:-     564                  
             Slack:=    1435                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  2.7  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     66     329    25      2  1.1  AND2X1_RVT   I_RISC_CORE/g44844/Y                                               
    113     442    67     20 11.8  NAND2X2_RVT  I_RISC_CORE/g44687/Y                                               
    121     564    28      1  0.4  OAI21X1_RVT  I_RISC_CORE/g44548/Y                                               
      0     564     -      1    -  CGLPPRX2_LVT I_RISC_CORE/I_DATA_PATH\/clk_gate_Oprnd_B_reg/latch/EN             
#------------------------------------------------------------------------------------------------------------------



Path 155: MET (1448 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_7__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_7__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     146                  
       Uncertainty:-     100                  
     Required Time:=    2154                  
      Launch Clock:-       0                  
         Data Path:-     706                  
             Slack:=    1448                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                         
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                         
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                         
    102     706    81     13  7.3  AND2X1_RVT   I_RISC_CORE/g44474/Y                                         
      0     706     -     13    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_7__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 156: MET (1448 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_6__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_6__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     146                  
       Uncertainty:-     100                  
     Required Time:=    2154                  
      Launch Clock:-       0                  
         Data Path:-     706                  
             Slack:=    1448                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                         
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                         
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                         
    102     706    81     13  7.3  AND2X1_RVT   I_RISC_CORE/g44474/Y                                         
      0     706     -     13    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_6__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 157: MET (1448 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_5__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_5__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     146                  
       Uncertainty:-     100                  
     Required Time:=    2154                  
      Launch Clock:-       0                  
         Data Path:-     706                  
             Slack:=    1448                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                         
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                         
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                         
    102     706    81     13  7.3  AND2X1_RVT   I_RISC_CORE/g44474/Y                                         
      0     706     -     13    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_5__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 158: MET (1448 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_4__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_4__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     146                  
       Uncertainty:-     100                  
     Required Time:=    2154                  
      Launch Clock:-       0                  
         Data Path:-     706                  
             Slack:=    1448                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                         
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                         
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                         
    102     706    81     13  7.3  AND2X1_RVT   I_RISC_CORE/g44474/Y                                         
      0     706     -     13    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_4__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 159: MET (1448 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_3__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_3__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     146                  
       Uncertainty:-     100                  
     Required Time:=    2154                  
      Launch Clock:-       0                  
         Data Path:-     706                  
             Slack:=    1448                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                         
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                         
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                         
    102     706    81     13  7.3  AND2X1_RVT   I_RISC_CORE/g44474/Y                                         
      0     706     -     13    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_3__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 160: MET (1448 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_2__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_2__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     146                  
       Uncertainty:-     100                  
     Required Time:=    2154                  
      Launch Clock:-       0                  
         Data Path:-     706                  
             Slack:=    1448                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                         
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                         
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                         
    102     706    81     13  7.3  AND2X1_RVT   I_RISC_CORE/g44474/Y                                         
      0     706     -     13    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_2__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 161: MET (1448 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_1__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_1__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     146                  
       Uncertainty:-     100                  
     Required Time:=    2154                  
      Launch Clock:-       0                  
         Data Path:-     706                  
             Slack:=    1448                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                         
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                         
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                         
    102     706    81     13  7.3  AND2X1_RVT   I_RISC_CORE/g44474/Y                                         
      0     706     -     13    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_1__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 162: MET (1448 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_0__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_0__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     146                  
       Uncertainty:-     100                  
     Required Time:=    2154                  
      Launch Clock:-       0                  
         Data Path:-     706                  
             Slack:=    1448                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                         
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                         
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                         
    102     706    81     13  7.3  AND2X1_RVT   I_RISC_CORE/g44474/Y                                         
      0     706     -     13    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_0__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 163: MET (1449 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_7__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_7__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     146                  
       Uncertainty:-     100                  
     Required Time:=    2154                  
      Launch Clock:-       0                  
         Data Path:-     706                  
             Slack:=    1449                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                         
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                         
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                         
    102     706    80     13  7.2  AND2X1_RVT   I_RISC_CORE/g44475/Y                                         
      0     706     -     13    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_7__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 164: MET (1449 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_6__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_6__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     146                  
       Uncertainty:-     100                  
     Required Time:=    2154                  
      Launch Clock:-       0                  
         Data Path:-     706                  
             Slack:=    1449                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                         
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                         
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                         
    102     706    80     13  7.2  AND2X1_RVT   I_RISC_CORE/g44475/Y                                         
      0     706     -     13    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_6__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 165: MET (1449 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_5__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_5__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     146                  
       Uncertainty:-     100                  
     Required Time:=    2154                  
      Launch Clock:-       0                  
         Data Path:-     706                  
             Slack:=    1449                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                         
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                         
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                         
    102     706    80     13  7.2  AND2X1_RVT   I_RISC_CORE/g44475/Y                                         
      0     706     -     13    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_5__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 166: MET (1449 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_4__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_4__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     146                  
       Uncertainty:-     100                  
     Required Time:=    2154                  
      Launch Clock:-       0                  
         Data Path:-     706                  
             Slack:=    1449                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                         
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                         
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                         
    102     706    80     13  7.2  AND2X1_RVT   I_RISC_CORE/g44475/Y                                         
      0     706     -     13    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_4__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 167: MET (1449 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_3__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_3__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     146                  
       Uncertainty:-     100                  
     Required Time:=    2154                  
      Launch Clock:-       0                  
         Data Path:-     706                  
             Slack:=    1449                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                         
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                         
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                         
    102     706    80     13  7.2  AND2X1_RVT   I_RISC_CORE/g44475/Y                                         
      0     706     -     13    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_3__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 168: MET (1449 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_2__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_2__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     146                  
       Uncertainty:-     100                  
     Required Time:=    2154                  
      Launch Clock:-       0                  
         Data Path:-     706                  
             Slack:=    1449                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                         
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                         
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                         
    102     706    80     13  7.2  AND2X1_RVT   I_RISC_CORE/g44475/Y                                         
      0     706     -     13    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_2__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 169: MET (1449 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_1__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_1__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     146                  
       Uncertainty:-     100                  
     Required Time:=    2154                  
      Launch Clock:-       0                  
         Data Path:-     706                  
             Slack:=    1449                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                         
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                         
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                         
    102     706    80     13  7.2  AND2X1_RVT   I_RISC_CORE/g44475/Y                                         
      0     706     -     13    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_1__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 170: MET (1449 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_0__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_0__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     146                  
       Uncertainty:-     100                  
     Required Time:=    2154                  
      Launch Clock:-       0                  
         Data Path:-     706                  
             Slack:=    1449                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    268     268    47      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
    103     370   126     14  7.1  INVX1_LVT    I_RISC_CORE/g44893/Y                                         
     70     440    77      2  1.1  NAND2X0_RVT  I_RISC_CORE/g44755/Y                                         
    164     604    35      3  2.1  NOR4X1_RVT   I_RISC_CORE/g44557/Y                                         
    102     706    80     13  7.2  AND2X1_RVT   I_RISC_CORE/g44475/Y                                         
      0     706     -     13    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_0__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 171: MET (1471 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     133                  
       Uncertainty:-     100                  
     Required Time:=    2167                  
      Launch Clock:-       0                  
         Data Path:-     695                  
             Slack:=    1471                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  2.7  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     66     329    25      2  1.1  AND2X1_RVT   I_RISC_CORE/g44844/Y                                               
    113     442    67     20 11.8  NAND2X2_RVT  I_RISC_CORE/g44687/Y                                               
     46     488    44      3  1.6  INVX0_RVT    I_RISC_CORE/g44641/Y                                               
    116     604    55     16  8.8  NOR2X2_RVT   I_RISC_CORE/g44594/Y                                               
     91     695    30      1  0.5  AO22X1_RVT   I_RISC_CORE/g44506/Y                                               
      0     695     -      1    -  SDFFARX2_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_3_/D                          
#------------------------------------------------------------------------------------------------------------------



Path 172: MET (1471 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     133                  
       Uncertainty:-     100                  
     Required Time:=    2167                  
      Launch Clock:-       0                  
         Data Path:-     695                  
             Slack:=    1471                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  2.7  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     66     329    25      2  1.1  AND2X1_RVT   I_RISC_CORE/g44844/Y                                               
    113     442    67     20 11.8  NAND2X2_RVT  I_RISC_CORE/g44687/Y                                               
     46     488    44      3  1.6  INVX0_RVT    I_RISC_CORE/g44641/Y                                               
    116     604    55     16  8.8  NOR2X2_RVT   I_RISC_CORE/g44594/Y                                               
     91     695    30      1  0.5  AO22X1_RVT   I_RISC_CORE/g44508/Y                                               
      0     695     -      1    -  SDFFARX2_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_1_/D                          
#------------------------------------------------------------------------------------------------------------------



Path 173: MET (1477 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_7_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_7_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    2172                  
      Launch Clock:-       0                  
         Data Path:-     695                  
             Slack:=    1477                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  2.7  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     66     329    25      2  1.1  AND2X1_RVT   I_RISC_CORE/g44844/Y                                               
    113     442    67     20 11.8  NAND2X2_RVT  I_RISC_CORE/g44687/Y                                               
     46     488    44      3  1.6  INVX0_RVT    I_RISC_CORE/g44641/Y                                               
    116     604    55     16  8.8  NOR2X2_RVT   I_RISC_CORE/g44594/Y                                               
     91     695    30      1  0.5  AO22X1_RVT   I_RISC_CORE/g44509/Y                                               
      0     695     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_7_/D                          
#------------------------------------------------------------------------------------------------------------------



Path 174: MET (1477 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_6_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_6_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    2172                  
      Launch Clock:-       0                  
         Data Path:-     695                  
             Slack:=    1477                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  2.7  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     66     329    25      2  1.1  AND2X1_RVT   I_RISC_CORE/g44844/Y                                               
    113     442    67     20 11.8  NAND2X2_RVT  I_RISC_CORE/g44687/Y                                               
     46     488    44      3  1.6  INVX0_RVT    I_RISC_CORE/g44641/Y                                               
    116     604    55     16  8.8  NOR2X2_RVT   I_RISC_CORE/g44594/Y                                               
     91     695    30      1  0.5  AO22X1_RVT   I_RISC_CORE/g44505/Y                                               
      0     695     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_6_/D                          
#------------------------------------------------------------------------------------------------------------------



Path 175: MET (1477 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_5_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_5_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    2172                  
      Launch Clock:-       0                  
         Data Path:-     695                  
             Slack:=    1477                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  2.7  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     66     329    25      2  1.1  AND2X1_RVT   I_RISC_CORE/g44844/Y                                               
    113     442    67     20 11.8  NAND2X2_RVT  I_RISC_CORE/g44687/Y                                               
     46     488    44      3  1.6  INVX0_RVT    I_RISC_CORE/g44641/Y                                               
    116     604    55     16  8.8  NOR2X2_RVT   I_RISC_CORE/g44594/Y                                               
     91     695    30      1  0.5  AO22X1_RVT   I_RISC_CORE/g44501/Y                                               
      0     695     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_5_/D                          
#------------------------------------------------------------------------------------------------------------------



Path 176: MET (1477 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_4_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_4_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    2172                  
      Launch Clock:-       0                  
         Data Path:-     695                  
             Slack:=    1477                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  2.7  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     66     329    25      2  1.1  AND2X1_RVT   I_RISC_CORE/g44844/Y                                               
    113     442    67     20 11.8  NAND2X2_RVT  I_RISC_CORE/g44687/Y                                               
     46     488    44      3  1.6  INVX0_RVT    I_RISC_CORE/g44641/Y                                               
    116     604    55     16  8.8  NOR2X2_RVT   I_RISC_CORE/g44594/Y                                               
     91     695    30      1  0.5  AO22X1_RVT   I_RISC_CORE/g44502/Y                                               
      0     695     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_4_/D                          
#------------------------------------------------------------------------------------------------------------------



Path 177: MET (1477 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    2172                  
      Launch Clock:-       0                  
         Data Path:-     695                  
             Slack:=    1477                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  2.7  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     66     329    25      2  1.1  AND2X1_RVT   I_RISC_CORE/g44844/Y                                               
    113     442    67     20 11.8  NAND2X2_RVT  I_RISC_CORE/g44687/Y                                               
     46     488    44      3  1.6  INVX0_RVT    I_RISC_CORE/g44641/Y                                               
    116     604    55     16  8.8  NOR2X2_RVT   I_RISC_CORE/g44594/Y                                               
     91     695    30      1  0.5  AO22X1_RVT   I_RISC_CORE/g44503/Y                                               
      0     695     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_2_/D                          
#------------------------------------------------------------------------------------------------------------------



Path 178: MET (1477 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    2172                  
      Launch Clock:-       0                  
         Data Path:-     695                  
             Slack:=    1477                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  2.7  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     66     329    25      2  1.1  AND2X1_RVT   I_RISC_CORE/g44844/Y                                               
    113     442    67     20 11.8  NAND2X2_RVT  I_RISC_CORE/g44687/Y                                               
     46     488    44      3  1.6  INVX0_RVT    I_RISC_CORE/g44641/Y                                               
    116     604    55     16  8.8  NOR2X2_RVT   I_RISC_CORE/g44594/Y                                               
     91     695    30      1  0.5  AO22X1_RVT   I_RISC_CORE/g44496/Y                                               
      0     695     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_0_/D                          
#------------------------------------------------------------------------------------------------------------------



Path 179: MET (1507 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_15_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_15_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     125                  
       Uncertainty:-     100                  
     Required Time:=    2175                  
      Launch Clock:-       0                  
         Data Path:-     668                  
             Slack:=    1507                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  2.7  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     66     329    25      2  1.1  AND2X1_RVT   I_RISC_CORE/g44844/Y                                               
    113     442    67     20 11.8  NAND2X2_RVT  I_RISC_CORE/g44687/Y                                               
     46     488    44      3  1.6  INVX0_RVT    I_RISC_CORE/g44641/Y                                               
    116     604    55     16  8.8  NOR2X2_RVT   I_RISC_CORE/g44594/Y                                               
     64     668    24      1  0.5  AND2X1_RVT   I_RISC_CORE/g44521/Y                                               
      0     668     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_15_/D                         
#------------------------------------------------------------------------------------------------------------------



Path 180: MET (1507 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_14_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_14_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     125                  
       Uncertainty:-     100                  
     Required Time:=    2175                  
      Launch Clock:-       0                  
         Data Path:-     668                  
             Slack:=    1507                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  2.7  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     66     329    25      2  1.1  AND2X1_RVT   I_RISC_CORE/g44844/Y                                               
    113     442    67     20 11.8  NAND2X2_RVT  I_RISC_CORE/g44687/Y                                               
     46     488    44      3  1.6  INVX0_RVT    I_RISC_CORE/g44641/Y                                               
    116     604    55     16  8.8  NOR2X2_RVT   I_RISC_CORE/g44594/Y                                               
     64     668    24      1  0.5  AND2X1_RVT   I_RISC_CORE/g44528/Y                                               
      0     668     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_14_/D                         
#------------------------------------------------------------------------------------------------------------------



Path 181: MET (1507 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_13_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_13_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     125                  
       Uncertainty:-     100                  
     Required Time:=    2175                  
      Launch Clock:-       0                  
         Data Path:-     668                  
             Slack:=    1507                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  2.7  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     66     329    25      2  1.1  AND2X1_RVT   I_RISC_CORE/g44844/Y                                               
    113     442    67     20 11.8  NAND2X2_RVT  I_RISC_CORE/g44687/Y                                               
     46     488    44      3  1.6  INVX0_RVT    I_RISC_CORE/g44641/Y                                               
    116     604    55     16  8.8  NOR2X2_RVT   I_RISC_CORE/g44594/Y                                               
     64     668    24      1  0.5  AND2X1_RVT   I_RISC_CORE/g44526/Y                                               
      0     668     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_13_/D                         
#------------------------------------------------------------------------------------------------------------------



Path 182: MET (1507 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_12_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_12_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     125                  
       Uncertainty:-     100                  
     Required Time:=    2175                  
      Launch Clock:-       0                  
         Data Path:-     668                  
             Slack:=    1507                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  2.7  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     66     329    25      2  1.1  AND2X1_RVT   I_RISC_CORE/g44844/Y                                               
    113     442    67     20 11.8  NAND2X2_RVT  I_RISC_CORE/g44687/Y                                               
     46     488    44      3  1.6  INVX0_RVT    I_RISC_CORE/g44641/Y                                               
    116     604    55     16  8.8  NOR2X2_RVT   I_RISC_CORE/g44594/Y                                               
     64     668    24      1  0.5  AND2X1_RVT   I_RISC_CORE/g44529/Y                                               
      0     668     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_12_/D                         
#------------------------------------------------------------------------------------------------------------------



Path 183: MET (1507 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_11_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_11_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     125                  
       Uncertainty:-     100                  
     Required Time:=    2175                  
      Launch Clock:-       0                  
         Data Path:-     668                  
             Slack:=    1507                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  2.7  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     66     329    25      2  1.1  AND2X1_RVT   I_RISC_CORE/g44844/Y                                               
    113     442    67     20 11.8  NAND2X2_RVT  I_RISC_CORE/g44687/Y                                               
     46     488    44      3  1.6  INVX0_RVT    I_RISC_CORE/g44641/Y                                               
    116     604    55     16  8.8  NOR2X2_RVT   I_RISC_CORE/g44594/Y                                               
     64     668    24      1  0.5  AND2X1_RVT   I_RISC_CORE/g44533/Y                                               
      0     668     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_11_/D                         
#------------------------------------------------------------------------------------------------------------------



Path 184: MET (1507 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_10_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_10_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     125                  
       Uncertainty:-     100                  
     Required Time:=    2175                  
      Launch Clock:-       0                  
         Data Path:-     668                  
             Slack:=    1507                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  2.7  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     66     329    25      2  1.1  AND2X1_RVT   I_RISC_CORE/g44844/Y                                               
    113     442    67     20 11.8  NAND2X2_RVT  I_RISC_CORE/g44687/Y                                               
     46     488    44      3  1.6  INVX0_RVT    I_RISC_CORE/g44641/Y                                               
    116     604    55     16  8.8  NOR2X2_RVT   I_RISC_CORE/g44594/Y                                               
     64     668    24      1  0.5  AND2X1_RVT   I_RISC_CORE/g44532/Y                                               
      0     668     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_10_/D                         
#------------------------------------------------------------------------------------------------------------------



Path 185: MET (1507 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_9_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_9_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     125                  
       Uncertainty:-     100                  
     Required Time:=    2175                  
      Launch Clock:-       0                  
         Data Path:-     668                  
             Slack:=    1507                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  2.7  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     66     329    25      2  1.1  AND2X1_RVT   I_RISC_CORE/g44844/Y                                               
    113     442    67     20 11.8  NAND2X2_RVT  I_RISC_CORE/g44687/Y                                               
     46     488    44      3  1.6  INVX0_RVT    I_RISC_CORE/g44641/Y                                               
    116     604    55     16  8.8  NOR2X2_RVT   I_RISC_CORE/g44594/Y                                               
     64     668    24      1  0.5  AND2X1_RVT   I_RISC_CORE/g44531/Y                                               
      0     668     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_9_/D                          
#------------------------------------------------------------------------------------------------------------------



Path 186: MET (1507 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_8_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_8_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     125                  
       Uncertainty:-     100                  
     Required Time:=    2175                  
      Launch Clock:-       0                  
         Data Path:-     668                  
             Slack:=    1507                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  2.7  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     66     329    25      2  1.1  AND2X1_RVT   I_RISC_CORE/g44844/Y                                               
    113     442    67     20 11.8  NAND2X2_RVT  I_RISC_CORE/g44687/Y                                               
     46     488    44      3  1.6  INVX0_RVT    I_RISC_CORE/g44641/Y                                               
    116     604    55     16  8.8  NOR2X2_RVT   I_RISC_CORE/g44594/Y                                               
     64     668    24      1  0.5  AND2X1_RVT   I_RISC_CORE/g44527/Y                                               
      0     668     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_8_/D                          
#------------------------------------------------------------------------------------------------------------------



Path 187: MET (1560 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/clk_gate_PCint_reg/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/clk_gate_PCint_reg/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     312                  
       Uncertainty:-     100                  
     Required Time:=    1988                  
      Launch Clock:-       0                  
         Data Path:-     428                  
             Slack:=    1560                  

#---------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                  Timing Point                              
#  (ps)   (ps)   (ps)        (fF)                                                                                     
#---------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK    
    281     281    48      4  2.7  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q      
     38     319    37      4  2.3  INVX1_RVT    I_RISC_CORE/g44881/Y                                                  
     60     379    68      4  2.4  NAND3X0_RVT  I_RISC_CORE/g44736/Y                                                  
     49     428    46      4  1.8  INVX0_RVT    I_RISC_CORE/g44689/Y                                                  
      0     428     -      4    -  CGLPPRX2_LVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/clk_gate_PCint_reg/latch/EN 
#---------------------------------------------------------------------------------------------------------------------



Path 188: MET (1580 ps) Setup Check with Pin R_678/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) R_678/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     134                  
       Uncertainty:-     100                  
     Required Time:=    4566                  
      Launch Clock:-    2400                  
         Data Path:-     586                  
             Slack:=    1580                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK 
    278    2678    61     11  5.4  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/Q   
     43    2721    34      1  0.6  INVX0_RVT    I_PARSER/g609/Y                                    
     65    2786    78      4  2.4  NAND2X0_RVT  I_PARSER/g602/Y                                    
     42    2829    38      1  0.5  INVX1_RVT    I_PARSER/g600/Y                                    
     50    2879    52      2  1.1  NAND2X0_RVT  I_PARSER/g578/Y                                    
     69    2948    28      1  0.6  AND2X1_RVT   I_PARSER/g577/Y                                    
     38    2986    36      1  0.5  NAND2X0_RVT  g2975/Y                                            
      0    2986     -      1    -  SDFFASX2_RVT R_678/D                                            
#--------------------------------------------------------------------------------------------------



Path 189: MET (1590 ps) Setup Check with Pin I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     130                  
       Uncertainty:-     100                  
     Required Time:=    2170                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=    1590                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  2.7  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     43     306    36      4  2.3  INVX1_RVT    I_RISC_CORE/g44881/Y                                               
     86     392   105      4  2.4  NAND3X0_RVT  I_RISC_CORE/g44736/Y                                               
    111     502    31      1  0.7  OA21X1_RVT   I_RISC_CORE/g44616/Y                                               
     77     580    19      1  0.5  NOR2X0_RVT   I_RISC_CORE/g44523/Y                                               
      0     580     -      1    -  SDFFARX2_RVT I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/D                    
#------------------------------------------------------------------------------------------------------------------



Path 190: MET (1620 ps) Setup Check with Pin I_PARSER/pci_w_mux_select_reg_2_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PARSER/pci_w_mux_select_reg_2_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     125                  
       Uncertainty:-     100                  
     Required Time:=    4575                  
      Launch Clock:-    2400                  
         Data Path:-     555                  
             Slack:=    1620                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK 
    298    2698    70     11  5.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/Q   
    108    2807   102      3  1.5  NAND4X0_LVT  I_PARSER/g580/Y                                    
    148    2955    22      1  0.5  OAI221X1_RVT I_PARSER/g576/Y                                    
      0    2955     -      1    -  SDFFARX1_RVT I_PARSER/pci_w_mux_select_reg_2_/D                 
#--------------------------------------------------------------------------------------------------



Path 191: MET (1620 ps) Setup Check with Pin I_PARSER/pci_w_mux_select_reg_1_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PARSER/pci_w_mux_select_reg_1_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     125                  
       Uncertainty:-     100                  
     Required Time:=    4575                  
      Launch Clock:-    2400                  
         Data Path:-     555                  
             Slack:=    1620                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK 
    298    2698    70     11  5.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/Q   
    108    2807   102      3  1.5  NAND4X0_LVT  I_PARSER/g580/Y                                    
    148    2955    22      1  0.5  OAI221X1_RVT I_PARSER/g575/Y                                    
      0    2955     -      1    -  SDFFARX1_RVT I_PARSER/pci_w_mux_select_reg_1_/D                 
#--------------------------------------------------------------------------------------------------



Path 192: MET (1624 ps) Setup Check with Pin I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_RegB_reg/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_RegB_reg/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     127                  
       Uncertainty:-     100                  
     Required Time:=    2173                  
      Launch Clock:-       0                  
         Data Path:-     548                  
             Slack:=    1624                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  2.7  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     43     306    36      4  2.3  INVX1_RVT    I_RISC_CORE/g44881/Y                                               
     86     392   105      4  2.4  NAND3X0_RVT  I_RISC_CORE/g44736/Y                                               
     80     471    56      1  0.5  NAND2X0_RVT  I_RISC_CORE/g44604/Y                                               
     77     548    30      1  0.5  AND3X1_RVT   I_RISC_CORE/g44549/Y                                               
      0     548     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_RegB_reg/D                   
#------------------------------------------------------------------------------------------------------------------



Path 193: MET (1647 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/STACK_FULL_reg/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/STACK_FULL_reg/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     130                  
       Uncertainty:-     100                  
     Required Time:=    2170                  
      Launch Clock:-       0                  
         Data Path:-     522                  
             Slack:=    1647                  

#--------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                           Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                                                                        
#--------------------------------------------------------------------------------------------------------
      -       0   200      5    -  (arrival)    I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK 
    284     284    51      6  3.1  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/Q   
     85     368    88      5  2.9  NAND2X0_RVT  I_RISC_CORE/g44872/Y                                     
     62     430    49      2  1.2  INVX0_RVT    I_RISC_CORE/g44820/Y                                     
     92     522    38      1  0.5  AND4X1_RVT   I_RISC_CORE/g44614/Y                                     
      0     522     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/STACK_FULL_reg/D   
#--------------------------------------------------------------------------------------------------------



Path 194: MET (1659 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     132                  
       Uncertainty:-     100                  
     Required Time:=    2168                  
      Launch Clock:-       0                  
         Data Path:-     510                  
             Slack:=    1659                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  2.7  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     66     329    25      2  1.1  AND2X1_RVT   I_RISC_CORE/g44844/Y                                               
    113     442    67     20 11.8  NAND2X2_RVT  I_RISC_CORE/g44687/Y                                               
     68     510    25      1  0.5  AND2X1_RVT   I_RISC_CORE/g44568/Y                                               
      0     510     -      1    -  SDFFARX2_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/D                          
#------------------------------------------------------------------------------------------------------------------



Path 195: MET (1664 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_15_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_15_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-     510                  
             Slack:=    1664                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  2.7  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     66     329    25      2  1.1  AND2X1_RVT   I_RISC_CORE/g44844/Y                                               
    113     442    67     20 11.8  NAND2X2_RVT  I_RISC_CORE/g44687/Y                                               
     68     510    25      1  0.5  AND2X1_RVT   I_RISC_CORE/g44569/Y                                               
      0     510     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_15_/D                         
#------------------------------------------------------------------------------------------------------------------



Path 196: MET (1664 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_14_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_14_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-     510                  
             Slack:=    1664                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  2.7  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     66     329    25      2  1.1  AND2X1_RVT   I_RISC_CORE/g44844/Y                                               
    113     442    67     20 11.8  NAND2X2_RVT  I_RISC_CORE/g44687/Y                                               
     68     510    25      1  0.5  AND2X1_RVT   I_RISC_CORE/g44574/Y                                               
      0     510     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_14_/D                         
#------------------------------------------------------------------------------------------------------------------



Path 197: MET (1664 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_13_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_13_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-     510                  
             Slack:=    1664                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  2.7  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     66     329    25      2  1.1  AND2X1_RVT   I_RISC_CORE/g44844/Y                                               
    113     442    67     20 11.8  NAND2X2_RVT  I_RISC_CORE/g44687/Y                                               
     68     510    25      1  0.5  AND2X1_RVT   I_RISC_CORE/g44584/Y                                               
      0     510     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_13_/D                         
#------------------------------------------------------------------------------------------------------------------



Path 198: MET (1664 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_12_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_12_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-     510                  
             Slack:=    1664                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  2.7  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     66     329    25      2  1.1  AND2X1_RVT   I_RISC_CORE/g44844/Y                                               
    113     442    67     20 11.8  NAND2X2_RVT  I_RISC_CORE/g44687/Y                                               
     68     510    25      1  0.5  AND2X1_RVT   I_RISC_CORE/g44567/Y                                               
      0     510     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_12_/D                         
#------------------------------------------------------------------------------------------------------------------



Path 199: MET (1664 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_11_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_11_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-     510                  
             Slack:=    1664                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  2.7  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     66     329    25      2  1.1  AND2X1_RVT   I_RISC_CORE/g44844/Y                                               
    113     442    67     20 11.8  NAND2X2_RVT  I_RISC_CORE/g44687/Y                                               
     68     510    25      1  0.5  AND2X1_RVT   I_RISC_CORE/g44581/Y                                               
      0     510     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_11_/D                         
#------------------------------------------------------------------------------------------------------------------



Path 200: MET (1664 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_10_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_10_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-     510                  
             Slack:=    1664                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  2.7  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     66     329    25      2  1.1  AND2X1_RVT   I_RISC_CORE/g44844/Y                                               
    113     442    67     20 11.8  NAND2X2_RVT  I_RISC_CORE/g44687/Y                                               
     68     510    25      1  0.5  AND2X1_RVT   I_RISC_CORE/g44578/Y                                               
      0     510     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_10_/D                         
#------------------------------------------------------------------------------------------------------------------



Path 201: MET (1664 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_9_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_9_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-     510                  
             Slack:=    1664                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  2.7  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     66     329    25      2  1.1  AND2X1_RVT   I_RISC_CORE/g44844/Y                                               
    113     442    67     20 11.8  NAND2X2_RVT  I_RISC_CORE/g44687/Y                                               
     68     510    25      1  0.5  AND2X1_RVT   I_RISC_CORE/g44585/Y                                               
      0     510     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_9_/D                          
#------------------------------------------------------------------------------------------------------------------



Path 202: MET (1664 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_8_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_8_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-     510                  
             Slack:=    1664                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  2.7  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     66     329    25      2  1.1  AND2X1_RVT   I_RISC_CORE/g44844/Y                                               
    113     442    67     20 11.8  NAND2X2_RVT  I_RISC_CORE/g44687/Y                                               
     68     510    25      1  0.5  AND2X1_RVT   I_RISC_CORE/g44576/Y                                               
      0     510     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_8_/D                          
#------------------------------------------------------------------------------------------------------------------



Path 203: MET (1664 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_7_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_7_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-     510                  
             Slack:=    1664                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  2.7  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     66     329    25      2  1.1  AND2X1_RVT   I_RISC_CORE/g44844/Y                                               
    113     442    67     20 11.8  NAND2X2_RVT  I_RISC_CORE/g44687/Y                                               
     68     510    25      1  0.5  AND2X1_RVT   I_RISC_CORE/g44580/Y                                               
      0     510     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_7_/D                          
#------------------------------------------------------------------------------------------------------------------



Path 204: MET (1664 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_6_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_6_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-     510                  
             Slack:=    1664                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  2.7  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     66     329    25      2  1.1  AND2X1_RVT   I_RISC_CORE/g44844/Y                                               
    113     442    67     20 11.8  NAND2X2_RVT  I_RISC_CORE/g44687/Y                                               
     68     510    25      1  0.5  AND2X1_RVT   I_RISC_CORE/g44570/Y                                               
      0     510     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_6_/D                          
#------------------------------------------------------------------------------------------------------------------



Path 205: MET (1664 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_5_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_5_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-     510                  
             Slack:=    1664                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  2.7  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     66     329    25      2  1.1  AND2X1_RVT   I_RISC_CORE/g44844/Y                                               
    113     442    67     20 11.8  NAND2X2_RVT  I_RISC_CORE/g44687/Y                                               
     68     510    25      1  0.5  AND2X1_RVT   I_RISC_CORE/g44579/Y                                               
      0     510     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_5_/D                          
#------------------------------------------------------------------------------------------------------------------



Path 206: MET (1664 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_4_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_4_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-     510                  
             Slack:=    1664                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  2.7  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     66     329    25      2  1.1  AND2X1_RVT   I_RISC_CORE/g44844/Y                                               
    113     442    67     20 11.8  NAND2X2_RVT  I_RISC_CORE/g44687/Y                                               
     68     510    25      1  0.5  AND2X1_RVT   I_RISC_CORE/g44583/Y                                               
      0     510     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_4_/D                          
#------------------------------------------------------------------------------------------------------------------



Path 207: MET (1664 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-     510                  
             Slack:=    1664                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  2.7  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     66     329    25      2  1.1  AND2X1_RVT   I_RISC_CORE/g44844/Y                                               
    113     442    67     20 11.8  NAND2X2_RVT  I_RISC_CORE/g44687/Y                                               
     68     510    25      1  0.5  AND2X1_RVT   I_RISC_CORE/g44582/Y                                               
      0     510     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_3_/D                          
#------------------------------------------------------------------------------------------------------------------



Path 208: MET (1664 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-     510                  
             Slack:=    1664                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  2.7  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     66     329    25      2  1.1  AND2X1_RVT   I_RISC_CORE/g44844/Y                                               
    113     442    67     20 11.8  NAND2X2_RVT  I_RISC_CORE/g44687/Y                                               
     68     510    25      1  0.5  AND2X1_RVT   I_RISC_CORE/g44577/Y                                               
      0     510     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_2_/D                          
#------------------------------------------------------------------------------------------------------------------



Path 209: MET (1664 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-     510                  
             Slack:=    1664                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  2.7  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     66     329    25      2  1.1  AND2X1_RVT   I_RISC_CORE/g44844/Y                                               
    113     442    67     20 11.8  NAND2X2_RVT  I_RISC_CORE/g44687/Y                                               
     68     510    25      1  0.5  AND2X1_RVT   I_RISC_CORE/g44571/Y                                               
      0     510     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/D                          
#------------------------------------------------------------------------------------------------------------------



Path 210: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__31_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1672                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[31] 
      0     136     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__31_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 211: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1672                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[30] 
      0     136     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 212: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1672                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[29] 
      0     136     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__29_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 213: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__28_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1672                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[28] 
      0     136     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__28_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 214: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1672                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[27] 
      0     136     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__27_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 215: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1672                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[26] 
      0     136     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__26_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 216: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__25_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1672                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[25] 
      0     136     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__25_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 217: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__24_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1672                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[24] 
      0     136     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__24_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 218: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__23_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__23_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1672                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[23] 
      0     136     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__23_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 219: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__22_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1672                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[22] 
      0     136     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__22_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 220: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__21_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1672                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[21] 
      0     136     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__21_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 221: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__20_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1672                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[20] 
      0     136     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__20_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 222: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__19_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1672                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[19] 
      0     136     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__19_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 223: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__18_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__18_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1672                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[18] 
      0     136     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__18_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 224: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__17_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1672                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[17] 
      0     136     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__17_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 225: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1672                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[16] 
      0     136     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__16_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 226: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__15_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1672                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[15] 
      0     136     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__15_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 227: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__14_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1672                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[14] 
      0     136     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__14_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 228: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1672                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[13] 
      0     136     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__13_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 229: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__12_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1672                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[12] 
      0     136     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__12_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 230: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1672                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[11] 
      0     136     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__11_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 231: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1672                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[10] 
      0     136     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__10_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 232: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__9_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1672                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2   
    136     136    38      1  0.5  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[9] 
      0     136     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__9_/D    
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 233: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__8_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1672                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2   
    136     136    38      1  0.5  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[8] 
      0     136     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__8_/D    
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 234: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__7_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__7_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1672                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2   
    136     136    38      1  0.5  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[7] 
      0     136     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__7_/D    
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 235: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__6_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1672                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2   
    136     136    38      1  0.5  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[6] 
      0     136     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__6_/D    
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 236: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__5_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1672                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2   
    136     136    38      1  0.5  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[5] 
      0     136     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__5_/D    
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 237: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__4_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1672                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2   
    136     136    38      1  0.5  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[4] 
      0     136     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__4_/D    
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 238: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__3_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1672                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2   
    136     136    38      1  0.5  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[3] 
      0     136     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__3_/D    
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 239: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__2_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1672                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2   
    136     136    38      1  0.5  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[2] 
      0     136     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__2_/D    
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 240: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__1_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1672                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2   
    136     136    38      1  0.5  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[1] 
      0     136     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__1_/D    
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 241: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1672                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2   
    136     136    38      1  0.5  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[0] 
      0     136     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__0_/D    
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 242: MET (1675 ps) Setup Check with Pin I_PARSER/pci_w_mux_select_reg_0_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PARSER/pci_w_mux_select_reg_0_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     135                  
       Uncertainty:-     100                  
     Required Time:=    4565                  
      Launch Clock:-    2400                  
         Data Path:-     490                  
             Slack:=    1675                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK 
    298    2698    70     11  5.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/Q   
     33    2731    35      1  0.6  INVX0_RVT    I_PARSER/g609/Y                                    
     73    2804    85      4  2.4  NAND2X0_RVT  I_PARSER/g602/Y                                    
     29    2834    38      1  0.5  INVX1_RVT    I_PARSER/g600/Y                                    
     56    2890    51      2  1.1  NAND2X0_RVT  I_PARSER/g578/Y                                    
      0    2890     -      2    -  SDFFARX1_RVT I_PARSER/pci_w_mux_select_reg_0_/D                 
#--------------------------------------------------------------------------------------------------



Path 243: MET (1680 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_10/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/R_10/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-      97                  
       Uncertainty:-     100                  
     Required Time:=    3903                  
      Launch Clock:-       0                  
         Data Path:-    2223                  
             Slack:=    1680                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK 
    356     356    76      3  3.4  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/Q   
     87     443    36      2  1.1  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317024/C1              
     90     533    40      1  0.7  AND4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g315746/Y               
     54     587    62      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314057/Y               
    182     770    62      6  3.4  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g309336/Y               
    101     870   102      4  3.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308050/Y               
    115     985    55      3  1.7  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g306737/Y               
     95    1080    49      4  2.8  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306732/Y               
     48    1128    48      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306724/Y               
     72    1200    26      1  0.7  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306699/C1              
     62    1263    30      2  1.9  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306691/Y               
     52    1315    56      2  1.3  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306689/Y               
     69    1384    27      2  1.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306675/Y               
     45    1429    50      1  0.6  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306671/Y               
     62    1491    50      2  1.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306665/Y               
     68    1559    30      2  1.3  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306662/Y               
    113    1672    29      1  0.5  OAI21X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g320415/Y               
     82    1754    28      2  1.0  AO21X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306656/Y               
     89    1843    35      2  1.2  OA22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306655/Y               
     45    1888    37      1  0.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306653/Y               
     55    1943    59      3  1.7  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306652/Y               
     92    2034    34      2  1.3  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306650/Y               
    100    2135    42      1  0.5  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g306648/Y               
     88    2223    24      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306643/Y               
      0    2223     -      1    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_10/D                  
#----------------------------------------------------------------------------------------------



Path 244: MET (1688 ps) Setup Check with Pin I_RISC_CORE/I_CONTROL\/EndOfInstrn_reg/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_CONTROL\/EndOfInstrn_reg/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     139                  
       Uncertainty:-     100                  
     Required Time:=    2161                  
      Launch Clock:-       0                  
         Data Path:-     472                  
             Slack:=    1688                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  2.7  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     43     306    36      4  2.3  INVX1_RVT    I_RISC_CORE/g44881/Y                                               
     86     392   105      4  2.4  NAND3X0_RVT  I_RISC_CORE/g44736/Y                                               
     81     472    64      4  2.0  INVX0_RVT    I_RISC_CORE/g44689/Y                                               
      0     472     -      4    -  SDFFARX1_RVT I_RISC_CORE/I_CONTROL\/EndOfInstrn_reg/D                           
#------------------------------------------------------------------------------------------------------------------



Path 245: MET (1701 ps) Setup Check with Pin I_PARSER/i_reg_reg_2_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PARSER/i_reg_reg_2_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     136                  
       Uncertainty:-     100                  
     Required Time:=    4564                  
      Launch Clock:-    2400                  
         Data Path:-     462                  
             Slack:=    1701                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK 
    278    2678    61     11  5.4  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/Q   
     43    2721    34      1  0.6  INVX0_RVT    I_PARSER/g609/Y                                    
     65    2786    78      4  2.4  NAND2X0_RVT  I_PARSER/g602/Y                                    
     76    2862    55      2  1.0  NAND2X0_RVT  I_PARSER/g589/Y                                    
      0    2862     -      2    -  SDFFARX1_RVT I_PARSER/i_reg_reg_2_/D                            
#--------------------------------------------------------------------------------------------------



Path 246: MET (1702 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2->A2[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    2403                  
      Launch Clock:-       0                  
         Data Path:-     701                  
             Slack:=    1702                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK 
    260     260    38      4  2.2  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q   
     78     338    29      3  1.8  OR2X1_RVT     I_RISC_CORE/g44798/Y                                
     42     380    42      6  3.4  INVX1_RVT     I_RISC_CORE/g44746/Y                                
    116     497   150      9  5.5  NAND2X0_RVT   I_RISC_CORE/g44686/Y                                
    100     597    86      7  3.5  INVX1_RVT     I_RISC_CORE/g44640/Y                                
    104     701    30      2  0.0  AO22X1_RVT    I_RISC_CORE/g44551/Y                                
      0     701     -      2    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[0]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 247: MET (1702 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2->A2[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    2403                  
      Launch Clock:-       0                  
         Data Path:-     701                  
             Slack:=    1702                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK 
    260     260    38      4  2.2  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q   
     78     338    29      3  1.8  OR2X1_RVT     I_RISC_CORE/g44798/Y                                
     42     380    42      6  3.4  INVX1_RVT     I_RISC_CORE/g44746/Y                                
    116     497   150      9  5.5  NAND2X0_RVT   I_RISC_CORE/g44686/Y                                
    100     597    86      7  3.5  INVX1_RVT     I_RISC_CORE/g44640/Y                                
    104     701    30      2  0.0  AO22X1_RVT    I_RISC_CORE/g44554/Y                                
      0     701     -      2    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[2]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 248: MET (1702 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2->A2[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    2403                  
      Launch Clock:-       0                  
         Data Path:-     701                  
             Slack:=    1702                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK 
    260     260    38      4  2.2  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q   
     78     338    29      3  1.8  OR2X1_RVT     I_RISC_CORE/g44798/Y                                
     42     380    42      6  3.4  INVX1_RVT     I_RISC_CORE/g44746/Y                                
    116     497   150      9  5.5  NAND2X0_RVT   I_RISC_CORE/g44686/Y                                
    100     597    86      7  3.5  INVX1_RVT     I_RISC_CORE/g44640/Y                                
    104     701    30      2  0.0  AO22X1_RVT    I_RISC_CORE/g44553/Y                                
      0     701     -      2    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[3]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 249: MET (1702 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2->A2[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    2403                  
      Launch Clock:-       0                  
         Data Path:-     701                  
             Slack:=    1702                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK 
    260     260    38      4  2.2  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q   
     78     338    29      3  1.8  OR2X1_RVT     I_RISC_CORE/g44798/Y                                
     42     380    42      6  3.4  INVX1_RVT     I_RISC_CORE/g44746/Y                                
    116     497   150      9  5.5  NAND2X0_RVT   I_RISC_CORE/g44686/Y                                
    100     597    86      7  3.5  INVX1_RVT     I_RISC_CORE/g44640/Y                                
    104     701    30      2  0.0  AO22X1_RVT    I_RISC_CORE/g44547/Y                                
      0     701     -      2    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[4]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 250: MET (1702 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2->A2[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    2403                  
      Launch Clock:-       0                  
         Data Path:-     701                  
             Slack:=    1702                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK 
    260     260    38      4  2.2  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q   
     78     338    29      3  1.8  OR2X1_RVT     I_RISC_CORE/g44798/Y                                
     42     380    42      6  3.4  INVX1_RVT     I_RISC_CORE/g44746/Y                                
    116     497   150      9  5.5  NAND2X0_RVT   I_RISC_CORE/g44686/Y                                
    100     597    86      7  3.5  INVX1_RVT     I_RISC_CORE/g44640/Y                                
    104     701    30      2  0.0  AO22X1_RVT    I_RISC_CORE/g44546/Y                                
      0     701     -      2    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[5]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 251: MET (1702 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2->A2[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    2403                  
      Launch Clock:-       0                  
         Data Path:-     701                  
             Slack:=    1702                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK 
    260     260    38      4  2.2  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q   
     78     338    29      3  1.8  OR2X1_RVT     I_RISC_CORE/g44798/Y                                
     42     380    42      6  3.4  INVX1_RVT     I_RISC_CORE/g44746/Y                                
    116     497   150      9  5.5  NAND2X0_RVT   I_RISC_CORE/g44686/Y                                
    100     597    86      7  3.5  INVX1_RVT     I_RISC_CORE/g44640/Y                                
    104     701    30      2  0.0  AO22X1_RVT    I_RISC_CORE/g44552/Y                                
      0     701     -      2    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[6]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 252: MET (1702 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2->A2[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    2403                  
      Launch Clock:-       0                  
         Data Path:-     701                  
             Slack:=    1702                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK 
    260     260    38      4  2.2  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q   
     78     338    29      3  1.8  OR2X1_RVT     I_RISC_CORE/g44798/Y                                
     42     380    42      6  3.4  INVX1_RVT     I_RISC_CORE/g44746/Y                                
    116     497   150      9  5.5  NAND2X0_RVT   I_RISC_CORE/g44686/Y                                
    100     597    86      7  3.5  INVX1_RVT     I_RISC_CORE/g44640/Y                                
    104     701    30      2  0.0  AO22X1_RVT    I_RISC_CORE/g44551/Y                                
      0     701     -      2    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[0]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 253: MET (1702 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2->A2[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    2403                  
      Launch Clock:-       0                  
         Data Path:-     701                  
             Slack:=    1702                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK 
    260     260    38      4  2.2  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q   
     78     338    29      3  1.8  OR2X1_RVT     I_RISC_CORE/g44798/Y                                
     42     380    42      6  3.4  INVX1_RVT     I_RISC_CORE/g44746/Y                                
    116     497   150      9  5.5  NAND2X0_RVT   I_RISC_CORE/g44686/Y                                
    100     597    86      7  3.5  INVX1_RVT     I_RISC_CORE/g44640/Y                                
    104     701    30      2  0.0  AO22X1_RVT    I_RISC_CORE/g44554/Y                                
      0     701     -      2    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[2]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 254: MET (1702 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2->A2[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    2403                  
      Launch Clock:-       0                  
         Data Path:-     701                  
             Slack:=    1702                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK 
    260     260    38      4  2.2  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q   
     78     338    29      3  1.8  OR2X1_RVT     I_RISC_CORE/g44798/Y                                
     42     380    42      6  3.4  INVX1_RVT     I_RISC_CORE/g44746/Y                                
    116     497   150      9  5.5  NAND2X0_RVT   I_RISC_CORE/g44686/Y                                
    100     597    86      7  3.5  INVX1_RVT     I_RISC_CORE/g44640/Y                                
    104     701    30      2  0.0  AO22X1_RVT    I_RISC_CORE/g44553/Y                                
      0     701     -      2    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[3]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 255: MET (1702 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2->A2[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    2403                  
      Launch Clock:-       0                  
         Data Path:-     701                  
             Slack:=    1702                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK 
    260     260    38      4  2.2  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q   
     78     338    29      3  1.8  OR2X1_RVT     I_RISC_CORE/g44798/Y                                
     42     380    42      6  3.4  INVX1_RVT     I_RISC_CORE/g44746/Y                                
    116     497   150      9  5.5  NAND2X0_RVT   I_RISC_CORE/g44686/Y                                
    100     597    86      7  3.5  INVX1_RVT     I_RISC_CORE/g44640/Y                                
    104     701    30      2  0.0  AO22X1_RVT    I_RISC_CORE/g44547/Y                                
      0     701     -      2    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[4]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 256: MET (1702 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2->A2[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    2403                  
      Launch Clock:-       0                  
         Data Path:-     701                  
             Slack:=    1702                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK 
    260     260    38      4  2.2  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q   
     78     338    29      3  1.8  OR2X1_RVT     I_RISC_CORE/g44798/Y                                
     42     380    42      6  3.4  INVX1_RVT     I_RISC_CORE/g44746/Y                                
    116     497   150      9  5.5  NAND2X0_RVT   I_RISC_CORE/g44686/Y                                
    100     597    86      7  3.5  INVX1_RVT     I_RISC_CORE/g44640/Y                                
    104     701    30      2  0.0  AO22X1_RVT    I_RISC_CORE/g44546/Y                                
      0     701     -      2    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[5]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 257: MET (1702 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2->A2[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    2403                  
      Launch Clock:-       0                  
         Data Path:-     701                  
             Slack:=    1702                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK 
    260     260    38      4  2.2  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q   
     78     338    29      3  1.8  OR2X1_RVT     I_RISC_CORE/g44798/Y                                
     42     380    42      6  3.4  INVX1_RVT     I_RISC_CORE/g44746/Y                                
    116     497   150      9  5.5  NAND2X0_RVT   I_RISC_CORE/g44686/Y                                
    100     597    86      7  3.5  INVX1_RVT     I_RISC_CORE/g44640/Y                                
    104     701    30      2  0.0  AO22X1_RVT    I_RISC_CORE/g44552/Y                                
      0     701     -      2    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[6]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 258: MET (1709 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2->A2[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    2403                  
      Launch Clock:-       0                  
         Data Path:-     694                  
             Slack:=    1709                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK 
    260     260    38      4  2.2  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q   
     78     338    29      3  1.8  OR2X1_RVT     I_RISC_CORE/g44798/Y                                
     42     380    42      6  3.4  INVX1_RVT     I_RISC_CORE/g44746/Y                                
    116     497   150      9  5.5  NAND2X0_RVT   I_RISC_CORE/g44686/Y                                
    100     597    86      7  3.5  INVX1_RVT     I_RISC_CORE/g44640/Y                                
     96     694    30      2  0.0  AO22X1_RVT    I_RISC_CORE/g44555/Y                                
      0     694     -      2    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[1]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 259: MET (1709 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2->A2[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    2403                  
      Launch Clock:-       0                  
         Data Path:-     694                  
             Slack:=    1709                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK 
    260     260    38      4  2.2  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q   
     78     338    29      3  1.8  OR2X1_RVT     I_RISC_CORE/g44798/Y                                
     42     380    42      6  3.4  INVX1_RVT     I_RISC_CORE/g44746/Y                                
    116     497   150      9  5.5  NAND2X0_RVT   I_RISC_CORE/g44686/Y                                
    100     597    86      7  3.5  INVX1_RVT     I_RISC_CORE/g44640/Y                                
     96     694    30      2  0.0  AO22X1_RVT    I_RISC_CORE/g44555/Y                                
      0     694     -      2    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[1]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 260: MET (1734 ps) Setup Check with Pin I_PARSER/i_reg_reg_1_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PARSER/i_reg_reg_1_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     122                  
       Uncertainty:-     100                  
     Required Time:=    4578                  
      Launch Clock:-    2400                  
         Data Path:-     444                  
             Slack:=    1734                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK 
    298    2698    70     11  5.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/Q   
    146    2844    36      1  0.5  XNOR2X1_RVT  I_PARSER/g593/Y                                    
      0    2844     -      1    -  SDFFX1_RVT   I_PARSER/i_reg_reg_1_/D                            
#--------------------------------------------------------------------------------------------------



Path 261: MET (1734 ps) Setup Check with Pin I_PARSER/i_reg_reg_3_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PARSER/i_reg_reg_3_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     122                  
       Uncertainty:-     100                  
     Required Time:=    4578                  
      Launch Clock:-    2400                  
         Data Path:-     444                  
             Slack:=    1734                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK 
    298    2698    70     11  5.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/Q   
    146    2844    36      1  0.5  XNOR2X1_RVT  I_PARSER/g582/Y                                    
      0    2844     -      1    -  SDFFX1_RVT   I_PARSER/i_reg_reg_3_/D                            
#--------------------------------------------------------------------------------------------------



Path 262: MET (1737 ps) Setup Check with Pin I_PARSER/i_reg_reg_4_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PARSER/i_reg_reg_4_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     122                  
       Uncertainty:-     100                  
     Required Time:=    4578                  
      Launch Clock:-    2400                  
         Data Path:-     442                  
             Slack:=    1737                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/CLK 
    275    2675    57      9  4.8  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/Q   
    166    2842    35      1  0.5  HADDX1_LVT   I_PARSER/g619/SO                                   
      0    2842     -      1    -  SDFFX1_RVT   I_PARSER/i_reg_reg_4_/D                            
#--------------------------------------------------------------------------------------------------



Path 263: MET (1739 ps) Setup Check with Pin I_PARSER/i_reg_reg_7_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PARSER/i_reg_reg_7_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     122                  
       Uncertainty:-     100                  
     Required Time:=    4578                  
      Launch Clock:-    2400                  
         Data Path:-     439                  
             Slack:=    1739                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/CLK 
    296    2696    66      9  5.0  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/Q   
    144    2839    36      1  0.5  XNOR2X1_RVT  I_PARSER/g584/Y                                    
      0    2839     -      1    -  SDFFX1_RVT   I_PARSER/i_reg_reg_7_/D                            
#--------------------------------------------------------------------------------------------------



Path 264: MET (1739 ps) Setup Check with Pin I_PARSER/i_reg_reg_6_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PARSER/i_reg_reg_6_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     122                  
       Uncertainty:-     100                  
     Required Time:=    4578                  
      Launch Clock:-    2400                  
         Data Path:-     439                  
             Slack:=    1739                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/CLK 
    296    2696    66      9  5.0  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/Q   
    144    2839    36      1  0.5  XNOR2X1_RVT  I_PARSER/g590/Y                                    
      0    2839     -      1    -  SDFFX1_RVT   I_PARSER/i_reg_reg_6_/D                            
#--------------------------------------------------------------------------------------------------



Path 265: MET (1739 ps) Setup Check with Pin I_PARSER/i_reg_reg_8_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PARSER/i_reg_reg_8_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     122                  
       Uncertainty:-     100                  
     Required Time:=    4578                  
      Launch Clock:-    2400                  
         Data Path:-     439                  
             Slack:=    1739                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/CLK 
    276    2676    58      9  4.9  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/Q   
    164    2839    35      1  0.5  HADDX1_LVT   I_PARSER/g611/SO                                   
      0    2839     -      1    -  SDFFX1_RVT   I_PARSER/i_reg_reg_8_/D                            
#--------------------------------------------------------------------------------------------------



Path 266: MET (1741 ps) Setup Check with Pin I_PARSER/i_reg_reg_5_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PARSER/i_reg_reg_5_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     122                  
       Uncertainty:-     100                  
     Required Time:=    4578                  
      Launch Clock:-    2400                  
         Data Path:-     437                  
             Slack:=    1741                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/CLK 
    294    2694    65      9  4.8  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/Q   
    143    2837    36      1  0.5  XNOR2X1_RVT  I_PARSER/g586/Y                                    
      0    2837     -      1    -  SDFFX1_RVT   I_PARSER/i_reg_reg_5_/D                            
#--------------------------------------------------------------------------------------------------



Path 267: MET (1746 ps) Setup Check with Pin I_PARSER/i_reg_reg_9_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PARSER/i_reg_reg_9_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     122                  
       Uncertainty:-     100                  
     Required Time:=    4578                  
      Launch Clock:-    2400                  
         Data Path:-     432                  
             Slack:=    1746                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_7_/CLK 
    291    2691    61      6  4.3  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_7_/Q   
    141    2832    36      1  0.5  XNOR2X1_RVT  I_PARSER/g591/Y                                    
      0    2832     -      1    -  SDFFX1_RVT   I_PARSER/i_reg_reg_9_/D                            
#--------------------------------------------------------------------------------------------------



Path 268: MET (1749 ps) Setup Check with Pin I_PARSER/i_reg_reg_14_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_13_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PARSER/i_reg_reg_14_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     122                  
       Uncertainty:-     100                  
     Required Time:=    4578                  
      Launch Clock:-    2400                  
         Data Path:-     429                  
             Slack:=    1749                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_13_/CLK 
    268    2668    48      5  3.6  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_13_/Q   
    161    2829    35      1  0.5  HADDX1_LVT   I_PARSER/g613/SO                                    
      0    2829     -      1    -  SDFFX1_RVT   I_PARSER/i_reg_reg_14_/D                            
#---------------------------------------------------------------------------------------------------



Path 269: MET (1750 ps) Setup Check with Pin I_PARSER/i_reg_reg_10_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_9_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PARSER/i_reg_reg_10_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     122                  
       Uncertainty:-     100                  
     Required Time:=    4578                  
      Launch Clock:-    2400                  
         Data Path:-     428                  
             Slack:=    1750                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_9_/CLK 
    289    2689    57      5  3.9  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_9_/Q   
    139    2828    36      1  0.5  XNOR2X1_RVT  I_PARSER/g585/Y                                    
      0    2828     -      1    -  SDFFX1_RVT   I_PARSER/i_reg_reg_10_/D                           
#--------------------------------------------------------------------------------------------------



Path 270: MET (1751 ps) Setup Check with Pin I_PARSER/i_reg_reg_15_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_14_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PARSER/i_reg_reg_15_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     122                  
       Uncertainty:-     100                  
     Required Time:=    4578                  
      Launch Clock:-    2400                  
         Data Path:-     427                  
             Slack:=    1751                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_14_/CLK 
    288    2688    57      5  3.8  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_14_/Q   
    139    2827    36      1  0.5  XNOR2X1_RVT  I_PARSER/g587/Y                                     
      0    2827     -      1    -  SDFFX1_RVT   I_PARSER/i_reg_reg_15_/D                            
#---------------------------------------------------------------------------------------------------



Path 271: MET (1752 ps) Setup Check with Pin I_PARSER/i_reg_reg_13_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PARSER/i_reg_reg_13_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     122                  
       Uncertainty:-     100                  
     Required Time:=    4578                  
      Launch Clock:-    2400                  
         Data Path:-     426                  
             Slack:=    1752                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/CLK 
    266    2666    46      5  3.3  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/Q   
    160    2826    35      1  0.5  HADDX1_LVT   I_PARSER/g615/SO                                    
      0    2826     -      1    -  SDFFX1_RVT   I_PARSER/i_reg_reg_13_/D                            
#---------------------------------------------------------------------------------------------------



Path 272: MET (1752 ps) Setup Check with Pin I_PARSER/i_reg_reg_12_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PARSER/i_reg_reg_12_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     122                  
       Uncertainty:-     100                  
     Required Time:=    4578                  
      Launch Clock:-    2400                  
         Data Path:-     426                  
             Slack:=    1752                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/CLK 
    266    2666    46      5  3.3  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/Q   
    160    2826    35      1  0.5  HADDX1_LVT   I_PARSER/g617/SO                                    
      0    2826     -      1    -  SDFFX1_RVT   I_PARSER/i_reg_reg_12_/D                            
#---------------------------------------------------------------------------------------------------



Path 273: MET (1753 ps) Setup Check with Pin I_PARSER/i_reg_reg_11_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_10_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PARSER/i_reg_reg_11_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     122                  
       Uncertainty:-     100                  
     Required Time:=    4578                  
      Launch Clock:-    2400                  
         Data Path:-     426                  
             Slack:=    1753                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_10_/CLK 
    288    2688    56      5  3.7  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_10_/Q   
    138    2826    36      1  0.5  XNOR2X1_RVT  I_PARSER/g581/Y                                     
      0    2826     -      1    -  SDFFX1_RVT   I_PARSER/i_reg_reg_11_/D                            
#---------------------------------------------------------------------------------------------------



Path 274: MET (1764 ps) Setup Check with Pin I_PARSER/i_reg_reg_16_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_14_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PARSER/i_reg_reg_16_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     122                  
       Uncertainty:-     100                  
     Required Time:=    4578                  
      Launch Clock:-    2400                  
         Data Path:-     414                  
             Slack:=    1764                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_14_/CLK 
    288    2688    57      5  3.8  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_14_/Q   
    126    2814    36      1  0.5  XNOR2X1_RVT  I_PARSER/g583/Y                                     
      0    2814     -      1    -  SDFFX1_RVT   I_PARSER/i_reg_reg_16_/D                            
#---------------------------------------------------------------------------------------------------



Path 275: MET (1777 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    2172                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    1777                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    281     281    48      4  2.7  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     66     347    28      2  1.1  AND2X1_RVT   I_RISC_CORE/g44844/Y                                               
     49     396    30      1  0.5  AO21X1_RVT   I_RISC_CORE/g44714/Y                                               
      0     396     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_1_/D   
#------------------------------------------------------------------------------------------------------------------



Path 276: MET (1798 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_8/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/R_8/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-      98                  
       Uncertainty:-     100                  
     Required Time:=    3902                  
      Launch Clock:-       0                  
         Data Path:-    2105                  
             Slack:=    1798                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK 
    356     356    76      3  3.4  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/Q   
     87     443    36      2  1.1  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317024/C1              
     90     533    40      1  0.7  AND4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g315746/Y               
     54     587    62      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314057/Y               
    182     770    62      6  3.4  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g309336/Y               
    101     870   102      4  3.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308050/Y               
    115     985    55      3  1.7  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g306737/Y               
     95    1080    49      4  2.8  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306732/Y               
     48    1128    48      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306724/Y               
     72    1200    26      1  0.7  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306699/C1              
     62    1263    30      2  1.9  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306691/Y               
     52    1315    56      2  1.3  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306689/Y               
     69    1384    27      2  1.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306675/Y               
     45    1429    50      1  0.6  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306671/Y               
     62    1491    50      2  1.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306665/Y               
     68    1559    30      2  1.3  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306662/Y               
    113    1672    29      1  0.5  OAI21X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g320415/Y               
     82    1754    28      2  1.0  AO21X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306656/Y               
     89    1843    35      2  1.2  OA22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306655/Y               
     45    1888    37      1  0.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306653/Y               
     55    1943    59      3  1.7  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306652/Y               
     63    2005    49      2  1.4  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306646/Y               
     24    2030    25      1  0.5  INVX1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306645/Y               
     75    2105    25      1  0.5  AO21X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306642/Y               
      0    2105     -      1    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_8/D                   
#----------------------------------------------------------------------------------------------



Path 277: MET (1811 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_12/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_12/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     122                  
       Uncertainty:-     100                  
     Required Time:=    3878                  
      Launch Clock:-       0                  
         Data Path:-    2067                  
             Slack:=    1811                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK 
    356     356    76      3  3.4  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/Q   
     87     443    36      2  1.1  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317024/C1              
     90     533    40      1  0.7  AND4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g315746/Y               
     54     587    62      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314057/Y               
    182     770    62      6  3.4  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g309336/Y               
    101     870   102      4  3.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308050/Y               
    115     985    55      3  1.7  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g306737/Y               
     95    1080    49      4  2.8  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306732/Y               
     48    1128    48      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306724/Y               
     72    1200    26      1  0.7  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306699/C1              
     62    1263    30      2  1.9  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306691/Y               
     52    1315    56      2  1.3  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306689/Y               
     69    1384    27      2  1.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306675/Y               
     45    1429    50      1  0.6  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306671/Y               
     62    1491    50      2  1.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306665/Y               
     68    1559    30      2  1.3  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306662/Y               
    113    1672    29      1  0.5  OAI21X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g320415/Y               
     82    1754    28      2  1.0  AO21X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306656/Y               
     89    1843    35      2  1.2  OA22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306655/Y               
     45    1888    37      1  0.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306653/Y               
     55    1943    59      3  1.7  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306652/Y               
     63    2005    49      2  1.4  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306646/Y               
     61    2067    24      1  0.5  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306644/Y               
      0    2067     -      1    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_12/D                  
#----------------------------------------------------------------------------------------------



Path 278: MET (1814 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[0]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[0]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     242                  
             Slack:=    1814                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/CLK          
    242    2292    20      1  0.0  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/Q            
      0    2292     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[0] 
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 279: MET (1814 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[1]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[1]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     242                  
             Slack:=    1814                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/CLK          
    242    2292    20      1  0.0  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/Q            
      0    2292     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[1] 
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 280: MET (1814 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[2]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[2]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     242                  
             Slack:=    1814                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/CLK          
    242    2292    20      1  0.0  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/Q            
      0    2292     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[2] 
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 281: MET (1814 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[3]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[3]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     242                  
             Slack:=    1814                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/CLK          
    242    2292    20      1  0.0  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/Q            
      0    2292     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[3] 
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 282: MET (1814 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[4]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[4]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     242                  
             Slack:=    1814                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/CLK          
    242    2292    20      1  0.0  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/Q            
      0    2292     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[4] 
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 283: MET (1814 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[5]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[5]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     242                  
             Slack:=    1814                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/CLK          
    242    2292    20      1  0.0  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/Q            
      0    2292     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[5] 
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 284: MET (1814 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[6]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[6]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     242                  
             Slack:=    1814                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/CLK          
    242    2292    20      1  0.0  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/Q            
      0    2292     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[6] 
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 285: MET (1814 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[7]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[7]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     242                  
             Slack:=    1814                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/CLK          
    242    2292    20      1  0.0  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/Q            
      0    2292     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[7] 
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 286: MET (1814 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[8]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[8]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     242                  
             Slack:=    1814                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/CLK          
    242    2292    20      1  0.0  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/Q            
      0    2292     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[8] 
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 287: MET (1814 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[9]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[9]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     242                  
             Slack:=    1814                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/CLK          
    242    2292    20      1  0.0  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/Q            
      0    2292     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[9] 
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 288: MET (1814 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[10]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[10]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     242                  
             Slack:=    1814                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/CLK          
    242    2292    20      1  0.0  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/Q            
      0    2292     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[10] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 289: MET (1814 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[11]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[11]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     242                  
             Slack:=    1814                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/CLK          
    242    2292    20      1  0.0  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/Q            
      0    2292     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[11] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 290: MET (1814 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[12]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[12]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     242                  
             Slack:=    1814                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/CLK          
    242    2292    20      1  0.0  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/Q            
      0    2292     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[12] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 291: MET (1814 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[13]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[13]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     242                  
             Slack:=    1814                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/CLK          
    242    2292    20      1  0.0  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/Q            
      0    2292     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[13] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 292: MET (1814 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[14]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[14]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     242                  
             Slack:=    1814                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/CLK          
    242    2292    20      1  0.0  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/Q            
      0    2292     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[14] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 293: MET (1814 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[15]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[15]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     242                  
             Slack:=    1814                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/CLK          
    242    2292    20      1  0.0  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/Q            
      0    2292     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[15] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 294: MET (1814 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[16]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[16]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     242                  
             Slack:=    1814                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/CLK          
    242    2292    20      1  0.0  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/Q            
      0    2292     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[16] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 295: MET (1814 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[17]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[17]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     242                  
             Slack:=    1814                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/CLK          
    242    2292    20      1  0.0  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/Q            
      0    2292     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[17] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 296: MET (1814 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[18]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[18]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     242                  
             Slack:=    1814                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/CLK          
    242    2292    20      1  0.0  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/Q            
      0    2292     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[18] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 297: MET (1814 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[19]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[19]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     242                  
             Slack:=    1814                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/CLK          
    242    2292    20      1  0.0  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/Q            
      0    2292     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[19] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 298: MET (1814 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[20]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[20]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     242                  
             Slack:=    1814                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/CLK          
    242    2292    20      1  0.0  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/Q            
      0    2292     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[20] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 299: MET (1814 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[21]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[21]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     242                  
             Slack:=    1814                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/CLK          
    242    2292    20      1  0.0  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/Q            
      0    2292     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[21] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 300: MET (1814 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[22]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[22]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     242                  
             Slack:=    1814                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/CLK          
    242    2292    20      1  0.0  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/Q            
      0    2292     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[22] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 301: MET (1814 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[23]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[23]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     242                  
             Slack:=    1814                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/CLK          
    242    2292    20      1  0.0  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/Q            
      0    2292     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[23] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 302: MET (1814 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[24]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[24]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     242                  
             Slack:=    1814                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/CLK          
    242    2292    20      1  0.0  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/Q            
      0    2292     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[24] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 303: MET (1814 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[25]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[25]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     242                  
             Slack:=    1814                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/CLK          
    242    2292    20      1  0.0  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/Q            
      0    2292     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[25] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 304: MET (1814 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[26]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[26]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     242                  
             Slack:=    1814                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/CLK          
    242    2292    20      1  0.0  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/Q            
      0    2292     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[26] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 305: MET (1814 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[27]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[27]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     242                  
             Slack:=    1814                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/CLK          
    242    2292    20      1  0.0  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/Q            
      0    2292     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[27] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 306: MET (1814 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[28]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[28]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     242                  
             Slack:=    1814                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/CLK          
    242    2292    20      1  0.0  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/Q            
      0    2292     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[28] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 307: MET (1814 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[29]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[29]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     242                  
             Slack:=    1814                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/CLK          
    242    2292    20      1  0.0  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/Q            
      0    2292     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[29] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 308: MET (1814 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[30]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[30]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     242                  
             Slack:=    1814                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/CLK          
    242    2292    20      1  0.0  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/Q            
      0    2292     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[30] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 309: MET (1814 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[31]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[31]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     242                  
             Slack:=    1814                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/CLK          
    242    2292    20      1  0.0  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/Q            
      0    2292     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[31] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 310: MET (1833 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     125                  
       Uncertainty:-     100                  
     Required Time:=    2175                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    1833                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    281     281    48      4  2.7  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     61     342    23      1  0.5  AND2X1_RVT   I_RISC_CORE/g44827/Y                                               
      0     342     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_2_/D   
#------------------------------------------------------------------------------------------------------------------



Path 311: MET (1843 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     148                  
       Uncertainty:-     100                  
     Required Time:=    2152                  
      Launch Clock:-       0                  
         Data Path:-     310                  
             Slack:=    1843                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK   
    310     310    85     14  7.4  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/Q     
      0     310     -     14    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 312: MET (1843 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     148                  
       Uncertainty:-     100                  
     Required Time:=    2152                  
      Launch Clock:-       0                  
         Data Path:-     310                  
             Slack:=    1843                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK   
    310     310    85     14  7.4  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/Q     
      0     310     -     14    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 313: MET (1843 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     148                  
       Uncertainty:-     100                  
     Required Time:=    2152                  
      Launch Clock:-       0                  
         Data Path:-     310                  
             Slack:=    1843                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK   
    310     310    85     14  7.4  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/Q     
      0     310     -     14    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 314: MET (1843 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     148                  
       Uncertainty:-     100                  
     Required Time:=    2152                  
      Launch Clock:-       0                  
         Data Path:-     310                  
             Slack:=    1843                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK   
    310     310    85     14  7.4  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/Q     
      0     310     -     14    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 315: MET (1843 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     148                  
       Uncertainty:-     100                  
     Required Time:=    2152                  
      Launch Clock:-       0                  
         Data Path:-     310                  
             Slack:=    1843                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK   
    310     310    85     14  7.4  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/Q     
      0     310     -     14    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 316: MET (1843 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     148                  
       Uncertainty:-     100                  
     Required Time:=    2152                  
      Launch Clock:-       0                  
         Data Path:-     310                  
             Slack:=    1843                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK   
    310     310    85     14  7.4  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/Q     
      0     310     -     14    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 317: MET (1843 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     148                  
       Uncertainty:-     100                  
     Required Time:=    2152                  
      Launch Clock:-       0                  
         Data Path:-     310                  
             Slack:=    1843                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK   
    310     310    85     14  7.4  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/Q     
      0     310     -     14    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 318: MET (1843 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     148                  
       Uncertainty:-     100                  
     Required Time:=    2152                  
      Launch Clock:-       0                  
         Data Path:-     310                  
             Slack:=    1843                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK   
    310     310    85     14  7.4  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/Q     
      0     310     -     14    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 319: MET (1852 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     145                  
       Uncertainty:-     100                  
     Required Time:=    2155                  
      Launch Clock:-       0                  
         Data Path:-     304                  
             Slack:=    1852                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK   
    304     304    77     11  6.4  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/Q     
      0     304     -     11    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 320: MET (1852 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     145                  
       Uncertainty:-     100                  
     Required Time:=    2155                  
      Launch Clock:-       0                  
         Data Path:-     304                  
             Slack:=    1852                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK   
    304     304    77     11  6.4  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/Q     
      0     304     -     11    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 321: MET (1852 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     145                  
       Uncertainty:-     100                  
     Required Time:=    2155                  
      Launch Clock:-       0                  
         Data Path:-     304                  
             Slack:=    1852                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK   
    304     304    77     11  6.4  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/Q     
      0     304     -     11    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 322: MET (1852 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     145                  
       Uncertainty:-     100                  
     Required Time:=    2155                  
      Launch Clock:-       0                  
         Data Path:-     304                  
             Slack:=    1852                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK   
    304     304    77     11  6.4  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/Q     
      0     304     -     11    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 323: MET (1852 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     145                  
       Uncertainty:-     100                  
     Required Time:=    2155                  
      Launch Clock:-       0                  
         Data Path:-     304                  
             Slack:=    1852                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK   
    304     304    77     11  6.4  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/Q     
      0     304     -     11    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 324: MET (1852 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     145                  
       Uncertainty:-     100                  
     Required Time:=    2155                  
      Launch Clock:-       0                  
         Data Path:-     304                  
             Slack:=    1852                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK   
    304     304    77     11  6.4  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/Q     
      0     304     -     11    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 325: MET (1852 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     145                  
       Uncertainty:-     100                  
     Required Time:=    2155                  
      Launch Clock:-       0                  
         Data Path:-     304                  
             Slack:=    1852                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK   
    304     304    77     11  6.4  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/Q     
      0     304     -     11    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 326: MET (1852 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     145                  
       Uncertainty:-     100                  
     Required Time:=    2155                  
      Launch Clock:-       0                  
         Data Path:-     304                  
             Slack:=    1852                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK   
    304     304    77     11  6.4  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/Q     
      0     304     -     11    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 327: MET (1860 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=    1860                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK   
    298     298    70     10  5.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/Q     
      0     298     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 328: MET (1860 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=    1860                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK   
    298     298    70     10  5.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/Q     
      0     298     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 329: MET (1860 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=    1860                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK   
    298     298    70     10  5.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/Q     
      0     298     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 330: MET (1860 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=    1860                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK   
    298     298    70     10  5.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/Q     
      0     298     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 331: MET (1860 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=    1860                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK   
    298     298    70     10  5.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/Q     
      0     298     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 332: MET (1860 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=    1860                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK   
    298     298    70     10  5.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/Q     
      0     298     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 333: MET (1860 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=    1860                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK   
    298     298    70     10  5.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/Q     
      0     298     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 334: MET (1860 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=    1860                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK   
    298     298    70     10  5.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/Q     
      0     298     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 335: MET (1860 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=    1860                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK   
    298     298    70     10  5.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/Q     
      0     298     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 336: MET (1860 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=    1860                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK   
    298     298    70     10  5.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/Q     
      0     298     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 337: MET (1860 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=    1860                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK   
    298     298    70     10  5.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/Q     
      0     298     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 338: MET (1860 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=    1860                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK   
    298     298    70     10  5.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/Q     
      0     298     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 339: MET (1860 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=    1860                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK   
    298     298    70     10  5.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/Q     
      0     298     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 340: MET (1860 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=    1860                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK   
    298     298    70     10  5.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/Q     
      0     298     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 341: MET (1860 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=    1860                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK   
    298     298    70     10  5.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/Q     
      0     298     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 342: MET (1863 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1863                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK   
    296     296    67     10  5.1  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/Q     
      0     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__3_/D 
#------------------------------------------------------------------------------------------------------------



Path 343: MET (1863 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1863                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK   
    296     296    67     10  5.1  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/Q     
      0     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__3_/D 
#------------------------------------------------------------------------------------------------------------



Path 344: MET (1863 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1863                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK   
    296     296    67     10  5.1  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/Q     
      0     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__3_/D 
#------------------------------------------------------------------------------------------------------------



Path 345: MET (1863 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1863                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK   
    296     296    67     10  5.1  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/Q     
      0     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__3_/D 
#------------------------------------------------------------------------------------------------------------



Path 346: MET (1863 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1863                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK   
    296     296    67     10  5.1  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/Q     
      0     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__3_/D 
#------------------------------------------------------------------------------------------------------------



Path 347: MET (1863 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1863                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK   
    296     296    67     10  5.1  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/Q     
      0     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__3_/D 
#------------------------------------------------------------------------------------------------------------



Path 348: MET (1863 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1863                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK   
    296     296    67     10  5.1  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/Q     
      0     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__3_/D 
#------------------------------------------------------------------------------------------------------------



Path 349: MET (1863 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1863                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK   
    296     296    67     10  5.1  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/Q     
      0     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__3_/D 
#------------------------------------------------------------------------------------------------------------



Path 350: MET (1864 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1864                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK   
    296     296    66     10  5.0  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/Q     
      0     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__3_/D 
#------------------------------------------------------------------------------------------------------------



Path 351: MET (1864 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1864                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK   
    296     296    66     10  5.0  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/Q     
      0     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 352: MET (1864 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1864                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK   
    296     296    66     10  5.0  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/Q     
      0     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__3_/D 
#------------------------------------------------------------------------------------------------------------



Path 353: MET (1864 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1864                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK   
    296     296    66     10  5.0  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/Q     
      0     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 354: MET (1864 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1864                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK   
    296     296    66     10  5.0  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/Q     
      0     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__3_/D 
#------------------------------------------------------------------------------------------------------------



Path 355: MET (1864 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1864                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK   
    296     296    66     10  5.0  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/Q     
      0     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 356: MET (1864 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1864                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK   
    296     296    66     10  5.0  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/Q     
      0     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__3_/D 
#------------------------------------------------------------------------------------------------------------



Path 357: MET (1864 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1864                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK   
    296     296    66     10  5.0  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/Q     
      0     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 358: MET (1864 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1864                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK   
    296     296    66     10  5.0  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/Q     
      0     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__3_/D 
#------------------------------------------------------------------------------------------------------------



Path 359: MET (1864 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1864                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK   
    296     296    66     10  5.0  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/Q     
      0     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 360: MET (1864 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1864                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK   
    296     296    66     10  5.0  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/Q     
      0     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__3_/D 
#------------------------------------------------------------------------------------------------------------



Path 361: MET (1864 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1864                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK   
    296     296    66     10  5.0  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/Q     
      0     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 362: MET (1864 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1864                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK   
    296     296    66     10  5.0  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/Q     
      0     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__3_/D 
#------------------------------------------------------------------------------------------------------------



Path 363: MET (1864 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1864                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK   
    296     296    66     10  5.0  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/Q     
      0     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 364: MET (1864 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1864                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK   
    296     296    66     10  5.0  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/Q     
      0     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__3_/D 
#------------------------------------------------------------------------------------------------------------



Path 365: MET (1864 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1864                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK   
    296     296    66     10  5.0  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/Q     
      0     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 366: MET (1864 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1864                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK   
    296     296    66     10  5.0  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/Q     
      0     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 367: MET (1864 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1864                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK   
    296     296    66     10  5.0  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/Q     
      0     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 368: MET (1864 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1864                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK   
    296     296    66     10  5.0  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/Q     
      0     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 369: MET (1864 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1864                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK   
    296     296    66     10  5.0  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/Q     
      0     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 370: MET (1864 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1864                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK   
    296     296    66     10  5.0  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/Q     
      0     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 371: MET (1864 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1864                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK   
    296     296    66     10  5.0  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/Q     
      0     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 372: MET (1864 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1864                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK   
    296     296    66     10  5.0  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/Q     
      0     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 373: MET (1864 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1864                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK   
    296     296    66     10  5.0  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/Q     
      0     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 374: MET (1865 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     130                  
       Uncertainty:-     100                  
     Required Time:=    2170                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=    1865                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  2.7  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     43     306    36      4  2.3  INVX1_RVT    I_RISC_CORE/g44881/Y                                               
      0     306     -      4    -  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/D   
#------------------------------------------------------------------------------------------------------------------



Path 375: MET (1868 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     134                  
       Uncertainty:-     100                  
     Required Time:=    2166                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=    1868                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK   
    298     298    70     10  5.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/Q     
      0     298     -     10    -  SDFFX1_RVT   I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 376: MET (1872 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_14/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_14/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-    2000                  
             Slack:=    1872                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK 
    356     356    76      3  3.4  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/Q   
     87     443    36      2  1.1  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317024/C1              
     90     533    40      1  0.7  AND4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g315746/Y               
     54     587    62      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314057/Y               
    182     770    62      6  3.4  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g309336/Y               
    101     870   102      4  3.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308050/Y               
    115     985    55      3  1.7  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g306737/Y               
     95    1080    49      4  2.8  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306732/Y               
     48    1128    48      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306724/Y               
     72    1200    26      1  0.7  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306699/C1              
     62    1263    30      2  1.9  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306691/Y               
     52    1315    56      2  1.3  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306689/Y               
     69    1384    27      2  1.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306675/Y               
     45    1429    50      1  0.6  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306671/Y               
     62    1491    50      2  1.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306665/Y               
     68    1559    30      2  1.3  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306662/Y               
    113    1672    29      1  0.5  OAI21X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g320415/Y               
     82    1754    28      2  1.0  AO21X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306656/Y               
     89    1843    35      2  1.2  OA22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306655/Y               
     45    1888    37      1  0.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306653/Y               
     55    1943    59      3  1.7  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306652/Y               
     57    2000    39      1  0.5  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306649/Y               
      0    2000     -      1    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_14/D                  
#----------------------------------------------------------------------------------------------



Path 377: MET (1878 ps) Setup Check with Pin I_RISC_CORE/R_32/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/R_32/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     136                  
       Uncertainty:-     100                  
     Required Time:=    2164                  
      Launch Clock:-       0                  
         Data Path:-     286                  
             Slack:=    1878                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK 
    286     286    54      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q   
      0     286     -      6    -  SDFFARX1_RVT I_RISC_CORE/R_32/D                                  
#---------------------------------------------------------------------------------------------------



Path 378: MET (1886 ps) Setup Check with Pin I_RISC_CORE/R_33/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/R_33/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    2172                  
      Launch Clock:-       0                  
         Data Path:-     286                  
             Slack:=    1886                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK 
    286     286    54      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q   
      0     286     -      6    -  SDFFX1_RVT   I_RISC_CORE/R_33/D                                  
#---------------------------------------------------------------------------------------------------



Path 379: MET (1900 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_4_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     130                  
       Uncertainty:-     100                  
     Required Time:=    2170                  
      Launch Clock:-       0                  
         Data Path:-     270                  
             Slack:=    1900                  

#------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                
#------------------------------------------------------------------------------------------------
      -       0   200    127    -  (arrival)    I_PARSER/out_bus_reg_4_/CLK                      
    270     270    36      2  1.2  SDFFARX1_RVT I_PARSER/out_bus_reg_4_/Q                        
      0     270     -      2    -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/D 
#------------------------------------------------------------------------------------------------



Path 380: MET (1901 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_7_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_7_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_7_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     130                  
       Uncertainty:-     100                  
     Required Time:=    2170                  
      Launch Clock:-       0                  
         Data Path:-     269                  
             Slack:=    1901                  

#------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                
#------------------------------------------------------------------------------------------------
      -       0   200    127    -  (arrival)    I_PARSER/out_bus_reg_7_/CLK                      
    269     269    36      2  1.1  SDFFARX1_RVT I_PARSER/out_bus_reg_7_/Q                        
      0     269     -      2    -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_7_/D 
#------------------------------------------------------------------------------------------------



Path 381: MET (1901 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_5_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     130                  
       Uncertainty:-     100                  
     Required Time:=    2170                  
      Launch Clock:-       0                  
         Data Path:-     269                  
             Slack:=    1901                  

#------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                
#------------------------------------------------------------------------------------------------
      -       0   200    127    -  (arrival)    I_PARSER/out_bus_reg_5_/CLK                      
    269     269    36      2  1.1  SDFFARX1_RVT I_PARSER/out_bus_reg_5_/Q                        
      0     269     -      2    -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/D 
#------------------------------------------------------------------------------------------------



Path 382: MET (1901 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_0_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     130                  
       Uncertainty:-     100                  
     Required Time:=    2170                  
      Launch Clock:-       0                  
         Data Path:-     269                  
             Slack:=    1901                  

#------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                
#------------------------------------------------------------------------------------------------
      -       0   200    127    -  (arrival)    I_PARSER/out_bus_reg_0_/CLK                      
    269     269    36      2  1.1  SDFFARX1_RVT I_PARSER/out_bus_reg_0_/Q                        
      0     269     -      2    -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/D 
#------------------------------------------------------------------------------------------------



Path 383: MET (1908 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_6_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    2172                  
      Launch Clock:-       0                  
         Data Path:-     264                  
             Slack:=    1908                  

#------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                
#------------------------------------------------------------------------------------------------
      -       0   200    127    -  (arrival)    I_PARSER/out_bus_reg_6_/CLK                      
    264     264    31      1  0.5  SDFFARX1_RVT I_PARSER/out_bus_reg_6_/Q                        
      0     264     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/D 
#------------------------------------------------------------------------------------------------



Path 384: MET (1908 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_3_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    2172                  
      Launch Clock:-       0                  
         Data Path:-     264                  
             Slack:=    1908                  

#------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                
#------------------------------------------------------------------------------------------------
      -       0   200    127    -  (arrival)    I_PARSER/out_bus_reg_3_/CLK                      
    264     264    31      1  0.5  SDFFARX1_RVT I_PARSER/out_bus_reg_3_/Q                        
      0     264     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/D 
#------------------------------------------------------------------------------------------------



Path 385: MET (1908 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_2_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    2172                  
      Launch Clock:-       0                  
         Data Path:-     264                  
             Slack:=    1908                  

#------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                
#------------------------------------------------------------------------------------------------
      -       0   200    127    -  (arrival)    I_PARSER/out_bus_reg_2_/CLK                      
    264     264    31      1  0.5  SDFFARX1_RVT I_PARSER/out_bus_reg_2_/Q                        
      0     264     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/D 
#------------------------------------------------------------------------------------------------



Path 386: MET (1908 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_1_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    2172                  
      Launch Clock:-       0                  
         Data Path:-     264                  
             Slack:=    1908                  

#------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                
#------------------------------------------------------------------------------------------------
      -       0   200    127    -  (arrival)    I_PARSER/out_bus_reg_1_/CLK                      
    264     264    31      1  0.5  SDFFARX1_RVT I_PARSER/out_bus_reg_1_/Q                        
      0     264     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/D 
#------------------------------------------------------------------------------------------------



Path 387: MET (1908 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/PSWL_Zro_reg/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/PSWL_Zro_reg/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    2172                  
      Launch Clock:-       0                  
         Data Path:-     264                  
             Slack:=    1908                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     11    -  (arrival)    I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_2_/CLK 
    264     264    31      1  0.5  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_2_/Q   
      0     264     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/PSWL_Zro_reg/D                      
#------------------------------------------------------------------------------------------------------------



Path 388: MET (1908 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/PSWL_Neg_reg/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/PSWL_Neg_reg/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    2172                  
      Launch Clock:-       0                  
         Data Path:-     264                  
             Slack:=    1908                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     11    -  (arrival)    I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_1_/CLK 
    264     264    31      1  0.5  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_1_/Q   
      0     264     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/PSWL_Neg_reg/D                      
#------------------------------------------------------------------------------------------------------------



Path 389: MET (1908 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/PSWL_Carry_reg/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/PSWL_Carry_reg/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    2172                  
      Launch Clock:-       0                  
         Data Path:-     264                  
             Slack:=    1908                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     11    -  (arrival)    I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_0_/CLK 
    264     264    31      1  0.5  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_0_/Q   
      0     264     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/PSWL_Carry_reg/D                    
#------------------------------------------------------------------------------------------------------------



Path 390: MET (1922 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_16/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_16/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     125                  
       Uncertainty:-     100                  
     Required Time:=    3875                  
      Launch Clock:-       0                  
         Data Path:-    1954                  
             Slack:=    1922                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK 
    356     356    76      3  3.4  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/Q   
     87     443    36      2  1.1  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317024/C1              
     90     533    40      1  0.7  AND4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g315746/Y               
     54     587    62      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314057/Y               
    182     770    62      6  3.4  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g309336/Y               
    101     870   102      4  3.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308050/Y               
    115     985    55      3  1.7  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g306737/Y               
     95    1080    49      4  2.8  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306732/Y               
     48    1128    48      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306724/Y               
     72    1200    26      1  0.7  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306699/C1              
     62    1263    30      2  1.9  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306691/Y               
     52    1315    56      2  1.3  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306689/Y               
     69    1384    27      2  1.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306675/Y               
     45    1429    50      1  0.6  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306671/Y               
     62    1491    50      2  1.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306665/Y               
     68    1559    30      2  1.3  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306662/Y               
    113    1672    29      1  0.5  OAI21X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g320415/Y               
     82    1754    28      2  1.0  AO21X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306656/Y               
     89    1843    35      2  1.2  OA22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306655/Y               
     36    1879    27      2  1.0  INVX0_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306654/Y               
     75    1954    30      1  0.5  AO21X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306651/Y               
      0    1954     -      1    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_16/D                  
#----------------------------------------------------------------------------------------------



Path 391: MET (1971 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[14]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[14]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     433                  
             Slack:=    1971                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    245     245    79     16  8.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/QN  
     27     272    39      1  0.6  INVX1_LVT     I_RISC_CORE/g44894/Y                              
    120     392    21      1  0.5  NOR3X0_RVT    I_RISC_CORE/g44700/Y                              
     41     433    25      4  0.0  AO21X1_RVT    I_RISC_CORE/g44605/Y                              
      0     433     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[14]     
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 392: MET (1971 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[14]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[14]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     433                  
             Slack:=    1971                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    245     245    79     16  8.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/QN  
     27     272    39      1  0.6  INVX1_LVT     I_RISC_CORE/g44894/Y                              
    120     392    21      1  0.5  NOR3X0_RVT    I_RISC_CORE/g44700/Y                              
     41     433    25      4  0.0  AO21X1_RVT    I_RISC_CORE/g44605/Y                              
      0     433     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[14]     
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 393: MET (1971 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[14]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[14]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     433                  
             Slack:=    1971                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    245     245    79     16  8.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/QN  
     27     272    39      1  0.6  INVX1_LVT     I_RISC_CORE/g44894/Y                              
    120     392    21      1  0.5  NOR3X0_RVT    I_RISC_CORE/g44700/Y                              
     41     433    25      4  0.0  AO21X1_RVT    I_RISC_CORE/g44605/Y                              
      0     433     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[14]     
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 394: MET (1971 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[14]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[14]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     433                  
             Slack:=    1971                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    245     245    79     16  8.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/QN  
     27     272    39      1  0.6  INVX1_LVT     I_RISC_CORE/g44894/Y                              
    120     392    21      1  0.5  NOR3X0_RVT    I_RISC_CORE/g44700/Y                              
     41     433    25      4  0.0  AO21X1_RVT    I_RISC_CORE/g44605/Y                              
      0     433     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[14]     
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 395: MET (1980 ps) Setup Check with Pin I_CLOCKING/sys_2x_rst_n_buf_reg/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_CLOCKING/sys_2x_rst_ff_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_CLOCKING/sys_2x_rst_n_buf_reg/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-      57                  
       Uncertainty:-     100                  
     Required Time:=    2243                  
      Launch Clock:-       0                  
         Data Path:-     263                  
             Slack:=    1980                  

#--------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                Timing Point            
#  (ps)   (ps)   (ps)        (fF)                                                
#--------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)   I_CLOCKING/sys_2x_rst_ff_reg/CLK  
    263     263    31      1  0.5  DFFARX1_RVT I_CLOCKING/sys_2x_rst_ff_reg/Q    
      0     263     -      1    -  DFFARX1_RVT I_CLOCKING/sys_2x_rst_n_buf_reg/D 
#--------------------------------------------------------------------------------



Path 396: MET (1982 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[15]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[15]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     422                  
             Slack:=    1982                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     96     422    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44702/Y                              
      0     422     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[15]     
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 397: MET (1982 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[15]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[15]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     422                  
             Slack:=    1982                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     96     422    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44702/Y                              
      0     422     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[15]     
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 398: MET (1982 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[15]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[15]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     422                  
             Slack:=    1982                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     96     422    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44702/Y                              
      0     422     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[15]     
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 399: MET (1982 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[15]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[15]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     422                  
             Slack:=    1982                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     96     422    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44702/Y                              
      0     422     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[15]     
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 400: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44713/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[0]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 401: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44701/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[1]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 402: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44712/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[2]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 403: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44711/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[3]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 404: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44710/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[4]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 405: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44715/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[5]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 406: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44709/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[6]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 407: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[7]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[7]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44708/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[7]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 408: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[8]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[8]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44707/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[8]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 409: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[9]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[9]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44706/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[9]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 410: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[10]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[10]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44705/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[10]     
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 411: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[11]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[11]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44691/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[11]     
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 412: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[12]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[12]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44704/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[12]     
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 413: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[13]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[13]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44703/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[13]     
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 414: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44713/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[0]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 415: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44701/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[1]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 416: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44712/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[2]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 417: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44711/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[3]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 418: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44710/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[4]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 419: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44715/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[5]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 420: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44709/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[6]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 421: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[7]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[7]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44708/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[7]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 422: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[8]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[8]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44707/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[8]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 423: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[9]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[9]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44706/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[9]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 424: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[10]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[10]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44705/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[10]     
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 425: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[11]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[11]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44691/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[11]     
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 426: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[12]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[12]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44704/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[12]     
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 427: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[13]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[13]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44703/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[13]     
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 428: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44713/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[0]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 429: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44701/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[1]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 430: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44712/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[2]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 431: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44711/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[3]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 432: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44710/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[4]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 433: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44715/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[5]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 434: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44709/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[6]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 435: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[7]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[7]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44708/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[7]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 436: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[8]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[8]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44707/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[8]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 437: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[9]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[9]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44706/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[9]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 438: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[10]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[10]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44705/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[10]     
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 439: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[11]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[11]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44691/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[11]     
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 440: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[12]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[12]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44704/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[12]     
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 441: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[13]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[13]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44703/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[13]     
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 442: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44713/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[0]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 443: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44701/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[1]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 444: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44712/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[2]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 445: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44711/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[3]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 446: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44710/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[4]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 447: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44715/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[5]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 448: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44709/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[6]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 449: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[7]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[7]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44708/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[7]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 450: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[8]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[8]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44707/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[8]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 451: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[9]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[9]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44706/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[9]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 452: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[10]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[10]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44705/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[10]     
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 453: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[11]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[11]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44691/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[11]     
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 454: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[12]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[12]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44704/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[12]     
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 455: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[13]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[13]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    1995                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    326     326    68     16  9.4  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     409    26      4  0.0  AO22X1_RVT    I_RISC_CORE/g44703/Y                              
      0     409     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[13]     
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 456: MET (1997 ps) Setup Check with Pin I_CLOCKING/sys_clk_in_reg/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_CLOCKING/sys_clk_in_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_CLOCKING/sys_clk_in_reg/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-      78                  
       Uncertainty:-     100                  
     Required Time:=    2222                  
      Launch Clock:-       0                  
         Data Path:-     226                  
             Slack:=    1997                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load   Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0   200     34    -  (arrival) I_CLOCKING/sys_clk_in_reg/CLK 
    226     226    53      1  0.5  DFFX1_LVT I_CLOCKING/sys_clk_in_reg/QN  
      0     226     -      1    -  DFFX1_LVT I_CLOCKING/sys_clk_in_reg/D   
#--------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 457: MET (1998 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_24/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_24/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     124                  
       Uncertainty:-     100                  
     Required Time:=    3876                  
      Launch Clock:-       0                  
         Data Path:-    1879                  
             Slack:=    1998                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK 
    356     356    76      3  3.4  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/Q   
     87     443    36      2  1.1  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317024/C1              
     90     533    40      1  0.7  AND4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g315746/Y               
     54     587    62      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314057/Y               
    182     770    62      6  3.4  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g309336/Y               
    101     870   102      4  3.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308050/Y               
    115     985    55      3  1.7  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g306737/Y               
     95    1080    49      4  2.8  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306732/Y               
     48    1128    48      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306724/Y               
     72    1200    26      1  0.7  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306699/C1              
     62    1263    30      2  1.9  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306691/Y               
     52    1315    56      2  1.3  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306689/Y               
     69    1384    27      2  1.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306675/Y               
     45    1429    50      1  0.6  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306671/Y               
     62    1491    50      2  1.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306665/Y               
     68    1559    30      2  1.3  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306662/Y               
    113    1672    29      1  0.5  OAI21X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g320415/Y               
     82    1754    28      2  1.0  AO21X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306656/Y               
     89    1843    35      2  1.2  OA22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306655/Y               
     36    1879    27      2  1.0  INVX0_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306654/Y               
      0    1879     -      2    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_24/D                  
#----------------------------------------------------------------------------------------------



Path 458: MET (2006 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[16]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[16]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     396                  
             Slack:=    2006                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2           
    141    2541    42      1  0.9  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[0]         
    168    2709    48      3  1.5  HADDX1_LVT    I_RISC_CORE/g44958/SO                                
     88    2796    32      1  0.0  AO22X1_RVT    g4732/Y                                              
      0    2796     -      1    -  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[16] 
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 459: MET (2006 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[17]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[17]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     396                  
             Slack:=    2006                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2           
    141    2541    42      1  0.9  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[1]         
    168    2709    48      3  1.5  HADDX1_LVT    I_RISC_CORE/g44956/SO                                
     88    2796    32      1  0.0  AO22X1_RVT    g4753/Y                                              
      0    2796     -      1    -  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[17] 
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 460: MET (2006 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[18]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[18]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     396                  
             Slack:=    2006                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2           
    141    2541    42      1  0.9  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[2]         
    168    2709    48      3  1.5  HADDX1_LVT    I_RISC_CORE/g44954/SO                                
     88    2796    32      1  0.0  AO22X1_RVT    g4752/Y                                              
      0    2796     -      1    -  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[18] 
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 461: MET (2006 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[19]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[19]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     396                  
             Slack:=    2006                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2           
    141    2541    42      1  0.9  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[3]         
    168    2709    48      3  1.5  HADDX1_LVT    I_RISC_CORE/g44952/SO                                
     88    2796    32      1  0.0  AO22X1_RVT    g4751/Y                                              
      0    2796     -      1    -  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[19] 
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 462: MET (2006 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[20]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[20]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     396                  
             Slack:=    2006                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2           
    141    2541    42      1  0.9  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[4]         
    168    2709    48      3  1.5  HADDX1_LVT    I_RISC_CORE/g44950/SO                                
     88    2796    32      1  0.0  AO22X1_RVT    g4739/Y                                              
      0    2796     -      1    -  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[20] 
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 463: MET (2006 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[21]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[21]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     396                  
             Slack:=    2006                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2           
    141    2541    42      1  0.9  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[5]         
    168    2709    48      3  1.5  HADDX1_LVT    I_RISC_CORE/g44948/SO                                
     88    2796    32      1  0.0  AO22X1_RVT    g4750/Y                                              
      0    2796     -      1    -  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[21] 
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 464: MET (2006 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[22]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[22]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     396                  
             Slack:=    2006                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2           
    141    2541    42      1  0.9  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[6]         
    168    2709    48      3  1.5  HADDX1_LVT    I_RISC_CORE/g44946/SO                                
     88    2796    32      1  0.0  AO22X1_RVT    g4749/Y                                              
      0    2796     -      1    -  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[22] 
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 465: MET (2006 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[23]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[23]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     396                  
             Slack:=    2006                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2           
    141    2541    42      1  0.9  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[7]         
    168    2709    48      3  1.5  HADDX1_LVT    I_RISC_CORE/g44944/SO                                
     88    2796    32      1  0.0  AO22X1_RVT    g4748/Y                                              
      0    2796     -      1    -  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[23] 
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 466: MET (2006 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[24]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[24]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     396                  
             Slack:=    2006                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2           
    141    2541    42      1  0.9  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[8]         
    168    2709    48      3  1.5  HADDX1_LVT    I_RISC_CORE/g44942/SO                                
     88    2796    32      1  0.0  AO22X1_RVT    g4747/Y                                              
      0    2796     -      1    -  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[24] 
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 467: MET (2006 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[25]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[25]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     396                  
             Slack:=    2006                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2           
    141    2541    42      1  0.9  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[9]         
    168    2709    48      3  1.5  HADDX1_LVT    I_RISC_CORE/g44940/SO                                
     88    2796    32      1  0.0  AO22X1_RVT    g4746/Y                                              
      0    2796     -      1    -  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[25] 
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 468: MET (2006 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[26]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[26]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     396                  
             Slack:=    2006                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2           
    141    2541    42      1  0.9  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[10]        
    168    2709    48      3  1.5  HADDX1_LVT    I_RISC_CORE/g44938/SO                                
     88    2796    32      1  0.0  AO22X1_RVT    g4745/Y                                              
      0    2796     -      1    -  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[26] 
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 469: MET (2006 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[27]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[27]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     396                  
             Slack:=    2006                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2           
    141    2541    42      1  0.9  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[11]        
    168    2709    48      3  1.5  HADDX1_LVT    I_RISC_CORE/g44936/SO                                
     88    2796    32      1  0.0  AO22X1_RVT    g4744/Y                                              
      0    2796     -      1    -  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[27] 
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 470: MET (2006 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[28]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[28]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     396                  
             Slack:=    2006                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2           
    141    2541    42      1  0.9  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[12]        
    168    2709    48      3  1.5  HADDX1_LVT    I_RISC_CORE/g44934/SO                                
     88    2796    32      1  0.0  AO22X1_RVT    g4743/Y                                              
      0    2796     -      1    -  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[28] 
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 471: MET (2006 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[29]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[29]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     396                  
             Slack:=    2006                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2           
    141    2541    42      1  0.9  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[13]        
    168    2709    48      3  1.5  HADDX1_LVT    I_RISC_CORE/g44932/SO                                
     88    2796    32      1  0.0  AO22X1_RVT    g4742/Y                                              
      0    2796     -      1    -  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[29] 
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 472: MET (2006 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[30]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[30]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     396                  
             Slack:=    2006                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2           
    141    2541    42      1  0.9  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[14]        
    168    2709    48      3  1.5  HADDX1_LVT    I_RISC_CORE/g44930/SO                                
     88    2796    32      1  0.0  AO22X1_RVT    g4741/Y                                              
      0    2796     -      1    -  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[30] 
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 473: MET (2006 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[31]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[31]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     396                  
             Slack:=    2006                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2           
    141    2541    42      1  0.9  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[15]        
    168    2709    48      3  1.5  HADDX1_LVT    I_RISC_CORE/g44928/SO                                
     88    2796    32      1  0.0  AO22X1_RVT    g4740/Y                                              
      0    2796     -      1    -  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[31] 
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 474: MET (2012 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_8/CE1->I1[0]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_8/I1[0]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     391                  
             Slack:=    2012                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2       
    141    2541    42      1  0.9  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[12]    
    168    2709    48      3  1.5  HADDX1_LVT    I_RISC_CORE/g44934/SO                            
     82    2791    29      1  0.0  AO21X1_RVT    g4617/Y                                          
      0    2791     -      1    -  SRAM2RW32x4   I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_8/I1[0] 
#-------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 475: MET (2012 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_8/CE1->I1[1]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_8/I1[1]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     391                  
             Slack:=    2012                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2       
    141    2541    42      1  0.9  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[13]    
    168    2709    48      3  1.5  HADDX1_LVT    I_RISC_CORE/g44932/SO                            
     82    2791    29      1  0.0  AO21X1_RVT    g4592/Y                                          
      0    2791     -      1    -  SRAM2RW32x4   I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_8/I1[1] 
#-------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 476: MET (2012 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_8/CE1->I1[2]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_8/I1[2]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     391                  
             Slack:=    2012                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2       
    141    2541    42      1  0.9  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[14]    
    168    2709    48      3  1.5  HADDX1_LVT    I_RISC_CORE/g44930/SO                            
     82    2791    29      1  0.0  AO21X1_RVT    g4609/Y                                          
      0    2791     -      1    -  SRAM2RW32x4   I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_8/I1[2] 
#-------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 477: MET (2012 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_8/CE1->I1[3]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_8/I1[3]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     391                  
             Slack:=    2012                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2       
    141    2541    42      1  0.9  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[15]    
    168    2709    48      3  1.5  HADDX1_LVT    I_RISC_CORE/g44928/SO                            
     82    2791    29      1  0.0  AO21X1_RVT    g4606/Y                                          
      0    2791     -      1    -  SRAM2RW32x4   I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_8/I1[3] 
#-------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 478: MET (2012 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_7/CE1->I1[0]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_7/I1[0]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     391                  
             Slack:=    2012                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2       
    141    2541    42      1  0.9  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[8]     
    168    2709    48      3  1.5  HADDX1_LVT    I_RISC_CORE/g44942/SO                            
     82    2791    29      1  0.0  AO21X1_RVT    g4618/Y                                          
      0    2791     -      1    -  SRAM2RW32x4   I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_7/I1[0] 
#-------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 479: MET (2012 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_7/CE1->I1[1]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_7/I1[1]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     391                  
             Slack:=    2012                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2       
    141    2541    42      1  0.9  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[9]     
    168    2709    48      3  1.5  HADDX1_LVT    I_RISC_CORE/g44940/SO                            
     82    2791    29      1  0.0  AO21X1_RVT    g4610/Y                                          
      0    2791     -      1    -  SRAM2RW32x4   I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_7/I1[1] 
#-------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 480: MET (2012 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_7/CE1->I1[2]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_7/I1[2]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     391                  
             Slack:=    2012                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2       
    141    2541    42      1  0.9  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[10]    
    168    2709    48      3  1.5  HADDX1_LVT    I_RISC_CORE/g44938/SO                            
     82    2791    29      1  0.0  AO21X1_RVT    g4601/Y                                          
      0    2791     -      1    -  SRAM2RW32x4   I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_7/I1[2] 
#-------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 481: MET (2012 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_7/CE1->I1[3]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_7/I1[3]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     391                  
             Slack:=    2012                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2       
    141    2541    42      1  0.9  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[11]    
    168    2709    48      3  1.5  HADDX1_LVT    I_RISC_CORE/g44936/SO                            
     82    2791    29      1  0.0  AO21X1_RVT    g4593/Y                                          
      0    2791     -      1    -  SRAM2RW32x4   I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_7/I1[3] 
#-------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 482: MET (2012 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_6/CE1->I1[0]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_6/I1[0]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     391                  
             Slack:=    2012                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2       
    141    2541    42      1  0.9  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[4]     
    168    2709    48      3  1.5  HADDX1_LVT    I_RISC_CORE/g44950/SO                            
     82    2791    29      1  0.0  AO21X1_RVT    g4602/Y                                          
      0    2791     -      1    -  SRAM2RW32x4   I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_6/I1[0] 
#-------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 483: MET (2012 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_6/CE1->I1[1]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_6/I1[1]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     391                  
             Slack:=    2012                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2       
    141    2541    42      1  0.9  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[5]     
    168    2709    48      3  1.5  HADDX1_LVT    I_RISC_CORE/g44948/SO                            
     82    2791    29      1  0.0  AO21X1_RVT    g4598/Y                                          
      0    2791     -      1    -  SRAM2RW32x4   I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_6/I1[1] 
#-------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 484: MET (2012 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_6/CE1->I1[2]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_6/I1[2]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     391                  
             Slack:=    2012                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2       
    141    2541    42      1  0.9  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[6]     
    168    2709    48      3  1.5  HADDX1_LVT    I_RISC_CORE/g44946/SO                            
     82    2791    29      1  0.0  AO21X1_RVT    g4596/Y                                          
      0    2791     -      1    -  SRAM2RW32x4   I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_6/I1[2] 
#-------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 485: MET (2012 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_6/CE1->I1[3]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_6/I1[3]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     391                  
             Slack:=    2012                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2       
    141    2541    42      1  0.9  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[7]     
    168    2709    48      3  1.5  HADDX1_LVT    I_RISC_CORE/g44944/SO                            
     82    2791    29      1  0.0  AO21X1_RVT    g4594/Y                                          
      0    2791     -      1    -  SRAM2RW32x4   I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_6/I1[3] 
#-------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 486: MET (2012 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_5/CE1->I1[0]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_5/I1[0]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     391                  
             Slack:=    2012                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2       
    141    2541    42      1  0.9  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[0]     
    168    2709    48      3  1.5  HADDX1_LVT    I_RISC_CORE/g44958/SO                            
     82    2791    29      1  0.0  AO21X1_RVT    g4619/Y                                          
      0    2791     -      1    -  SRAM2RW32x4   I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_5/I1[0] 
#-------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 487: MET (2012 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_5/CE1->I1[1]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_5/I1[1]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     391                  
             Slack:=    2012                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2       
    141    2541    42      1  0.9  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[1]     
    168    2709    48      3  1.5  HADDX1_LVT    I_RISC_CORE/g44956/SO                            
     82    2791    29      1  0.0  AO21X1_RVT    g4614/Y                                          
      0    2791     -      1    -  SRAM2RW32x4   I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_5/I1[1] 
#-------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 488: MET (2012 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_5/CE1->I1[2]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_5/I1[2]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     391                  
             Slack:=    2012                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2       
    141    2541    42      1  0.9  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[2]     
    168    2709    48      3  1.5  HADDX1_LVT    I_RISC_CORE/g44954/SO                            
     82    2791    29      1  0.0  AO21X1_RVT    g4611/Y                                          
      0    2791     -      1    -  SRAM2RW32x4   I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_5/I1[2] 
#-------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 489: MET (2012 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_5/CE1->I1[3]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_5/I1[3]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     391                  
             Slack:=    2012                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2       
    141    2541    42      1  0.9  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[3]     
    168    2709    48      3  1.5  HADDX1_LVT    I_RISC_CORE/g44952/SO                            
     82    2791    29      1  0.0  AO21X1_RVT    g4605/Y                                          
      0    2791     -      1    -  SRAM2RW32x4   I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_5/I1[3] 
#-------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 490: MET (2014 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[0]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[0]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     389                  
             Slack:=    2014                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK  
    298    2698    70     11  5.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/Q    
     91    2789    28      1  0.0  AO22X1_RVT   g4712/Y                                             
      0    2789     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[0] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 491: MET (2014 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[1]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[1]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     389                  
             Slack:=    2014                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK  
    298    2698    70     11  5.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/Q    
     91    2789    28      1  0.0  AO22X1_RVT   g4711/Y                                             
      0    2789     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[1] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 492: MET (2018 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[2]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[2]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     385                  
             Slack:=    2018                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/CLK  
    296    2696    66      9  5.0  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/Q    
     89    2785    28      1  0.0  AO22X1_RVT   g4710/Y                                             
      0    2785     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[2] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 493: MET (2018 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[4]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[4]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     385                  
             Slack:=    2018                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/CLK  
    296    2696    66      9  5.0  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/Q    
     89    2785    28      1  0.0  AO22X1_RVT   g4708/Y                                             
      0    2785     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[4] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 494: MET (2018 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[5]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[5]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     385                  
             Slack:=    2018                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/CLK  
    296    2696    66      9  5.0  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/Q    
     89    2785    28      1  0.0  AO22X1_RVT   g4707/Y                                             
      0    2785     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[5] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 495: MET (2018 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[6]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[6]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     385                  
             Slack:=    2018                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/CLK  
    296    2696    66      9  5.0  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/Q    
     89    2785    28      1  0.0  AO22X1_RVT   g4706/Y                                             
      0    2785     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[6] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 496: MET (2020 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[3]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[3]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     383                  
             Slack:=    2020                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/CLK  
    294    2694    65      9  4.8  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/Q    
     89    2783    28      1  0.0  AO22X1_RVT   g4709/Y                                             
      0    2783     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[3] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 497: MET (2021 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_3/CE1->I1[1]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_3/I1[1]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     382                  
             Slack:=    2021                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK 
    293    2693    63      8  4.6  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/Q   
     89    2782    29      1  0.0  AO21X1_RVT   g4603/Y                                             
      0    2782     -      1    -  SRAM2RW32x4  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_3/I1[1]    
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 498: MET (2025 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[7]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[7]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     378                  
             Slack:=    2025                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_7_/CLK  
    291    2691    61      6  4.3  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_7_/Q    
     87    2778    28      1  0.0  AO22X1_RVT   g4705/Y                                             
      0    2778     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[7] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 499: MET (2026 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_4/CE1->I1[0]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_28_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_4/I1[0]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     376                  
             Slack:=    2026                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_28_/CLK 
    290    2690    58      7  4.0  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_28_/Q   
     87    2776    29      1  0.0  AO21X1_RVT   g4597/Y                                             
      0    2776     -      1    -  SRAM2RW32x4  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_4/I1[0]    
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 500: MET (2027 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[8]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_8_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[8]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     377                  
             Slack:=    2027                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_8_/CLK  
    290    2690    59      5  4.1  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_8_/Q    
     86    2777    28      1  0.0  AO22X1_RVT   g4704/Y                                             
      0    2777     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[8] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 501: MET (2027 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_3/CE1->I1[0]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_3/I1[0]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     376                  
             Slack:=    2027                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/CLK 
    289    2689    57      7  3.9  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/Q   
     86    2776    29      1  0.0  AO21X1_RVT   g4604/Y                                             
      0    2776     -      1    -  SRAM2RW32x4  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_3/I1[0]    
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 502: MET (2028 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[9]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_9_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[9]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     375                  
             Slack:=    2028                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_9_/CLK  
    289    2689    57      5  3.9  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_9_/Q    
     86    2775    28      1  0.0  AO22X1_RVT   g4703/Y                                             
      0    2775     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[9] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 503: MET (2028 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[13]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_13_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[13]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     375                  
             Slack:=    2028                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_13_/CLK  
    289    2689    57      5  3.9  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_13_/Q    
     86    2775    28      1  0.0  AO22X1_RVT   g4699/Y                                              
      0    2775     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[13] 
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 504: MET (2029 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[14]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_14_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[14]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     374                  
             Slack:=    2029                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_14_/CLK  
    288    2688    57      5  3.8  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_14_/Q    
     86    2774    28      1  0.0  AO22X1_RVT   g4698/Y                                              
      0    2774     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[14] 
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 505: MET (2030 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[10]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_10_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[10]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     373                  
             Slack:=    2030                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_10_/CLK  
    288    2688    56      5  3.7  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_10_/Q    
     85    2773    28      1  0.0  AO22X1_RVT   g4702/Y                                              
      0    2773     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[10] 
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 506: MET (2030 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[11]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[11]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     373                  
             Slack:=    2030                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/CLK  
    288    2688    56      5  3.7  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/Q    
     85    2773    28      1  0.0  AO22X1_RVT   g4701/Y                                              
      0    2773     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[11] 
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 507: MET (2030 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[12]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_12_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[12]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     373                  
             Slack:=    2030                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_12_/CLK  
    288    2688    56      5  3.7  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_12_/Q    
     85    2773    28      1  0.0  AO22X1_RVT   g4700/Y                                              
      0    2773     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[12] 
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 508: MET (2031 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_4/CE1->I1[1]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_4/I1[1]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     371                  
             Slack:=    2031                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK 
    286    2686    54      6  3.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q   
     85    2771    29      1  0.0  AO21X1_RVT   g4595/Y                                             
      0    2771     -      1    -  SRAM2RW32x4  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_4/I1[1]    
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 509: MET (2038 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_4/CE1->I1[3]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_4/I1[3]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     364                  
             Slack:=    2038                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK 
    282    2682    49      5  2.8  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q   
     83    2764    29      1  0.0  AO21X1_RVT   g4621/Y                                             
      0    2764     -      1    -  SRAM2RW32x4  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_4/I1[3]    
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 510: MET (2043 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_3/CE1->I1[2]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_26_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_3/I1[2]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     360                  
             Slack:=    2043                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_26_/CLK 
    279    2679    46      4  2.4  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_26_/Q   
     81    2760    29      1  0.0  AO21X1_RVT   g4600/Y                                             
      0    2760     -      1    -  SRAM2RW32x4  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_3/I1[2]    
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 511: MET (2044 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_3/CE1->I1[3]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_3/I1[3]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     359                  
             Slack:=    2044                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK 
    278    2678    45      4  2.3  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/Q   
     81    2759    29      1  0.0  AO21X1_RVT   g4599/Y                                             
      0    2759     -      1    -  SRAM2RW32x4  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_3/I1[3]    
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 512: MET (2045 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_4/CE1->I1[2]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_4/I1[2]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     358                  
             Slack:=    2045                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK 
    278    2678    44      4  2.2  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q   
     81    2758    29      1  0.0  AO21X1_RVT   g4607/Y                                             
      0    2758     -      1    -  SRAM2RW32x4  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_4/I1[2]    
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 513: MET (2047 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_1/CE1->I1[0]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_1/I1[0]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     356                  
             Slack:=    2047                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/CLK 
    276    2676    42      8  2.0  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/Q   
     80    2756    29      1  0.0  AO21X1_RVT   g4620/Y                                             
      0    2756     -      1    -  SRAM2RW32x4  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_1/I1[0]    
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 514: MET (2047 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[15]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_15_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[15]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     356                  
             Slack:=    2047                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_15_/CLK  
    276    2676    42      3  2.0  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_15_/Q    
     80    2756    28      1  0.0  AO22X1_RVT   g4697/Y                                              
      0    2756     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[15] 
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 515: MET (2050 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_2/CE1->I1[0]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_2/I1[0]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     353                  
             Slack:=    2050                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/CLK 
    274    2674    40      7  1.7  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/Q   
     79    2753    29      1  0.0  AO21X1_RVT   g4612/Y                                             
      0    2753     -      1    -  SRAM2RW32x4  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_2/I1[0]    
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 516: MET (2051 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_2/CE1->I1[1]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_2/I1[1]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     352                  
             Slack:=    2051                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/CLK 
    273    2673    39      7  1.6  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/Q   
     78    2752    29      1  0.0  AO21X1_RVT   g4608/Y                                             
      0    2752     -      1    -  SRAM2RW32x4  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_2/I1[1]    
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 517: MET (2051 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_1/CE1->I1[1]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_1/I1[1]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     352                  
             Slack:=    2051                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/CLK 
    273    2673    39      6  1.6  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/Q   
     78    2752    29      1  0.0  AO21X1_RVT   g4616/Y                                             
      0    2752     -      1    -  SRAM2RW32x4  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_1/I1[1]    
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 518: MET (2051 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_1/CE1->I1[2]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_1/I1[2]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     352                  
             Slack:=    2051                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/CLK 
    273    2673    39      7  1.6  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/Q   
     78    2752    29      1  0.0  AO21X1_RVT   g4615/Y                                             
      0    2752     -      1    -  SRAM2RW32x4  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_1/I1[2]    
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 519: MET (2051 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_1/CE1->I1[3]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_1/I1[3]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     352                  
             Slack:=    2051                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/CLK 
    273    2673    39      7  1.6  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/Q   
     78    2752    29      1  0.0  AO21X1_RVT   g4613/Y                                             
      0    2752     -      1    -  SRAM2RW32x4  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_1/I1[3]    
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 520: MET (2056 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_2/CE1->I1[2]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_2/I1[2]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     347                  
             Slack:=    2056                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/CLK 
    270    2670    36      6  1.2  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/Q   
     77    2747    29      1  0.0  AO21X1_RVT   g4622/Y                                             
      0    2747     -      1    -  SRAM2RW32x4  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_2/I1[2]    
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 521: MET (2057 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_2/CE1->I1[3]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_23_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_2/I1[3]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     346                  
             Slack:=    2057                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_23_/CLK 
    269    2669    36      2  1.1  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_23_/Q   
     77    2746    29      1  0.0  AO21X1_RVT   g4591/Y                                             
      0    2746     -      1    -  SRAM2RW32x4  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_2/I1[3]    
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 522: MET (2086 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE2->A2[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -84                  
       Uncertainty:-     100                  
     Required Time:=    2384                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=    2086                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK 
    298     298    70     11  5.5  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/Q   
      0     298     -     11    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[0]       
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 523: MET (2086 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE2->A2[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -84                  
       Uncertainty:-     100                  
     Required Time:=    2384                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=    2086                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK 
    298     298    70     11  5.5  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/Q   
      0     298     -     11    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[1]       
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 524: MET (2086 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE2->A2[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -84                  
       Uncertainty:-     100                  
     Required Time:=    2384                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=    2086                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK 
    298     298    70     11  5.5  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/Q   
      0     298     -     11    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[0]       
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 525: MET (2086 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE2->A2[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -84                  
       Uncertainty:-     100                  
     Required Time:=    2384                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=    2086                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK 
    298     298    70     11  5.5  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/Q   
      0     298     -     11    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[1]       
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 526: MET (2090 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE2->A2[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -86                  
       Uncertainty:-     100                  
     Required Time:=    2386                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    2090                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/CLK 
    296     296    66      9  5.0  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/Q   
      0     296     -      9    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[2]       
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 527: MET (2090 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE2->A2[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -86                  
       Uncertainty:-     100                  
     Required Time:=    2386                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    2090                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/CLK 
    296     296    66      9  5.0  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/Q   
      0     296     -      9    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[4]       
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 528: MET (2090 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE2->A2[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -86                  
       Uncertainty:-     100                  
     Required Time:=    2386                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    2090                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/CLK 
    296     296    66      9  5.0  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/Q   
      0     296     -      9    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[5]       
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 529: MET (2090 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE2->A2[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -86                  
       Uncertainty:-     100                  
     Required Time:=    2386                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    2090                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/CLK 
    296     296    66      9  5.0  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/Q   
      0     296     -      9    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[6]       
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 530: MET (2090 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE2->A2[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -86                  
       Uncertainty:-     100                  
     Required Time:=    2386                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    2090                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/CLK 
    296     296    66      9  5.0  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/Q   
      0     296     -      9    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[2]       
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 531: MET (2090 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE2->A2[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -86                  
       Uncertainty:-     100                  
     Required Time:=    2386                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    2090                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/CLK 
    296     296    66      9  5.0  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/Q   
      0     296     -      9    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[4]       
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 532: MET (2090 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE2->A2[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -86                  
       Uncertainty:-     100                  
     Required Time:=    2386                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    2090                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/CLK 
    296     296    66      9  5.0  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/Q   
      0     296     -      9    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[5]       
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 533: MET (2090 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE2->A2[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -86                  
       Uncertainty:-     100                  
     Required Time:=    2386                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    2090                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/CLK 
    296     296    66      9  5.0  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/Q   
      0     296     -      9    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[6]       
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 534: MET (2092 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE2->A2[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -86                  
       Uncertainty:-     100                  
     Required Time:=    2386                  
      Launch Clock:-       0                  
         Data Path:-     294                  
             Slack:=    2092                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/CLK 
    294     294    65      9  4.8  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/Q   
      0     294     -      9    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[3]       
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 535: MET (2092 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE2->A2[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -86                  
       Uncertainty:-     100                  
     Required Time:=    2386                  
      Launch Clock:-       0                  
         Data Path:-     294                  
             Slack:=    2092                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/CLK 
    294     294    65      9  4.8  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/Q   
      0     294     -      9    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[3]       
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 536: MET (2121 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->A1[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -97                  
       Uncertainty:-     100                  
     Required Time:=    2397                  
      Launch Clock:-       0                  
         Data Path:-     276                  
             Slack:=    2121                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/CLK 
    276     276    42      8  2.0  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/Q   
      0     276     -      8    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[0]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 537: MET (2121 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->A1[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -97                  
       Uncertainty:-     100                  
     Required Time:=    2397                  
      Launch Clock:-       0                  
         Data Path:-     276                  
             Slack:=    2121                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/CLK 
    276     276    42      8  2.0  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/Q   
      0     276     -      8    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[0]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 538: MET (2121 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->A1[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -97                  
       Uncertainty:-     100                  
     Required Time:=    2397                  
      Launch Clock:-       0                  
         Data Path:-     276                  
             Slack:=    2121                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/CLK 
    276     276    42      8  2.0  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/Q   
      0     276     -      8    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[0]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 539: MET (2121 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->A1[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -97                  
       Uncertainty:-     100                  
     Required Time:=    2397                  
      Launch Clock:-       0                  
         Data Path:-     276                  
             Slack:=    2121                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/CLK 
    276     276    42      8  2.0  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/Q   
      0     276     -      8    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[0]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 540: MET (2124 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->A1[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    2398                  
      Launch Clock:-       0                  
         Data Path:-     274                  
             Slack:=    2124                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/CLK 
    274     274    40      7  1.7  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/Q   
      0     274     -      7    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[4]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 541: MET (2124 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->A1[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    2398                  
      Launch Clock:-       0                  
         Data Path:-     274                  
             Slack:=    2124                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/CLK 
    274     274    40      7  1.7  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/Q   
      0     274     -      7    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[4]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 542: MET (2124 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->A1[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    2398                  
      Launch Clock:-       0                  
         Data Path:-     274                  
             Slack:=    2124                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/CLK 
    274     274    40      7  1.7  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/Q   
      0     274     -      7    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[4]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 543: MET (2124 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->A1[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    2398                  
      Launch Clock:-       0                  
         Data Path:-     274                  
             Slack:=    2124                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/CLK 
    274     274    40      7  1.7  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/Q   
      0     274     -      7    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[4]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 544: MET (2125 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->A1[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    2398                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    2125                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/CLK 
    273     273    39      6  1.6  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/Q   
      0     273     -      6    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[1]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 545: MET (2125 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->A1[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    2398                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    2125                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/CLK 
    273     273    39      7  1.6  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/Q   
      0     273     -      7    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[2]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 546: MET (2125 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->A1[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    2398                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    2125                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/CLK 
    273     273    39      7  1.6  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/Q   
      0     273     -      7    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[3]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 547: MET (2125 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->A1[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    2398                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    2125                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/CLK 
    273     273    39      7  1.6  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/Q   
      0     273     -      7    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[5]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 548: MET (2125 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->A1[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    2398                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    2125                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/CLK 
    273     273    39      6  1.6  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/Q   
      0     273     -      6    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[1]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 549: MET (2125 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->A1[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    2398                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    2125                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/CLK 
    273     273    39      7  1.6  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/Q   
      0     273     -      7    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[2]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 550: MET (2125 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->A1[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    2398                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    2125                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/CLK 
    273     273    39      7  1.6  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/Q   
      0     273     -      7    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[3]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 551: MET (2125 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->A1[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    2398                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    2125                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/CLK 
    273     273    39      7  1.6  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/Q   
      0     273     -      7    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[5]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 552: MET (2125 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->A1[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    2398                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    2125                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/CLK 
    273     273    39      6  1.6  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/Q   
      0     273     -      6    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[1]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 553: MET (2125 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->A1[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    2398                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    2125                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/CLK 
    273     273    39      7  1.6  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/Q   
      0     273     -      7    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[2]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 554: MET (2125 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->A1[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    2398                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    2125                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/CLK 
    273     273    39      7  1.6  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/Q   
      0     273     -      7    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[3]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 555: MET (2125 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->A1[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    2398                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    2125                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/CLK 
    273     273    39      7  1.6  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/Q   
      0     273     -      7    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[5]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 556: MET (2125 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->A1[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    2398                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    2125                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/CLK 
    273     273    39      6  1.6  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/Q   
      0     273     -      6    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[1]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 557: MET (2125 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->A1[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    2398                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    2125                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/CLK 
    273     273    39      7  1.6  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/Q   
      0     273     -      7    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[2]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 558: MET (2125 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->A1[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    2398                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    2125                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/CLK 
    273     273    39      7  1.6  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/Q   
      0     273     -      7    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[3]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 559: MET (2125 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->A1[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    2398                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    2125                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/CLK 
    273     273    39      7  1.6  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/Q   
      0     273     -      7    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[5]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 560: MET (2130 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->A1[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     270                  
             Slack:=    2130                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/CLK 
    270     270    36      6  1.2  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/Q   
      0     270     -      6    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[6]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 561: MET (2130 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->A1[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     270                  
             Slack:=    2130                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/CLK 
    270     270    36      6  1.2  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/Q   
      0     270     -      6    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[6]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 562: MET (2130 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->A1[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     270                  
             Slack:=    2130                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/CLK 
    270     270    36      6  1.2  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/Q   
      0     270     -      6    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[6]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 563: MET (2130 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->A1[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     270                  
             Slack:=    2130                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/CLK 
    270     270    36      6  1.2  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/Q   
      0     270     -      6    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[6]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 564: MET (2147 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_18/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/R_18/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-      99                  
       Uncertainty:-     100                  
     Required Time:=    3901                  
      Launch Clock:-       0                  
         Data Path:-    1754                  
             Slack:=    2147                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK 
    356     356    76      3  3.4  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/Q   
     87     443    36      2  1.1  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317024/C1              
     90     533    40      1  0.7  AND4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g315746/Y               
     54     587    62      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314057/Y               
    182     770    62      6  3.4  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g309336/Y               
    101     870   102      4  3.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308050/Y               
    115     985    55      3  1.7  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g306737/Y               
     95    1080    49      4  2.8  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306732/Y               
     48    1128    48      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306724/Y               
     72    1200    26      1  0.7  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306699/C1              
     62    1263    30      2  1.9  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306691/Y               
     52    1315    56      2  1.3  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306689/Y               
     69    1384    27      2  1.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306675/Y               
     45    1429    50      1  0.6  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306671/Y               
     62    1491    50      2  1.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306665/Y               
     68    1559    30      2  1.3  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306662/Y               
    113    1672    29      1  0.5  OAI21X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g320415/Y               
     82    1754    28      2  1.0  AO21X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306656/Y               
      0    1754     -      2    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_18/D                  
#----------------------------------------------------------------------------------------------



Path 565: MET (2180 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_22/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_22/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     125                  
       Uncertainty:-     100                  
     Required Time:=    3875                  
      Launch Clock:-       0                  
         Data Path:-    1696                  
             Slack:=    2180                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK 
    356     356    76      3  3.4  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/Q   
     87     443    36      2  1.1  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317024/C1              
     90     533    40      1  0.7  AND4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g315746/Y               
     54     587    62      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314057/Y               
    182     770    62      6  3.4  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g309336/Y               
    101     870   102      4  3.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308050/Y               
    115     985    55      3  1.7  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g306737/Y               
     95    1080    49      4  2.8  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306732/Y               
     48    1128    48      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306724/Y               
     72    1200    26      1  0.7  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306699/C1              
     62    1263    30      2  1.9  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306691/Y               
     52    1315    56      2  1.3  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306689/Y               
     69    1384    27      2  1.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306675/Y               
     45    1429    50      1  0.6  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306671/Y               
     62    1491    50      2  1.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306665/Y               
     68    1559    30      2  1.3  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306662/Y               
     60    1619    31      3  1.6  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306661/Y               
     77    1696    30      1  0.5  AO21X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306657/Y               
      0    1696     -      1    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_22/D                  
#----------------------------------------------------------------------------------------------



Path 566: MET (2185 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_20/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_20/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     124                  
       Uncertainty:-     100                  
     Required Time:=    3876                  
      Launch Clock:-       0                  
         Data Path:-    1691                  
             Slack:=    2185                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK 
    356     356    76      3  3.4  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/Q   
     87     443    36      2  1.1  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317024/C1              
     90     533    40      1  0.7  AND4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g315746/Y               
     54     587    62      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314057/Y               
    182     770    62      6  3.4  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g309336/Y               
    101     870   102      4  3.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308050/Y               
    115     985    55      3  1.7  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g306737/Y               
     95    1080    49      4  2.8  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306732/Y               
     48    1128    48      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306724/Y               
     72    1200    26      1  0.7  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306699/C1              
     62    1263    30      2  1.9  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306691/Y               
     52    1315    56      2  1.3  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306689/Y               
     69    1384    27      2  1.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306675/Y               
     45    1429    50      1  0.6  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306671/Y               
     62    1491    50      2  1.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306665/Y               
     68    1559    30      2  1.3  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306662/Y               
     60    1619    31      3  1.6  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306661/Y               
     72    1691    28      1  0.5  OA21X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306658/Y               
      0    1691     -      1    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_20/D                  
#----------------------------------------------------------------------------------------------



Path 567: MET (2255 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_26/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_26/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    3874                  
      Launch Clock:-       0                  
         Data Path:-    1619                  
             Slack:=    2255                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK 
    356     356    76      3  3.4  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/Q   
     87     443    36      2  1.1  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317024/C1              
     90     533    40      1  0.7  AND4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g315746/Y               
     54     587    62      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314057/Y               
    182     770    62      6  3.4  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g309336/Y               
    101     870   102      4  3.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308050/Y               
    115     985    55      3  1.7  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g306737/Y               
     95    1080    49      4  2.8  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306732/Y               
     48    1128    48      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306724/Y               
     72    1200    26      1  0.7  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306699/C1              
     62    1263    30      2  1.9  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306691/Y               
     52    1315    56      2  1.3  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306689/Y               
     69    1384    27      2  1.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306675/Y               
     45    1429    50      1  0.6  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306671/Y               
     62    1491    50      2  1.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306665/Y               
     68    1559    30      2  1.3  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306662/Y               
     60    1619    31      3  1.6  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306661/Y               
      0    1619     -      3    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_26/D                  
#----------------------------------------------------------------------------------------------



Path 568: MET (2280 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     116                  
       Uncertainty:-     100                  
     Required Time:=    3884                  
      Launch Clock:-       0                  
         Data Path:-    1604                  
             Slack:=    2280                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK 
    356     356    76      3  3.4  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/Q   
     87     443    36      2  1.1  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317024/C1              
     90     533    40      1  0.7  AND4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g315746/Y               
     54     587    62      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314057/Y               
    182     770    62      6  3.4  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g309336/Y               
    101     870   102      4  3.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308050/Y               
    115     985    55      3  1.7  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g306737/Y               
     95    1080    49      4  2.8  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306732/Y               
     48    1128    48      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306724/Y               
     72    1200    26      1  0.7  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306699/C1              
     62    1263    30      2  1.9  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306691/Y               
     52    1315    56      2  1.3  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306689/Y               
     69    1384    27      2  1.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306675/Y               
     81    1465    39      1  1.0  OA221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306672/Y               
    139    1604    50      1  0.5  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320414/SO              
      0    1604     -      1    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/D    
#----------------------------------------------------------------------------------------------



Path 569: MET (2340 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     135                  
       Uncertainty:-     100                  
     Required Time:=    3865                  
      Launch Clock:-       0                  
         Data Path:-    1525                  
             Slack:=    2340                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK 
    356     356    76      3  3.4  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/Q   
     87     443    36      2  1.1  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317024/C1              
     90     533    40      1  0.7  AND4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g315746/Y               
     54     587    62      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314057/Y               
    182     770    62      6  3.4  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g309336/Y               
    101     870   102      4  3.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308050/Y               
    115     985    55      3  1.7  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g306737/Y               
     95    1080    49      4  2.8  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306732/Y               
     48    1128    48      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306724/Y               
     72    1200    26      1  0.7  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306699/C1              
     62    1263    30      2  1.9  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306691/Y               
     52    1315    56      2  1.3  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306689/Y               
     49    1364    48      1  0.9  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306679/Y               
    161    1525    35      1  0.5  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320412/SO              
      0    1525     -      1    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_3_/D    
#----------------------------------------------------------------------------------------------



Path 570: MET (2377 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_29/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_29/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     132                  
       Uncertainty:-     100                  
     Required Time:=    3868                  
      Launch Clock:-       0                  
         Data Path:-    1491                  
             Slack:=    2377                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK 
    356     356    76      3  3.4  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/Q   
     87     443    36      2  1.1  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317024/C1              
     90     533    40      1  0.7  AND4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g315746/Y               
     54     587    62      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314057/Y               
    182     770    62      6  3.4  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g309336/Y               
    101     870   102      4  3.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308050/Y               
    115     985    55      3  1.7  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g306737/Y               
     95    1080    49      4  2.8  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306732/Y               
     48    1128    48      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306724/Y               
     72    1200    26      1  0.7  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306699/C1              
     62    1263    30      2  1.9  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306691/Y               
     52    1315    56      2  1.3  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306689/Y               
     69    1384    27      2  1.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306675/Y               
     45    1429    50      1  0.6  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306671/Y               
     62    1491    50      2  1.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306665/Y               
      0    1491     -      2    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_29/D                  
#----------------------------------------------------------------------------------------------



Path 571: MET (2491 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     135                  
       Uncertainty:-     100                  
     Required Time:=    3865                  
      Launch Clock:-       0                  
         Data Path:-    1374                  
             Slack:=    2491                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK 
    356     356    76      3  3.4  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/Q   
     87     443    36      2  1.1  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317024/C1              
     90     533    40      1  0.7  AND4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g315746/Y               
     54     587    62      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314057/Y               
    182     770    62      6  3.4  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g309336/Y               
    101     870   102      4  3.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308050/Y               
    115     985    55      3  1.7  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g306737/Y               
     95    1080    49      4  2.8  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306732/Y               
     48    1128    48      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306724/Y               
     93    1222    34      1  0.9  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306699/SO              
    152    1374    35      1  0.5  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320388/SO              
      0    1374     -      1    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_1_/D    
#----------------------------------------------------------------------------------------------



Path 572: MET (2494 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_17/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_17/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-    1378                  
             Slack:=    2494                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK 
    356     356    76      3  3.4  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/Q   
     87     443    36      2  1.1  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317024/C1              
     90     533    40      1  0.7  AND4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g315746/Y               
     54     587    62      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314057/Y               
    182     770    62      6  3.4  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g309336/Y               
    101     870   102      4  3.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308050/Y               
    115     985    55      3  1.7  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g306737/Y               
     57    1042    57      2  1.4  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306726/Y               
     74    1116    27      1  1.4  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306721/Y               
    163    1279    43      2  1.3  FADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306698/S               
     46    1326    46      2  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306678/Y               
     52    1378    38      1  0.5  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306670/Y               
      0    1378     -      1    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_17/D                  
#----------------------------------------------------------------------------------------------



Path 573: MET (2502 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     144                  
       Uncertainty:-     100                  
     Required Time:=    3856                  
      Launch Clock:-       0                  
         Data Path:-    1354                  
             Slack:=    2502                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK 
    356     356    76      3  3.4  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/Q   
     87     443    36      2  1.1  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317024/C1              
     90     533    40      1  0.7  AND4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g315746/Y               
     54     587    62      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314057/Y               
    182     770    62      6  3.4  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g309336/Y               
    101     870   102      4  3.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308050/Y               
    115     985    55      3  1.7  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g306737/Y               
     95    1080    49      4  2.8  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306732/Y               
     48    1128    48      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306724/Y               
     72    1200    26      1  0.7  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306699/C1              
     62    1263    30      2  1.9  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306691/Y               
     92    1354    60      1  0.5  XNOR3X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306668/Y               
      0    1354     -      1    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_2_/D    
#----------------------------------------------------------------------------------------------



Path 574: MET (2507 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/full_int_reg/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/full_int_reg/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     125                  
       Uncertainty:-     100                  
     Required Time:=    3875                  
      Launch Clock:-       0                  
         Data Path:-    1368                  
             Slack:=    2507                  

#--------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                              Timing Point                           
#  (ps)   (ps)   (ps)        (fF)                                                                              
#--------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK                                
    259     259    31      1  0.9  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_11/Q                                  
    136     395    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320410/SO                              
     68     462    23      3  0.8  OR2X1_RVT    I_SDRAM_TOP/g2953/Y                                            
     25     487    20      1  1.0  INVX1_RVT    I_SDRAM_TOP/g2952/Y                                            
     65     552    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2948/C1                                           
     70     622    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2946/C1                                           
     70     692    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2941/C1                                           
     70     762    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2937/C1                                           
     70     831    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2933/C1                                           
     70     901    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2930/C1                                           
    160    1061    68      4  2.8  HADDX1_LVT   I_SDRAM_TOP/g2955/SO                                           
     62    1123    42      1  0.5  NAND2X0_RVT  I_SDRAM_TOP/g2885/Y                                            
     71    1194    30      1  0.7  OA21X1_RVT   I_SDRAM_TOP/g2883/Y                                            
     53    1248    66      1  0.6  NAND4X0_RVT  I_SDRAM_TOP/g2882/Y                                            
    120    1368    22      1  0.5  NOR4X1_RVT   I_SDRAM_TOP/g2881/Y                                            
      0    1368     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/full_int_reg/D 
#--------------------------------------------------------------------------------------------------------------



Path 575: MET (2553 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_15/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_15/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-    1320                  
             Slack:=    2553                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK 
    356     356    76      3  3.4  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/Q   
     87     443    36      2  1.1  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317024/C1              
     90     533    40      1  0.7  AND4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g315746/Y               
     54     587    62      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314057/Y               
    182     770    62      6  3.4  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g309336/Y               
    101     870   102      4  3.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308050/Y               
    115     985    55      3  1.7  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g306737/Y               
     57    1042    57      2  1.4  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306726/Y               
     74    1116    27      1  1.4  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306721/Y               
     96    1212    42      3  1.9  FADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306698/CO              
     67    1279    27      3  1.5  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306692/Y               
     40    1320    37      1  0.5  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306687/Y               
      0    1320     -      1    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_15/D                  
#----------------------------------------------------------------------------------------------



Path 576: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_25/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_25/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     129                  
       Uncertainty:-     100                  
     Required Time:=    3871                  
      Launch Clock:-       0                  
         Data Path:-    1299                  
             Slack:=    2572                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK 
    356     356    76      3  3.4  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/Q   
     87     443    36      2  1.1  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317024/C1              
     90     533    40      1  0.7  AND4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g315746/Y               
     54     587    62      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314057/Y               
    182     770    62      6  3.4  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g309336/Y               
     89     858    33      2  1.0  OA21X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308045/Y               
     56     914    57      1  1.4  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306755/Y               
    112    1026    48      1  1.4  FADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306718/CO              
    168    1194    42      2  1.3  FADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306684/S               
     67    1261    27      2  1.4  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306677/Y               
     38    1299    41      1  0.5  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306669/Y               
      0    1299     -      1    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_25/D                  
#----------------------------------------------------------------------------------------------



Path 577: MET (2643 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_21/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_21/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     127                  
       Uncertainty:-     100                  
     Required Time:=    3873                  
      Launch Clock:-       0                  
         Data Path:-    1230                  
             Slack:=    2643                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK 
    357     357    77      4  3.5  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/Q   
     88     445    35      2  1.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319606/Y               
     72     517    32      1  0.7  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317028/Y               
     52     568    63      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314461/Y               
    164     732    48      2  1.2  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g311889/Y               
     84     816    89      4  2.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309335/Y               
     88     904    38      2  2.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g308048/Y               
     63     967    30      1  1.4  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306757/Y               
    160    1127    42      2  1.3  FADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306717/S               
     64    1191    24      2  1.0  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306712/Y               
     38    1230    36      1  0.5  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306710/Y               
      0    1230     -      1    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_21/D                  
#----------------------------------------------------------------------------------------------



Path 578: MET (2654 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK->EN
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/EN
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     314                  
       Uncertainty:-     100                  
     Required Time:=    3686                  
      Launch Clock:-       0                  
         Data Path:-    1032                  
             Slack:=    2654                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK               
    356     356    76      3  3.4  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/Q                 
     87     443    36      2  1.1  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317024/C1                            
     90     533    40      1  0.7  AND4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g315746/Y                             
     54     587    62      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314057/Y                             
    182     770    62      6  3.4  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g309336/Y                             
    101     870   102      4  3.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308050/Y                             
    115     985    55      3  1.7  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g306737/Y                             
     47    1032    49      2  0.9  NAND2X0_LVT  I_SDRAM_TOP/I_SDRAM_IF/g306725/Y                             
      0    1032     -      2    -  CGLPPRX2_LVT I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/EN 
#------------------------------------------------------------------------------------------------------------



Path 579: MET (2657 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     127                  
       Uncertainty:-     100                  
     Required Time:=    3873                  
      Launch Clock:-       0                  
         Data Path:-    1216                  
             Slack:=    2657                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK 
    357     357    77      4  3.5  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/Q   
     88     445    35      2  1.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319606/Y               
     72     517    32      1  0.7  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317028/Y               
     52     568    63      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314461/Y               
    164     732    48      2  1.2  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g311889/Y               
     84     816    89      4  2.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309335/Y               
     85     901    35      2  1.7  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g308047/Y               
    148    1049    58      2  1.4  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320382/SO              
    167    1216    35      1  0.5  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320378/SO              
      0    1216     -      1    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_9/D                   
#----------------------------------------------------------------------------------------------



Path 580: MET (2663 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/empty_int_reg/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/empty_int_reg/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     134                  
       Uncertainty:-     100                  
     Required Time:=    3866                  
      Launch Clock:-       0                  
         Data Path:-    1202                  
             Slack:=    2663                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                               Timing Point                            
#  (ps)   (ps)   (ps)        (fF)                                                                                
#----------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                   
    259     259    31      1  0.9  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                     
    136     395    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320408/SO                                
     91     486    24      1  1.0  NOR2X0_RVT   I_SDRAM_TOP/g3025/Y                                              
     66     552    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3021/C1                                             
     70     622    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3018/C1                                             
     70     692    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3013/C1                                             
     70     762    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3009/C1                                             
     70     831    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3005/C1                                             
     71     903    34      1  1.2  HADDX1_RVT   I_SDRAM_TOP/g3000/C1                                             
    129    1032    50      4  2.1  XNOR2X1_RVT  I_SDRAM_TOP/g2998/Y                                              
    131    1163    25      1  0.6  AOI221X1_RVT I_SDRAM_TOP/g2994/Y                                              
     40    1202    49      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/g2991/Y                                              
      0    1202     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/empty_int_reg/D 
#----------------------------------------------------------------------------------------------------------------



Path 581: MET (2668 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_19/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_19/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     123                  
       Uncertainty:-     100                  
     Required Time:=    3877                  
      Launch Clock:-       0                  
         Data Path:-    1209                  
             Slack:=    2668                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK 
    356     356    76      3  3.4  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/Q   
     87     443    36      2  1.1  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317024/C1              
     90     533    40      1  0.7  AND4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g315746/Y               
     54     587    62      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314057/Y               
    182     770    62      6  3.4  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g309336/Y               
     89     858    33      2  1.0  OA21X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308045/Y               
     56     914    57      1  1.4  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306755/Y               
    174    1088    44      2  1.6  FADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306718/S               
    121    1209    25      1  0.5  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306697/SO              
      0    1209     -      1    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_19/D                  
#----------------------------------------------------------------------------------------------



Path 582: MET (2689 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_27/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_27/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-    1182                  
             Slack:=    2689                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK 
    357     357    77      4  3.5  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/Q   
     88     445    35      2  1.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319606/Y               
     72     517    32      1  0.7  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317028/Y               
     52     568    63      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314461/Y               
    164     732    48      2  1.2  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g311889/Y               
     84     816    89      4  2.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309335/Y               
     88     904    38      2  2.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g308048/Y               
    162    1066    41      2  1.1  FADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306711/S               
     77    1143    26      2  1.3  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306701/Y               
     40    1182    39      1  0.5  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306693/Y               
      0    1182     -      1    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_27/D                  
#----------------------------------------------------------------------------------------------



Path 583: MET (2704 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     106                  
       Uncertainty:-     100                  
     Required Time:=    3894                  
      Launch Clock:-       0                  
         Data Path:-    1190                  
             Slack:=    2704                  

#------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                   Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                                                                                        
#------------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK                                          
    259     259    31      1  0.9  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_11/Q                                            
    136     395    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320410/SO                                        
     68     462    23      3  0.8  OR2X1_RVT    I_SDRAM_TOP/g2953/Y                                                      
     25     487    20      1  1.0  INVX1_RVT    I_SDRAM_TOP/g2952/Y                                                      
     65     552    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2948/C1                                                     
     70     622    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2946/C1                                                     
     70     692    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2941/C1                                                     
     70     762    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2937/C1                                                     
     70     831    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2933/C1                                                     
     70     901    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2930/C1                                                     
    160    1061    68      4  2.8  HADDX1_LVT   I_SDRAM_TOP/g2955/SO                                                     
    129    1190    39      1  0.5  MUX21X1_RVT  I_SDRAM_TOP/g2884/Y                                                      
      0    1190     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_5_/D 
#------------------------------------------------------------------------------------------------------------------------



Path 584: MET (2734 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_0_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     132                  
       Uncertainty:-     100                  
     Required Time:=    3868                  
      Launch Clock:-       0                  
         Data Path:-    1134                  
             Slack:=    2734                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK 
    357     357    77      4  3.5  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/Q   
     88     445    35      2  1.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319606/Y               
     72     517    32      1  0.7  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317028/Y               
     52     568    63      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314461/Y               
    164     732    48      2  1.2  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g311889/Y               
     70     802    25      2  1.1  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309321/Y               
     54     856    64      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308046/Y               
    158    1014    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320384/SO              
     88    1102    48     33 16.8  NBUFFX4_RVT  I_SDRAM_TOP/I_SDRAM_IF/drc_bufs320375/Y        
     33    1134    26      1  0.5  INVX1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g183539/Y               
      0    1134     -      1    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_0_/D    
#----------------------------------------------------------------------------------------------



Path 585: MET (2738 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-    1134                  
             Slack:=    2738                  

#-------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                    Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                                                                                         
#-------------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                            
    259     259    31      1  0.9  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                              
    136     395    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320408/SO                                         
     91     486    24      1  1.0  NOR2X0_RVT   I_SDRAM_TOP/g3025/Y                                                       
     66     552    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3021/C1                                                      
     70     622    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3018/C1                                                      
     70     692    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3013/C1                                                      
     70     762    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3009/C1                                                      
     70     831    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3005/C1                                                      
     71     903    34      1  1.2  HADDX1_RVT   I_SDRAM_TOP/g3000/C1                                                      
    122    1025    45      4  2.1  XNOR2X1_RVT  I_SDRAM_TOP/g2998/Y                                                       
     41    1066    32      2  1.1  INVX0_RVT    I_SDRAM_TOP/g2996/Y                                                       
     68    1134    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/g2993/Y                                                       
      0    1134     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_5_/D 
#-------------------------------------------------------------------------------------------------------------------------



Path 586: MET (2754 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_23/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_23/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-    1118                  
             Slack:=    2754                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK 
    357     357    77      4  3.5  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/Q   
     88     445    35      2  1.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319606/Y               
     89     534    40      1  0.6  AND4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317029/Y               
     97     631    91      2  1.4  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g313188/Y               
     96     726    39      5  2.6  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g310639/Y               
     77     803    95      4  2.5  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308049/Y               
     87     890    36      2  1.7  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306758/Y               
    114    1004    38      2  1.1  XNOR2X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306730/Y               
     76    1080    26      2  1.4  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306708/Y               
     38    1118    38      1  0.5  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306700/Y               
      0    1118     -      1    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_23/D                  
#----------------------------------------------------------------------------------------------



Path 587: MET (2755 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_13/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_13/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     127                  
       Uncertainty:-     100                  
     Required Time:=    3873                  
      Launch Clock:-       0                  
         Data Path:-    1118                  
             Slack:=    2755                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/CLK 
    356     356    76      3  3.4  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_11_/Q   
     87     443    36      2  1.1  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317024/C1              
     90     533    40      1  0.7  AND4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g315746/Y               
     54     587    62      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314057/Y               
    182     770    62      6  3.4  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g309336/Y               
     68     838    55      2  1.7  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306760/Y               
    160     997    57      2  1.3  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320380/SO              
     78    1075    31      4  2.0  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306713/Y               
     43    1118    36      1  0.5  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306709/Y               
      0    1118     -      1    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_13/D                  
#----------------------------------------------------------------------------------------------



Path 588: MET (2758 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_28/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_1_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_28/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     120                  
       Uncertainty:-     100                  
     Required Time:=    3880                  
      Launch Clock:-       0                  
         Data Path:-    1122                  
             Slack:=    2758                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_1_/CLK 
    358     358    78      3  3.6  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_1_/Q   
    104     462    45      3  2.3  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317025/C1             
    114     576    30      1  0.6  OAI21X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315745/Y              
     56     632    63      2  1.5  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314455/Y              
     98     729    38      1  1.4  AO21X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g310637/Y              
    104     833    48      1  1.4  FADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306739/CO             
    171    1004    45      2  1.7  FADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306705/S              
     91    1095    33      1  0.8  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306685/SO             
     27    1122    20      1  0.5  INVX1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306682/Y              
      0    1122     -      1    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_28/D                 
#---------------------------------------------------------------------------------------------



Path 589: MET (2783 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_31_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     116                  
       Uncertainty:-     100                  
     Required Time:=    3884                  
      Launch Clock:-       0                  
         Data Path:-    1102                  
             Slack:=    2783                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK 
    357     357    77      4  3.5  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/Q   
     88     445    35      2  1.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319606/Y               
     72     517    32      1  0.7  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317028/Y               
     52     568    63      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314461/Y               
    164     732    48      2  1.2  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g311889/Y               
     70     802    25      2  1.1  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309321/Y               
     54     856    64      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308046/Y               
    158    1014    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320384/SO              
     88    1102    48     33 16.8  NBUFFX4_RVT  I_SDRAM_TOP/I_SDRAM_IF/drc_bufs320375/Y        
      0    1102     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_31_/D      
#----------------------------------------------------------------------------------------------



Path 590: MET (2783 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_30_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     116                  
       Uncertainty:-     100                  
     Required Time:=    3884                  
      Launch Clock:-       0                  
         Data Path:-    1102                  
             Slack:=    2783                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK 
    357     357    77      4  3.5  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/Q   
     88     445    35      2  1.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319606/Y               
     72     517    32      1  0.7  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317028/Y               
     52     568    63      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314461/Y               
    164     732    48      2  1.2  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g311889/Y               
     70     802    25      2  1.1  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309321/Y               
     54     856    64      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308046/Y               
    158    1014    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320384/SO              
     88    1102    48     33 16.8  NBUFFX4_RVT  I_SDRAM_TOP/I_SDRAM_IF/drc_bufs320375/Y        
      0    1102     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_30_/D      
#----------------------------------------------------------------------------------------------



Path 591: MET (2783 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_29_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     116                  
       Uncertainty:-     100                  
     Required Time:=    3884                  
      Launch Clock:-       0                  
         Data Path:-    1102                  
             Slack:=    2783                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK 
    357     357    77      4  3.5  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/Q   
     88     445    35      2  1.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319606/Y               
     72     517    32      1  0.7  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317028/Y               
     52     568    63      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314461/Y               
    164     732    48      2  1.2  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g311889/Y               
     70     802    25      2  1.1  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309321/Y               
     54     856    64      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308046/Y               
    158    1014    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320384/SO              
     88    1102    48     33 16.8  NBUFFX4_RVT  I_SDRAM_TOP/I_SDRAM_IF/drc_bufs320375/Y        
      0    1102     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_29_/D      
#----------------------------------------------------------------------------------------------



Path 592: MET (2783 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_28_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     116                  
       Uncertainty:-     100                  
     Required Time:=    3884                  
      Launch Clock:-       0                  
         Data Path:-    1102                  
             Slack:=    2783                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK 
    357     357    77      4  3.5  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/Q   
     88     445    35      2  1.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319606/Y               
     72     517    32      1  0.7  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317028/Y               
     52     568    63      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314461/Y               
    164     732    48      2  1.2  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g311889/Y               
     70     802    25      2  1.1  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309321/Y               
     54     856    64      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308046/Y               
    158    1014    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320384/SO              
     88    1102    48     33 16.8  NBUFFX4_RVT  I_SDRAM_TOP/I_SDRAM_IF/drc_bufs320375/Y        
      0    1102     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_28_/D      
#----------------------------------------------------------------------------------------------



Path 593: MET (2783 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_27_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     116                  
       Uncertainty:-     100                  
     Required Time:=    3884                  
      Launch Clock:-       0                  
         Data Path:-    1102                  
             Slack:=    2783                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK 
    357     357    77      4  3.5  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/Q   
     88     445    35      2  1.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319606/Y               
     72     517    32      1  0.7  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317028/Y               
     52     568    63      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314461/Y               
    164     732    48      2  1.2  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g311889/Y               
     70     802    25      2  1.1  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309321/Y               
     54     856    64      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308046/Y               
    158    1014    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320384/SO              
     88    1102    48     33 16.8  NBUFFX4_RVT  I_SDRAM_TOP/I_SDRAM_IF/drc_bufs320375/Y        
      0    1102     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_27_/D      
#----------------------------------------------------------------------------------------------



Path 594: MET (2783 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_26_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     116                  
       Uncertainty:-     100                  
     Required Time:=    3884                  
      Launch Clock:-       0                  
         Data Path:-    1102                  
             Slack:=    2783                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK 
    357     357    77      4  3.5  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/Q   
     88     445    35      2  1.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319606/Y               
     72     517    32      1  0.7  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317028/Y               
     52     568    63      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314461/Y               
    164     732    48      2  1.2  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g311889/Y               
     70     802    25      2  1.1  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309321/Y               
     54     856    64      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308046/Y               
    158    1014    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320384/SO              
     88    1102    48     33 16.8  NBUFFX4_RVT  I_SDRAM_TOP/I_SDRAM_IF/drc_bufs320375/Y        
      0    1102     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_26_/D      
#----------------------------------------------------------------------------------------------



Path 595: MET (2783 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_25_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     116                  
       Uncertainty:-     100                  
     Required Time:=    3884                  
      Launch Clock:-       0                  
         Data Path:-    1102                  
             Slack:=    2783                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK 
    357     357    77      4  3.5  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/Q   
     88     445    35      2  1.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319606/Y               
     72     517    32      1  0.7  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317028/Y               
     52     568    63      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314461/Y               
    164     732    48      2  1.2  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g311889/Y               
     70     802    25      2  1.1  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309321/Y               
     54     856    64      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308046/Y               
    158    1014    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320384/SO              
     88    1102    48     33 16.8  NBUFFX4_RVT  I_SDRAM_TOP/I_SDRAM_IF/drc_bufs320375/Y        
      0    1102     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_25_/D      
#----------------------------------------------------------------------------------------------



Path 596: MET (2783 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_24_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     116                  
       Uncertainty:-     100                  
     Required Time:=    3884                  
      Launch Clock:-       0                  
         Data Path:-    1102                  
             Slack:=    2783                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK 
    357     357    77      4  3.5  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/Q   
     88     445    35      2  1.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319606/Y               
     72     517    32      1  0.7  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317028/Y               
     52     568    63      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314461/Y               
    164     732    48      2  1.2  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g311889/Y               
     70     802    25      2  1.1  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309321/Y               
     54     856    64      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308046/Y               
    158    1014    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320384/SO              
     88    1102    48     33 16.8  NBUFFX4_RVT  I_SDRAM_TOP/I_SDRAM_IF/drc_bufs320375/Y        
      0    1102     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_24_/D      
#----------------------------------------------------------------------------------------------



Path 597: MET (2783 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_23_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_23_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     116                  
       Uncertainty:-     100                  
     Required Time:=    3884                  
      Launch Clock:-       0                  
         Data Path:-    1102                  
             Slack:=    2783                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK 
    357     357    77      4  3.5  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/Q   
     88     445    35      2  1.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319606/Y               
     72     517    32      1  0.7  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317028/Y               
     52     568    63      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314461/Y               
    164     732    48      2  1.2  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g311889/Y               
     70     802    25      2  1.1  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309321/Y               
     54     856    64      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308046/Y               
    158    1014    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320384/SO              
     88    1102    48     33 16.8  NBUFFX4_RVT  I_SDRAM_TOP/I_SDRAM_IF/drc_bufs320375/Y        
      0    1102     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_23_/D      
#----------------------------------------------------------------------------------------------



Path 598: MET (2783 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_22_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     116                  
       Uncertainty:-     100                  
     Required Time:=    3884                  
      Launch Clock:-       0                  
         Data Path:-    1102                  
             Slack:=    2783                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK 
    357     357    77      4  3.5  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/Q   
     88     445    35      2  1.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319606/Y               
     72     517    32      1  0.7  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317028/Y               
     52     568    63      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314461/Y               
    164     732    48      2  1.2  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g311889/Y               
     70     802    25      2  1.1  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309321/Y               
     54     856    64      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308046/Y               
    158    1014    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320384/SO              
     88    1102    48     33 16.8  NBUFFX4_RVT  I_SDRAM_TOP/I_SDRAM_IF/drc_bufs320375/Y        
      0    1102     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_22_/D      
#----------------------------------------------------------------------------------------------



Path 599: MET (2783 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_21_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     116                  
       Uncertainty:-     100                  
     Required Time:=    3884                  
      Launch Clock:-       0                  
         Data Path:-    1102                  
             Slack:=    2783                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK 
    357     357    77      4  3.5  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/Q   
     88     445    35      2  1.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319606/Y               
     72     517    32      1  0.7  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317028/Y               
     52     568    63      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314461/Y               
    164     732    48      2  1.2  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g311889/Y               
     70     802    25      2  1.1  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309321/Y               
     54     856    64      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308046/Y               
    158    1014    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320384/SO              
     88    1102    48     33 16.8  NBUFFX4_RVT  I_SDRAM_TOP/I_SDRAM_IF/drc_bufs320375/Y        
      0    1102     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_21_/D      
#----------------------------------------------------------------------------------------------



Path 600: MET (2783 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     116                  
       Uncertainty:-     100                  
     Required Time:=    3884                  
      Launch Clock:-       0                  
         Data Path:-    1102                  
             Slack:=    2783                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK 
    357     357    77      4  3.5  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/Q   
     88     445    35      2  1.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319606/Y               
     72     517    32      1  0.7  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317028/Y               
     52     568    63      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314461/Y               
    164     732    48      2  1.2  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g311889/Y               
     70     802    25      2  1.1  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309321/Y               
     54     856    64      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308046/Y               
    158    1014    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320384/SO              
     88    1102    48     33 16.8  NBUFFX4_RVT  I_SDRAM_TOP/I_SDRAM_IF/drc_bufs320375/Y        
      0    1102     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_20_/D      
#----------------------------------------------------------------------------------------------



Path 601: MET (2783 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_19_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     116                  
       Uncertainty:-     100                  
     Required Time:=    3884                  
      Launch Clock:-       0                  
         Data Path:-    1102                  
             Slack:=    2783                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK 
    357     357    77      4  3.5  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/Q   
     88     445    35      2  1.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319606/Y               
     72     517    32      1  0.7  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317028/Y               
     52     568    63      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314461/Y               
    164     732    48      2  1.2  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g311889/Y               
     70     802    25      2  1.1  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309321/Y               
     54     856    64      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308046/Y               
    158    1014    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320384/SO              
     88    1102    48     33 16.8  NBUFFX4_RVT  I_SDRAM_TOP/I_SDRAM_IF/drc_bufs320375/Y        
      0    1102     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_19_/D      
#----------------------------------------------------------------------------------------------



Path 602: MET (2783 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     116                  
       Uncertainty:-     100                  
     Required Time:=    3884                  
      Launch Clock:-       0                  
         Data Path:-    1102                  
             Slack:=    2783                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK 
    357     357    77      4  3.5  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/Q   
     88     445    35      2  1.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319606/Y               
     72     517    32      1  0.7  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317028/Y               
     52     568    63      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314461/Y               
    164     732    48      2  1.2  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g311889/Y               
     70     802    25      2  1.1  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309321/Y               
     54     856    64      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308046/Y               
    158    1014    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320384/SO              
     88    1102    48     33 16.8  NBUFFX4_RVT  I_SDRAM_TOP/I_SDRAM_IF/drc_bufs320375/Y        
      0    1102     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/D      
#----------------------------------------------------------------------------------------------



Path 603: MET (2783 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     116                  
       Uncertainty:-     100                  
     Required Time:=    3884                  
      Launch Clock:-       0                  
         Data Path:-    1102                  
             Slack:=    2783                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK 
    357     357    77      4  3.5  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/Q   
     88     445    35      2  1.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319606/Y               
     72     517    32      1  0.7  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317028/Y               
     52     568    63      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314461/Y               
    164     732    48      2  1.2  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g311889/Y               
     70     802    25      2  1.1  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309321/Y               
     54     856    64      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308046/Y               
    158    1014    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320384/SO              
     88    1102    48     33 16.8  NBUFFX4_RVT  I_SDRAM_TOP/I_SDRAM_IF/drc_bufs320375/Y        
      0    1102     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_17_/D      
#----------------------------------------------------------------------------------------------



Path 604: MET (2783 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_16_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     116                  
       Uncertainty:-     100                  
     Required Time:=    3884                  
      Launch Clock:-       0                  
         Data Path:-    1102                  
             Slack:=    2783                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK 
    357     357    77      4  3.5  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/Q   
     88     445    35      2  1.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319606/Y               
     72     517    32      1  0.7  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317028/Y               
     52     568    63      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314461/Y               
    164     732    48      2  1.2  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g311889/Y               
     70     802    25      2  1.1  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309321/Y               
     54     856    64      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308046/Y               
    158    1014    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320384/SO              
     88    1102    48     33 16.8  NBUFFX4_RVT  I_SDRAM_TOP/I_SDRAM_IF/drc_bufs320375/Y        
      0    1102     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_16_/D      
#----------------------------------------------------------------------------------------------



Path 605: MET (2783 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     116                  
       Uncertainty:-     100                  
     Required Time:=    3884                  
      Launch Clock:-       0                  
         Data Path:-    1102                  
             Slack:=    2783                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK 
    357     357    77      4  3.5  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/Q   
     88     445    35      2  1.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319606/Y               
     72     517    32      1  0.7  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317028/Y               
     52     568    63      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314461/Y               
    164     732    48      2  1.2  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g311889/Y               
     70     802    25      2  1.1  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309321/Y               
     54     856    64      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308046/Y               
    158    1014    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320384/SO              
     88    1102    48     33 16.8  NBUFFX4_RVT  I_SDRAM_TOP/I_SDRAM_IF/drc_bufs320375/Y        
      0    1102     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_15_/D      
#----------------------------------------------------------------------------------------------



Path 606: MET (2783 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     116                  
       Uncertainty:-     100                  
     Required Time:=    3884                  
      Launch Clock:-       0                  
         Data Path:-    1102                  
             Slack:=    2783                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK 
    357     357    77      4  3.5  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/Q   
     88     445    35      2  1.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319606/Y               
     72     517    32      1  0.7  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317028/Y               
     52     568    63      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314461/Y               
    164     732    48      2  1.2  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g311889/Y               
     70     802    25      2  1.1  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309321/Y               
     54     856    64      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308046/Y               
    158    1014    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320384/SO              
     88    1102    48     33 16.8  NBUFFX4_RVT  I_SDRAM_TOP/I_SDRAM_IF/drc_bufs320375/Y        
      0    1102     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_14_/D      
#----------------------------------------------------------------------------------------------



Path 607: MET (2783 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_13_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     116                  
       Uncertainty:-     100                  
     Required Time:=    3884                  
      Launch Clock:-       0                  
         Data Path:-    1102                  
             Slack:=    2783                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK 
    357     357    77      4  3.5  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/Q   
     88     445    35      2  1.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319606/Y               
     72     517    32      1  0.7  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317028/Y               
     52     568    63      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314461/Y               
    164     732    48      2  1.2  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g311889/Y               
     70     802    25      2  1.1  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309321/Y               
     54     856    64      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308046/Y               
    158    1014    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320384/SO              
     88    1102    48     33 16.8  NBUFFX4_RVT  I_SDRAM_TOP/I_SDRAM_IF/drc_bufs320375/Y        
      0    1102     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_13_/D      
#----------------------------------------------------------------------------------------------



Path 608: MET (2783 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_12_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     116                  
       Uncertainty:-     100                  
     Required Time:=    3884                  
      Launch Clock:-       0                  
         Data Path:-    1102                  
             Slack:=    2783                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK 
    357     357    77      4  3.5  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/Q   
     88     445    35      2  1.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319606/Y               
     72     517    32      1  0.7  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317028/Y               
     52     568    63      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314461/Y               
    164     732    48      2  1.2  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g311889/Y               
     70     802    25      2  1.1  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309321/Y               
     54     856    64      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308046/Y               
    158    1014    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320384/SO              
     88    1102    48     33 16.8  NBUFFX4_RVT  I_SDRAM_TOP/I_SDRAM_IF/drc_bufs320375/Y        
      0    1102     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_12_/D      
#----------------------------------------------------------------------------------------------



Path 609: MET (2783 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_11_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     116                  
       Uncertainty:-     100                  
     Required Time:=    3884                  
      Launch Clock:-       0                  
         Data Path:-    1102                  
             Slack:=    2783                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK 
    357     357    77      4  3.5  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/Q   
     88     445    35      2  1.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319606/Y               
     72     517    32      1  0.7  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317028/Y               
     52     568    63      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314461/Y               
    164     732    48      2  1.2  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g311889/Y               
     70     802    25      2  1.1  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309321/Y               
     54     856    64      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308046/Y               
    158    1014    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320384/SO              
     88    1102    48     33 16.8  NBUFFX4_RVT  I_SDRAM_TOP/I_SDRAM_IF/drc_bufs320375/Y        
      0    1102     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_11_/D      
#----------------------------------------------------------------------------------------------



Path 610: MET (2783 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_10_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     116                  
       Uncertainty:-     100                  
     Required Time:=    3884                  
      Launch Clock:-       0                  
         Data Path:-    1102                  
             Slack:=    2783                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK 
    357     357    77      4  3.5  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/Q   
     88     445    35      2  1.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319606/Y               
     72     517    32      1  0.7  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317028/Y               
     52     568    63      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314461/Y               
    164     732    48      2  1.2  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g311889/Y               
     70     802    25      2  1.1  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309321/Y               
     54     856    64      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308046/Y               
    158    1014    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320384/SO              
     88    1102    48     33 16.8  NBUFFX4_RVT  I_SDRAM_TOP/I_SDRAM_IF/drc_bufs320375/Y        
      0    1102     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_10_/D      
#----------------------------------------------------------------------------------------------



Path 611: MET (2783 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_9_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     116                  
       Uncertainty:-     100                  
     Required Time:=    3884                  
      Launch Clock:-       0                  
         Data Path:-    1102                  
             Slack:=    2783                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK 
    357     357    77      4  3.5  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/Q   
     88     445    35      2  1.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319606/Y               
     72     517    32      1  0.7  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317028/Y               
     52     568    63      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314461/Y               
    164     732    48      2  1.2  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g311889/Y               
     70     802    25      2  1.1  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309321/Y               
     54     856    64      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308046/Y               
    158    1014    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320384/SO              
     88    1102    48     33 16.8  NBUFFX4_RVT  I_SDRAM_TOP/I_SDRAM_IF/drc_bufs320375/Y        
      0    1102     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_9_/D       
#----------------------------------------------------------------------------------------------



Path 612: MET (2783 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_8_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     116                  
       Uncertainty:-     100                  
     Required Time:=    3884                  
      Launch Clock:-       0                  
         Data Path:-    1102                  
             Slack:=    2783                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK 
    357     357    77      4  3.5  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/Q   
     88     445    35      2  1.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319606/Y               
     72     517    32      1  0.7  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317028/Y               
     52     568    63      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314461/Y               
    164     732    48      2  1.2  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g311889/Y               
     70     802    25      2  1.1  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309321/Y               
     54     856    64      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308046/Y               
    158    1014    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320384/SO              
     88    1102    48     33 16.8  NBUFFX4_RVT  I_SDRAM_TOP/I_SDRAM_IF/drc_bufs320375/Y        
      0    1102     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_8_/D       
#----------------------------------------------------------------------------------------------



Path 613: MET (2783 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_7_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_7_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     116                  
       Uncertainty:-     100                  
     Required Time:=    3884                  
      Launch Clock:-       0                  
         Data Path:-    1102                  
             Slack:=    2783                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK 
    357     357    77      4  3.5  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/Q   
     88     445    35      2  1.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319606/Y               
     72     517    32      1  0.7  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317028/Y               
     52     568    63      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314461/Y               
    164     732    48      2  1.2  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g311889/Y               
     70     802    25      2  1.1  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309321/Y               
     54     856    64      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308046/Y               
    158    1014    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320384/SO              
     88    1102    48     33 16.8  NBUFFX4_RVT  I_SDRAM_TOP/I_SDRAM_IF/drc_bufs320375/Y        
      0    1102     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_7_/D       
#----------------------------------------------------------------------------------------------



Path 614: MET (2783 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_6_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     116                  
       Uncertainty:-     100                  
     Required Time:=    3884                  
      Launch Clock:-       0                  
         Data Path:-    1102                  
             Slack:=    2783                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK 
    357     357    77      4  3.5  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/Q   
     88     445    35      2  1.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319606/Y               
     72     517    32      1  0.7  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317028/Y               
     52     568    63      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314461/Y               
    164     732    48      2  1.2  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g311889/Y               
     70     802    25      2  1.1  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309321/Y               
     54     856    64      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308046/Y               
    158    1014    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320384/SO              
     88    1102    48     33 16.8  NBUFFX4_RVT  I_SDRAM_TOP/I_SDRAM_IF/drc_bufs320375/Y        
      0    1102     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_6_/D       
#----------------------------------------------------------------------------------------------



Path 615: MET (2783 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     116                  
       Uncertainty:-     100                  
     Required Time:=    3884                  
      Launch Clock:-       0                  
         Data Path:-    1102                  
             Slack:=    2783                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK 
    357     357    77      4  3.5  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/Q   
     88     445    35      2  1.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319606/Y               
     72     517    32      1  0.7  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317028/Y               
     52     568    63      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314461/Y               
    164     732    48      2  1.2  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g311889/Y               
     70     802    25      2  1.1  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309321/Y               
     54     856    64      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308046/Y               
    158    1014    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320384/SO              
     88    1102    48     33 16.8  NBUFFX4_RVT  I_SDRAM_TOP/I_SDRAM_IF/drc_bufs320375/Y        
      0    1102     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_5_/D       
#----------------------------------------------------------------------------------------------



Path 616: MET (2783 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     116                  
       Uncertainty:-     100                  
     Required Time:=    3884                  
      Launch Clock:-       0                  
         Data Path:-    1102                  
             Slack:=    2783                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK 
    357     357    77      4  3.5  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/Q   
     88     445    35      2  1.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319606/Y               
     72     517    32      1  0.7  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317028/Y               
     52     568    63      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314461/Y               
    164     732    48      2  1.2  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g311889/Y               
     70     802    25      2  1.1  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309321/Y               
     54     856    64      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308046/Y               
    158    1014    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320384/SO              
     88    1102    48     33 16.8  NBUFFX4_RVT  I_SDRAM_TOP/I_SDRAM_IF/drc_bufs320375/Y        
      0    1102     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_4_/D       
#----------------------------------------------------------------------------------------------



Path 617: MET (2783 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     116                  
       Uncertainty:-     100                  
     Required Time:=    3884                  
      Launch Clock:-       0                  
         Data Path:-    1102                  
             Slack:=    2783                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK 
    357     357    77      4  3.5  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/Q   
     88     445    35      2  1.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319606/Y               
     72     517    32      1  0.7  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317028/Y               
     52     568    63      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314461/Y               
    164     732    48      2  1.2  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g311889/Y               
     70     802    25      2  1.1  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309321/Y               
     54     856    64      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308046/Y               
    158    1014    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320384/SO              
     88    1102    48     33 16.8  NBUFFX4_RVT  I_SDRAM_TOP/I_SDRAM_IF/drc_bufs320375/Y        
      0    1102     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_3_/D       
#----------------------------------------------------------------------------------------------



Path 618: MET (2783 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     116                  
       Uncertainty:-     100                  
     Required Time:=    3884                  
      Launch Clock:-       0                  
         Data Path:-    1102                  
             Slack:=    2783                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK 
    357     357    77      4  3.5  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/Q   
     88     445    35      2  1.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319606/Y               
     72     517    32      1  0.7  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317028/Y               
     52     568    63      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314461/Y               
    164     732    48      2  1.2  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g311889/Y               
     70     802    25      2  1.1  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309321/Y               
     54     856    64      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308046/Y               
    158    1014    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320384/SO              
     88    1102    48     33 16.8  NBUFFX4_RVT  I_SDRAM_TOP/I_SDRAM_IF/drc_bufs320375/Y        
      0    1102     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_2_/D       
#----------------------------------------------------------------------------------------------



Path 619: MET (2783 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     116                  
       Uncertainty:-     100                  
     Required Time:=    3884                  
      Launch Clock:-       0                  
         Data Path:-    1102                  
             Slack:=    2783                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK 
    357     357    77      4  3.5  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/Q   
     88     445    35      2  1.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319606/Y               
     72     517    32      1  0.7  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317028/Y               
     52     568    63      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314461/Y               
    164     732    48      2  1.2  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g311889/Y               
     70     802    25      2  1.1  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309321/Y               
     54     856    64      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308046/Y               
    158    1014    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320384/SO              
     88    1102    48     33 16.8  NBUFFX4_RVT  I_SDRAM_TOP/I_SDRAM_IF/drc_bufs320375/Y        
      0    1102     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_1_/D       
#----------------------------------------------------------------------------------------------



Path 620: MET (2783 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     116                  
       Uncertainty:-     100                  
     Required Time:=    3884                  
      Launch Clock:-       0                  
         Data Path:-    1102                  
             Slack:=    2783                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK 
    357     357    77      4  3.5  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/Q   
     88     445    35      2  1.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319606/Y               
     72     517    32      1  0.7  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317028/Y               
     52     568    63      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314461/Y               
    164     732    48      2  1.2  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g311889/Y               
     70     802    25      2  1.1  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309321/Y               
     54     856    64      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g308046/Y               
    158    1014    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320384/SO              
     88    1102    48     33 16.8  NBUFFX4_RVT  I_SDRAM_TOP/I_SDRAM_IF/drc_bufs320375/Y        
      0    1102     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/D       
#----------------------------------------------------------------------------------------------



Path 621: MET (2792 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-    1081                  
             Slack:=    2792                  

#-------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                    Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                                                                                         
#-------------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                            
    259     259    31      1  0.9  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                              
    136     395    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320408/SO                                         
     91     486    24      1  1.0  NOR2X0_RVT   I_SDRAM_TOP/g3025/Y                                                       
     66     552    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3021/C1                                                      
     70     622    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3018/C1                                                      
     70     692    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3013/C1                                                      
     70     762    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3009/C1                                                      
     70     831    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3005/C1                                                      
    127     958    46      5  2.8  HADDX1_RVT   I_SDRAM_TOP/g3000/SO                                                      
     41     999    32      3  1.6  INVX1_RVT    I_SDRAM_TOP/g2999/Y                                                       
     82    1081    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/g2997/Y                                                       
      0    1081     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_4_/D 
#-------------------------------------------------------------------------------------------------------------------------



Path 622: MET (2793 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-    1080                  
             Slack:=    2793                  

#------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                   Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                                                                                        
#------------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK                                          
    259     259    31      1  0.9  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_11/Q                                            
    136     395    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320410/SO                                        
     68     462    23      3  0.8  OR2X1_RVT    I_SDRAM_TOP/g2953/Y                                                      
     25     487    20      1  1.0  INVX1_RVT    I_SDRAM_TOP/g2952/Y                                                      
     65     552    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2948/C1                                                     
     70     622    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2946/C1                                                     
     70     692    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2941/C1                                                     
     70     762    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2937/C1                                                     
     70     831    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2933/C1                                                     
    127     958    46      5  2.8  HADDX1_RVT   I_SDRAM_TOP/g2930/SO                                                     
     40     998    32      3  1.5  INVX1_RVT    I_SDRAM_TOP/g2929/Y                                                      
     82    1080    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/g2928/Y                                                      
      0    1080     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_4_/D 
#------------------------------------------------------------------------------------------------------------------------



Path 623: MET (2805 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_6_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-    1066                  
             Slack:=    2805                  

#-------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                 Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                   
#-------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                      
    259     259    31      1  0.9  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                        
    136     395    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320408/SO                                   
     91     486    24      1  1.0  NOR2X0_RVT   I_SDRAM_TOP/g3025/Y                                                 
     66     552    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3021/C1                                                
     70     622    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3018/C1                                                
     70     692    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3013/C1                                                
     70     762    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3009/C1                                                
     70     831    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3005/C1                                                
     71     903    34      1  1.2  HADDX1_RVT   I_SDRAM_TOP/g3000/C1                                                
    122    1025    45      4  2.1  XNOR2X1_RVT  I_SDRAM_TOP/g2998/Y                                                 
     41    1066    32      2  1.1  INVX0_RVT    I_SDRAM_TOP/g2996/Y                                                 
      0    1066     -      2    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_6_/D 
#-------------------------------------------------------------------------------------------------------------------



Path 624: MET (2821 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_6_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     118                  
       Uncertainty:-     100                  
     Required Time:=    3882                  
      Launch Clock:-       0                  
         Data Path:-    1061                  
             Slack:=    2821                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK                                    
    259     259    31      1  0.9  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_11/Q                                      
    136     395    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320410/SO                                  
     68     462    23      3  0.8  OR2X1_RVT    I_SDRAM_TOP/g2953/Y                                                
     25     487    20      1  1.0  INVX1_RVT    I_SDRAM_TOP/g2952/Y                                                
     65     552    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2948/C1                                               
     70     622    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2946/C1                                               
     70     692    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2941/C1                                               
     70     762    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2937/C1                                               
     70     831    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2933/C1                                               
     70     901    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2930/C1                                               
    160    1061    68      4  2.8  HADDX1_LVT   I_SDRAM_TOP/g2955/SO                                               
      0    1061     -      4    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_6_/D 
#------------------------------------------------------------------------------------------------------------------



Path 625: MET (2826 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_11/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     127                  
       Uncertainty:-     100                  
     Required Time:=    3873                  
      Launch Clock:-       0                  
         Data Path:-    1047                  
             Slack:=    2826                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK 
    357     357    77      4  3.5  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/Q   
     88     445    35      2  1.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319606/Y               
     72     517    32      1  0.7  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317028/Y               
     52     568    63      1  0.5  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314461/Y               
    164     732    48      2  1.2  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g311889/Y               
     84     816    89      4  2.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309335/Y               
     85     901    35      2  1.7  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g308047/Y               
     59     960    27      1  1.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g306752/Y               
     87    1047    36      1  0.5  MUX21X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g306729/Y               
      0    1047     -      1    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_11/D                  
#----------------------------------------------------------------------------------------------



Path 626: MET (2856 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-    1016                  
             Slack:=    2856                  

#-------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                    Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                                                                                         
#-------------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                            
    259     259    31      1  0.9  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                              
    136     395    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320408/SO                                         
     91     486    24      1  1.0  NOR2X0_RVT   I_SDRAM_TOP/g3025/Y                                                       
     66     552    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3021/C1                                                      
     70     622    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3018/C1                                                      
     70     692    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3013/C1                                                      
     70     762    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3009/C1                                                      
    129     891    49      6  3.2  HADDX1_RVT   I_SDRAM_TOP/g3005/SO                                                      
     44     934    34      2  1.1  INVX0_RVT    I_SDRAM_TOP/g3004/Y                                                       
     82    1016    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/g3001/Y                                                       
      0    1016     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_3_/D 
#-------------------------------------------------------------------------------------------------------------------------



Path 627: MET (2861 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-    1011                  
             Slack:=    2861                  

#------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                   Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                                                                                        
#------------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK                                          
    259     259    31      1  0.9  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_11/Q                                            
    136     395    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320410/SO                                        
     68     462    23      3  0.8  OR2X1_RVT    I_SDRAM_TOP/g2953/Y                                                      
     25     487    20      1  1.0  INVX1_RVT    I_SDRAM_TOP/g2952/Y                                                      
     65     552    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2948/C1                                                     
     70     622    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2946/C1                                                     
     70     692    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2941/C1                                                     
     70     762    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2937/C1                                                     
    127     888    46      5  2.8  HADDX1_RVT   I_SDRAM_TOP/g2933/SO                                                     
     41     929    32      3  1.6  INVX1_RVT    I_SDRAM_TOP/g2932/Y                                                      
     82    1011    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/g2892/Y                                                      
      0    1011     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_3_/D 
#------------------------------------------------------------------------------------------------------------------------



Path 628: MET (2919 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     953                  
             Slack:=    2919                  

#-------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                    Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                                                                                         
#-------------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                            
    259     259    31      1  0.9  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                              
    136     395    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320408/SO                                         
     91     486    24      1  1.0  NOR2X0_RVT   I_SDRAM_TOP/g3025/Y                                                       
     66     552    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3021/C1                                                      
     70     622    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3018/C1                                                      
     70     692    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3013/C1                                                      
    122     814    42      4  2.1  HADDX1_RVT   I_SDRAM_TOP/g3009/SO                                                      
     52     866    47      3  2.4  INVX0_RVT    I_SDRAM_TOP/g3008/Y                                                       
     87     953    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/g3006/Y                                                       
      0     953     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_2_/D 
#-------------------------------------------------------------------------------------------------------------------------



Path 629: MET (2924 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     949                  
             Slack:=    2924                  

#------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                   Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                                                                                        
#------------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK                                          
    259     259    31      1  0.9  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_11/Q                                            
    136     395    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320410/SO                                        
     68     462    23      3  0.8  OR2X1_RVT    I_SDRAM_TOP/g2953/Y                                                      
     25     487    20      1  1.0  INVX1_RVT    I_SDRAM_TOP/g2952/Y                                                      
     65     552    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2948/C1                                                     
     70     622    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2946/C1                                                     
     70     692    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2941/C1                                                     
    130     822    51      5  3.4  HADDX1_RVT   I_SDRAM_TOP/g2937/SO                                                     
     44     866    34      2  1.1  INVX0_RVT    I_SDRAM_TOP/g2936/Y                                                      
     82     949    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/g2934/Y                                                      
      0     949     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_2_/D 
#------------------------------------------------------------------------------------------------------------------------



Path 630: MET (2933 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     109                  
       Uncertainty:-     100                  
     Required Time:=    3891                  
      Launch Clock:-       0                  
         Data Path:-     958                  
             Slack:=    2933                  

#-------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                 Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                   
#-------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                      
    259     259    31      1  0.9  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                        
    136     395    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320408/SO                                   
     91     486    24      1  1.0  NOR2X0_RVT   I_SDRAM_TOP/g3025/Y                                                 
     66     552    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3021/C1                                                
     70     622    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3018/C1                                                
     70     692    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3013/C1                                                
     70     762    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3009/C1                                                
     70     831    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3005/C1                                                
    127     958    46      5  2.8  HADDX1_RVT   I_SDRAM_TOP/g3000/SO                                                
      0     958     -      5    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_5_/D 
#-------------------------------------------------------------------------------------------------------------------



Path 631: MET (2933 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     109                  
       Uncertainty:-     100                  
     Required Time:=    3891                  
      Launch Clock:-       0                  
         Data Path:-     958                  
             Slack:=    2933                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK                                    
    259     259    31      1  0.9  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_11/Q                                      
    136     395    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320410/SO                                  
     68     462    23      3  0.8  OR2X1_RVT    I_SDRAM_TOP/g2953/Y                                                
     25     487    20      1  1.0  INVX1_RVT    I_SDRAM_TOP/g2952/Y                                                
     65     552    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2948/C1                                               
     70     622    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2946/C1                                               
     70     692    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2941/C1                                               
     70     762    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2937/C1                                               
     70     831    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2933/C1                                               
    127     958    46      5  2.8  HADDX1_RVT   I_SDRAM_TOP/g2930/SO                                               
      0     958     -      5    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_5_/D 
#------------------------------------------------------------------------------------------------------------------



Path 632: MET (2989 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     884                  
             Slack:=    2989                  

#------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                   Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                                                                                        
#------------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK                                          
    259     259    31      1  0.9  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_11/Q                                            
    136     395    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320410/SO                                        
     68     462    23      3  0.8  OR2X1_RVT    I_SDRAM_TOP/g2953/Y                                                      
     25     487    20      1  1.0  INVX1_RVT    I_SDRAM_TOP/g2952/Y                                                      
     65     552    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2948/C1                                                     
     70     622    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2946/C1                                                     
    122     744    42      4  2.1  HADDX1_RVT   I_SDRAM_TOP/g2941/SO                                                     
     52     796    47      3  2.4  INVX0_RVT    I_SDRAM_TOP/g2940/Y                                                      
     87     884    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/g2938/Y                                                      
      0     884     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_1_/D 
#------------------------------------------------------------------------------------------------------------------------



Path 633: MET (2994 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     134                  
       Uncertainty:-     100                  
     Required Time:=    3866                  
      Launch Clock:-       0                  
         Data Path:-     872                  
             Slack:=    2994                  

#-------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                 Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                   
#-------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                      
    259     259    31      1  0.9  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                        
    153     412    38      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320408/SO                                   
     80     492    22      1  1.0  NOR2X0_RVT   I_SDRAM_TOP/g3025/Y                                                 
     60     552    28      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3021/C1                                                
     63     615    28      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3018/C1                                                
     63     678    28      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3013/C1                                                
     63     741    28      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3009/C1                                                
    131     872    49      6  3.3  HADDX1_RVT   I_SDRAM_TOP/g3005/SO                                                
      0     872     -      6    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_4_/D 
#-------------------------------------------------------------------------------------------------------------------



Path 634: MET (2999 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     133                  
       Uncertainty:-     100                  
     Required Time:=    3867                  
      Launch Clock:-       0                  
         Data Path:-     868                  
             Slack:=    2999                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK                                    
    259     259    31      1  0.9  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_11/Q                                      
    153     412    38      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320410/SO                                  
     58     470    26      3  0.8  OR2X1_RVT    I_SDRAM_TOP/g2953/Y                                                
     23     493    20      1  1.0  INVX1_RVT    I_SDRAM_TOP/g2952/Y                                                
     59     551    28      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2948/C1                                               
     63     614    28      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2946/C1                                               
     63     677    28      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2941/C1                                               
     63     740    28      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2937/C1                                               
    128     868    45      5  2.9  HADDX1_RVT   I_SDRAM_TOP/g2933/SO                                               
      0     868     -      5    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_4_/D 
#------------------------------------------------------------------------------------------------------------------



Path 635: MET (3001 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     871                  
             Slack:=    3001                  

#-------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                    Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                                                                                         
#-------------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                            
    259     259    31      1  0.9  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                              
    136     395    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320408/SO                                         
     91     486    24      1  1.0  NOR2X0_RVT   I_SDRAM_TOP/g3025/Y                                                       
     66     552    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3021/C1                                                      
     70     622    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3018/C1                                                      
    127     749    46      5  2.8  HADDX1_RVT   I_SDRAM_TOP/g3013/SO                                                      
     41     789    32      3  1.6  INVX1_RVT    I_SDRAM_TOP/g3012/Y                                                       
     82     871    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/g3011/Y                                                       
      0     871     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_1_/D 
#-------------------------------------------------------------------------------------------------------------------------



Path 636: MET (3056 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     135                  
       Uncertainty:-     100                  
     Required Time:=    3865                  
      Launch Clock:-       0                  
         Data Path:-     809                  
             Slack:=    3056                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK                                    
    259     259    31      1  0.9  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_11/Q                                      
    153     412    38      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320410/SO                                  
     58     470    26      3  0.8  OR2X1_RVT    I_SDRAM_TOP/g2953/Y                                                
     23     493    20      1  1.0  INVX1_RVT    I_SDRAM_TOP/g2952/Y                                                
     59     551    28      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2948/C1                                               
     63     614    28      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2946/C1                                               
     63     677    28      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2941/C1                                               
    132     809    50      5  3.5  HADDX1_RVT   I_SDRAM_TOP/g2937/SO                                               
      0     809     -      5    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_3_/D 
#------------------------------------------------------------------------------------------------------------------



Path 637: MET (3064 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_0_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     129                  
       Uncertainty:-     100                  
     Required Time:=    3871                  
      Launch Clock:-       0                  
         Data Path:-     807                  
             Slack:=    3064                  

#-------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                    Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                                                                                         
#-------------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                            
    259     259    31      1  0.9  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                              
    136     395    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320408/SO                                         
     91     486    24      1  1.0  NOR2X0_RVT   I_SDRAM_TOP/g3025/Y                                                       
     66     552    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3021/C1                                                      
    127     679    46      5  2.8  HADDX1_RVT   I_SDRAM_TOP/g3018/SO                                                      
     41     720    32      3  1.6  INVX1_RVT    I_SDRAM_TOP/g3017/Y                                                       
     88     807    35      1  0.5  MUX21X1_RVT  I_SDRAM_TOP/g3015/Y                                                       
      0     807     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_0_/D 
#-------------------------------------------------------------------------------------------------------------------------



Path 638: MET (3064 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_0_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     129                  
       Uncertainty:-     100                  
     Required Time:=    3871                  
      Launch Clock:-       0                  
         Data Path:-     807                  
             Slack:=    3064                  

#------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                   Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                                                                                        
#------------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK                                          
    259     259    31      1  0.9  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_11/Q                                            
    136     395    52      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320410/SO                                        
     68     462    23      3  0.8  OR2X1_RVT    I_SDRAM_TOP/g2953/Y                                                      
     25     487    20      1  1.0  INVX1_RVT    I_SDRAM_TOP/g2952/Y                                                      
     65     552    32      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2948/C1                                                     
    127     679    46      5  2.8  HADDX1_RVT   I_SDRAM_TOP/g2946/SO                                                     
     41     720    32      3  1.6  INVX1_RVT    I_SDRAM_TOP/g2945/Y                                                      
     88     807    35      1  0.5  MUX21X1_RVT  I_SDRAM_TOP/g2944/Y                                                      
      0     807     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_0_/D 
#------------------------------------------------------------------------------------------------------------------------



Path 639: MET (3068 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     131                  
       Uncertainty:-     100                  
     Required Time:=    3869                  
      Launch Clock:-       0                  
         Data Path:-     802                  
             Slack:=    3068                  

#-------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                 Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                   
#-------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                      
    259     259    31      1  0.9  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                        
    153     412    38      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320408/SO                                   
     80     492    22      1  1.0  NOR2X0_RVT   I_SDRAM_TOP/g3025/Y                                                 
     60     552    28      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3021/C1                                                
     63     615    28      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3018/C1                                                
     63     678    28      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3013/C1                                                
    123     802    40      4  2.2  HADDX1_RVT   I_SDRAM_TOP/g3009/SO                                                
      0     802     -      4    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_3_/D 
#-------------------------------------------------------------------------------------------------------------------



Path 640: MET (3103 ps) Setup Check with Pin I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch/CLK->EN
          Group: SYS_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (F) I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch/EN
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800            0     
                                              
             Setup:-    1097                  
       Uncertainty:-     100                  
     Required Time:=    3603                  
      Launch Clock:-       0                  
         Data Path:-     500                  
             Slack:=    3103                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200    127    -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                        
    273     273    54      3  4.4  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                          
     95     368    47      4  4.1  AND2X1_RVT   I_PARSER/g455/Y                                    
     78     446    85     35 19.9  INVX4_LVT    I_CONTEXT_MEM/g3703/Y                              
     54     500    39      1  0.4  NAND2X0_RVT  I_CONTEXT_MEM/g3698/Y                              
      0     500     -      1    -  CGLPPRX2_HVT I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch/EN 
#--------------------------------------------------------------------------------------------------



Path 641: MET (3124 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     133                  
       Uncertainty:-     100                  
     Required Time:=    3867                  
      Launch Clock:-       0                  
         Data Path:-     743                  
             Slack:=    3124                  

#-------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                 Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                   
#-------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                      
    259     259    31      1  0.9  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                        
    153     412    38      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320408/SO                                   
     80     492    22      1  1.0  NOR2X0_RVT   I_SDRAM_TOP/g3025/Y                                                 
     60     552    28      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3021/C1                                                
     63     615    28      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g3018/C1                                                
    128     743    45      5  2.9  HADDX1_RVT   I_SDRAM_TOP/g3013/SO                                                
      0     743     -      5    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_2_/D 
#-------------------------------------------------------------------------------------------------------------------



Path 642: MET (3131 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     131                  
       Uncertainty:-     100                  
     Required Time:=    3869                  
      Launch Clock:-       0                  
         Data Path:-     738                  
             Slack:=    3131                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK                                    
    259     259    31      1  0.9  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_11/Q                                      
    153     412    38      1  0.7  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g320410/SO                                  
     58     470    26      3  0.8  OR2X1_RVT    I_SDRAM_TOP/g2953/Y                                                
     23     493    20      1  1.0  INVX1_RVT    I_SDRAM_TOP/g2952/Y                                                
     59     551    28      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2948/C1                                               
     63     614    28      1  1.0  HADDX1_RVT   I_SDRAM_TOP/g2946/C1                                               
    123     738    40      4  2.2  HADDX1_RVT   I_SDRAM_TOP/g2941/SO                                               
      0     738     -      4    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_2_/D 
#------------------------------------------------------------------------------------------------------------------



Path 643: MET (3149 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__30_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__8_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     723                  
             Slack:=    3149                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__30_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__30_/Q   
     93     370    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318383/Y                    
     92     462    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314584/Y                    
     90     552    34      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312475/Y                    
     85     638    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310051/Y                    
     86     723    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307275/Y                    
      0     723     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__8_/D    
#---------------------------------------------------------------------------------------------------



Path 644: MET (3150 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__30_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__30_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     723                  
             Slack:=    3150                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__30_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__30_/Q   
     93     370    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317206/Y                    
     93     463    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314667/Y                    
     90     553    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312084/Y                    
     84     637    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309551/Y                    
     86     723    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309219/Y                    
      0     723     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__30_/D   
#---------------------------------------------------------------------------------------------------



Path 645: MET (3150 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__30_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__6_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     723                  
             Slack:=    3150                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__30_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__30_/Q   
     93     370    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317206/Y                    
     93     463    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314667/Y                    
     90     553    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313625/Y                    
     84     637    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311415/Y                    
     86     723    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307541/Y                    
      0     723     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__6_/D    
#---------------------------------------------------------------------------------------------------



Path 646: MET (3150 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__30_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=    3150                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__30_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__30_/Q   
     93     370    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318383/Y                    
     92     462    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314584/Y                    
     90     552    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312425/Y                    
     84     636    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309992/Y                    
     86     722    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307216/Y                    
      0     722     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__4_/D    
#---------------------------------------------------------------------------------------------------



Path 647: MET (3154 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__2_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     718                  
             Slack:=    3154                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__2_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__2_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318921/Y                   
     93     458    52      4  2.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316228/Y                   
     91     549    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312468/Y                   
     84     633    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310044/Y                   
     86     718    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307260/Y                   
      0     718     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__3_/D   
#--------------------------------------------------------------------------------------------------



Path 648: MET (3154 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     718                  
             Slack:=    3154                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__3_/CLK 
    278     278    45      4  2.3  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__3_/Q   
     88     366    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318453/Y                   
     93     459    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315737/Y                   
     90     549    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312534/Y                   
     84     633    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310123/Y                   
     86     718    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307339/Y                   
      0     718     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__3_/D   
#--------------------------------------------------------------------------------------------------



Path 649: MET (3154 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__30_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__0_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     718                  
             Slack:=    3154                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__30_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__30_/Q   
     93     370    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318383/Y                    
     92     462    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314584/Y                    
     88     550    30      1  0.5  OA22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g314111/Y                    
     83     633    40      2  1.1  OA221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309603/Y                    
     85     718    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307355/Y                    
      0     718     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__0_/D    
#---------------------------------------------------------------------------------------------------



Path 650: MET (3155 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__28_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__6_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     718                  
             Slack:=    3155                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__28_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__28_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317272/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315334/Y                    
     90     547    34      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312413/Y                    
     85     632    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309975/Y                    
     86     718    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307857/Y                    
      0     718     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__6_/D    
#---------------------------------------------------------------------------------------------------



Path 651: MET (3155 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     718                  
             Slack:=    3155                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__12_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__12_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317523/Y                   
     93     458    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316370/Y                   
     90     548    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312347/Y                   
     84     632    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309891/Y                   
     86     718    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307138/Y                   
      0     718     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__14_/D   
#--------------------------------------------------------------------------------------------------



Path 652: MET (3155 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__1_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     717                  
             Slack:=    3155                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__1_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__1_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318221/Y                   
     93     457    52      4  2.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315016/Y                   
     91     548    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312426/Y                   
     84     632    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309989/Y                   
     86     717    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307211/Y                   
      0     717     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__3_/D   
#--------------------------------------------------------------------------------------------------



Path 653: MET (3155 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__2_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     717                  
             Slack:=    3155                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__2_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__2_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317219/Y                   
     93     457    52      4  2.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314680/Y                   
     91     548    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312081/Y                   
     84     632    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309527/Y                   
     86     717    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306849/Y                   
      0     717     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__2_/D   
#--------------------------------------------------------------------------------------------------



Path 654: MET (3155 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     717                  
             Slack:=    3155                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__3_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__3_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318136/Y                  
     93     457    52      4  2.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314807/Y                  
     91     548    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313245/Y                  
     84     632    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311002/Y                  
     86     717    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308664/Y                  
      0     717     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__5_/D   
#-------------------------------------------------------------------------------------------------



Path 655: MET (3155 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__29_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__31_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     717                  
             Slack:=    3155                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__29_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__29_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317094/Y                    
     93     458    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314541/Y                    
     90     548    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g311965/Y                    
     84     632    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309416/Y                    
     86     717    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308350/Y                    
      0     717     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__31_/D   
#---------------------------------------------------------------------------------------------------



Path 656: MET (3155 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__30_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__30_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     717                  
             Slack:=    3155                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__30_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__30_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317926/Y                    
     93     458    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315338/Y                    
     90     548    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312723/Y                    
     84     632    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310349/Y                    
     86     717    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307497/Y                    
      0     717     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__30_/D   
#---------------------------------------------------------------------------------------------------



Path 657: MET (3155 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__7_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__29_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__7_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     717                  
             Slack:=    3155                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__29_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__29_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317094/Y                    
     93     458    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314541/Y                    
     90     548    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312621/Y                    
     84     632    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310234/Y                    
     86     717    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306790/Y                    
      0     717     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__7_/D    
#---------------------------------------------------------------------------------------------------



Path 658: MET (3155 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__30_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__6_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     717                  
             Slack:=    3155                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__30_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__30_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317926/Y                    
     93     458    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315338/Y                    
     90     548    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g311984/Y                    
     84     632    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309442/Y                    
     86     717    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308109/Y                    
      0     717     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__6_/D    
#---------------------------------------------------------------------------------------------------



Path 659: MET (3155 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__29_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     717                  
             Slack:=    3155                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__29_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__29_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319355/Y                    
     93     458    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316975/Y                    
     90     548    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g314041/Y                    
     84     632    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311871/Y                    
     86     717    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308358/Y                    
      0     717     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__5_/D    
#---------------------------------------------------------------------------------------------------



Path 660: MET (3155 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__2_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     717                  
             Slack:=    3155                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__2_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__2_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319072/Y                   
     93     458    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316410/Y                   
     90     548    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g311992/Y                   
     84     632    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309569/Y                   
     86     717    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307076/Y                   
      0     717     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__4_/D   
#--------------------------------------------------------------------------------------------------



Path 661: MET (3155 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__2_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     717                  
             Slack:=    3155                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__2_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__2_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317191/Y                   
     93     458    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315337/Y                   
     90     548    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313689/Y                   
     84     632    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311482/Y                   
     86     717    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309064/Y                   
      0     717     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__2_/D   
#--------------------------------------------------------------------------------------------------



Path 662: MET (3155 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     717                  
             Slack:=    3155                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__3_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__3_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319171/Y                   
     93     458    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316522/Y                   
     90     548    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313619/Y                   
     84     632    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311405/Y                   
     86     717    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309017/Y                   
      0     717     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__5_/D   
#--------------------------------------------------------------------------------------------------



Path 663: MET (3155 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     717                  
             Slack:=    3155                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__0_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__0_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318151/Y                   
     93     458    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316032/Y                   
     90     548    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312324/Y                   
     84     632    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309868/Y                   
     86     717    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307119/Y                   
      0     717     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__2_/D   
#--------------------------------------------------------------------------------------------------



Path 664: MET (3155 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__30_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__30_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     717                  
             Slack:=    3155                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__30_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__30_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319369/Y                    
     93     458    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316751/Y                    
     90     548    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312331/Y                    
     84     632    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309875/Y                    
     86     717    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308459/Y                    
      0     717     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__30_/D   
#---------------------------------------------------------------------------------------------------



Path 665: MET (3155 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__30_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__8_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     717                  
             Slack:=    3155                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__30_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__30_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319114/Y                    
     93     458    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314479/Y                    
     90     548    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313016/Y                    
     84     632    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310738/Y                    
     86     717    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306785/Y                    
      0     717     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__8_/D    
#---------------------------------------------------------------------------------------------------



Path 666: MET (3155 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__16_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     717                  
             Slack:=    3155                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__16_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__16_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317636/Y                    
     93     458    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316316/Y                    
     90     548    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313485/Y                    
     84     632    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311263/Y                    
     86     717    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308934/Y                    
      0     717     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__17_/D   
#---------------------------------------------------------------------------------------------------



Path 667: MET (3155 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     717                  
             Slack:=    3155                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__3_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__3_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318828/Y                   
     93     458    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316115/Y                   
     90     548    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313385/Y                   
     84     632    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311155/Y                   
     86     717    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307746/Y                   
      0     717     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__5_/D   
#--------------------------------------------------------------------------------------------------



Path 668: MET (3155 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__19_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__21_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     717                  
             Slack:=    3155                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__19_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__19_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317941/Y                   
     93     458    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315275/Y                   
     90     548    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312660/Y                   
     84     632    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310262/Y                   
     86     717    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307437/Y                   
      0     717     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__21_/D   
#--------------------------------------------------------------------------------------------------



Path 669: MET (3155 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__26_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     717                  
             Slack:=    3155                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__26_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__26_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319473/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314832/Y                    
     90     547    32      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312778/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310436/Y                    
     86     717    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307780/Y                    
      0     717     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__3_/D    
#---------------------------------------------------------------------------------------------------



Path 670: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__1_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     717                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__1_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__1_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318535/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315801/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312170/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309667/Y                   
     86     717    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306977/Y                   
      0     717     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__3_/D   
#--------------------------------------------------------------------------------------------------



Path 671: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__18_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__28_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     717                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__18_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__18_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317089/Y                    
     91     456    50      4  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314536/Y                    
     90     546    34      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313661/Y                    
     85     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311452/Y                    
     86     717    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307907/Y                    
      0     717     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__28_/D   
#---------------------------------------------------------------------------------------------------



Path 672: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__15_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     717                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__15_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__15_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317092/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314539/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313810/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311616/Y                    
     86     717    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309143/Y                    
      0     717     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__17_/D   
#---------------------------------------------------------------------------------------------------



Path 673: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     717                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__0_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__0_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319544/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316662/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312681/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310312/Y                   
     86     717    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307512/Y                   
      0     717     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__2_/D   
#--------------------------------------------------------------------------------------------------



Path 674: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__15_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__25_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     717                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__15_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__15_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318660/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315922/Y                    
     90     546    34      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313291/Y                    
     85     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311056/Y                    
     86     717    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308753/Y                    
      0     717     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__25_/D   
#---------------------------------------------------------------------------------------------------



Path 675: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__11_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__21_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     717                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__11_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__11_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317434/Y                   
     91     456    50      4  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314941/Y                   
     90     546    34      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313246/Y                   
     85     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311004/Y                   
     86     717    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308774/Y                   
      0     717     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__21_/D   
#--------------------------------------------------------------------------------------------------



Path 676: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__2_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__2_/CLK 
    276     276    42      4  2.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__2_/Q   
     87     363    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318224/Y                   
     93     456    52      4  2.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315546/Y                   
     91     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312567/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310163/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307376/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__2_/D   
#--------------------------------------------------------------------------------------------------



Path 677: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__2_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__2_/CLK 
    276     276    42      4  2.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__2_/Q   
     87     363    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318046/Y                   
     93     456    52      4  2.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316694/Y                   
     91     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312751/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310396/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308508/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__3_/D   
#--------------------------------------------------------------------------------------------------



Path 678: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__2_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__2_/CLK 
    276     276    42      4  2.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__2_/Q   
     87     363    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317090/Y                   
     93     456    52      4  2.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314538/Y                   
     91     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313072/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310800/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308571/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__2_/D   
#--------------------------------------------------------------------------------------------------



Path 679: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__31_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__31_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__31_/CLK 
    276     276    42      4  2.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__31_/Q   
     87     363    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318697/Y                    
     93     456    52      4  2.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315965/Y                    
     91     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312677/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310305/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307506/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__31_/D   
#---------------------------------------------------------------------------------------------------



Path 680: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__8_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__8_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__8_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317486/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314979/Y                   
     90     547    32      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313463/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311238/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308911/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__17_/D  
#--------------------------------------------------------------------------------------------------



Path 681: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__23_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__23_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__23_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318243/Y                    
     92     457    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316682/Y                    
     90     547    32      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312582/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310196/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308457/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__1_/D    
#---------------------------------------------------------------------------------------------------



Path 682: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__28_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__30_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__28_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__28_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317272/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315334/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312734/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310375/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309016/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__30_/D   
#---------------------------------------------------------------------------------------------------



Path 683: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__7_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__7_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318591/Y                   
     92     457    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315858/Y                   
     90     547    32      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313230/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310984/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307247/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__17_/D  
#--------------------------------------------------------------------------------------------------



Path 684: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__9_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__7_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__7_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318591/Y                   
     92     457    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315858/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313257/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310981/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308882/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__9_/D   
#--------------------------------------------------------------------------------------------------



Path 685: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__4_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__4_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__4_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318994/Y                   
     92     457    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316318/Y                   
     90     547    32      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312269/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309800/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307065/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__14_/D  
#--------------------------------------------------------------------------------------------------



Path 686: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__27_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__27_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__27_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319454/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316878/Y                    
     90     547    32      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313671/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311464/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307041/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__5_/D    
#---------------------------------------------------------------------------------------------------



Path 687: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__1_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__1_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__1_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318409/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315897/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312985/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310698/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308024/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__3_/D    
#--------------------------------------------------------------------------------------------------



Path 688: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__8_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__9_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__8_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__8_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317486/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314979/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313053/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310777/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308539/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__9_/D   
#--------------------------------------------------------------------------------------------------



Path 689: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__5_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__5_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318603/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314989/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313094/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310826/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308093/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__5_/D   
#--------------------------------------------------------------------------------------------------



Path 690: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__0_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__0_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317503/Y                   
     92     457    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315000/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313461/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311237/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308039/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__1_/D   
#--------------------------------------------------------------------------------------------------



Path 691: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__11_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__21_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__11_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__11_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319534/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316961/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g314042/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311872/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309304/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__21_/D   
#---------------------------------------------------------------------------------------------------



Path 692: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__30_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__8_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__30_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__30_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317898/Y                    
     92     457    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315320/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312711/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310347/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307536/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__8_/D    
#---------------------------------------------------------------------------------------------------



Path 693: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__30_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__30_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__30_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317898/Y                    
     92     457    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315320/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312153/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309647/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306968/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__4_/D    
#---------------------------------------------------------------------------------------------------



Path 694: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__15_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__15_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__15_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319299/Y                    
     92     457    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316664/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313142/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310885/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307711/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__17_/D   
#---------------------------------------------------------------------------------------------------



Path 695: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__18_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__10_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__18_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__10_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__10_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319513/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316940/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312976/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309822/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308294/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__18_/D   
#---------------------------------------------------------------------------------------------------



Path 696: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__3_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__3_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317326/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314813/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312166/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309660/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306967/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__5_/D   
#--------------------------------------------------------------------------------------------------



Path 697: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__3_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__3_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318305/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316245/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313446/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311216/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308899/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__3_/D   
#--------------------------------------------------------------------------------------------------



Path 698: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__18_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__18_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__18_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317105/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316602/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312313/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309854/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307108/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__20_/D   
#---------------------------------------------------------------------------------------------------



Path 699: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__16_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__16_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__16_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318576/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315843/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313274/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311031/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308790/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__17_/D   
#---------------------------------------------------------------------------------------------------



Path 700: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__12_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__12_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318047/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314647/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312740/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310383/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307584/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__14_/D   
#---------------------------------------------------------------------------------------------------



Path 701: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__18_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__18_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__18_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318194/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315319/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313130/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310868/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308720/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__20_/D   
#---------------------------------------------------------------------------------------------------



Path 702: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__15_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__15_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__15_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317262/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314552/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312268/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309798/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307566/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__17_/D   
#---------------------------------------------------------------------------------------------------



Path 703: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__13_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__13_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__13_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318540/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315809/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313801/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311607/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307648/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__15_/D   
#---------------------------------------------------------------------------------------------------



Path 704: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__12_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__12_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317162/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315181/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313147/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310896/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308556/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__14_/D   
#---------------------------------------------------------------------------------------------------



Path 705: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__0_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__0_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318906/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316213/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312540/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310126/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307328/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__2_/D   
#--------------------------------------------------------------------------------------------------



Path 706: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__28_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__30_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__28_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__28_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318755/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316031/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312874/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310539/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308711/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__30_/D   
#---------------------------------------------------------------------------------------------------



Path 707: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__23_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__28_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__23_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__23_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317831/Y                    
     92     457    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316210/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313435/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311210/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307337/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__28_/D   
#---------------------------------------------------------------------------------------------------



Path 708: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__7_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__7_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319162/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316510/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313916/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311730/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307671/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__17_/D  
#--------------------------------------------------------------------------------------------------



Path 709: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__9_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__7_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__7_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319162/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316510/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313730/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311528/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308251/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__9_/D   
#--------------------------------------------------------------------------------------------------



Path 710: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__2_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__2_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__2_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317815/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316222/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313464/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311239/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307330/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__4_/D   
#--------------------------------------------------------------------------------------------------



Path 711: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__3_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__3_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319157/Y                   
     92     457    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316506/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g314003/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311827/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309277/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__3_/D   
#--------------------------------------------------------------------------------------------------



Path 712: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__8_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__9_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__8_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__8_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318913/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316218/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312703/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310338/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307546/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__9_/D   
#--------------------------------------------------------------------------------------------------



Path 713: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__0_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__0_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318652/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315649/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313948/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311763/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309236/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__2_/D   
#--------------------------------------------------------------------------------------------------



Path 714: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__18_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__18_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__18_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318012/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315559/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312094/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309570/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308692/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__20_/D   
#---------------------------------------------------------------------------------------------------



Path 715: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__27_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__27_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__27_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318476/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315759/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g311938/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309381/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308518/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__5_/D    
#---------------------------------------------------------------------------------------------------



Path 716: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__2_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__2_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__2_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317307/Y                   
     92     457    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314786/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312656/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310279/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307485/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__4_/D   
#--------------------------------------------------------------------------------------------------



Path 717: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__18_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__18_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__18_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319206/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316567/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312490/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310069/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307288/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__20_/D   
#---------------------------------------------------------------------------------------------------



Path 718: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__15_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__15_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__15_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317036/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314477/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313428/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311203/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307527/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__17_/D   
#---------------------------------------------------------------------------------------------------



Path 719: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__13_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__13_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__13_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318215/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315538/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313288/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311048/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308800/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__15_/D   
#---------------------------------------------------------------------------------------------------



Path 720: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__12_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__12_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317208/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314675/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312406/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309967/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307194/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__14_/D   
#---------------------------------------------------------------------------------------------------



Path 721: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__1_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__1_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__1_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318306/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315616/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313074/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310799/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308174/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__3_/D   
#--------------------------------------------------------------------------------------------------



Path 722: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__0_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__0_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317204/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314668/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312466/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310042/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307258/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__2_/D   
#--------------------------------------------------------------------------------------------------



Path 723: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__13_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__13_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__13_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319289/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316089/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g314031/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311862/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308714/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__15_/D   
#---------------------------------------------------------------------------------------------------



Path 724: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__1_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__1_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__1_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319002/Y                   
     92     457    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316649/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g314050/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311882/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309314/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__3_/D   
#--------------------------------------------------------------------------------------------------



Path 725: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__18_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__18_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__18_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317381/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314864/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313694/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311487/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309062/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__20_/D   
#---------------------------------------------------------------------------------------------------



Path 726: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__15_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__15_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__15_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318644/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315916/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313675/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311468/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309108/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__17_/D   
#---------------------------------------------------------------------------------------------------



Path 727: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__13_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__13_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__13_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319466/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316850/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313913/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311724/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309206/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__15_/D   
#---------------------------------------------------------------------------------------------------



Path 728: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__12_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__12_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318464/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315749/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312192/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309690/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308593/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__14_/D   
#---------------------------------------------------------------------------------------------------



Path 729: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__31_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__31_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__31_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__31_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318396/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315691/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313186/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310940/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307020/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__31_/D   
#---------------------------------------------------------------------------------------------------



Path 730: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__21_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__12_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__12_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318173/Y                    
     92     457    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315020/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313034/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310760/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308085/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__21_/D   
#---------------------------------------------------------------------------------------------------



Path 731: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__5_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__5_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317602/Y                   
     92     457    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316740/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312332/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309876/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307125/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__14_/D  
#--------------------------------------------------------------------------------------------------



Path 732: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__10_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__12_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__10_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__10_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317038/Y                    
     92     457    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314482/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312227/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309747/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307089/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__12_/D   
#---------------------------------------------------------------------------------------------------



Path 733: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__7_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__7_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__7_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__7_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318408/Y                   
     92     457    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315699/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312378/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309927/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308298/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__7_/D   
#--------------------------------------------------------------------------------------------------



Path 734: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__6_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__5_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__5_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317602/Y                   
     92     457    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316740/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313077/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310806/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308606/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__6_/D   
#--------------------------------------------------------------------------------------------------



Path 735: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__5_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__5_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318987/Y                   
     92     457    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314965/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313035/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310756/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308258/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__5_/D   
#--------------------------------------------------------------------------------------------------



Path 736: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__3_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__3_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318403/Y                   
     92     457    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315695/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313868/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311678/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309180/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__3_/D   
#--------------------------------------------------------------------------------------------------



Path 737: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__31_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__31_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__31_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317510/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315002/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312052/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309516/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307160/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__1_/D    
#---------------------------------------------------------------------------------------------------



Path 738: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__27_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__27_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__27_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318981/Y                    
     92     457    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316296/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313359/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311125/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308479/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__5_/D    
#---------------------------------------------------------------------------------------------------



Path 739: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__29_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__31_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__29_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__29_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319210/Y                    
     92     457    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316571/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312825/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310483/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307704/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__31_/D   
#---------------------------------------------------------------------------------------------------



Path 740: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__23_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__23_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__23_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__23_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__23_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319222/Y                    
     92     457    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316581/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313644/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311434/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309035/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__23_/D   
#---------------------------------------------------------------------------------------------------



Path 741: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__14_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__14_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__14_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318939/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314509/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313061/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310912/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308132/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__20_/D   
#---------------------------------------------------------------------------------------------------



Path 742: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__13_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__13_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__13_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318606/Y                    
     92     457    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315868/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313351/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311116/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308848/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__17_/D   
#---------------------------------------------------------------------------------------------------



Path 743: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__14_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__14_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__14_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318042/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315254/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312222/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309741/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308476/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__14_/D   
#---------------------------------------------------------------------------------------------------



Path 744: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__8_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__12_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__8_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__8_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317043/Y                   
     92     457    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314851/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313662/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311453/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309045/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__12_/D  
#--------------------------------------------------------------------------------------------------



Path 745: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__9_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__7_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__7_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318504/Y                   
     92     457    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315859/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313226/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310980/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308760/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__9_/D   
#--------------------------------------------------------------------------------------------------



Path 746: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__8_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__8_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__8_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__8_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317043/Y                   
     92     457    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314851/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g314032/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311813/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308327/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__8_/D   
#--------------------------------------------------------------------------------------------------



Path 747: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__7_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__29_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__7_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__29_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__29_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319210/Y                    
     92     457    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316571/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313642/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311432/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308289/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__7_/D    
#---------------------------------------------------------------------------------------------------



Path 748: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__16_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__16_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__16_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317321/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314847/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312654/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310277/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307484/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__17_/D   
#---------------------------------------------------------------------------------------------------



Path 749: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__13_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__13_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__13_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318711/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315983/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313848/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311656/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307534/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__15_/D   
#---------------------------------------------------------------------------------------------------



Path 750: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__12_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__12_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319510/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316937/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312908/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310590/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307860/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__14_/D   
#---------------------------------------------------------------------------------------------------



Path 751: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__18_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__18_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__18_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317835/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314719/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313157/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310905/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308633/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__20_/D   
#---------------------------------------------------------------------------------------------------



Path 752: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__15_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__15_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__15_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318989/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316313/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312279/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309815/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307079/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__17_/D   
#---------------------------------------------------------------------------------------------------



Path 753: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__13_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__13_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__13_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318895/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315195/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312942/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310407/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307897/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__15_/D   
#---------------------------------------------------------------------------------------------------



Path 754: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__12_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__12_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318475/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314572/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312687/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310319/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307520/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__14_/D   
#---------------------------------------------------------------------------------------------------



Path 755: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__1_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__1_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__1_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318222/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315238/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312766/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310412/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308587/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__3_/D   
#--------------------------------------------------------------------------------------------------



Path 756: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__0_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__0_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318451/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314579/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312544/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310137/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307350/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__2_/D   
#--------------------------------------------------------------------------------------------------



Path 757: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__18_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__18_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__18_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318025/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316090/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313120/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310858/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308644/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__20_/D   
#---------------------------------------------------------------------------------------------------



Path 758: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__15_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__15_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__15_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318332/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315395/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312511/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310094/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307313/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__17_/D   
#---------------------------------------------------------------------------------------------------



Path 759: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__13_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__13_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__13_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318135/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314634/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312996/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310717/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308348/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__15_/D   
#---------------------------------------------------------------------------------------------------



Path 760: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__2_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__2_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__2_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318797/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316075/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313121/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310860/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308380/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__4_/D   
#--------------------------------------------------------------------------------------------------



Path 761: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__0_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__0_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318309/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315009/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312795/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310454/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308366/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__2_/D   
#--------------------------------------------------------------------------------------------------



Path 762: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__31_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__31_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__31_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318356/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315388/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312510/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310093/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307586/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__1_/D    
#---------------------------------------------------------------------------------------------------



Path 763: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__18_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__18_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__18_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319377/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316762/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312355/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309898/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308674/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__20_/D   
#---------------------------------------------------------------------------------------------------



Path 764: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__15_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__15_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__15_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318140/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314622/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312483/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310052/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307251/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__17_/D   
#---------------------------------------------------------------------------------------------------



Path 765: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__13_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__13_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__13_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317789/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316872/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312915/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310606/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307880/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__15_/D   
#---------------------------------------------------------------------------------------------------



Path 766: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__12_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__12_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317227/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314694/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313267/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311024/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308786/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__14_/D   
#---------------------------------------------------------------------------------------------------



Path 767: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__1_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__1_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__1_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319448/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316866/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312859/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310522/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307761/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__3_/D   
#--------------------------------------------------------------------------------------------------



Path 768: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__0_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__0_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317085/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315390/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312774/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310426/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307649/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__2_/D   
#--------------------------------------------------------------------------------------------------



Path 769: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__15_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__15_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__15_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318833/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316118/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312320/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309865/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307632/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__17_/D   
#---------------------------------------------------------------------------------------------------



Path 770: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__13_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__13_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__13_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317917/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315332/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312731/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310362/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308989/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__15_/D   
#---------------------------------------------------------------------------------------------------



Path 771: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__12_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__12_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318836/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316123/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313057/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310783/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308141/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__14_/D   
#---------------------------------------------------------------------------------------------------



Path 772: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__18_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__18_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__18_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319122/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316462/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312949/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311906/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308413/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__20_/D   
#---------------------------------------------------------------------------------------------------



Path 773: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__15_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__15_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__15_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319464/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316886/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312073/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310697/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307404/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__17_/D   
#---------------------------------------------------------------------------------------------------



Path 774: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__13_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__13_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__13_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319201/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316559/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312727/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310367/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308618/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__15_/D   
#---------------------------------------------------------------------------------------------------



Path 775: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__12_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__12_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318552/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315815/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312282/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309819/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307083/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__14_/D   
#---------------------------------------------------------------------------------------------------



Path 776: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__1_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__1_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__1_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319194/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316553/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312607/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310217/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307430/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__3_/D   
#--------------------------------------------------------------------------------------------------



Path 777: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__0_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__0_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318640/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315909/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313292/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311033/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308770/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__2_/D   
#--------------------------------------------------------------------------------------------------



Path 778: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__18_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__18_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__18_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318328/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316863/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312890/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310560/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307812/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__20_/D   
#---------------------------------------------------------------------------------------------------



Path 779: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__13_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__13_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__13_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319060/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314489/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g311932/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309373/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306798/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__15_/D   
#---------------------------------------------------------------------------------------------------



Path 780: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__12_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__12_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318393/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315690/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313187/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310941/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308464/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__14_/D   
#---------------------------------------------------------------------------------------------------



Path 781: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__3_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__3_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317039/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314483/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313889/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311701/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308260/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__5_/D   
#--------------------------------------------------------------------------------------------------



Path 782: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__15_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__15_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__15_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317716/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316902/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313005/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310722/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307778/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__17_/D   
#---------------------------------------------------------------------------------------------------



Path 783: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__13_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__13_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__13_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318374/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315568/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g314008/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311834/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307360/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__15_/D   
#---------------------------------------------------------------------------------------------------



Path 784: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__1_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__1_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__1_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318361/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315535/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313065/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310787/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308134/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__3_/D   
#--------------------------------------------------------------------------------------------------



Path 785: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__0_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__0_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318758/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315497/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312557/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310151/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307364/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__2_/D   
#--------------------------------------------------------------------------------------------------



Path 786: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__18_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__18_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__18_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317942/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315296/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312672/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310295/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307494/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__20_/D   
#---------------------------------------------------------------------------------------------------



Path 787: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__15_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__15_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__15_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317425/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316895/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313398/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311170/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306854/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__17_/D   
#---------------------------------------------------------------------------------------------------



Path 788: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__13_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__13_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__13_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317986/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315418/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313104/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310840/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308320/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__15_/D   
#---------------------------------------------------------------------------------------------------



Path 789: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__12_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__12_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317080/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314522/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g311960/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309409/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308090/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__14_/D   
#---------------------------------------------------------------------------------------------------



Path 790: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__1_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__1_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__1_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317959/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314605/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312787/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310438/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307650/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__3_/D   
#--------------------------------------------------------------------------------------------------



Path 791: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__0_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__0_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317076/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314517/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312443/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310013/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307230/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__2_/D   
#--------------------------------------------------------------------------------------------------



Path 792: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__15_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__15_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__15_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318211/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315708/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312470/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310895/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308450/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__17_/D   
#---------------------------------------------------------------------------------------------------



Path 793: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__13_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__13_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__13_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319445/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315455/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312476/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310053/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308142/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__15_/D   
#---------------------------------------------------------------------------------------------------



Path 794: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__12_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__12_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317597/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316882/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312423/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309987/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307214/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__14_/D   
#---------------------------------------------------------------------------------------------------



Path 795: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__2_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__2_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__2_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319501/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316627/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312627/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310240/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307454/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__4_/D   
#--------------------------------------------------------------------------------------------------



Path 796: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__1_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__1_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__1_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319238/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315558/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312851/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310512/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308431/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__3_/D   
#--------------------------------------------------------------------------------------------------



Path 797: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__0_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__0_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319469/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316890/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312864/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310527/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307771/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__2_/D   
#--------------------------------------------------------------------------------------------------



Path 798: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__18_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__18_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__18_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318055/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315438/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312523/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310110/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307322/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__20_/D   
#---------------------------------------------------------------------------------------------------



Path 799: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__15_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__15_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__15_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319569/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g317001/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313369/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311136/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308924/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__17_/D   
#---------------------------------------------------------------------------------------------------



Path 800: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__13_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__13_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__13_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317590/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315085/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312984/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310695/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307980/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__15_/D   
#---------------------------------------------------------------------------------------------------



Path 801: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__12_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__12_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317706/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315166/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312508/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310087/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307301/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__14_/D   
#---------------------------------------------------------------------------------------------------



Path 802: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__1_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__1_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__1_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318943/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315362/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312818/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310477/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307867/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__3_/D   
#--------------------------------------------------------------------------------------------------



Path 803: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__1_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__1_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__1_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319205/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314607/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313875/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311687/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309185/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__3_/D   
#--------------------------------------------------------------------------------------------------



Path 804: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__0_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__0_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317490/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316385/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312601/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310210/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307424/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__2_/D   
#--------------------------------------------------------------------------------------------------



Path 805: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__18_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__18_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__18_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318917/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316206/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313681/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311473/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308615/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__20_/D   
#---------------------------------------------------------------------------------------------------



Path 806: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__4_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__6_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__4_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__4_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318994/Y                   
     92     457    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316318/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312435/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310003/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308199/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__6_/D   
#--------------------------------------------------------------------------------------------------



Path 807: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__28_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__30_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__28_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__28_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317845/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315272/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313083/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310815/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308667/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__30_/D   
#---------------------------------------------------------------------------------------------------



Path 808: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__3_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__3_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318919/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316225/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g311972/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309424/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308347/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__5_/D   
#--------------------------------------------------------------------------------------------------



Path 809: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__1_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__1_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__1_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317144/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314795/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312836/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310496/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307991/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__3_/D   
#--------------------------------------------------------------------------------------------------



Path 810: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__15_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__15_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__15_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317758/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315663/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312215/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309728/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307014/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__17_/D    
#---------------------------------------------------------------------------------------------------



Path 811: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__14_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__14_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__14_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318638/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315908/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313302/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311052/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308802/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__15_/D    
#---------------------------------------------------------------------------------------------------



Path 812: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__12_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__12_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317274/Y                    
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314753/Y                    
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312196/Y                    
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309699/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306998/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__14_/D    
#---------------------------------------------------------------------------------------------------



Path 813: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__0_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__0_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317734/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314761/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312746/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310393/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307605/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__2_/D    
#--------------------------------------------------------------------------------------------------



Path 814: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__14_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__24_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__14_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__14_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318604/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315869/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312765/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310411/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307625/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__24_/D   
#--------------------------------------------------------------------------------------------------



Path 815: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__13_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__13_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__13_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317988/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315666/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312912/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310591/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307843/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__15_/D   
#--------------------------------------------------------------------------------------------------



Path 816: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__7_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__6_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__7_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__6_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__6_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318313/Y                  
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315402/Y                  
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312066/Y                  
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309535/Y                  
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308032/Y                  
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__7_/D   
#-------------------------------------------------------------------------------------------------



Path 817: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__7_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__7_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318772/Y                  
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316049/Y                  
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312338/Y                  
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309882/Y                  
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307129/Y                  
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__17_/D  
#-------------------------------------------------------------------------------------------------



Path 818: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__15_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__15_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__15_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317368/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314846/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312206/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309717/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308014/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__15_/D   
#--------------------------------------------------------------------------------------------------



Path 819: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__9_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__7_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__7_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318772/Y                  
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316049/Y                  
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312593/Y                  
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310198/Y                  
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307413/Y                  
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__9_/D   
#-------------------------------------------------------------------------------------------------



Path 820: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__3_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__3_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318811/Y                  
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316091/Y                  
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313374/Y                  
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311135/Y                  
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308850/Y                  
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__5_/D   
#-------------------------------------------------------------------------------------------------



Path 821: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__1_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__1_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__1_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317362/Y                  
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314815/Y                  
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312826/Y                  
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310484/Y                  
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308217/Y                  
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__3_/D   
#-------------------------------------------------------------------------------------------------



Path 822: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__13_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__13_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__13_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317783/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315235/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312486/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310066/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307291/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__15_/D   
#--------------------------------------------------------------------------------------------------



Path 823: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__12_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__12_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317034/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316905/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313140/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310881/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308438/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__14_/D   
#--------------------------------------------------------------------------------------------------



Path 824: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__2_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__2_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__2_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317788/Y                  
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315231/Y                  
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313082/Y                  
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310813/Y                  
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308241/Y                  
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__4_/D   
#-------------------------------------------------------------------------------------------------



Path 825: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__20_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__30_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__20_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__20_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317429/Y                   
     92     457    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316424/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312346/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309890/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307763/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__30_/D   
#--------------------------------------------------------------------------------------------------



Path 826: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__20_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__28_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__20_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__20_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317386/Y                   
     92     457    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314659/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312706/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310341/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308310/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__28_/D   
#--------------------------------------------------------------------------------------------------



Path 827: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__20_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__22_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__20_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__20_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317429/Y                   
     92     457    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316424/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312954/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311900/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308535/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__22_/D   
#--------------------------------------------------------------------------------------------------



Path 828: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__20_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__20_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__20_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317386/Y                   
     92     457    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314659/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312326/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309869/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308537/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__20_/D   
#--------------------------------------------------------------------------------------------------



Path 829: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__19_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__19_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__19_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__19_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319507/Y                   
     92     457    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314958/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312738/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310384/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307854/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__19_/D   
#--------------------------------------------------------------------------------------------------



Path 830: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__2_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__2_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__2_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317391/Y                  
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314878/Y                  
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312328/Y                  
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309872/Y                  
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307121/Y                  
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__4_/D   
#-------------------------------------------------------------------------------------------------



Path 831: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__18_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__18_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__18_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318771/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316047/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313344/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311106/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308803/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__20_/D   
#--------------------------------------------------------------------------------------------------



Path 832: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__15_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__15_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__15_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317564/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315372/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313720/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311515/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307439/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__17_/D   
#--------------------------------------------------------------------------------------------------



Path 833: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__13_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__13_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__13_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317413/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314928/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313091/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310822/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308255/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__15_/D   
#--------------------------------------------------------------------------------------------------



Path 834: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__12_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__12_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318648/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315208/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312647/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310268/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308157/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__14_/D   
#--------------------------------------------------------------------------------------------------



Path 835: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__18_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__18_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__18_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317342/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314824/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312180/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309658/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306961/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__20_/D   
#--------------------------------------------------------------------------------------------------



Path 836: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__15_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__15_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__15_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317449/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316416/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312967/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310674/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307949/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__17_/D   
#--------------------------------------------------------------------------------------------------



Path 837: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__13_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__13_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__13_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318502/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315783/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312106/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309585/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306928/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__15_/D   
#--------------------------------------------------------------------------------------------------



Path 838: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__12_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__12_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318269/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315409/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313195/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310948/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307633/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__14_/D   
#--------------------------------------------------------------------------------------------------



Path 839: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__1_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__1_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__1_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318489/Y                  
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315769/Y                  
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312574/Y                  
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310171/Y                  
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307383/Y                  
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__3_/D   
#-------------------------------------------------------------------------------------------------



Path 840: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__0_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__0_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318240/Y                  
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315414/Y                  
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312869/Y                  
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310529/Y                  
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307760/Y                  
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__2_/D   
#-------------------------------------------------------------------------------------------------



Path 841: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__18_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__18_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__18_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317231/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314700/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313176/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310933/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308730/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__20_/D   
#--------------------------------------------------------------------------------------------------



Path 842: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__15_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__15_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__15_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319497/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316923/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g314016/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311844/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309285/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__17_/D   
#--------------------------------------------------------------------------------------------------



Path 843: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__13_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__13_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__13_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317260/Y                   
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316543/Y                   
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313298/Y                   
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311057/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308807/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__15_/D   
#--------------------------------------------------------------------------------------------------



Path 844: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__1_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__1_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__1_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319575/Y                  
     93     457    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316931/Y                  
     90     547    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312219/Y                  
     84     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309738/Y                  
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307022/Y                  
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__3_/D   
#-------------------------------------------------------------------------------------------------



Path 845: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__0_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__0_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318105/Y                  
     93     458    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314636/Y                  
     90     548    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312057/Y                  
     83     631    41      2  1.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309521/Y                  
     85     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306883/Y                  
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__20_/D  
#-------------------------------------------------------------------------------------------------



Path 846: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__0_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__0_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318105/Y                  
     93     458    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314636/Y                  
     90     548    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312057/Y                  
     83     631    41      2  1.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309521/Y                  
     85     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308068/Y                  
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__4_/D   
#-------------------------------------------------------------------------------------------------



Path 847: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__8_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__12_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__8_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__8_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319412/Y                   
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316967/Y                   
     90     546    33      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313523/Y                   
     85     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311307/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307808/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__12_/D  
#--------------------------------------------------------------------------------------------------



Path 848: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__23_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__25_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__23_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__23_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318646/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315917/Y                    
     90     546    33      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313305/Y                    
     85     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311062/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308810/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__25_/D   
#---------------------------------------------------------------------------------------------------



Path 849: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__26_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__28_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__26_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__26_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317243/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314720/Y                    
     90     546    33      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312375/Y                    
     85     631    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309921/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307159/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__28_/D   
#---------------------------------------------------------------------------------------------------



Path 850: MET (3156 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__14_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3156                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__14_/CLK 
    276     276    42      4  2.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__14_/Q   
     87     363    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317512/Y                   
     93     456    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315129/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313693/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311486/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309133/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__14_/D   
#--------------------------------------------------------------------------------------------------



Path 851: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__28_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__6_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__28_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__28_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319172/Y                    
     91     455    50      4  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316523/Y                    
     90     545    34      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313285/Y                    
     85     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311044/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308502/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__6_/D    
#---------------------------------------------------------------------------------------------------



Path 852: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__28_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__6_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__28_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__28_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317186/Y                    
     91     455    50      4  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314644/Y                    
     90     545    34      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313538/Y                    
     85     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311322/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308966/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__6_/D    
#---------------------------------------------------------------------------------------------------



Path 853: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__28_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__30_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__28_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__28_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317955/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314681/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313266/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311023/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307345/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__30_/D   
#---------------------------------------------------------------------------------------------------



Path 854: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__31_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__31_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__31_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317645/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315132/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312469/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310036/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307915/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__1_/D    
#---------------------------------------------------------------------------------------------------



Path 855: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__10_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__10_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__10_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317938/Y                    
     91     455    50      4  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315348/Y                    
     90     545    34      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313124/Y                    
     85     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310525/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308145/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__20_/D   
#---------------------------------------------------------------------------------------------------



Path 856: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__4_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__6_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__4_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__4_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318390/Y                   
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315685/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312077/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309547/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306902/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__6_/D   
#--------------------------------------------------------------------------------------------------



Path 857: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__29_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__31_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__29_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__29_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317114/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316534/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313102/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310838/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308430/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__31_/D   
#---------------------------------------------------------------------------------------------------



Path 858: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__20_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__21_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__20_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__20_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318632/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315703/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313571/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311354/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308975/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__21_/D   
#---------------------------------------------------------------------------------------------------



Path 859: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__31_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__31_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__31_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318027/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316064/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312214/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309727/Y                    
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307545/Y                    
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__1_/D     
#---------------------------------------------------------------------------------------------------



Path 860: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__29_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__31_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__29_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__29_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317297/Y                   
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314777/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312207/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309718/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307009/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__31_/D   
#--------------------------------------------------------------------------------------------------



Path 861: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__31_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     716                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__31_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__31_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319066/Y                   
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316402/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312965/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310671/Y                   
     86     716    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307523/Y                   
      0     716     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__1_/D    
#--------------------------------------------------------------------------------------------------



Path 862: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__5_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__5_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318020/Y                   
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315416/Y                   
     90     546    32      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312503/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310085/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308117/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__14_/D  
#--------------------------------------------------------------------------------------------------



Path 863: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__2_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__2_/CLK 
    276     276    42      4  2.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__2_/Q   
     87     363    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319536/Y                   
     93     456    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316807/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g311926/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309367/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307412/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__4_/D   
#--------------------------------------------------------------------------------------------------



Path 864: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__13_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__13_/CLK 
    276     276    42      4  2.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__13_/Q   
     87     363    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319485/Y                    
     93     456    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314927/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312678/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310307/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307828/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__15_/D   
#---------------------------------------------------------------------------------------------------



Path 865: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__13_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__13_/CLK 
    276     276    42      4  2.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__13_/Q   
     87     363    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317951/Y                    
     93     456    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315356/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312087/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309558/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306906/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__14_/D   
#---------------------------------------------------------------------------------------------------



Path 866: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__9_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__7_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__7_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319492/Y                   
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316936/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313685/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311461/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308942/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__9_/D   
#--------------------------------------------------------------------------------------------------



Path 867: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__7_/CLK 
    276     276    42      4  2.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__7_/Q   
     87     363    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317566/Y                   
     93     456    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314800/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312119/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309602/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306941/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__17_/D  
#--------------------------------------------------------------------------------------------------



Path 868: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__7_/CLK 
    276     276    42      4  2.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__7_/Q   
     87     363    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318897/Y                   
     93     456    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316192/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313835/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311643/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307030/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__15_/D  
#--------------------------------------------------------------------------------------------------



Path 869: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__9_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__7_/CLK 
    276     276    42      4  2.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__7_/Q   
     87     363    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317566/Y                   
     93     456    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314800/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313783/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311589/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309125/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__9_/D   
#--------------------------------------------------------------------------------------------------



Path 870: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__7_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__7_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__7_/CLK 
    276     276    42      4  2.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__7_/Q   
     87     363    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318897/Y                   
     93     456    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316192/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312471/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310045/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308113/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__7_/D   
#--------------------------------------------------------------------------------------------------



Path 871: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__1_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__9_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__1_/CLK 
    276     276    42      4  2.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__1_/Q   
     87     363    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318571/Y                   
     93     456    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315835/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313456/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311231/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308919/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__9_/D   
#--------------------------------------------------------------------------------------------------



Path 872: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__1_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__1_/CLK 
    276     276    42      4  2.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__1_/Q   
     87     363    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318571/Y                   
     93     456    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315835/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313271/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311029/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307886/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__1_/D   
#--------------------------------------------------------------------------------------------------



Path 873: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__5_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__5_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319156/Y                   
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316505/Y                   
     90     546    32      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313614/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311400/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309012/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__15_/D  
#--------------------------------------------------------------------------------------------------



Path 874: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__6_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__8_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__6_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__6_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318922/Y                   
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316229/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313585/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311371/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308099/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__8_/D   
#--------------------------------------------------------------------------------------------------



Path 875: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__24_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__24_/CLK 
    276     276    42      4  2.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__24_/Q   
     87     363    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317257/Y                    
     93     456    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316519/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313618/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311403/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309013/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__2_/D    
#---------------------------------------------------------------------------------------------------



Path 876: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__29_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__31_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__29_/CLK 
    276     276    42      4  2.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__29_/Q   
     87     363    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319011/Y                    
     93     456    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316646/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g314033/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311863/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309298/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__31_/D   
#---------------------------------------------------------------------------------------------------



Path 877: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__29_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__30_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__29_/CLK 
    276     276    42      4  2.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__29_/Q   
     87     363    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318643/Y                    
     93     456    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315915/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312318/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309863/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308342/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__30_/D   
#---------------------------------------------------------------------------------------------------



Path 878: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__14_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__14_/CLK 
    276     276    42      4  2.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__14_/Q   
     87     363    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318664/Y                    
     93     456    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315930/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312319/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309864/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307114/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__14_/D   
#---------------------------------------------------------------------------------------------------



Path 879: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__29_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__29_/CLK 
    276     276    42      4  2.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__29_/Q   
     87     363    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317648/Y                    
     93     456    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315044/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313112/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310846/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307620/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__5_/D    
#---------------------------------------------------------------------------------------------------



Path 880: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__29_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__31_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__29_/CLK 
    276     276    42      4  2.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__29_/Q   
     87     363    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318093/Y                    
     93     456    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316843/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313911/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311723/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308538/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__31_/D   
#---------------------------------------------------------------------------------------------------



Path 881: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__29_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__29_/CLK 
    276     276    42      4  2.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__29_/Q   
     87     363    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318635/Y                    
     93     456    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315902/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313327/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311090/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308843/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__5_/D    
#---------------------------------------------------------------------------------------------------



Path 882: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__2_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__2_/CLK 
    276     276    42      4  2.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__2_/Q   
     87     363    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319371/Y                   
     93     456    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316754/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313825/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311631/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309150/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__2_/D   
#--------------------------------------------------------------------------------------------------



Path 883: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__18_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__18_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__18_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__18_/CLK 
    276     276    42      4  2.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__18_/Q   
     87     363    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317166/Y                    
     93     456    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314629/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312030/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309466/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307997/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__18_/D   
#---------------------------------------------------------------------------------------------------



Path 884: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__31_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__8_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__31_/CLK 
    276     276    42      4  2.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__31_/Q   
     87     363    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317378/Y                    
     93     456    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314710/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312622/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310850/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308352/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__8_/D    
#---------------------------------------------------------------------------------------------------



Path 885: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__25_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__25_/CLK 
    276     276    42      4  2.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__25_/Q   
     87     363    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319146/Y                    
     93     456    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315305/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313393/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311165/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308879/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__2_/D    
#---------------------------------------------------------------------------------------------------



Path 886: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__7_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__29_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__7_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__29_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__29_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318708/Y                    
     91     456    50      4  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315979/Y                    
     90     546    32      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312021/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309485/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308202/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__7_/D    
#---------------------------------------------------------------------------------------------------



Path 887: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__27_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__27_/CLK 
    276     276    42      4  2.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__27_/Q   
     87     363    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317356/Y                    
     93     456    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314835/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312201/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309705/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308207/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__5_/D    
#---------------------------------------------------------------------------------------------------



Path 888: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__27_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__27_/CLK 
    276     276    42      4  2.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__27_/Q   
     87     363    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318715/Y                    
     93     456    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315988/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313640/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311431/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309034/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__3_/D    
#---------------------------------------------------------------------------------------------------



Path 889: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__12_/CLK 
    276     276    42      4  2.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__12_/Q   
     87     363    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318724/Y                    
     93     456    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315998/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313895/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311708/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309196/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__14_/D   
#---------------------------------------------------------------------------------------------------



Path 890: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__2_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__2_/CLK 
    276     276    42      4  2.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__2_/Q   
     87     363    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318999/Y                   
     93     456    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316321/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312758/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310403/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307623/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__2_/D   
#--------------------------------------------------------------------------------------------------



Path 891: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__18_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__8_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__18_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__8_/CLK 
    276     276    42      4  2.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__8_/Q   
     87     363    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317840/Y                   
     93     456    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315264/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312661/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310283/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308360/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__18_/D  
#--------------------------------------------------------------------------------------------------



Path 892: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__8_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__8_/CLK 
    276     276    42      4  2.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__8_/Q   
     87     363    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318909/Y                   
     93     456    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316209/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313952/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311766/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307613/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__17_/D  
#--------------------------------------------------------------------------------------------------



Path 893: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__8_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__9_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__8_/CLK 
    276     276    42      4  2.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__8_/Q   
     87     363    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318909/Y                   
     93     456    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316209/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313710/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311504/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309075/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__9_/D   
#--------------------------------------------------------------------------------------------------



Path 894: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__8_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__8_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__8_/CLK 
    276     276    42      4  2.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__8_/Q   
     87     363    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319421/Y                   
     93     456    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316815/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313881/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311683/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309163/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__8_/D   
#--------------------------------------------------------------------------------------------------



Path 895: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__21_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__21_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__21_/CLK 
    276     276    42      4  2.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__21_/Q   
     87     363    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319181/Y                   
     93     456    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316535/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313944/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311760/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309232/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__21_/D   
#--------------------------------------------------------------------------------------------------



Path 896: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__9_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__7_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__7_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319308/Y                  
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315596/Y                  
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312568/Y                  
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310165/Y                  
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308643/Y                  
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__9_/D   
#-------------------------------------------------------------------------------------------------



Path 897: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__14_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__24_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__14_/CLK 
    276     276    42      4  2.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__14_/Q   
     87     363    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317395/Y                   
     93     456    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314882/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312449/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311896/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308543/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__24_/D   
#--------------------------------------------------------------------------------------------------



Path 898: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__23_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__13_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__23_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__13_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__13_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317127/Y                   
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314959/Y                   
     90     546    32      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312294/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309834/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307094/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__23_/D   
#--------------------------------------------------------------------------------------------------



Path 899: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__18_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__24_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__18_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__24_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__24_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319443/Y                   
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315378/Y                   
     90     546    34      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313657/Y                   
     84     630    41      2  1.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311449/Y                   
     85     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307878/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__18_/D   
#--------------------------------------------------------------------------------------------------



Path 900: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__24_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__24_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__24_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319443/Y                   
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315378/Y                   
     90     546    34      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313657/Y                   
     84     630    41      2  1.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311449/Y                   
     85     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309042/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__2_/D    
#--------------------------------------------------------------------------------------------------



Path 901: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__29_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__31_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__29_/CLK 
    276     276    42      4  2.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__29_/Q   
     87     363    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317821/Y                   
     93     456    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315019/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313086/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310820/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308345/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__31_/D   
#--------------------------------------------------------------------------------------------------



Path 902: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__29_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__30_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__29_/CLK 
    276     276    42      4  2.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__29_/Q   
     87     363    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317872/Y                   
     93     456    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315292/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312648/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310269/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307476/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__30_/D   
#--------------------------------------------------------------------------------------------------



Path 903: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__7_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__29_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__7_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__29_/CLK 
    276     276    42      4  2.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__29_/Q   
     87     363    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317821/Y                   
     93     456    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315019/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313415/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311191/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308137/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__7_/D    
#--------------------------------------------------------------------------------------------------



Path 904: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__29_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__6_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__29_/CLK 
    276     276    42      4  2.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__29_/Q   
     87     363    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317872/Y                   
     93     456    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315292/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312668/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310293/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307602/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__6_/D    
#--------------------------------------------------------------------------------------------------



Path 905: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__29_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__29_/CLK 
    276     276    42      4  2.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__29_/Q   
     87     363    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317943/Y                   
     93     456    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315358/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313563/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311351/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308984/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__5_/D    
#--------------------------------------------------------------------------------------------------



Path 906: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__12_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__12_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318311/Y                   
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315130/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313001/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310724/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308103/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__14_/D   
#--------------------------------------------------------------------------------------------------



Path 907: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__22_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__28_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__22_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__22_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317383/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314860/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313525/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311308/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308961/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__28_/D   
#---------------------------------------------------------------------------------------------------



Path 908: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__23_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__19_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__23_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__19_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__19_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318425/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315713/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312843/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310503/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307735/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__23_/D   
#---------------------------------------------------------------------------------------------------



Path 909: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__21_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__12_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__12_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317516/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315008/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313097/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310829/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308278/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__21_/D   
#---------------------------------------------------------------------------------------------------



Path 910: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__18_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__8_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__18_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__8_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__8_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318207/Y                   
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315421/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312566/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310162/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308388/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__18_/D  
#--------------------------------------------------------------------------------------------------



Path 911: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__5_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__5_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318457/Y                   
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315742/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313214/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310967/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308743/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__15_/D  
#--------------------------------------------------------------------------------------------------



Path 912: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__8_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__8_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__8_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__8_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319412/Y                   
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316967/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313994/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311815/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307292/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__8_/D   
#--------------------------------------------------------------------------------------------------



Path 913: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__7_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__7_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__5_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__5_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318457/Y                   
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315742/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312842/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310502/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308316/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__7_/D   
#--------------------------------------------------------------------------------------------------



Path 914: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__6_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__5_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__5_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318020/Y                   
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315416/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313123/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310863/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308384/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__6_/D   
#--------------------------------------------------------------------------------------------------



Path 915: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__14_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__24_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__14_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__14_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317650/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315309/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312697/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310331/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308326/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__24_/D   
#---------------------------------------------------------------------------------------------------



Path 916: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__14_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__14_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__14_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317650/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315309/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312151/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309646/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308367/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__20_/D   
#---------------------------------------------------------------------------------------------------



Path 917: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__5_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__5_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318757/Y                   
     91     456    50      4  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314545/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g311966/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309417/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306827/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__15_/D  
#--------------------------------------------------------------------------------------------------



Path 918: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__10_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__12_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__10_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__10_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317875/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315164/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312871/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310535/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308020/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__12_/D   
#---------------------------------------------------------------------------------------------------



Path 919: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__1_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__1_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__1_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317097/Y                   
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314543/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312685/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310316/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307515/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__3_/D   
#--------------------------------------------------------------------------------------------------



Path 920: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__0_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__0_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317856/Y                   
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315291/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312619/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310231/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307441/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__2_/D   
#--------------------------------------------------------------------------------------------------



Path 921: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__29_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__31_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__29_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__29_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317189/Y                    
     91     456    50      4  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314925/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312679/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310308/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307510/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__31_/D   
#---------------------------------------------------------------------------------------------------



Path 922: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__16_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__16_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__16_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317070/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314895/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312424/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309991/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308687/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__20_/D   
#---------------------------------------------------------------------------------------------------



Path 923: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__7_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__29_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__7_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__29_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__29_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317189/Y                    
     91     456    50      4  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314925/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312514/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310097/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308189/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__7_/D    
#---------------------------------------------------------------------------------------------------



Path 924: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__29_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__29_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__29_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319249/Y                    
     91     456    50      4  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316598/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313719/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311512/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307311/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__5_/D    
#---------------------------------------------------------------------------------------------------



Path 925: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__28_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__30_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__28_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__28_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319520/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316950/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313076/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310804/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308205/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__30_/D   
#---------------------------------------------------------------------------------------------------



Path 926: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__9_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__19_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__9_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__9_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318901/Y                   
     91     456    50      4  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316198/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313427/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311200/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307966/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__19_/D  
#--------------------------------------------------------------------------------------------------



Path 927: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__28_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__6_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__28_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__28_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319520/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316950/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313991/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311808/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309262/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__6_/D    
#---------------------------------------------------------------------------------------------------



Path 928: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__2_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__2_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__2_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319521/Y                   
     91     456    50      4  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316951/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312977/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310686/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307970/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__2_/D   
#--------------------------------------------------------------------------------------------------



Path 929: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__29_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__31_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__29_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__29_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318920/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316226/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312782/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310440/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307657/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__31_/D   
#---------------------------------------------------------------------------------------------------



Path 930: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__26_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__28_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__26_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__26_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317098/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314546/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313676/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311463/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309043/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__28_/D   
#---------------------------------------------------------------------------------------------------



Path 931: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__11_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__21_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__11_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__11_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318574/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315842/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313452/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311228/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306875/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__21_/D   
#---------------------------------------------------------------------------------------------------



Path 932: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__29_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__31_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__29_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__29_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318532/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315799/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313802/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311608/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309138/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__31_/D   
#---------------------------------------------------------------------------------------------------



Path 933: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__28_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__30_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__28_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__28_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317700/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315192/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313149/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310898/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308487/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__30_/D   
#---------------------------------------------------------------------------------------------------



Path 934: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__26_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__28_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__26_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__26_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317519/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315587/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312713/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310346/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307241/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__28_/D   
#---------------------------------------------------------------------------------------------------



Path 935: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__9_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__7_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__7_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319398/Y                   
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316132/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312013/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309476/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308724/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__9_/D   
#--------------------------------------------------------------------------------------------------



Path 936: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__3_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__3_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318385/Y                   
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315680/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313185/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310939/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308703/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__5_/D   
#--------------------------------------------------------------------------------------------------



Path 937: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__31_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__31_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__31_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318382/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315677/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312270/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309801/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307070/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__1_/D    
#---------------------------------------------------------------------------------------------------



Path 938: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__23_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__31_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__23_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__23_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319151/Y                    
     91     456    50      4  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316498/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313612/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311399/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307264/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__31_/D   
#---------------------------------------------------------------------------------------------------



Path 939: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__23_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__23_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__23_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__23_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__23_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319151/Y                    
     91     456    50      4  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316498/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312693/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310326/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307524/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__23_/D   
#---------------------------------------------------------------------------------------------------



Path 940: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__9_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__19_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__9_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__9_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319155/Y                   
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316504/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g314002/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311826/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307803/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__19_/D  
#--------------------------------------------------------------------------------------------------



Path 941: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__18_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__18_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__12_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__12_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318160/Y                    
     91     456    50      4  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316026/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312321/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309867/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308423/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__18_/D   
#---------------------------------------------------------------------------------------------------



Path 942: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__4_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__4_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__4_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318756/Y                   
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316033/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312876/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310540/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307789/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__14_/D  
#--------------------------------------------------------------------------------------------------



Path 943: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__6_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__12_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__6_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__6_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318922/Y                   
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316229/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313441/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311215/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308907/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__12_/D  
#--------------------------------------------------------------------------------------------------



Path 944: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__7_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__7_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__5_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__5_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319156/Y                   
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316505/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312691/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310325/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308229/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__7_/D   
#--------------------------------------------------------------------------------------------------



Path 945: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__4_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__6_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__4_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__4_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318756/Y                   
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316033/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313341/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311108/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308844/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__6_/D   
#--------------------------------------------------------------------------------------------------



Path 946: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__29_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__31_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__29_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__29_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318188/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315511/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312433/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310001/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307974/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__31_/D   
#---------------------------------------------------------------------------------------------------



Path 947: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__28_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__30_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__28_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__28_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318665/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315932/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313310/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311069/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308815/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__30_/D   
#---------------------------------------------------------------------------------------------------



Path 948: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__26_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__28_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__26_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__26_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317165/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316565/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312363/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309907/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307150/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__28_/D   
#---------------------------------------------------------------------------------------------------



Path 949: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__11_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__21_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__11_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__11_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318915/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316219/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313440/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311214/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308909/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__21_/D   
#---------------------------------------------------------------------------------------------------



Path 950: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__9_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__19_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__9_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__9_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317533/Y                   
     91     456    50      4  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315520/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312422/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309988/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307686/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__19_/D  
#--------------------------------------------------------------------------------------------------



Path 951: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__15_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__15_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__15_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317820/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316220/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312130/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309617/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307193/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__17_/D   
#---------------------------------------------------------------------------------------------------



Path 952: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__12_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__12_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318334/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315926/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313309/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311068/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307453/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__14_/D   
#---------------------------------------------------------------------------------------------------



Path 953: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__3_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__3_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317823/Y                   
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316216/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313439/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311213/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308125/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__5_/D   
#--------------------------------------------------------------------------------------------------



Path 954: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__31_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__31_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__31_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317826/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315256/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312131/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309618/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306951/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__1_/D    
#---------------------------------------------------------------------------------------------------



Path 955: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__29_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__31_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__29_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__29_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318058/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316693/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312051/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309515/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306885/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__31_/D   
#---------------------------------------------------------------------------------------------------



Path 956: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__28_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__30_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__28_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__28_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317088/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314533/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313044/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310769/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308120/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__30_/D   
#---------------------------------------------------------------------------------------------------



Path 957: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__26_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__28_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__26_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__26_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318044/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315433/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312947/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311908/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307933/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__28_/D   
#---------------------------------------------------------------------------------------------------



Path 958: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__23_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__25_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__23_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__23_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318553/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315817/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313263/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311006/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308766/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__25_/D   
#---------------------------------------------------------------------------------------------------



Path 959: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__4_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__4_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__4_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317096/Y                   
     91     456    50      4  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314542/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313045/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310770/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308112/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__14_/D  
#--------------------------------------------------------------------------------------------------



Path 960: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__4_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__6_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__4_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__4_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317096/Y                   
     91     456    50      4  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314542/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g311964/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309411/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307252/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__6_/D   
#--------------------------------------------------------------------------------------------------



Path 961: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__29_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__31_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__29_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__29_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319546/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316742/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313201/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310954/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308740/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__31_/D   
#---------------------------------------------------------------------------------------------------



Path 962: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__20_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__22_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__20_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__20_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319164/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316513/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313286/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311045/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308798/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__22_/D   
#---------------------------------------------------------------------------------------------------



Path 963: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__19_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__21_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__19_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__19_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317485/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316181/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313854/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311662/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309168/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__21_/D   
#---------------------------------------------------------------------------------------------------



Path 964: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__18_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__16_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__18_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__16_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__16_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317280/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314758/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313613/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311398/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307940/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__18_/D   
#---------------------------------------------------------------------------------------------------



Path 965: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__5_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__5_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319337/Y                   
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316977/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313200/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310953/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309229/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__15_/D  
#--------------------------------------------------------------------------------------------------



Path 966: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__4_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__4_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__4_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319150/Y                   
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316497/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313096/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310830/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308288/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__14_/D  
#--------------------------------------------------------------------------------------------------



Path 967: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__10_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__12_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__10_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__10_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317589/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314788/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312457/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310029/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307274/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__12_/D   
#---------------------------------------------------------------------------------------------------



Path 968: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__6_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__8_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__6_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__6_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317310/Y                   
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314789/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312578/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310176/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307387/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__8_/D   
#--------------------------------------------------------------------------------------------------



Path 969: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__7_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__29_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__7_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__29_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__29_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319546/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316742/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312743/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310388/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308071/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__7_/D    
#---------------------------------------------------------------------------------------------------



Path 970: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__29_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__31_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__29_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__29_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318223/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315542/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313287/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311046/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308135/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__31_/D   
#---------------------------------------------------------------------------------------------------



Path 971: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__28_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__30_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__28_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__28_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317981/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314666/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312404/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309965/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307477/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__30_/D   
#---------------------------------------------------------------------------------------------------



Path 972: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__26_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__28_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__26_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__26_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317213/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316533/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313943/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311757/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308557/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__28_/D   
#---------------------------------------------------------------------------------------------------



Path 973: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__9_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__7_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__7_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319129/Y                   
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316473/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313299/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311058/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308401/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__9_/D   
#--------------------------------------------------------------------------------------------------



Path 974: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__3_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__3_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319582/Y                   
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g317014/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g314048/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311878/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307231/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__5_/D   
#--------------------------------------------------------------------------------------------------



Path 975: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__31_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__31_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__31_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319152/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g317013/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313429/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311204/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308903/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__1_/D    
#---------------------------------------------------------------------------------------------------



Path 976: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__22_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__28_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__22_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__22_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317912/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316705/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312564/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310160/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308149/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__28_/D   
#---------------------------------------------------------------------------------------------------



Path 977: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__22_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__24_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__22_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__22_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317912/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316705/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312522/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310109/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308425/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__24_/D   
#---------------------------------------------------------------------------------------------------



Path 978: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__11_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__21_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__11_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__11_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319407/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314508/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313114/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310848/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308328/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__21_/D   
#---------------------------------------------------------------------------------------------------



Path 979: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__18_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__18_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__18_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317796/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315211/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313033/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310758/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308433/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__20_/D   
#---------------------------------------------------------------------------------------------------



Path 980: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__18_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__16_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__18_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__16_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__16_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318669/Y                    
     91     456    50      4  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315618/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313248/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311005/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308473/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__18_/D   
#---------------------------------------------------------------------------------------------------



Path 981: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__11_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__11_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__11_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319407/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314508/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g311971/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309422/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306830/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__17_/D   
#---------------------------------------------------------------------------------------------------



Path 982: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__4_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__6_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__4_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__4_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318651/Y                   
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315921/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312547/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310139/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307354/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__6_/D   
#--------------------------------------------------------------------------------------------------



Path 983: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__2_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__2_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__2_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318235/Y                   
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315172/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313036/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310759/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308088/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__4_/D   
#--------------------------------------------------------------------------------------------------



Path 984: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__0_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__0_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318360/Y                   
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315918/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313250/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311008/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308775/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__2_/D   
#--------------------------------------------------------------------------------------------------



Path 985: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__22_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__24_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__22_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__22_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318690/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314853/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312813/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310470/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307680/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__24_/D   
#---------------------------------------------------------------------------------------------------



Path 986: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__10_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__12_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__10_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__10_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317354/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314865/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312188/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309670/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307824/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__12_/D   
#---------------------------------------------------------------------------------------------------



Path 987: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__31_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__9_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__31_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__31_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318379/Y                    
     91     456    50      4  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315904/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313303/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311061/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307644/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__9_/D    
#---------------------------------------------------------------------------------------------------



Path 988: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__2_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__2_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__2_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317469/Y                   
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314818/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313691/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311483/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309079/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__4_/D   
#--------------------------------------------------------------------------------------------------



Path 989: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__1_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__1_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__1_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319438/Y                   
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316844/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312937/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309361/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308729/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__3_/D   
#--------------------------------------------------------------------------------------------------



Path 990: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__31_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__31_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__31_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318379/Y                    
     91     456    50      4  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315904/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313677/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311469/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g309056/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__1_/D    
#---------------------------------------------------------------------------------------------------



Path 991: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__14_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__24_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__14_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__14_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317042/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314486/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313015/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310737/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308484/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__24_/D   
#---------------------------------------------------------------------------------------------------



Path 992: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__14_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__14_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__14_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317042/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314486/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312507/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310091/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308449/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__20_/D   
#---------------------------------------------------------------------------------------------------



Path 993: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__9_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__19_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__9_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__9_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318411/Y                   
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315701/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313867/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311677/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307984/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__19_/D  
#--------------------------------------------------------------------------------------------------



Path 994: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__18_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__9_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__18_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__9_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__9_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317588/Y                   
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g316744/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313822/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311628/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308262/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__18_/D  
#--------------------------------------------------------------------------------------------------



Path 995: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__15_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__15_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__15_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317992/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315053/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312053/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309517/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g306886/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__17_/D   
#---------------------------------------------------------------------------------------------------



Path 996: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__15_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__15_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__15_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g318414/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315702/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313190/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g310943/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308733/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__15_/D   
#---------------------------------------------------------------------------------------------------



Path 997: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__9_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__9_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__9_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__9_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317493/Y                   
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g315346/Y                   
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312231/Y                   
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309744/Y                   
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307017/Y                   
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__9_/D   
#--------------------------------------------------------------------------------------------------



Path 998: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__30_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__0_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__30_/CLK 
    278     278    44      4  2.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__30_/Q   
     87     365    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g319114/Y                    
     93     458    51      4  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314479/Y                    
     88     546    35      1  0.5  OA22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g314059/Y                    
     84     630    40      2  1.1  OA221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309363/Y                    
     85     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g307240/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__0_/D    
#---------------------------------------------------------------------------------------------------



Path 999: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__28_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__28_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__28_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__28_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317266/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314858/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g312210/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g309721/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308329/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__28_/D   
#---------------------------------------------------------------------------------------------------



Path 1000: MET (3157 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__22_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3157                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__12_/CLK 
    277     277    43      4  2.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__12_/Q   
     87     364    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g317152/Y                    
     92     456    50      4  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g314619/Y                    
     90     546    31      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g313535/Y                    
     84     630    42      2  1.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g311319/Y                    
     86     715    30      1  0.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g308982/Y                    
      0     715     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__22_/D   
#---------------------------------------------------------------------------------------------------

