<?xml version="1.0" encoding="utf-8"?>
<xd:acceleratorMap xmlns:xd="http://www.xilinx.com/xidane" xd:functionName="mem_write_top_rfi_C" xd:componentRef="mem_write_top_rfi_C" xd:initiationInterval="x" xd:clockPeriod="10" xd:sequential="true" xd:hostMachine="64" xd:reset="control">
  <xd:controlReg xd:name="control" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:type="generic_axi_lite" xd:offset="0x0"/>
  <xd:arg xd:name="*(raw_data_im_o_mem)" xd:originalName="raw_data_im_o_mem" xd:direction="inout" xd:interfaceRef="m_axi_gmem" xd:busTypeRef="aximm" xd:dataWidth="64" xd:bufferDirection="out"/>
  <xd:arg xd:name="raw_data_im_o_mem" xd:originalName="raw_data_im_o_mem" xd:direction="in" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:offset="0x10" xd:dataWidth="32" xd:aximmInterfaceRef="m_axi_gmem"/>
  <xd:arg xd:name="raw_data_im_o_stream" xd:originalName="raw_data_im_o_stream" xd:direction="in" xd:interfaceRef="raw_data_im_o_stream" xd:busTypeRef="axis" xd:dataWidth="64"/>
  <xd:arg xd:name="*(raw_data_real_o_mem)" xd:originalName="raw_data_real_o_mem" xd:direction="inout" xd:interfaceRef="m_axi_gmem" xd:busTypeRef="aximm" xd:dataWidth="64" xd:bufferDirection="out"/>
  <xd:arg xd:name="raw_data_real_o_mem" xd:originalName="raw_data_real_o_mem" xd:direction="in" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:offset="0x1C" xd:dataWidth="32" xd:aximmInterfaceRef="m_axi_gmem"/>
  <xd:arg xd:name="raw_data_real_o_stream" xd:originalName="raw_data_real_o_stream" xd:direction="in" xd:interfaceRef="raw_data_real_o_stream" xd:busTypeRef="axis" xd:dataWidth="64"/>
  <xd:arg xd:name="*(mad_R_o_mem)" xd:originalName="mad_R_o_mem" xd:direction="inout" xd:interfaceRef="m_axi_gmem" xd:busTypeRef="aximm" xd:dataWidth="64" xd:bufferDirection="out"/>
  <xd:arg xd:name="mad_R_o_mem" xd:originalName="mad_R_o_mem" xd:direction="in" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:offset="0x28" xd:dataWidth="32" xd:aximmInterfaceRef="m_axi_gmem"/>
  <xd:arg xd:name="mad_R_o_stream" xd:originalName="mad_R_o_stream" xd:direction="in" xd:interfaceRef="mad_R_o_stream" xd:busTypeRef="axis" xd:dataWidth="64"/>
  <xd:arg xd:name="*(raw_data_real_1_o_mem)" xd:originalName="raw_data_real_1_o_mem" xd:direction="inout" xd:interfaceRef="m_axi_gmem" xd:busTypeRef="aximm" xd:dataWidth="64" xd:bufferDirection="out"/>
  <xd:arg xd:name="raw_data_real_1_o_mem" xd:originalName="raw_data_real_1_o_mem" xd:direction="in" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:offset="0x34" xd:dataWidth="32" xd:aximmInterfaceRef="m_axi_gmem"/>
  <xd:arg xd:name="raw_data_real_1_o_stream" xd:originalName="raw_data_real_1_o_stream" xd:direction="in" xd:interfaceRef="raw_data_real_1_o_stream" xd:busTypeRef="axis" xd:dataWidth="64"/>
  <xd:arg xd:name="*(std_R_o_mem)" xd:originalName="std_R_o_mem" xd:direction="inout" xd:interfaceRef="m_axi_gmem" xd:busTypeRef="aximm" xd:dataWidth="64" xd:bufferDirection="out"/>
  <xd:arg xd:name="std_R_o_mem" xd:originalName="std_R_o_mem" xd:direction="in" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:offset="0x40" xd:dataWidth="32" xd:aximmInterfaceRef="m_axi_gmem"/>
  <xd:arg xd:name="std_R_o_stream" xd:originalName="std_R_o_stream" xd:direction="in" xd:interfaceRef="std_R_o_stream" xd:busTypeRef="axis" xd:dataWidth="64"/>
  <xd:arg xd:name="*(raw_data_im_1_o_mem)" xd:originalName="raw_data_im_1_o_mem" xd:direction="inout" xd:interfaceRef="m_axi_gmem" xd:busTypeRef="aximm" xd:dataWidth="64" xd:bufferDirection="out"/>
  <xd:arg xd:name="raw_data_im_1_o_mem" xd:originalName="raw_data_im_1_o_mem" xd:direction="in" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:offset="0x4C" xd:dataWidth="32" xd:aximmInterfaceRef="m_axi_gmem"/>
  <xd:arg xd:name="raw_data_im_1_o_stream" xd:originalName="raw_data_im_1_o_stream" xd:direction="in" xd:interfaceRef="raw_data_im_1_o_stream" xd:busTypeRef="axis" xd:dataWidth="64"/>
  <xd:arg xd:name="*(mad_I_o_mem)" xd:originalName="mad_I_o_mem" xd:direction="inout" xd:interfaceRef="m_axi_gmem" xd:busTypeRef="aximm" xd:dataWidth="64" xd:bufferDirection="out"/>
  <xd:arg xd:name="mad_I_o_mem" xd:originalName="mad_I_o_mem" xd:direction="in" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:offset="0x58" xd:dataWidth="32" xd:aximmInterfaceRef="m_axi_gmem"/>
  <xd:arg xd:name="mad_I_o_stream" xd:originalName="mad_I_o_stream" xd:direction="in" xd:interfaceRef="mad_I_o_stream" xd:busTypeRef="axis" xd:dataWidth="64"/>
  <xd:arg xd:name="*(std_I_o_mem)" xd:originalName="std_I_o_mem" xd:direction="inout" xd:interfaceRef="m_axi_gmem" xd:busTypeRef="aximm" xd:dataWidth="64" xd:bufferDirection="out"/>
  <xd:arg xd:name="std_I_o_mem" xd:originalName="std_I_o_mem" xd:direction="in" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:offset="0x64" xd:dataWidth="32" xd:aximmInterfaceRef="m_axi_gmem"/>
  <xd:arg xd:name="std_I_o_stream" xd:originalName="std_I_o_stream" xd:direction="in" xd:interfaceRef="std_I_o_stream" xd:busTypeRef="axis" xd:dataWidth="64"/>
  <xd:arg xd:name="*(filtered_im_0_o_mem)" xd:originalName="filtered_im_0_o_mem" xd:direction="inout" xd:interfaceRef="m_axi_gmem" xd:busTypeRef="aximm" xd:dataWidth="64" xd:bufferDirection="out"/>
  <xd:arg xd:name="filtered_im_0_o_mem" xd:originalName="filtered_im_0_o_mem" xd:direction="in" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:offset="0x70" xd:dataWidth="32" xd:aximmInterfaceRef="m_axi_gmem"/>
  <xd:arg xd:name="filtered_im_0_o_stream" xd:originalName="filtered_im_0_o_stream" xd:direction="in" xd:interfaceRef="filtered_im_0_o_stream" xd:busTypeRef="axis" xd:dataWidth="64"/>
  <xd:arg xd:name="*(filtered_real_0_o_mem)" xd:originalName="filtered_real_0_o_mem" xd:direction="inout" xd:interfaceRef="m_axi_gmem" xd:busTypeRef="aximm" xd:dataWidth="64" xd:bufferDirection="out"/>
  <xd:arg xd:name="filtered_real_0_o_mem" xd:originalName="filtered_real_0_o_mem" xd:direction="in" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:offset="0x7C" xd:dataWidth="32" xd:aximmInterfaceRef="m_axi_gmem"/>
  <xd:arg xd:name="filtered_real_0_o_stream" xd:originalName="filtered_real_0_o_stream" xd:direction="in" xd:interfaceRef="filtered_real_0_o_stream" xd:busTypeRef="axis" xd:dataWidth="64"/>
  <xd:arg xd:name="*(filtered_im_1_o_mem)" xd:originalName="filtered_im_1_o_mem" xd:direction="inout" xd:interfaceRef="m_axi_gmem" xd:busTypeRef="aximm" xd:dataWidth="64" xd:bufferDirection="out"/>
  <xd:arg xd:name="filtered_im_1_o_mem" xd:originalName="filtered_im_1_o_mem" xd:direction="in" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:offset="0x88" xd:dataWidth="32" xd:aximmInterfaceRef="m_axi_gmem"/>
  <xd:arg xd:name="filtered_im_1_o_stream" xd:originalName="filtered_im_1_o_stream" xd:direction="in" xd:interfaceRef="filtered_im_1_o_stream" xd:busTypeRef="axis" xd:dataWidth="64"/>
  <xd:arg xd:name="*(filtered_real_1_o_mem)" xd:originalName="filtered_real_1_o_mem" xd:direction="inout" xd:interfaceRef="m_axi_gmem" xd:busTypeRef="aximm" xd:dataWidth="64" xd:bufferDirection="out"/>
  <xd:arg xd:name="filtered_real_1_o_mem" xd:originalName="filtered_real_1_o_mem" xd:direction="in" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:offset="0x94" xd:dataWidth="32" xd:aximmInterfaceRef="m_axi_gmem"/>
  <xd:arg xd:name="filtered_real_1_o_stream" xd:originalName="filtered_real_1_o_stream" xd:direction="in" xd:interfaceRef="filtered_real_1_o_stream" xd:busTypeRef="axis" xd:dataWidth="64"/>
  <xd:latencyEstimates xd:best-case="undef" xd:worst-case="undef" xd:average-case="undef"/>
  <xd:resourceEstimates xd:LUT="5671" xd:FF="3897" xd:BRAM="0" xd:DSP="0"/>
</xd:acceleratorMap>
