git clone --depth 1 --no-tags https://github.com/Najah-Nasir/FPU_half_precision_dummy2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498406408
git clone --depth 1 --no-tags https://github.com/laraesquivel/Contador_Somador.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498554978
git clone --depth 1 --no-tags https://github.com/zzhubk/zzhubk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497998231
git clone --depth 1 --no-tags https://github.com/nikhilg2121/fpga-blockchain.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497497902
git clone --depth 1 --no-tags https://github.com/Janavind/All_macros.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500499724
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-TNKIII_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500596939
git clone --depth 1 --no-tags https://github.com/psnukal/Microprocessors-Projects-Using-Icarus-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500396778
git clone --depth 1 --no-tags https://github.com/okoge-kaz/CLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497759489
git clone --depth 1 --no-tags https://github.com/SangY00n/CSED311_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498768693
git clone --depth 1 --no-tags https://github.com/matpotatoes/sync-fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498891974
git clone --depth 1 --no-tags https://github.com/AbdulrahmanNourEldeen/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498935014
git clone --depth 1 --no-tags https://github.com/andrey-08/Taller-Sistemas-Digitales-P.Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498942349
git clone --depth 1 --no-tags https://github.com/vamsidasari13/-FPGA---Fabric-Design-and-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499002848
git clone --depth 1 --no-tags https://github.com/Satyaneshi2346/VerilogProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499067217
git clone --depth 1 --no-tags https://github.com/qeeg/IRobot_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495925606
git clone --depth 1 --no-tags https://github.com/FaisalAlshammari/Digital_Logic_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496029155
git clone --depth 1 --no-tags https://github.com/JeonSuHyeong/verilog_proj2_submit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496933175
git clone --depth 1 --no-tags https://github.com/GeorgieYan/VGA_Clock_Calendar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503599962
git clone --depth 1 --no-tags https://github.com/iammkullah/Simple-As-Possible-1-SAP-1-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504744575
git clone --depth 1 --no-tags https://github.com/LzzCongee/A-miniCPU-friendly-guacamole-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504762811
git clone --depth 1 --no-tags https://github.com/Antonio95-sudo/Verilog_AND.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504650279
git clone --depth 1 --no-tags https://github.com/Keendraa/RISC32IC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504519641
git clone --depth 1 --no-tags https://github.com/sonce139/Basic-Processor-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503196138
git clone --depth 1 --no-tags https://github.com/MiangMG/DatenLord_t1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501989246
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/axi4lite_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502457770
git clone --depth 1 --no-tags https://github.com/abdullah-qureshi/NuCore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502594870
git clone --depth 1 --no-tags https://github.com/BYCakar/caravel_vscpu3x.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503509790
git clone --depth 1 --no-tags https://github.com/tanvirarafin/my_chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501061127
git clone --depth 1 --no-tags https://github.com/Believe20/Fault-Tolerant-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501094601
git clone --depth 1 --no-tags https://github.com/AndreiMilitaru/BoltzmannRedpitaya.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500906317
git clone --depth 1 --no-tags https://github.com/dazhuang17/HDLBits_record.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503573537
git clone --depth 1 --no-tags https://github.com/rd2606/Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502214564
git clone --depth 1 --no-tags https://github.com/rd2606/Traffic-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502223747
git clone --depth 1 --no-tags https://github.com/zombie782/matrix_multiply.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502243831
git clone --depth 1 --no-tags https://github.com/sauunivlsi/vijanu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506353236
git clone --depth 1 --no-tags https://github.com/yesilzeytin/Simple-32-bit-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494946312
git clone --depth 1 --no-tags https://github.com/Sean1410932011/hw5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494294483
git clone --depth 1 --no-tags https://github.com/Rayilam/CO_ucas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494298897
git clone --depth 1 --no-tags https://github.com/tucanae47/edu_tpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495025254
git clone --depth 1 --no-tags https://github.com/RiscenY/SimpleMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495070169
git clone --depth 1 --no-tags https://github.com/MelonJ/7-segment-Decoder-Basys3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496326805
git clone --depth 1 --no-tags https://github.com/aileneiioana/Up-Down-Binary-Counter-with-Dynamic-Count-to-Flag.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496357870
git clone --depth 1 --no-tags https://github.com/littlecsi/MarsRoverRRASA2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495830342
git clone --depth 1 --no-tags https://github.com/Najah-Nasir/FPU_half_precision.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497113569
git clone --depth 1 --no-tags https://github.com/rcpeixoto/Pbl_Problema_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497166335
git clone --depth 1 --no-tags https://github.com/Muna-akki/hardwareDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498596463
git clone --depth 1 --no-tags https://github.com/kayakod/figaro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499054870
git clone --depth 1 --no-tags https://github.com/boga-vidhath/Pipelined-Wallace-Tree-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500895771
git clone --depth 1 --no-tags https://github.com/lbwei1016/Digital-Circuit-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501156622
git clone --depth 1 --no-tags https://github.com/Gior-gio/Caravel_tutor1al.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501408944
git clone --depth 1 --no-tags https://github.com/xych3/Single_circle_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498265933
git clone --depth 1 --no-tags https://github.com/opensource-fr/wavelet_transform.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495950911
git clone --depth 1 --no-tags https://github.com/SuperJaremy/schematics-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500547263
git clone --depth 1 --no-tags https://github.com/MiangMG/Fractional-Frequency-Division-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500416016
git clone --depth 1 --no-tags https://github.com/Greenlemonlan/HDLbits_solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501634064
git clone --depth 1 --no-tags https://github.com/MuChengChen/logic-design-project-vending-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505136482
git clone --depth 1 --no-tags https://github.com/huaixil/Hierarchy-ILA-Proof.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505293718
git clone --depth 1 --no-tags https://github.com/karthikvijay5227/VerilogPgms.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505299720
git clone --depth 1 --no-tags https://github.com/AtivJoshi/outlier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496451171
git clone --depth 1 --no-tags https://github.com/amsacks/CoinCollector-FPGA-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496853510
git clone --depth 1 --no-tags https://github.com/Rock3Yu/CS207_VGA_tangram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499370253
git clone --depth 1 --no-tags https://github.com/kenzhang82/adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497555494
git clone --depth 1 --no-tags https://github.com/cccccc96/murphi2chisel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498395569
git clone --depth 1 --no-tags https://github.com/b09901039/CA_FINAL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499866856
git clone --depth 1 --no-tags https://github.com/opensource-fr/Caravel_Project_Wavelet_Transform.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499373944
git clone --depth 1 --no-tags https://github.com/108062138/VGAxKEYBOARD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495422251
git clone --depth 1 --no-tags https://github.com/swapnamani/lightpcie.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497291656
git clone --depth 1 --no-tags https://github.com/yoyoman12379/Median-circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497818665
git clone --depth 1 --no-tags https://github.com/Northstarfrog/cdc_lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497804517
git clone --depth 1 --no-tags https://github.com/IshanSFernando/processor-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504180246
git clone --depth 1 --no-tags https://github.com/wataru030-XIAOHEI/Verilog-Platform.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502380729
git clone --depth 1 --no-tags https://github.com/AlisonWen/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503230269
git clone --depth 1 --no-tags https://github.com/Thungghuan/prj_digitalic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502794142
git clone --depth 1 --no-tags https://github.com/b06901166/IC-design-final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502788332
git clone --depth 1 --no-tags https://github.com/sarashahtoosi/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502899023
git clone --depth 1 --no-tags https://github.com/birdybro/the_pile.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502764644
git clone --depth 1 --no-tags https://github.com/behzaddavoodnia/Cyrusim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502544928
git clone --depth 1 --no-tags https://github.com/miguelribeirokk/Combinational_Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501889031
git clone --depth 1 --no-tags https://github.com/nuraymamut/maze.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502146397
git clone --depth 1 --no-tags https://github.com/rd2606/Full_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502212189
git clone --depth 1 --no-tags https://github.com/ZeyadZaki/SPM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502418032
git clone --depth 1 --no-tags https://github.com/ishmemon/EE-371-Design-of-Digital-Circuits-and-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502278004
git clone --depth 1 --no-tags https://github.com/eric891224/2022_Spring_ComputerArchitectureFinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496445167
git clone --depth 1 --no-tags https://github.com/YoniP31/verilog-async_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495483279
git clone --depth 1 --no-tags https://github.com/mihirrana620/caravel_walkthrough.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499231332
git clone --depth 1 --no-tags https://github.com/AmrSallam10/Digital_Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499596866
git clone --depth 1 --no-tags https://github.com/Lucian07N/imgProcessor-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499594561
git clone --depth 1 --no-tags https://github.com/eric334/Simulated-MIPS-Assembly.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499336561
git clone --depth 1 --no-tags https://github.com/fnmolina/EV22G5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500991740
git clone --depth 1 --no-tags https://github.com/godzilila/c_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499693489
git clone --depth 1 --no-tags https://github.com/Twinkling-G/RISC_V-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500039791
git clone --depth 1 --no-tags https://github.com/ted-xie/caravel_sandbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499943349
git clone --depth 1 --no-tags https://github.com/Midhunmdp/AES128-verilog-encryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499733879
git clone --depth 1 --no-tags https://github.com/mhamida292/ECE-3300L.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502135797
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/comparator-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501215677
git clone --depth 1 --no-tags https://github.com/AB1ab10/ALU-verilog-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502065184
git clone --depth 1 --no-tags https://github.com/insitochan/master-to-slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495008523
