<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>BSzF - HF - Buranszki/Tamasy: BUS - Bitfield Read/Write</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">BSzF - HF - Buranszki/Tamasy
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',false);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="doc-content">
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">BUS - Bitfield Read/Write</div></div>
</div><!--header-->
<div class="contents">

<p>BUS register and RAM bit/field read/write API.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga5db07d1f35d501e6de6891eaeae88ec7" id="r_ga5db07d1f35d501e6de6891eaeae88ec7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5db07d1f35d501e6de6891eaeae88ec7">BUS_RamBitWrite</a> (volatile uint32_t *addr, unsigned int bit, unsigned int val)</td></tr>
<tr class="memdesc:ga5db07d1f35d501e6de6891eaeae88ec7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform a single-bit write operation on a 32-bit word in RAM.  <br /></td></tr>
<tr class="separator:ga5db07d1f35d501e6de6891eaeae88ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00e7633614955dd90f180acb07f83c8d" id="r_ga00e7633614955dd90f180acb07f83c8d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga00e7633614955dd90f180acb07f83c8d">BUS_RamBitRead</a> (volatile const uint32_t *addr, unsigned int bit)</td></tr>
<tr class="memdesc:ga00e7633614955dd90f180acb07f83c8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform a single-bit read operation on a 32-bit word in RAM.  <br /></td></tr>
<tr class="separator:ga00e7633614955dd90f180acb07f83c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8574f14855448ecae32c5a9dd0c7164" id="r_gaf8574f14855448ecae32c5a9dd0c7164"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf8574f14855448ecae32c5a9dd0c7164">BUS_RegBitWrite</a> (volatile uint32_t *addr, unsigned int bit, unsigned int val)</td></tr>
<tr class="memdesc:gaf8574f14855448ecae32c5a9dd0c7164"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform a single-bit write operation on a peripheral register.  <br /></td></tr>
<tr class="separator:gaf8574f14855448ecae32c5a9dd0c7164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca6b55014161f4c51c9daf4f707eeb7c" id="r_gaca6b55014161f4c51c9daf4f707eeb7c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaca6b55014161f4c51c9daf4f707eeb7c">BUS_RegBitRead</a> (volatile const uint32_t *addr, unsigned int bit)</td></tr>
<tr class="memdesc:gaca6b55014161f4c51c9daf4f707eeb7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform a single-bit read operation on a peripheral register.  <br /></td></tr>
<tr class="separator:gaca6b55014161f4c51c9daf4f707eeb7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8225a5d4acac280abb182dc118e8df77" id="r_ga8225a5d4acac280abb182dc118e8df77"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8225a5d4acac280abb182dc118e8df77">BUS_RegMaskedSet</a> (volatile uint32_t *addr, uint32_t mask)</td></tr>
<tr class="memdesc:ga8225a5d4acac280abb182dc118e8df77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform a masked set operation on a peripheral register address.  <br /></td></tr>
<tr class="separator:ga8225a5d4acac280abb182dc118e8df77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad226bfe478c81d51681539d935241758" id="r_gad226bfe478c81d51681539d935241758"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad226bfe478c81d51681539d935241758">BUS_RegMaskedClear</a> (volatile uint32_t *addr, uint32_t mask)</td></tr>
<tr class="memdesc:gad226bfe478c81d51681539d935241758"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform a masked clear operation on the peripheral register address.  <br /></td></tr>
<tr class="separator:gad226bfe478c81d51681539d935241758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e878ccba24fcbf97b5bcb8b53356e76" id="r_ga9e878ccba24fcbf97b5bcb8b53356e76"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9e878ccba24fcbf97b5bcb8b53356e76">BUS_RegMaskedWrite</a> (volatile uint32_t *addr, uint32_t mask, uint32_t val)</td></tr>
<tr class="memdesc:ga9e878ccba24fcbf97b5bcb8b53356e76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform peripheral register masked write.  <br /></td></tr>
<tr class="separator:ga9e878ccba24fcbf97b5bcb8b53356e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec23c86f9b844b9e0e102ebff0b96ff4" id="r_gaec23c86f9b844b9e0e102ebff0b96ff4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaec23c86f9b844b9e0e102ebff0b96ff4">BUS_RegMaskedRead</a> (volatile const uint32_t *addr, uint32_t mask)</td></tr>
<tr class="memdesc:gaec23c86f9b844b9e0e102ebff0b96ff4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform a peripheral register masked read.  <br /></td></tr>
<tr class="separator:gaec23c86f9b844b9e0e102ebff0b96ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>BUS register and RAM bit/field read/write API. </p>
<p>API to perform bit-band and field set/clear access to RAM and peripherals. </p>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga00e7633614955dd90f180acb07f83c8d" name="ga00e7633614955dd90f180acb07f83c8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00e7633614955dd90f180acb07f83c8d">&#9670;&#160;</a></span>BUS_RamBitRead()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE unsigned int BUS_RamBitRead </td>
          <td>(</td>
          <td class="paramtype">volatile const uint32_t *</td>          <td class="paramname"><span class="paramname"><em>addr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int</td>          <td class="paramname"><span class="paramname"><em>bit</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Perform a single-bit read operation on a 32-bit word in RAM. </p>
<p>This function uses Cortex-M bit-banding hardware to perform an atomic read operation on a single register bit. See the reference manual for more details about bit-banding.</p>
<dl class="section note"><dt>Note</dt><dd>This function is atomic on Cortex-M cores with bit-banding support. RAM bit-banding is performed using the memory alias region at BITBAND_RAM_BASE.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>RAM address.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">bit</td><td>A bit position to read, 0-31.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The requested bit shifted to bit position 0 in the return value. </dd></dl>

</div>
</div>
<a id="ga5db07d1f35d501e6de6891eaeae88ec7" name="ga5db07d1f35d501e6de6891eaeae88ec7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5db07d1f35d501e6de6891eaeae88ec7">&#9670;&#160;</a></span>BUS_RamBitWrite()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void BUS_RamBitWrite </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *</td>          <td class="paramname"><span class="paramname"><em>addr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int</td>          <td class="paramname"><span class="paramname"><em>bit</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int</td>          <td class="paramname"><span class="paramname"><em>val</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Perform a single-bit write operation on a 32-bit word in RAM. </p>
<p>This function uses Cortex-M bit-banding hardware to perform an atomic read-modify-write operation on a single bit write on a 32-bit word in RAM. See the reference manual for more details about bit-banding.</p>
<dl class="section note"><dt>Note</dt><dd>This function is atomic on Cortex-M cores with bit-banding support. Bit- banding is a multi cycle read-modify-write bus operation. RAM bit-banding is performed using the memory alias region at BITBAND_RAM_BASE.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>An ddress of a 32-bit word in RAM.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">bit</td><td>A bit position to write, 0-31.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">val</td><td>A value to set bit to, 0 or 1. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaca6b55014161f4c51c9daf4f707eeb7c" name="gaca6b55014161f4c51c9daf4f707eeb7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca6b55014161f4c51c9daf4f707eeb7c">&#9670;&#160;</a></span>BUS_RegBitRead()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE unsigned int BUS_RegBitRead </td>
          <td>(</td>
          <td class="paramtype">volatile const uint32_t *</td>          <td class="paramname"><span class="paramname"><em>addr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int</td>          <td class="paramname"><span class="paramname"><em>bit</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Perform a single-bit read operation on a peripheral register. </p>
<p>This function uses Cortex-M bit-banding hardware to perform an atomic read operation on a single register bit. See the reference manual for more details about bit-banding.</p>
<dl class="section note"><dt>Note</dt><dd>This function is atomic on Cortex-M cores with bit-banding support. Peripheral register bit-banding is performed using the memory alias region at BITBAND_PER_BASE.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>A peripheral register address.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">bit</td><td>A bit position to read, 0-31.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The requested bit shifted to bit position 0 in the return value. </dd></dl>

</div>
</div>
<a id="gaf8574f14855448ecae32c5a9dd0c7164" name="gaf8574f14855448ecae32c5a9dd0c7164"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8574f14855448ecae32c5a9dd0c7164">&#9670;&#160;</a></span>BUS_RegBitWrite()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void BUS_RegBitWrite </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *</td>          <td class="paramname"><span class="paramname"><em>addr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int</td>          <td class="paramname"><span class="paramname"><em>bit</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int</td>          <td class="paramname"><span class="paramname"><em>val</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Perform a single-bit write operation on a peripheral register. </p>
<p>This function uses Cortex-M bit-banding hardware to perform an atomic read-modify-write operation on a single register bit. See the reference manual for more details about bit-banding.</p>
<dl class="section note"><dt>Note</dt><dd>This function is atomic on Cortex-M cores with bit-banding support. Bit- banding is a multi cycle read-modify-write bus operation. Peripheral register bit-banding is performed using the memory alias region at BITBAND_PER_BASE.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>A peripheral register address.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">bit</td><td>A bit position to write, 0-31.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">val</td><td>A value to set bit to, 0 or 1. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad226bfe478c81d51681539d935241758" name="gad226bfe478c81d51681539d935241758"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad226bfe478c81d51681539d935241758">&#9670;&#160;</a></span>BUS_RegMaskedClear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void BUS_RegMaskedClear </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *</td>          <td class="paramname"><span class="paramname"><em>addr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>mask</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Perform a masked clear operation on the peripheral register address. </p>
<p>A peripheral register masked clear provides a single-cycle and atomic clear operation of a bit-mask in a peripheral register. All 1s in the mask are set to 0 in the register. All 0s in the mask are not changed in the register. RAMs and special peripherals are not supported. See the reference manual for more details about the peripheral register field clear.</p>
<dl class="section note"><dt>Note</dt><dd>This function is single-cycle and atomic on cores with peripheral bit set and clear support. It uses the memory alias region at PER_BITCLR_MEM_BASE.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>A peripheral register address.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>A mask to clear. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaec23c86f9b844b9e0e102ebff0b96ff4" name="gaec23c86f9b844b9e0e102ebff0b96ff4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec23c86f9b844b9e0e102ebff0b96ff4">&#9670;&#160;</a></span>BUS_RegMaskedRead()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t BUS_RegMaskedRead </td>
          <td>(</td>
          <td class="paramtype">volatile const uint32_t *</td>          <td class="paramname"><span class="paramname"><em>addr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>mask</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Perform a peripheral register masked read. </p>
<p>Read an unshifted and masked value from a peripheral register.</p>
<dl class="section note"><dt>Note</dt><dd>This operation is not hardware accelerated.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>A peripheral register address.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>A peripheral register mask.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>An unshifted and masked register value. </dd></dl>

</div>
</div>
<a id="ga8225a5d4acac280abb182dc118e8df77" name="ga8225a5d4acac280abb182dc118e8df77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8225a5d4acac280abb182dc118e8df77">&#9670;&#160;</a></span>BUS_RegMaskedSet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void BUS_RegMaskedSet </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *</td>          <td class="paramname"><span class="paramname"><em>addr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>mask</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Perform a masked set operation on a peripheral register address. </p>
<p>A peripheral register masked set provides a single-cycle and atomic set operation of a bit-mask in a peripheral register. All 1s in the mask are set to 1 in the register. All 0s in the mask are not changed in the register. RAMs and special peripherals are not supported. See the reference manual for more details about the peripheral register field set.</p>
<dl class="section note"><dt>Note</dt><dd>This function is single-cycle and atomic on cores with peripheral bit set and clear support. It uses the memory alias region at PER_BITSET_MEM_BASE.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>A peripheral register address.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>A mask to set. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9e878ccba24fcbf97b5bcb8b53356e76" name="ga9e878ccba24fcbf97b5bcb8b53356e76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e878ccba24fcbf97b5bcb8b53356e76">&#9670;&#160;</a></span>BUS_RegMaskedWrite()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void BUS_RegMaskedWrite </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *</td>          <td class="paramname"><span class="paramname"><em>addr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>mask</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>val</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Perform peripheral register masked write. </p>
<p>This function first reads the peripheral register and updates only bits that are set in the mask with content of val. Typically, the mask is a bit-field in the register and the value val is within the mask.</p>
<dl class="section note"><dt>Note</dt><dd>The read-modify-write operation is executed in a critical section to guarantee atomicity. Note that atomicity can only be guaranteed if register is modified only by the core, and not by other peripherals (like DMA).</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>A peripheral register address.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>A peripheral register mask.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">val</td><td>A peripheral register value. The value must be shifted to the correct bit position in the register corresponding to the field defined by the mask parameter. The register value must be contained in the field defined by the mask parameter. The register value is masked to prevent involuntary spillage. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
