Running: xsim.dir/gated_SR_latch_tb_behav/xsimk.exe -simmode gui -wdb gated_SR_latch_tb_behav.wdb -simrunnum 0 -socket 61876
Design successfully loaded
Design Loading Memory Usage: 5808 KB (Peak: 5808 KB)
Design Loading CPU Usage: 61 ms
Simulation completed
Simulation Memory Usage: 6384 KB (Peak: 6384 KB)
Simulation CPU Usage: 77 ms
