// Seed: 1914588892
module module_0 (
    input tri id_0,
    input tri0 id_1,
    output tri id_2,
    input uwire id_3,
    input tri1 id_4,
    input supply1 id_5,
    output tri0 id_6,
    output wor id_7,
    output wire id_8,
    input tri0 id_9
);
  assign id_8 = id_0;
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1,
    input wire id_2,
    input supply1 id_3,
    input tri1 id_4,
    output wor id_5,
    input supply1 id_6,
    output supply0 id_7,
    output wand id_8,
    output tri0 id_9,
    input tri1 id_10,
    input tri0 id_11,
    input wor id_12,
    output supply0 id_13,
    input wire id_14,
    output wor id_15
);
  wire id_17;
  module_0(
      id_6, id_11, id_13, id_12, id_1, id_4, id_8, id_9, id_8, id_4
  );
endmodule
