|NMEA_TX_avalon
clock => uart_tx:uart.clock
clock => start_stop.CLK
clock => unite[0].CLK
clock => unite[1].CLK
clock => unite[2].CLK
clock => unite[3].CLK
clock => unite[4].CLK
clock => unite[5].CLK
clock => unite[6].CLK
clock => unite[7].CLK
clock => dizaine[0].CLK
clock => dizaine[1].CLK
clock => dizaine[2].CLK
clock => dizaine[3].CLK
clock => dizaine[4].CLK
clock => dizaine[5].CLK
clock => dizaine[6].CLK
clock => dizaine[7].CLK
clock => centaine[0].CLK
clock => centaine[1].CLK
clock => centaine[2].CLK
clock => centaine[3].CLK
clock => centaine[4].CLK
clock => centaine[5].CLK
clock => centaine[6].CLK
clock => centaine[7].CLK
clock => synchro[0].CLK
clock => synchro[1].CLK
clock => synchro[2].CLK
clock => synchro[3].CLK
clock => synchro[4].CLK
clock => synchro[5].CLK
clock => synchro[6].CLK
clock => synchro[7].CLK
clock => config[0].CLK
clock => config[1].CLK
clock => config[2].CLK
reset_n => start_stop.ACLR
reset_n => unite[0].ACLR
reset_n => unite[1].ACLR
reset_n => unite[2].ACLR
reset_n => unite[3].ACLR
reset_n => unite[4].ACLR
reset_n => unite[5].ACLR
reset_n => unite[6].ACLR
reset_n => unite[7].ACLR
reset_n => dizaine[0].ACLR
reset_n => dizaine[1].ACLR
reset_n => dizaine[2].ACLR
reset_n => dizaine[3].ACLR
reset_n => dizaine[4].ACLR
reset_n => dizaine[5].ACLR
reset_n => dizaine[6].ACLR
reset_n => dizaine[7].ACLR
reset_n => centaine[0].ACLR
reset_n => centaine[1].ACLR
reset_n => centaine[2].ACLR
reset_n => centaine[3].ACLR
reset_n => centaine[4].ACLR
reset_n => centaine[5].ACLR
reset_n => centaine[6].ACLR
reset_n => centaine[7].ACLR
reset_n => synchro[0].ACLR
reset_n => synchro[1].ACLR
reset_n => synchro[2].ACLR
reset_n => synchro[3].ACLR
reset_n => synchro[4].ACLR
reset_n => synchro[5].ACLR
reset_n => synchro[6].ACLR
reset_n => synchro[7].ACLR
reset_n => config[0].ACLR
reset_n => config[1].ACLR
reset_n => config[2].ACLR
address[0] => Equal5.IN5
address[0] => Equal6.IN5
address[0] => Equal7.IN5
address[0] => Equal8.IN5
address[0] => Equal9.IN5
address[0] => Mux0.IN6
address[0] => Mux1.IN6
address[0] => Mux2.IN6
address[0] => Mux3.IN6
address[0] => Mux4.IN6
address[0] => Mux5.IN5
address[0] => Mux6.IN5
address[0] => Mux7.IN5
address[1] => Equal5.IN4
address[1] => Equal6.IN4
address[1] => Equal7.IN4
address[1] => Equal8.IN4
address[1] => Equal9.IN4
address[1] => Mux0.IN5
address[1] => Mux1.IN5
address[1] => Mux2.IN5
address[1] => Mux3.IN5
address[1] => Mux4.IN5
address[1] => Mux5.IN4
address[1] => Mux6.IN4
address[1] => Mux7.IN4
address[2] => Equal5.IN3
address[2] => Equal6.IN3
address[2] => Equal7.IN3
address[2] => Equal8.IN3
address[2] => Equal9.IN3
address[2] => Mux0.IN4
address[2] => Mux1.IN4
address[2] => Mux2.IN4
address[2] => Mux3.IN4
address[2] => Mux4.IN4
address[2] => Mux5.IN3
address[2] => Mux6.IN3
address[2] => Mux7.IN3
writedata[0] => config.DATAB
writedata[0] => synchro.DATAB
writedata[0] => centaine.DATAB
writedata[0] => dizaine.DATAB
writedata[0] => unite.DATAB
writedata[1] => config.DATAB
writedata[1] => synchro.DATAB
writedata[1] => centaine.DATAB
writedata[1] => dizaine.DATAB
writedata[1] => unite.DATAB
writedata[2] => synchro.DATAB
writedata[2] => centaine.DATAB
writedata[2] => dizaine.DATAB
writedata[2] => unite.DATAB
writedata[3] => synchro.DATAB
writedata[3] => centaine.DATAB
writedata[3] => dizaine.DATAB
writedata[3] => unite.DATAB
writedata[4] => synchro.DATAB
writedata[4] => centaine.DATAB
writedata[4] => dizaine.DATAB
writedata[4] => unite.DATAB
writedata[5] => synchro.DATAB
writedata[5] => centaine.DATAB
writedata[5] => dizaine.DATAB
writedata[5] => unite.DATAB
writedata[6] => synchro.DATAB
writedata[6] => centaine.DATAB
writedata[6] => dizaine.DATAB
writedata[6] => unite.DATAB
writedata[7] => synchro.DATAB
writedata[7] => centaine.DATAB
writedata[7] => dizaine.DATAB
writedata[7] => unite.DATAB
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
readdata[0] << Mux7.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] << Mux6.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] << Mux5.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] << Mux4.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] << Mux3.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] << Mux2.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] << Mux1.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] << Mux0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] << <GND>
readdata[9] << <GND>
readdata[10] << <GND>
readdata[11] << <GND>
readdata[12] << <GND>
readdata[13] << <GND>
readdata[14] << <GND>
readdata[15] << <GND>
readdata[16] << <GND>
readdata[17] << <GND>
readdata[18] << <GND>
readdata[19] << <GND>
readdata[20] << <GND>
readdata[21] << <GND>
readdata[22] << <GND>
readdata[23] << <GND>
readdata[24] << <GND>
readdata[25] << <GND>
readdata[26] << <GND>
readdata[27] << <GND>
readdata[28] << <GND>
readdata[29] << <GND>
readdata[30] << <GND>
readdata[31] << <GND>
write_n => process_write.IN0
chipselect => process_write.IN1
tx_out << uart_tx:uart.TX


|NMEA_TX_avalon|UART_TX:uart
clock => divider:data_Tx_freq.clock
clock => TX_data_valid~reg0.CLK
reset_n => divider:data_Tx_freq.rst_n
reset_n => TX~reg0.PRESET
reset_n => count[0].ACLR
reset_n => count[1].ACLR
reset_n => count[2].ACLR
reset_n => count[3].ACLR
reset_n => TX_data_valid~reg0.ACLR
reset_n => \transmit:TX_data_temp[7].ENA
reset_n => \transmit:TX_data_temp[6].ENA
reset_n => \transmit:TX_data_temp[5].ENA
reset_n => \transmit:TX_data_temp[4].ENA
reset_n => \transmit:TX_data_temp[3].ENA
reset_n => \transmit:TX_data_temp[2].ENA
reset_n => \transmit:TX_data_temp[1].ENA
reset_n => \transmit:TX_data_temp[0].ENA
TX <= TX~reg0.DB_MAX_OUTPUT_PORT_TYPE
Baud[0] => divider:data_Tx_freq.prescaler[0]
Baud[1] => divider:data_Tx_freq.prescaler[1]
Baud[2] => divider:data_Tx_freq.prescaler[2]
Baud[3] => divider:data_Tx_freq.prescaler[3]
Baud[4] => divider:data_Tx_freq.prescaler[4]
Baud[5] => divider:data_Tx_freq.prescaler[5]
Baud[6] => divider:data_Tx_freq.prescaler[6]
Baud[7] => divider:data_Tx_freq.prescaler[7]
Baud[8] => divider:data_Tx_freq.prescaler[8]
Baud[9] => divider:data_Tx_freq.prescaler[9]
Baud[10] => divider:data_Tx_freq.prescaler[10]
Baud[11] => divider:data_Tx_freq.prescaler[11]
Baud[12] => divider:data_Tx_freq.prescaler[12]
Baud[13] => divider:data_Tx_freq.prescaler[13]
Baud[14] => divider:data_Tx_freq.prescaler[14]
Baud[15] => divider:data_Tx_freq.prescaler[15]
TX_data[0] => TX_data_temp.DATAB
TX_data[1] => TX_data_temp.DATAB
TX_data[2] => TX_data_temp.DATAB
TX_data[3] => TX_data_temp.DATAB
TX_data[4] => TX_data_temp.DATAB
TX_data[5] => TX_data_temp.DATAB
TX_data[6] => TX_data_temp.DATAB
TX_data[7] => TX_data_temp.DATAB
TX_data_valid <= TX_data_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NMEA_TX_avalon|UART_TX:uart|DIVIDER:data_Tx_freq
clock => counter:counter1.clk
clock => subCLK~reg0.CLK
clock => subCLK~reg0.ADATA
rst_n => counter:counter1.rst_n
rst_n => subCLK.IN1
rst_n => subCLK~reg0.ACLR
subCLK <= subCLK~reg0.DB_MAX_OUTPUT_PORT_TYPE
prescaler[0] => Equal0.IN31
prescaler[0] => Equal1.IN15
prescaler[0] => counter:counter1.preload[0]
prescaler[1] => Equal0.IN30
prescaler[1] => Equal1.IN14
prescaler[1] => Equal2.IN15
prescaler[1] => counter:counter1.preload[1]
prescaler[2] => Equal0.IN29
prescaler[2] => Equal1.IN13
prescaler[2] => Equal2.IN14
prescaler[2] => counter:counter1.preload[2]
prescaler[3] => Equal0.IN28
prescaler[3] => Equal1.IN12
prescaler[3] => Equal2.IN13
prescaler[3] => counter:counter1.preload[3]
prescaler[4] => Equal0.IN27
prescaler[4] => Equal1.IN11
prescaler[4] => Equal2.IN12
prescaler[4] => counter:counter1.preload[4]
prescaler[5] => Equal0.IN26
prescaler[5] => Equal1.IN10
prescaler[5] => Equal2.IN11
prescaler[5] => counter:counter1.preload[5]
prescaler[6] => Equal0.IN25
prescaler[6] => Equal1.IN9
prescaler[6] => Equal2.IN10
prescaler[6] => counter:counter1.preload[6]
prescaler[7] => Equal0.IN24
prescaler[7] => Equal1.IN8
prescaler[7] => Equal2.IN9
prescaler[7] => counter:counter1.preload[7]
prescaler[8] => Equal0.IN23
prescaler[8] => Equal1.IN7
prescaler[8] => Equal2.IN8
prescaler[8] => counter:counter1.preload[8]
prescaler[9] => Equal0.IN22
prescaler[9] => Equal1.IN6
prescaler[9] => Equal2.IN7
prescaler[9] => counter:counter1.preload[9]
prescaler[10] => Equal0.IN21
prescaler[10] => Equal1.IN5
prescaler[10] => Equal2.IN6
prescaler[10] => counter:counter1.preload[10]
prescaler[11] => Equal0.IN20
prescaler[11] => Equal1.IN4
prescaler[11] => Equal2.IN5
prescaler[11] => counter:counter1.preload[11]
prescaler[12] => Equal0.IN19
prescaler[12] => Equal1.IN3
prescaler[12] => Equal2.IN4
prescaler[12] => counter:counter1.preload[12]
prescaler[13] => Equal0.IN18
prescaler[13] => Equal1.IN2
prescaler[13] => Equal2.IN3
prescaler[13] => counter:counter1.preload[13]
prescaler[14] => Equal0.IN17
prescaler[14] => Equal1.IN1
prescaler[14] => Equal2.IN2
prescaler[14] => counter:counter1.preload[14]
prescaler[15] => Equal0.IN16
prescaler[15] => Equal1.IN0
prescaler[15] => Equal2.IN1
prescaler[15] => counter:counter1.preload[15]


|NMEA_TX_avalon|UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1
clk => count[0]~reg0.CLK
clk => count[1]~reg0.CLK
clk => count[2]~reg0.CLK
clk => count[3]~reg0.CLK
clk => count[4]~reg0.CLK
clk => count[5]~reg0.CLK
clk => count[6]~reg0.CLK
clk => count[7]~reg0.CLK
clk => count[8]~reg0.CLK
clk => count[9]~reg0.CLK
clk => count[10]~reg0.CLK
clk => count[11]~reg0.CLK
clk => count[12]~reg0.CLK
clk => count[13]~reg0.CLK
clk => count[14]~reg0.CLK
clk => count[15]~reg0.CLK
rst_n => count[0]~reg0.ALOAD
rst_n => count[1]~reg0.ALOAD
rst_n => count[2]~reg0.ALOAD
rst_n => count[3]~reg0.ALOAD
rst_n => count[4]~reg0.ALOAD
rst_n => count[5]~reg0.ALOAD
rst_n => count[6]~reg0.ALOAD
rst_n => count[7]~reg0.ALOAD
rst_n => count[8]~reg0.ALOAD
rst_n => count[9]~reg0.ALOAD
rst_n => count[10]~reg0.ALOAD
rst_n => count[11]~reg0.ALOAD
rst_n => count[12]~reg0.ALOAD
rst_n => count[13]~reg0.ALOAD
rst_n => count[14]~reg0.ALOAD
rst_n => count[15]~reg0.ALOAD
direction => count[0]~reg0.ADATA
direction => count[1]~reg0.ADATA
direction => count[2]~reg0.ADATA
direction => count[3]~reg0.ADATA
direction => count[4]~reg0.ADATA
direction => count[5]~reg0.ADATA
direction => count[6]~reg0.ADATA
direction => count[7]~reg0.ADATA
direction => count[8]~reg0.ADATA
direction => count[9]~reg0.ADATA
direction => count[10]~reg0.ADATA
direction => count[11]~reg0.ADATA
direction => count[12]~reg0.ADATA
direction => count[13]~reg0.ADATA
direction => count[14]~reg0.ADATA
direction => count[15]~reg0.ADATA
direction => Add0.IN16
direction => Add1.IN16
faling_rising_edge => ~NO_FANOUT~
count[0] <= count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[4] <= count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[5] <= count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[6] <= count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[7] <= count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[8] <= count[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[9] <= count[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[10] <= count[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[11] <= count[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[12] <= count[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[13] <= count[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[14] <= count[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[15] <= count[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
preload[0] => LessThan0.IN32
preload[0] => Equal0.IN31
preload[1] => LessThan0.IN31
preload[1] => Equal0.IN30
preload[2] => LessThan0.IN30
preload[2] => Equal0.IN29
preload[3] => LessThan0.IN29
preload[3] => Equal0.IN28
preload[4] => LessThan0.IN28
preload[4] => Equal0.IN27
preload[5] => LessThan0.IN27
preload[5] => Equal0.IN26
preload[6] => LessThan0.IN26
preload[6] => Equal0.IN25
preload[7] => LessThan0.IN25
preload[7] => Equal0.IN24
preload[8] => LessThan0.IN24
preload[8] => Equal0.IN23
preload[9] => LessThan0.IN23
preload[9] => Equal0.IN22
preload[10] => LessThan0.IN22
preload[10] => Equal0.IN21
preload[11] => LessThan0.IN21
preload[11] => Equal0.IN20
preload[12] => LessThan0.IN20
preload[12] => Equal0.IN19
preload[13] => LessThan0.IN19
preload[13] => Equal0.IN18
preload[14] => LessThan0.IN18
preload[14] => Equal0.IN17
preload[15] => LessThan0.IN17
preload[15] => Equal0.IN16


