
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//less_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401760 <.init>:
  401760:	stp	x29, x30, [sp, #-16]!
  401764:	mov	x29, sp
  401768:	bl	401c80 <setlocale@plt+0x60>
  40176c:	ldp	x29, x30, [sp], #16
  401770:	ret

Disassembly of section .plt:

0000000000401780 <memcpy@plt-0x20>:
  401780:	stp	x16, x30, [sp, #-16]!
  401784:	adrp	x16, 432000 <winch@@Base+0x1c21c>
  401788:	ldr	x17, [x16, #4088]
  40178c:	add	x16, x16, #0xff8
  401790:	br	x17
  401794:	nop
  401798:	nop
  40179c:	nop

00000000004017a0 <memcpy@plt>:
  4017a0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4017a4:	ldr	x17, [x16]
  4017a8:	add	x16, x16, #0x0
  4017ac:	br	x17

00000000004017b0 <strlen@plt>:
  4017b0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4017b4:	ldr	x17, [x16, #8]
  4017b8:	add	x16, x16, #0x8
  4017bc:	br	x17

00000000004017c0 <exit@plt>:
  4017c0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4017c4:	ldr	x17, [x16, #16]
  4017c8:	add	x16, x16, #0x10
  4017cc:	br	x17

00000000004017d0 <_setjmp@plt>:
  4017d0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4017d4:	ldr	x17, [x16, #24]
  4017d8:	add	x16, x16, #0x18
  4017dc:	br	x17

00000000004017e0 <dup@plt>:
  4017e0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4017e4:	ldr	x17, [x16, #32]
  4017e8:	add	x16, x16, #0x20
  4017ec:	br	x17

00000000004017f0 <sigprocmask@plt>:
  4017f0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4017f4:	ldr	x17, [x16, #40]
  4017f8:	add	x16, x16, #0x28
  4017fc:	br	x17

0000000000401800 <cfgetospeed@plt>:
  401800:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401804:	ldr	x17, [x16, #48]
  401808:	add	x16, x16, #0x30
  40180c:	br	x17

0000000000401810 <tputs@plt>:
  401810:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401814:	ldr	x17, [x16, #56]
  401818:	add	x16, x16, #0x38
  40181c:	br	x17

0000000000401820 <sprintf@plt>:
  401820:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401824:	ldr	x17, [x16, #64]
  401828:	add	x16, x16, #0x40
  40182c:	br	x17

0000000000401830 <putc@plt>:
  401830:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401834:	ldr	x17, [x16, #72]
  401838:	add	x16, x16, #0x48
  40183c:	br	x17

0000000000401840 <kill@plt>:
  401840:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401844:	ldr	x17, [x16, #80]
  401848:	add	x16, x16, #0x50
  40184c:	br	x17

0000000000401850 <lseek@plt>:
  401850:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401854:	ldr	x17, [x16, #88]
  401858:	add	x16, x16, #0x58
  40185c:	br	x17

0000000000401860 <tgoto@plt>:
  401860:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401864:	ldr	x17, [x16, #96]
  401868:	add	x16, x16, #0x60
  40186c:	br	x17

0000000000401870 <snprintf@plt>:
  401870:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401874:	ldr	x17, [x16, #104]
  401878:	add	x16, x16, #0x68
  40187c:	br	x17

0000000000401880 <tcgetattr@plt>:
  401880:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401884:	ldr	x17, [x16, #112]
  401888:	add	x16, x16, #0x70
  40188c:	br	x17

0000000000401890 <fileno@plt>:
  401890:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401894:	ldr	x17, [x16, #120]
  401898:	add	x16, x16, #0x78
  40189c:	br	x17

00000000004018a0 <_longjmp@plt>:
  4018a0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4018a4:	ldr	x17, [x16, #128]
  4018a8:	add	x16, x16, #0x80
  4018ac:	br	x17

00000000004018b0 <signal@plt>:
  4018b0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4018b4:	ldr	x17, [x16, #136]
  4018b8:	add	x16, x16, #0x88
  4018bc:	br	x17

00000000004018c0 <fclose@plt>:
  4018c0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4018c4:	ldr	x17, [x16, #144]
  4018c8:	add	x16, x16, #0x90
  4018cc:	br	x17

00000000004018d0 <fsync@plt>:
  4018d0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4018d4:	ldr	x17, [x16, #152]
  4018d8:	add	x16, x16, #0x98
  4018dc:	br	x17

00000000004018e0 <getpid@plt>:
  4018e0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4018e4:	ldr	x17, [x16, #160]
  4018e8:	add	x16, x16, #0xa0
  4018ec:	br	x17

00000000004018f0 <nl_langinfo@plt>:
  4018f0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4018f4:	ldr	x17, [x16, #168]
  4018f8:	add	x16, x16, #0xa8
  4018fc:	br	x17

0000000000401900 <fopen@plt>:
  401900:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401904:	ldr	x17, [x16, #176]
  401908:	add	x16, x16, #0xb0
  40190c:	br	x17

0000000000401910 <time@plt>:
  401910:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401914:	ldr	x17, [x16, #184]
  401918:	add	x16, x16, #0xb8
  40191c:	br	x17

0000000000401920 <open@plt>:
  401920:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401924:	ldr	x17, [x16, #192]
  401928:	add	x16, x16, #0xc0
  40192c:	br	x17

0000000000401930 <popen@plt>:
  401930:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401934:	ldr	x17, [x16, #200]
  401938:	add	x16, x16, #0xc8
  40193c:	br	x17

0000000000401940 <sigemptyset@plt>:
  401940:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401944:	ldr	x17, [x16, #208]
  401948:	add	x16, x16, #0xd0
  40194c:	br	x17

0000000000401950 <strncmp@plt>:
  401950:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401954:	ldr	x17, [x16, #216]
  401958:	add	x16, x16, #0xd8
  40195c:	br	x17

0000000000401960 <__libc_start_main@plt>:
  401960:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401964:	ldr	x17, [x16, #224]
  401968:	add	x16, x16, #0xe0
  40196c:	br	x17

0000000000401970 <strcat@plt>:
  401970:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401974:	ldr	x17, [x16, #232]
  401978:	add	x16, x16, #0xe8
  40197c:	br	x17

0000000000401980 <fgetc@plt>:
  401980:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401984:	ldr	x17, [x16, #240]
  401988:	add	x16, x16, #0xf0
  40198c:	br	x17

0000000000401990 <tgetflag@plt>:
  401990:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401994:	ldr	x17, [x16, #248]
  401998:	add	x16, x16, #0xf8
  40199c:	br	x17

00000000004019a0 <sleep@plt>:
  4019a0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4019a4:	ldr	x17, [x16, #256]
  4019a8:	add	x16, x16, #0x100
  4019ac:	br	x17

00000000004019b0 <fchmod@plt>:
  4019b0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4019b4:	ldr	x17, [x16, #264]
  4019b8:	add	x16, x16, #0x108
  4019bc:	br	x17

00000000004019c0 <tgetent@plt>:
  4019c0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4019c4:	ldr	x17, [x16, #272]
  4019c8:	add	x16, x16, #0x110
  4019cc:	br	x17

00000000004019d0 <calloc@plt>:
  4019d0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4019d4:	ldr	x17, [x16, #280]
  4019d8:	add	x16, x16, #0x118
  4019dc:	br	x17

00000000004019e0 <tgetnum@plt>:
  4019e0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4019e4:	ldr	x17, [x16, #288]
  4019e8:	add	x16, x16, #0x120
  4019ec:	br	x17

00000000004019f0 <getc@plt>:
  4019f0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4019f4:	ldr	x17, [x16, #296]
  4019f8:	add	x16, x16, #0x128
  4019fc:	br	x17

0000000000401a00 <system@plt>:
  401a00:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401a04:	ldr	x17, [x16, #304]
  401a08:	add	x16, x16, #0x130
  401a0c:	br	x17

0000000000401a10 <strerror@plt>:
  401a10:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401a14:	ldr	x17, [x16, #312]
  401a18:	add	x16, x16, #0x138
  401a1c:	br	x17

0000000000401a20 <close@plt>:
  401a20:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401a24:	ldr	x17, [x16, #320]
  401a28:	add	x16, x16, #0x140
  401a2c:	br	x17

0000000000401a30 <__gmon_start__@plt>:
  401a30:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401a34:	ldr	x17, [x16, #328]
  401a38:	add	x16, x16, #0x148
  401a3c:	br	x17

0000000000401a40 <write@plt>:
  401a40:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401a44:	ldr	x17, [x16, #336]
  401a48:	add	x16, x16, #0x150
  401a4c:	br	x17

0000000000401a50 <abort@plt>:
  401a50:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401a54:	ldr	x17, [x16, #344]
  401a58:	add	x16, x16, #0x158
  401a5c:	br	x17

0000000000401a60 <strcmp@plt>:
  401a60:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401a64:	ldr	x17, [x16, #352]
  401a68:	add	x16, x16, #0x160
  401a6c:	br	x17

0000000000401a70 <__ctype_b_loc@plt>:
  401a70:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401a74:	ldr	x17, [x16, #360]
  401a78:	add	x16, x16, #0x168
  401a7c:	br	x17

0000000000401a80 <strtol@plt>:
  401a80:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401a84:	ldr	x17, [x16, #368]
  401a88:	add	x16, x16, #0x170
  401a8c:	br	x17

0000000000401a90 <free@plt>:
  401a90:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401a94:	ldr	x17, [x16, #376]
  401a98:	add	x16, x16, #0x178
  401a9c:	br	x17

0000000000401aa0 <strchr@plt>:
  401aa0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401aa4:	ldr	x17, [x16, #384]
  401aa8:	add	x16, x16, #0x180
  401aac:	br	x17

0000000000401ab0 <rename@plt>:
  401ab0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401ab4:	ldr	x17, [x16, #392]
  401ab8:	add	x16, x16, #0x188
  401abc:	br	x17

0000000000401ac0 <strcpy@plt>:
  401ac0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401ac4:	ldr	x17, [x16, #400]
  401ac8:	add	x16, x16, #0x190
  401acc:	br	x17

0000000000401ad0 <read@plt>:
  401ad0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401ad4:	ldr	x17, [x16, #408]
  401ad8:	add	x16, x16, #0x198
  401adc:	br	x17

0000000000401ae0 <tcsetattr@plt>:
  401ae0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401ae4:	ldr	x17, [x16, #416]
  401ae8:	add	x16, x16, #0x1a0
  401aec:	br	x17

0000000000401af0 <isatty@plt>:
  401af0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401af4:	ldr	x17, [x16, #424]
  401af8:	add	x16, x16, #0x1a8
  401afc:	br	x17

0000000000401b00 <iswupper@plt>:
  401b00:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401b04:	ldr	x17, [x16, #432]
  401b08:	add	x16, x16, #0x1b0
  401b0c:	br	x17

0000000000401b10 <tgetstr@plt>:
  401b10:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401b14:	ldr	x17, [x16, #440]
  401b18:	add	x16, x16, #0x1b8
  401b1c:	br	x17

0000000000401b20 <__fxstat@plt>:
  401b20:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401b24:	ldr	x17, [x16, #448]
  401b28:	add	x16, x16, #0x1c0
  401b2c:	br	x17

0000000000401b30 <strstr@plt>:
  401b30:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401b34:	ldr	x17, [x16, #456]
  401b38:	add	x16, x16, #0x1c8
  401b3c:	br	x17

0000000000401b40 <realpath@plt>:
  401b40:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401b44:	ldr	x17, [x16, #464]
  401b48:	add	x16, x16, #0x1d0
  401b4c:	br	x17

0000000000401b50 <regexec@plt>:
  401b50:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401b54:	ldr	x17, [x16, #472]
  401b58:	add	x16, x16, #0x1d8
  401b5c:	br	x17

0000000000401b60 <regfree@plt>:
  401b60:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401b64:	ldr	x17, [x16, #480]
  401b68:	add	x16, x16, #0x1e0
  401b6c:	br	x17

0000000000401b70 <regcomp@plt>:
  401b70:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401b74:	ldr	x17, [x16, #488]
  401b78:	add	x16, x16, #0x1e8
  401b7c:	br	x17

0000000000401b80 <strncpy@plt>:
  401b80:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401b84:	ldr	x17, [x16, #496]
  401b88:	add	x16, x16, #0x1f0
  401b8c:	br	x17

0000000000401b90 <pclose@plt>:
  401b90:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401b94:	ldr	x17, [x16, #504]
  401b98:	add	x16, x16, #0x1f8
  401b9c:	br	x17

0000000000401ba0 <__errno_location@plt>:
  401ba0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401ba4:	ldr	x17, [x16, #512]
  401ba8:	add	x16, x16, #0x200
  401bac:	br	x17

0000000000401bb0 <getenv@plt>:
  401bb0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401bb4:	ldr	x17, [x16, #520]
  401bb8:	add	x16, x16, #0x208
  401bbc:	br	x17

0000000000401bc0 <__xstat@plt>:
  401bc0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401bc4:	ldr	x17, [x16, #528]
  401bc8:	add	x16, x16, #0x210
  401bcc:	br	x17

0000000000401bd0 <towlower@plt>:
  401bd0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401bd4:	ldr	x17, [x16, #536]
  401bd8:	add	x16, x16, #0x218
  401bdc:	br	x17

0000000000401be0 <fprintf@plt>:
  401be0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401be4:	ldr	x17, [x16, #544]
  401be8:	add	x16, x16, #0x220
  401bec:	br	x17

0000000000401bf0 <fgets@plt>:
  401bf0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401bf4:	ldr	x17, [x16, #552]
  401bf8:	add	x16, x16, #0x228
  401bfc:	br	x17

0000000000401c00 <creat@plt>:
  401c00:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401c04:	ldr	x17, [x16, #560]
  401c08:	add	x16, x16, #0x230
  401c0c:	br	x17

0000000000401c10 <ioctl@plt>:
  401c10:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401c14:	ldr	x17, [x16, #568]
  401c18:	add	x16, x16, #0x238
  401c1c:	br	x17

0000000000401c20 <setlocale@plt>:
  401c20:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  401c24:	ldr	x17, [x16, #576]
  401c28:	add	x16, x16, #0x240
  401c2c:	br	x17

Disassembly of section .text:

0000000000401c30 <clear@@Base-0x1a3c>:
  401c30:	mov	x29, #0x0                   	// #0
  401c34:	mov	x30, #0x0                   	// #0
  401c38:	mov	x5, x0
  401c3c:	ldr	x1, [sp]
  401c40:	add	x2, sp, #0x8
  401c44:	mov	x6, sp
  401c48:	movz	x0, #0x0, lsl #48
  401c4c:	movk	x0, #0x0, lsl #32
  401c50:	movk	x0, #0x40, lsl #16
  401c54:	movk	x0, #0x1f34
  401c58:	movz	x3, #0x0, lsl #48
  401c5c:	movk	x3, #0x0, lsl #32
  401c60:	movk	x3, #0x41, lsl #16
  401c64:	movk	x3, #0x6e80
  401c68:	movz	x4, #0x0, lsl #48
  401c6c:	movk	x4, #0x0, lsl #32
  401c70:	movk	x4, #0x41, lsl #16
  401c74:	movk	x4, #0x6f00
  401c78:	bl	401960 <__libc_start_main@plt>
  401c7c:	bl	401a50 <abort@plt>
  401c80:	adrp	x0, 432000 <winch@@Base+0x1c21c>
  401c84:	ldr	x0, [x0, #4064]
  401c88:	cbz	x0, 401c90 <setlocale@plt+0x70>
  401c8c:	b	401a30 <__gmon_start__@plt>
  401c90:	ret
  401c94:	adrp	x0, 436000 <winch@@Base+0x2021c>
  401c98:	add	x0, x0, #0x838
  401c9c:	adrp	x1, 436000 <winch@@Base+0x2021c>
  401ca0:	add	x1, x1, #0x838
  401ca4:	cmp	x0, x1
  401ca8:	b.eq	401cdc <setlocale@plt+0xbc>  // b.none
  401cac:	stp	x29, x30, [sp, #-32]!
  401cb0:	mov	x29, sp
  401cb4:	adrp	x0, 416000 <winch@@Base+0x21c>
  401cb8:	ldr	x0, [x0, #3872]
  401cbc:	str	x0, [sp, #24]
  401cc0:	mov	x1, x0
  401cc4:	cbz	x1, 401cd4 <setlocale@plt+0xb4>
  401cc8:	adrp	x0, 436000 <winch@@Base+0x2021c>
  401ccc:	add	x0, x0, #0x838
  401cd0:	blr	x1
  401cd4:	ldp	x29, x30, [sp], #32
  401cd8:	ret
  401cdc:	ret
  401ce0:	adrp	x0, 436000 <winch@@Base+0x2021c>
  401ce4:	add	x0, x0, #0x838
  401ce8:	adrp	x1, 436000 <winch@@Base+0x2021c>
  401cec:	add	x1, x1, #0x838
  401cf0:	sub	x0, x0, x1
  401cf4:	lsr	x1, x0, #63
  401cf8:	add	x0, x1, x0, asr #3
  401cfc:	cmp	xzr, x0, asr #1
  401d00:	b.eq	401d38 <setlocale@plt+0x118>  // b.none
  401d04:	stp	x29, x30, [sp, #-32]!
  401d08:	mov	x29, sp
  401d0c:	asr	x1, x0, #1
  401d10:	adrp	x0, 416000 <winch@@Base+0x21c>
  401d14:	ldr	x0, [x0, #3880]
  401d18:	str	x0, [sp, #24]
  401d1c:	mov	x2, x0
  401d20:	cbz	x2, 401d30 <setlocale@plt+0x110>
  401d24:	adrp	x0, 436000 <winch@@Base+0x2021c>
  401d28:	add	x0, x0, #0x838
  401d2c:	blr	x2
  401d30:	ldp	x29, x30, [sp], #32
  401d34:	ret
  401d38:	ret
  401d3c:	adrp	x0, 436000 <winch@@Base+0x2021c>
  401d40:	ldrb	w0, [x0, #2121]
  401d44:	cbnz	w0, 401d68 <setlocale@plt+0x148>
  401d48:	stp	x29, x30, [sp, #-16]!
  401d4c:	mov	x29, sp
  401d50:	bl	401c94 <setlocale@plt+0x74>
  401d54:	adrp	x0, 436000 <winch@@Base+0x2021c>
  401d58:	mov	w1, #0x1                   	// #1
  401d5c:	strb	w1, [x0, #2121]
  401d60:	ldp	x29, x30, [sp], #16
  401d64:	ret
  401d68:	ret
  401d6c:	stp	x29, x30, [sp, #-16]!
  401d70:	mov	x29, sp
  401d74:	bl	401ce0 <setlocale@plt+0xc0>
  401d78:	ldp	x29, x30, [sp], #16
  401d7c:	ret
  401d80:	ldrb	w1, [x0]
  401d84:	cmp	w1, #0x20
  401d88:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  401d8c:	b.ne	401da0 <setlocale@plt+0x180>  // b.any
  401d90:	ldrb	w1, [x0, #1]!
  401d94:	cmp	w1, #0x20
  401d98:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  401d9c:	b.eq	401d90 <setlocale@plt+0x170>  // b.none
  401da0:	ret
  401da4:	mov	x8, x0
  401da8:	ldrb	w4, [x1]
  401dac:	cbz	w4, 401e34 <setlocale@plt+0x214>
  401db0:	mov	x3, #0x0                   	// #0
  401db4:	b	401dfc <setlocale@plt+0x1dc>
  401db8:	sub	w9, w5, #0x41
  401dbc:	cmp	w9, #0x19
  401dc0:	b.hi	401dc8 <setlocale@plt+0x1a8>  // b.pmore
  401dc4:	add	w6, w5, #0x20
  401dc8:	mov	w5, w4
  401dcc:	cmp	w3, #0x0
  401dd0:	b.le	401de4 <setlocale@plt+0x1c4>
  401dd4:	sub	w4, w4, #0x41
  401dd8:	add	w9, w5, #0x20
  401ddc:	cmp	w4, #0x1a
  401de0:	csel	w5, w9, w5, cc  // cc = lo, ul, last
  401de4:	cmp	w5, w6
  401de8:	b.ne	401e40 <setlocale@plt+0x220>  // b.any
  401dec:	add	w0, w7, #0x1
  401df0:	add	x3, x3, #0x1
  401df4:	ldrb	w4, [x1, x3]
  401df8:	cbz	w4, 401e40 <setlocale@plt+0x220>
  401dfc:	mov	w7, w3
  401e00:	mov	w0, w3
  401e04:	ldrb	w5, [x8, x3]
  401e08:	mov	w6, w5
  401e0c:	cbz	w2, 401dc8 <setlocale@plt+0x1a8>
  401e10:	cbnz	w3, 401db8 <setlocale@plt+0x198>
  401e14:	sub	w9, w5, #0x61
  401e18:	cmp	w9, #0x19
  401e1c:	b.ls	401e3c <setlocale@plt+0x21c>  // b.plast
  401e20:	sub	w9, w5, #0x41
  401e24:	cmp	w9, #0x19
  401e28:	b.ls	401dc4 <setlocale@plt+0x1a4>  // b.plast
  401e2c:	mov	w5, w4
  401e30:	b	401de4 <setlocale@plt+0x1c4>
  401e34:	mov	w0, #0x0                   	// #0
  401e38:	b	401e40 <setlocale@plt+0x220>
  401e3c:	mov	w0, #0xffffffff            	// #-1
  401e40:	ret
  401e44:	stp	x29, x30, [sp, #-32]!
  401e48:	mov	x29, sp
  401e4c:	str	x19, [sp, #16]
  401e50:	tbnz	w0, #31, 401eac <setlocale@plt+0x28c>
  401e54:	mov	w19, w0
  401e58:	adrp	x0, 436000 <winch@@Base+0x2021c>
  401e5c:	str	w19, [x0, #2128]
  401e60:	adrp	x0, 43b000 <PC+0x47b8>
  401e64:	mov	w1, #0x1                   	// #1
  401e68:	str	w1, [x0, #336]
  401e6c:	mov	x0, #0x0                   	// #0
  401e70:	bl	40af70 <clear@@Base+0x7904>
  401e74:	bl	40760c <clear@@Base+0x3fa0>
  401e78:	adrp	x0, 436000 <winch@@Base+0x2021c>
  401e7c:	ldr	w0, [x0, #2132]
  401e80:	cbz	w0, 401e90 <setlocale@plt+0x270>
  401e84:	adrp	x0, 43b000 <PC+0x47b8>
  401e88:	ldr	w0, [x0, #324]
  401e8c:	cbnz	w0, 401eb8 <setlocale@plt+0x298>
  401e90:	bl	403384 <setlocale@plt+0x1764>
  401e94:	bl	412bcc <clear@@Base+0xf560>
  401e98:	mov	w0, #0x0                   	// #0
  401e9c:	bl	40261c <setlocale@plt+0x9fc>
  401ea0:	bl	416e00 <winch@@Base+0x101c>
  401ea4:	mov	w0, w19
  401ea8:	bl	4017c0 <exit@plt>
  401eac:	adrp	x0, 436000 <winch@@Base+0x2021c>
  401eb0:	ldr	w19, [x0, #2128]
  401eb4:	b	401e60 <setlocale@plt+0x240>
  401eb8:	bl	403844 <clear@@Base+0x1d8>
  401ebc:	b	401e90 <setlocale@plt+0x270>
  401ec0:	stp	x29, x30, [sp, #-16]!
  401ec4:	mov	x29, sp
  401ec8:	mov	w1, w1
  401ecc:	sxtw	x0, w0
  401ed0:	bl	4019d0 <calloc@plt>
  401ed4:	cbz	x0, 401ee0 <setlocale@plt+0x2c0>
  401ed8:	ldp	x29, x30, [sp], #16
  401edc:	ret
  401ee0:	mov	x1, #0x0                   	// #0
  401ee4:	adrp	x0, 416000 <winch@@Base+0x21c>
  401ee8:	add	x0, x0, #0xf30
  401eec:	bl	4130e8 <error@@Base>
  401ef0:	mov	w0, #0x1                   	// #1
  401ef4:	bl	401e44 <setlocale@plt+0x224>
  401ef8:	stp	x29, x30, [sp, #-32]!
  401efc:	mov	x29, sp
  401f00:	stp	x19, x20, [sp, #16]
  401f04:	mov	x20, x0
  401f08:	bl	4017b0 <strlen@plt>
  401f0c:	mov	w1, #0x1                   	// #1
  401f10:	add	w0, w0, w1
  401f14:	bl	401ec0 <setlocale@plt+0x2a0>
  401f18:	mov	x19, x0
  401f1c:	mov	x1, x20
  401f20:	bl	401ac0 <strcpy@plt>
  401f24:	mov	x0, x19
  401f28:	ldp	x19, x20, [sp, #16]
  401f2c:	ldp	x29, x30, [sp], #32
  401f30:	ret
  401f34:	stp	x29, x30, [sp, #-48]!
  401f38:	mov	x29, sp
  401f3c:	stp	x19, x20, [sp, #16]
  401f40:	stp	x21, x22, [sp, #32]
  401f44:	mov	x19, x1
  401f48:	ldr	x2, [x19], #8
  401f4c:	adrp	x1, 43b000 <PC+0x47b8>
  401f50:	str	x2, [x1, #296]
  401f54:	sub	w20, w0, #0x1
  401f58:	adrp	x0, 43b000 <PC+0x47b8>
  401f5c:	str	wzr, [x0, #340]
  401f60:	adrp	x0, 416000 <winch@@Base+0x21c>
  401f64:	add	x0, x0, #0xf50
  401f68:	bl	409fcc <clear@@Base+0x6960>
  401f6c:	bl	40a044 <clear@@Base+0x69d8>
  401f70:	cbnz	w0, 401f80 <setlocale@plt+0x360>
  401f74:	adrp	x0, 43b000 <PC+0x47b8>
  401f78:	mov	w1, #0x1                   	// #1
  401f7c:	str	w1, [x0, #340]
  401f80:	mov	w0, #0x1                   	// #1
  401f84:	bl	401af0 <isatty@plt>
  401f88:	adrp	x1, 43b000 <PC+0x47b8>
  401f8c:	str	w0, [x1, #324]
  401f90:	bl	4106a0 <clear@@Base+0xd034>
  401f94:	bl	40a40c <clear@@Base+0x6da0>
  401f98:	bl	402bcc <setlocale@plt+0xfac>
  401f9c:	bl	409ec8 <clear@@Base+0x685c>
  401fa0:	bl	404de8 <clear@@Base+0x177c>
  401fa4:	bl	40de5c <clear@@Base+0xa7f0>
  401fa8:	bl	4075d4 <clear@@Base+0x3f68>
  401fac:	bl	4126ac <clear@@Base+0xf040>
  401fb0:	bl	414b2c <error@@Base+0x1a44>
  401fb4:	adrp	x0, 43b000 <PC+0x47b8>
  401fb8:	ldr	x0, [x0, #296]
  401fbc:	bl	40c380 <clear@@Base+0x8d14>
  401fc0:	adrp	x1, 416000 <winch@@Base+0x21c>
  401fc4:	add	x1, x1, #0xf60
  401fc8:	bl	401a60 <strcmp@plt>
  401fcc:	cbnz	w0, 401fdc <setlocale@plt+0x3bc>
  401fd0:	adrp	x0, 43a000 <PC+0x37b8>
  401fd4:	mov	w1, #0x1                   	// #1
  401fd8:	str	w1, [x0, #812]
  401fdc:	bl	413c60 <error@@Base+0xb78>
  401fe0:	adrp	x0, 43a000 <PC+0x37b8>
  401fe4:	ldr	w2, [x0, #812]
  401fe8:	adrp	x0, 416000 <winch@@Base+0x21c>
  401fec:	add	x0, x0, #0xf48
  401ff0:	adrp	x1, 41b000 <winch@@Base+0x521c>
  401ff4:	add	x1, x1, #0x9e8
  401ff8:	cmp	w2, #0x0
  401ffc:	csel	x0, x1, x0, ne  // ne = any
  402000:	bl	409fcc <clear@@Base+0x6960>
  402004:	cbz	x0, 402010 <setlocale@plt+0x3f0>
  402008:	bl	401ef8 <setlocale@plt+0x2d8>
  40200c:	bl	411d38 <clear@@Base+0xe6cc>
  402010:	adrp	x22, 416000 <winch@@Base+0x21c>
  402014:	add	x22, x22, #0xf68
  402018:	cmp	w20, #0x0
  40201c:	b.gt	402060 <setlocale@plt+0x440>
  402020:	bl	411c1c <clear@@Base+0xe5b0>
  402024:	cbz	w0, 402084 <setlocale@plt+0x464>
  402028:	bl	411c30 <clear@@Base+0xe5c4>
  40202c:	mov	w0, #0x0                   	// #0
  402030:	bl	401e44 <setlocale@plt+0x224>
  402034:	bl	411c1c <clear@@Base+0xe5b0>
  402038:	cbz	w0, 402020 <setlocale@plt+0x400>
  40203c:	ldr	x21, [x19], #8
  402040:	sub	w20, w20, #0x1
  402044:	mov	x1, x22
  402048:	mov	x0, x21
  40204c:	bl	401a60 <strcmp@plt>
  402050:	cbz	w0, 402020 <setlocale@plt+0x400>
  402054:	mov	x0, x21
  402058:	bl	411d38 <clear@@Base+0xe6cc>
  40205c:	cbz	w20, 402020 <setlocale@plt+0x400>
  402060:	ldr	x0, [x19]
  402064:	ldrb	w2, [x0]
  402068:	sub	w2, w2, #0x2b
  40206c:	and	w2, w2, #0xfffffffd
  402070:	tst	w2, #0xff
  402074:	b.ne	402034 <setlocale@plt+0x414>  // b.any
  402078:	ldrb	w0, [x0, #1]
  40207c:	cbnz	w0, 40203c <setlocale@plt+0x41c>
  402080:	b	402034 <setlocale@plt+0x414>
  402084:	adrp	x0, 416000 <winch@@Base+0x21c>
  402088:	add	x0, x0, #0xf70
  40208c:	bl	409fcc <clear@@Base+0x6960>
  402090:	adrp	x1, 43b000 <PC+0x47b8>
  402094:	str	x0, [x1, #352]
  402098:	cbz	x0, 4020a4 <setlocale@plt+0x484>
  40209c:	ldrb	w0, [x0]
  4020a0:	cbnz	w0, 4020d0 <setlocale@plt+0x4b0>
  4020a4:	adrp	x0, 416000 <winch@@Base+0x21c>
  4020a8:	add	x0, x0, #0xf78
  4020ac:	bl	409fcc <clear@@Base+0x6960>
  4020b0:	adrp	x1, 43b000 <PC+0x47b8>
  4020b4:	str	x0, [x1, #352]
  4020b8:	bl	40a044 <clear@@Base+0x69d8>
  4020bc:	cbz	w0, 4020d0 <setlocale@plt+0x4b0>
  4020c0:	adrp	x1, 43b000 <PC+0x47b8>
  4020c4:	adrp	x0, 416000 <winch@@Base+0x21c>
  4020c8:	add	x0, x0, #0xf80
  4020cc:	str	x0, [x1, #352]
  4020d0:	adrp	x0, 416000 <winch@@Base+0x21c>
  4020d4:	add	x0, x0, #0xf88
  4020d8:	bl	409fcc <clear@@Base+0x6960>
  4020dc:	adrp	x1, 43b000 <PC+0x47b8>
  4020e0:	str	x0, [x1, #328]
  4020e4:	bl	40a044 <clear@@Base+0x69d8>
  4020e8:	cbz	w0, 4020fc <setlocale@plt+0x4dc>
  4020ec:	adrp	x1, 43b000 <PC+0x47b8>
  4020f0:	adrp	x0, 416000 <winch@@Base+0x21c>
  4020f4:	add	x0, x0, #0xf98
  4020f8:	str	x0, [x1, #328]
  4020fc:	adrp	x0, 43b000 <PC+0x47b8>
  402100:	ldr	w0, [x0, #320]
  402104:	cbnz	w0, 4021a4 <setlocale@plt+0x584>
  402108:	mov	x1, #0x0                   	// #0
  40210c:	cmp	w20, #0x0
  402110:	b.le	40213c <setlocale@plt+0x51c>
  402114:	sub	w20, w20, #0x1
  402118:	add	x20, x20, #0x1
  40211c:	add	x20, x19, x20, lsl #3
  402120:	ldr	x0, [x19], #8
  402124:	bl	40cc50 <clear@@Base+0x95e4>
  402128:	mov	x0, #0x0                   	// #0
  40212c:	bl	40cb40 <clear@@Base+0x94d4>
  402130:	mov	x1, x0
  402134:	cmp	x20, x19
  402138:	b.ne	402120 <setlocale@plt+0x500>  // b.any
  40213c:	adrp	x0, 43b000 <PC+0x47b8>
  402140:	ldr	w0, [x0, #324]
  402144:	cbz	w0, 4021bc <setlocale@plt+0x59c>
  402148:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40214c:	ldr	w0, [x0, #2216]
  402150:	cbz	w0, 402160 <setlocale@plt+0x540>
  402154:	adrp	x0, 43b000 <PC+0x47b8>
  402158:	ldr	w0, [x0, #520]
  40215c:	cbz	w0, 4021e0 <setlocale@plt+0x5c0>
  402160:	bl	416dc4 <winch@@Base+0xfe0>
  402164:	mov	w0, #0x1                   	// #1
  402168:	bl	40261c <setlocale@plt+0x9fc>
  40216c:	mov	w0, #0x1                   	// #1
  402170:	bl	415ecc <winch@@Base+0xe8>
  402174:	adrp	x0, 43a000 <PC+0x37b8>
  402178:	ldr	x0, [x0, #736]
  40217c:	cbz	x0, 4021f4 <setlocale@plt+0x5d4>
  402180:	bl	40cc44 <clear@@Base+0x95d8>
  402184:	cmp	w0, #0x0
  402188:	b.le	402238 <setlocale@plt+0x618>
  40218c:	mov	x1, #0x0                   	// #0
  402190:	adrp	x0, 416000 <winch@@Base+0x21c>
  402194:	add	x0, x0, #0xff8
  402198:	bl	4130e8 <error@@Base>
  40219c:	mov	w0, #0x1                   	// #1
  4021a0:	bl	401e44 <setlocale@plt+0x224>
  4021a4:	mov	x1, #0x0                   	// #0
  4021a8:	adrp	x0, 416000 <winch@@Base+0x21c>
  4021ac:	add	x0, x0, #0xfa8
  4021b0:	bl	40cc50 <clear@@Base+0x95e4>
  4021b4:	mov	x1, x0
  4021b8:	b	40210c <setlocale@plt+0x4ec>
  4021bc:	bl	40b0a4 <clear@@Base+0x7a38>
  4021c0:	cbnz	w0, 4021d8 <setlocale@plt+0x5b8>
  4021c4:	mov	w19, #0x1                   	// #1
  4021c8:	bl	40a94c <clear@@Base+0x72e0>
  4021cc:	mov	w0, w19
  4021d0:	bl	40b080 <clear@@Base+0x7a14>
  4021d4:	cbz	w0, 4021c8 <setlocale@plt+0x5a8>
  4021d8:	mov	w0, #0x0                   	// #0
  4021dc:	bl	401e44 <setlocale@plt+0x224>
  4021e0:	mov	x1, #0x0                   	// #0
  4021e4:	adrp	x0, 416000 <winch@@Base+0x21c>
  4021e8:	add	x0, x0, #0xfc0
  4021ec:	bl	4130e8 <error@@Base>
  4021f0:	b	402160 <setlocale@plt+0x540>
  4021f4:	adrp	x1, 416000 <winch@@Base+0x21c>
  4021f8:	add	x1, x1, #0xff0
  4021fc:	adrp	x0, 436000 <winch@@Base+0x2021c>
  402200:	ldr	x0, [x0, #2080]
  402204:	bl	401a60 <strcmp@plt>
  402208:	cbz	w0, 402180 <setlocale@plt+0x560>
  40220c:	bl	40b0a4 <clear@@Base+0x7a38>
  402210:	cbnz	w0, 402290 <setlocale@plt+0x670>
  402214:	adrp	x0, 43b000 <PC+0x47b8>
  402218:	ldr	w0, [x0, #532]
  40221c:	cbz	w0, 402278 <setlocale@plt+0x658>
  402220:	bl	40cc44 <clear@@Base+0x95d8>
  402224:	cmp	w0, #0x1
  402228:	b.le	402298 <setlocale@plt+0x678>
  40222c:	adrp	x0, 43b000 <PC+0x47b8>
  402230:	str	wzr, [x0, #532]
  402234:	b	402278 <setlocale@plt+0x658>
  402238:	adrp	x0, 43a000 <PC+0x37b8>
  40223c:	ldr	x0, [x0, #736]
  402240:	bl	416a1c <winch@@Base+0xc38>
  402244:	bl	416d98 <winch@@Base+0xfb4>
  402248:	cbz	w0, 402254 <setlocale@plt+0x634>
  40224c:	mov	w0, #0x1                   	// #1
  402250:	bl	401e44 <setlocale@plt+0x224>
  402254:	bl	416aac <winch@@Base+0xcc8>
  402258:	adrp	x1, 43b000 <PC+0x47b8>
  40225c:	str	x0, [x1, #304]
  402260:	cmn	x0, #0x1
  402264:	b.eq	402288 <setlocale@plt+0x668>  // b.none
  402268:	adrp	x0, 43b000 <PC+0x47b8>
  40226c:	ldr	w1, [x0, #564]
  402270:	adrp	x0, 43b000 <PC+0x47b8>
  402274:	str	w1, [x0, #312]
  402278:	bl	4034e0 <setlocale@plt+0x18c0>
  40227c:	bl	4081f4 <clear@@Base+0x4b88>
  402280:	mov	w0, #0x0                   	// #0
  402284:	bl	401e44 <setlocale@plt+0x224>
  402288:	mov	w0, #0x1                   	// #1
  40228c:	bl	401e44 <setlocale@plt+0x224>
  402290:	mov	w0, #0x1                   	// #1
  402294:	bl	401e44 <setlocale@plt+0x224>
  402298:	adrp	x0, 43b000 <PC+0x47b8>
  40229c:	ldr	w0, [x0, #588]
  4022a0:	cbnz	w0, 402278 <setlocale@plt+0x658>
  4022a4:	bl	40caac <clear@@Base+0x9440>
  4022a8:	adrp	x1, 43b000 <PC+0x47b8>
  4022ac:	str	w0, [x1, #348]
  4022b0:	b	402278 <setlocale@plt+0x658>
  4022b4:	adrp	x2, 436000 <winch@@Base+0x2021c>
  4022b8:	ldr	w1, [x2, #2176]
  4022bc:	add	w1, w1, #0x1
  4022c0:	str	w1, [x2, #2176]
  4022c4:	ret
  4022c8:	stp	x29, x30, [sp, #-96]!
  4022cc:	mov	x29, sp
  4022d0:	stp	x19, x20, [sp, #16]
  4022d4:	mov	x20, x0
  4022d8:	adrp	x0, 433000 <winch@@Base+0x1d21c>
  4022dc:	ldr	w0, [x0, #624]
  4022e0:	cbz	w0, 402378 <setlocale@plt+0x758>
  4022e4:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4022e8:	ldr	x19, [x0, #2184]
  4022ec:	cbz	x19, 402308 <setlocale@plt+0x6e8>
  4022f0:	mov	x1, x20
  4022f4:	ldr	x0, [x19, #8]
  4022f8:	bl	401a60 <strcmp@plt>
  4022fc:	cbz	w0, 402370 <setlocale@plt+0x750>
  402300:	ldr	x19, [x19]
  402304:	cbnz	x19, 4022f0 <setlocale@plt+0x6d0>
  402308:	mov	w1, #0x18                  	// #24
  40230c:	mov	w0, #0x1                   	// #1
  402310:	bl	401ec0 <setlocale@plt+0x2a0>
  402314:	mov	x19, x0
  402318:	mov	x0, x20
  40231c:	bl	401ef8 <setlocale@plt+0x2d8>
  402320:	str	x0, [x19, #8]
  402324:	mov	x0, x20
  402328:	bl	4017b0 <strlen@plt>
  40232c:	mov	w1, #0x1                   	// #1
  402330:	add	w0, w0, #0x3
  402334:	bl	401ec0 <setlocale@plt+0x2a0>
  402338:	str	x0, [x19, #16]
  40233c:	mov	x2, x20
  402340:	adrp	x1, 417000 <winch@@Base+0x121c>
  402344:	add	x1, x1, #0x20
  402348:	bl	401820 <sprintf@plt>
  40234c:	adrp	x0, 436000 <winch@@Base+0x2021c>
  402350:	add	x0, x0, #0x880
  402354:	ldr	x1, [x0, #8]
  402358:	str	x1, [x19]
  40235c:	str	x19, [x0, #8]
  402360:	ldr	x0, [x19, #16]
  402364:	ldp	x19, x20, [sp, #16]
  402368:	ldp	x29, x30, [sp], #96
  40236c:	ret
  402370:	ldr	x0, [x19, #16]
  402374:	b	402364 <setlocale@plt+0x744>
  402378:	mov	x3, x20
  40237c:	adrp	x2, 417000 <winch@@Base+0x121c>
  402380:	add	x2, x2, #0x28
  402384:	mov	x1, #0x40                  	// #64
  402388:	add	x0, sp, #0x20
  40238c:	bl	401870 <snprintf@plt>
  402390:	add	x0, sp, #0x20
  402394:	bl	409fcc <clear@@Base+0x6960>
  402398:	b	402364 <setlocale@plt+0x744>
  40239c:	stp	x29, x30, [sp, #-32]!
  4023a0:	mov	x29, sp
  4023a4:	str	x19, [sp, #16]
  4023a8:	mov	x19, x0
  4023ac:	bl	4022c8 <setlocale@plt+0x6a8>
  4023b0:	cbnz	x0, 4023d4 <setlocale@plt+0x7b4>
  4023b4:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4023b8:	ldr	w0, [x0, #2192]
  4023bc:	cbnz	w0, 4023e4 <setlocale@plt+0x7c4>
  4023c0:	mov	x0, x19
  4023c4:	bl	4019e0 <tgetnum@plt>
  4023c8:	ldr	x19, [sp, #16]
  4023cc:	ldp	x29, x30, [sp], #32
  4023d0:	ret
  4023d4:	mov	w2, #0xa                   	// #10
  4023d8:	mov	x1, #0x0                   	// #0
  4023dc:	bl	401a80 <strtol@plt>
  4023e0:	b	4023c8 <setlocale@plt+0x7a8>
  4023e4:	mov	w0, #0xffffffff            	// #-1
  4023e8:	b	4023c8 <setlocale@plt+0x7a8>
  4023ec:	stp	x29, x30, [sp, #-32]!
  4023f0:	mov	x29, sp
  4023f4:	stp	x19, x20, [sp, #16]
  4023f8:	mov	x19, x0
  4023fc:	mov	x20, x1
  402400:	bl	4022c8 <setlocale@plt+0x6a8>
  402404:	cbz	x0, 402414 <setlocale@plt+0x7f4>
  402408:	ldp	x19, x20, [sp, #16]
  40240c:	ldp	x29, x30, [sp], #32
  402410:	ret
  402414:	adrp	x1, 436000 <winch@@Base+0x2021c>
  402418:	ldr	w1, [x1, #2192]
  40241c:	cbnz	w1, 402408 <setlocale@plt+0x7e8>
  402420:	mov	x1, x20
  402424:	mov	x0, x19
  402428:	bl	401b10 <tgetstr@plt>
  40242c:	b	402408 <setlocale@plt+0x7e8>
  402430:	stp	x29, x30, [sp, #-64]!
  402434:	mov	x29, sp
  402438:	stp	x19, x20, [sp, #16]
  40243c:	stp	x21, x22, [sp, #32]
  402440:	stp	x23, x24, [sp, #48]
  402444:	mov	x22, x1
  402448:	mov	x20, x2
  40244c:	mov	x21, x3
  402450:	mov	x24, x4
  402454:	mov	x23, x5
  402458:	mov	x19, x6
  40245c:	mov	x1, x6
  402460:	bl	4023ec <setlocale@plt+0x7cc>
  402464:	str	x0, [x20]
  402468:	cbz	x0, 402494 <setlocale@plt+0x874>
  40246c:	mov	x1, x19
  402470:	mov	x0, x22
  402474:	bl	4023ec <setlocale@plt+0x7cc>
  402478:	str	x0, [x21]
  40247c:	cbz	x0, 4024a0 <setlocale@plt+0x880>
  402480:	ldp	x19, x20, [sp, #16]
  402484:	ldp	x21, x22, [sp, #32]
  402488:	ldp	x23, x24, [sp, #48]
  40248c:	ldp	x29, x30, [sp], #64
  402490:	ret
  402494:	str	x24, [x20]
  402498:	str	x23, [x21]
  40249c:	b	402480 <setlocale@plt+0x860>
  4024a0:	mov	x1, x19
  4024a4:	adrp	x0, 417000 <winch@@Base+0x121c>
  4024a8:	add	x0, x0, #0x38
  4024ac:	bl	4023ec <setlocale@plt+0x7cc>
  4024b0:	adrp	x1, 41b000 <winch@@Base+0x521c>
  4024b4:	add	x1, x1, #0x6a0
  4024b8:	cmp	x0, #0x0
  4024bc:	csel	x0, x1, x0, eq  // eq = none
  4024c0:	str	x0, [x21]
  4024c4:	b	402480 <setlocale@plt+0x860>
  4024c8:	stp	x29, x30, [sp, #-32]!
  4024cc:	mov	x29, sp
  4024d0:	str	x19, [sp, #16]
  4024d4:	mov	x19, x0
  4024d8:	bl	4022c8 <setlocale@plt+0x6a8>
  4024dc:	cbz	x0, 4024fc <setlocale@plt+0x8dc>
  4024e0:	ldrb	w0, [x0]
  4024e4:	cmp	w0, #0x30
  4024e8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4024ec:	cset	w0, ne  // ne = any
  4024f0:	ldr	x19, [sp, #16]
  4024f4:	ldp	x29, x30, [sp], #32
  4024f8:	ret
  4024fc:	adrp	x0, 436000 <winch@@Base+0x2021c>
  402500:	ldr	w1, [x0, #2192]
  402504:	mov	w0, #0x0                   	// #0
  402508:	cbnz	w1, 4024f0 <setlocale@plt+0x8d0>
  40250c:	mov	x0, x19
  402510:	bl	401990 <tgetflag@plt>
  402514:	b	4024f0 <setlocale@plt+0x8d0>
  402518:	stp	x29, x30, [sp, #-16]!
  40251c:	mov	x29, sp
  402520:	adrp	x0, 43b000 <PC+0x47b8>
  402524:	ldr	w0, [x0, #408]
  402528:	cbz	w0, 40254c <setlocale@plt+0x92c>
  40252c:	adrp	x2, 412000 <clear@@Base+0xe994>
  402530:	add	x2, x2, #0xc4c
  402534:	mov	w1, #0x1                   	// #1
  402538:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40253c:	ldr	x0, [x0, #2200]
  402540:	bl	401810 <tputs@plt>
  402544:	ldp	x29, x30, [sp], #16
  402548:	ret
  40254c:	adrp	x2, 412000 <clear@@Base+0xe994>
  402550:	add	x2, x2, #0xc4c
  402554:	mov	w1, #0x1                   	// #1
  402558:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40255c:	ldr	x0, [x0, #2208]
  402560:	bl	401810 <tputs@plt>
  402564:	b	402544 <setlocale@plt+0x924>
  402568:	stp	x29, x30, [sp, #-64]!
  40256c:	mov	x29, sp
  402570:	stp	x19, x20, [sp, #16]
  402574:	mov	x19, x1
  402578:	ldrb	w1, [x0]
  40257c:	cbnz	w1, 4025ac <setlocale@plt+0x98c>
  402580:	ldrb	w0, [x19]
  402584:	cbz	w0, 402598 <setlocale@plt+0x978>
  402588:	mov	x0, x19
  40258c:	ldp	x19, x20, [sp, #16]
  402590:	ldp	x29, x30, [sp], #64
  402594:	ret
  402598:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40259c:	mov	w1, #0x1                   	// #1
  4025a0:	str	w1, [x0, #2216]
  4025a4:	mov	x19, x2
  4025a8:	b	402588 <setlocale@plt+0x968>
  4025ac:	mov	x20, x0
  4025b0:	ldrb	w0, [x19]
  4025b4:	cbnz	w0, 4025c0 <setlocale@plt+0x9a0>
  4025b8:	mov	x19, x20
  4025bc:	b	402588 <setlocale@plt+0x968>
  4025c0:	stp	x21, x22, [sp, #32]
  4025c4:	stp	x23, x24, [sp, #48]
  4025c8:	adrp	x21, 436000 <winch@@Base+0x2021c>
  4025cc:	str	wzr, [x21, #2176]
  4025d0:	adrp	x22, 402000 <setlocale@plt+0x3e0>
  4025d4:	add	x22, x22, #0x2b4
  4025d8:	adrp	x23, 43b000 <PC+0x47b8>
  4025dc:	mov	x2, x22
  4025e0:	ldr	w1, [x23, #384]
  4025e4:	mov	x0, x20
  4025e8:	bl	401810 <tputs@plt>
  4025ec:	ldr	w24, [x21, #2176]
  4025f0:	str	wzr, [x21, #2176]
  4025f4:	mov	x2, x22
  4025f8:	ldr	w1, [x23, #384]
  4025fc:	mov	x0, x19
  402600:	bl	401810 <tputs@plt>
  402604:	ldr	w0, [x21, #2176]
  402608:	cmp	w0, w24
  40260c:	csel	x19, x19, x20, le
  402610:	ldp	x21, x22, [sp, #32]
  402614:	ldp	x23, x24, [sp, #48]
  402618:	b	402588 <setlocale@plt+0x968>
  40261c:	stp	x29, x30, [sp, #-96]!
  402620:	mov	x29, sp
  402624:	stp	x19, x20, [sp, #16]
  402628:	mov	w19, w0
  40262c:	adrp	x0, 436000 <winch@@Base+0x2021c>
  402630:	ldr	w0, [x0, #2220]
  402634:	cmp	w0, w19
  402638:	b.eq	4026a4 <setlocale@plt+0xa84>  // b.none
  40263c:	adrp	x0, 43b000 <PC+0x47b8>
  402640:	mov	w1, #0x8                   	// #8
  402644:	str	w1, [x0, #404]
  402648:	cbnz	w19, 4026b0 <setlocale@plt+0xa90>
  40264c:	adrp	x1, 436000 <winch@@Base+0x2021c>
  402650:	add	x1, x1, #0x880
  402654:	add	x0, x1, #0x38
  402658:	ldp	x2, x3, [x1, #56]
  40265c:	stp	x2, x3, [sp, #32]
  402660:	ldp	x2, x3, [x1, #72]
  402664:	stp	x2, x3, [sp, #48]
  402668:	ldp	x2, x3, [x1, #88]
  40266c:	stp	x2, x3, [sp, #64]
  402670:	ldr	x1, [x1, #104]
  402674:	str	x1, [sp, #80]
  402678:	ldr	w0, [x0, #56]
  40267c:	str	w0, [sp, #88]
  402680:	adrp	x20, 43b000 <PC+0x47b8>
  402684:	ldr	w0, [x20, #700]
  402688:	bl	4018d0 <fsync@plt>
  40268c:	add	x2, sp, #0x20
  402690:	mov	w1, #0x1                   	// #1
  402694:	ldr	w0, [x20, #700]
  402698:	bl	401ae0 <tcsetattr@plt>
  40269c:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4026a0:	str	w19, [x0, #2220]
  4026a4:	ldp	x19, x20, [sp, #16]
  4026a8:	ldp	x29, x30, [sp], #96
  4026ac:	ret
  4026b0:	add	x1, sp, #0x20
  4026b4:	adrp	x0, 43b000 <PC+0x47b8>
  4026b8:	ldr	w0, [x0, #700]
  4026bc:	bl	401880 <tcgetattr@plt>
  4026c0:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4026c4:	ldr	w0, [x0, #2224]
  4026c8:	cbnz	w0, 402704 <setlocale@plt+0xae4>
  4026cc:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4026d0:	add	x0, x0, #0x880
  4026d4:	ldp	x2, x3, [sp, #32]
  4026d8:	stp	x2, x3, [x0, #56]
  4026dc:	ldp	x2, x3, [sp, #48]
  4026e0:	stp	x2, x3, [x0, #72]
  4026e4:	ldp	x2, x3, [sp, #64]
  4026e8:	stp	x2, x3, [x0, #88]
  4026ec:	ldr	x2, [sp, #80]
  4026f0:	str	x2, [x0, #104]
  4026f4:	ldr	w2, [sp, #88]
  4026f8:	str	w2, [x0, #112]
  4026fc:	mov	w1, #0x1                   	// #1
  402700:	str	w1, [x0, #48]
  402704:	add	x0, sp, #0x20
  402708:	bl	401800 <cfgetospeed@plt>
  40270c:	mov	w1, w0
  402710:	cmp	w0, #0x9
  402714:	b.eq	4028f0 <setlocale@plt+0xcd0>  // b.none
  402718:	cmp	w0, #0x9
  40271c:	b.hi	4027b4 <setlocale@plt+0xb94>  // b.pmore
  402720:	cmp	w0, #0x4
  402724:	b.eq	4028c0 <setlocale@plt+0xca0>  // b.none
  402728:	cmp	w0, #0x4
  40272c:	b.ls	402750 <setlocale@plt+0xb30>  // b.plast
  402730:	cmp	w0, #0x7
  402734:	b.eq	4028e0 <setlocale@plt+0xcc0>  // b.none
  402738:	cmp	w0, #0x7
  40273c:	b.ls	402794 <setlocale@plt+0xb74>  // b.plast
  402740:	adrp	x0, 436000 <winch@@Base+0x2021c>
  402744:	mov	w1, #0x8                   	// #8
  402748:	strh	w1, [x0, #2104]
  40274c:	b	402854 <setlocale@plt+0xc34>
  402750:	cmp	w0, #0x2
  402754:	b.eq	4028b0 <setlocale@plt+0xc90>  // b.none
  402758:	cmp	w0, #0x2
  40275c:	b.ls	402778 <setlocale@plt+0xb58>  // b.plast
  402760:	cmp	w0, #0x3
  402764:	b.ne	402854 <setlocale@plt+0xc34>  // b.any
  402768:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40276c:	mov	w1, #0x3                   	// #3
  402770:	strh	w1, [x0, #2104]
  402774:	b	402854 <setlocale@plt+0xc34>
  402778:	cbz	w0, 40284c <setlocale@plt+0xc2c>
  40277c:	cmp	w0, #0x1
  402780:	b.ne	402854 <setlocale@plt+0xc34>  // b.any
  402784:	adrp	x0, 436000 <winch@@Base+0x2021c>
  402788:	mov	w1, #0x1                   	// #1
  40278c:	strh	w1, [x0, #2104]
  402790:	b	402854 <setlocale@plt+0xc34>
  402794:	cmp	w0, #0x5
  402798:	b.eq	4028d0 <setlocale@plt+0xcb0>  // b.none
  40279c:	cmp	w0, #0x6
  4027a0:	b.ne	402854 <setlocale@plt+0xc34>  // b.any
  4027a4:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4027a8:	mov	w1, #0x6                   	// #6
  4027ac:	strh	w1, [x0, #2104]
  4027b0:	b	402854 <setlocale@plt+0xc34>
  4027b4:	cmp	w0, #0xe
  4027b8:	b.eq	402920 <setlocale@plt+0xd00>  // b.none
  4027bc:	cmp	w0, #0xe
  4027c0:	b.ls	4027ec <setlocale@plt+0xbcc>  // b.plast
  4027c4:	mov	w0, #0x1001                	// #4097
  4027c8:	cmp	w1, w0
  4027cc:	b.eq	402930 <setlocale@plt+0xd10>  // b.none
  4027d0:	mov	w0, #0x1002                	// #4098
  4027d4:	cmp	w1, w0
  4027d8:	b.ne	402834 <setlocale@plt+0xc14>  // b.any
  4027dc:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4027e0:	mov	w1, #0x11                  	// #17
  4027e4:	strh	w1, [x0, #2104]
  4027e8:	b	402854 <setlocale@plt+0xc34>
  4027ec:	cmp	w0, #0xc
  4027f0:	b.eq	402910 <setlocale@plt+0xcf0>  // b.none
  4027f4:	cmp	w0, #0xc
  4027f8:	b.ls	402814 <setlocale@plt+0xbf4>  // b.plast
  4027fc:	cmp	w0, #0xd
  402800:	b.ne	402854 <setlocale@plt+0xc34>  // b.any
  402804:	adrp	x0, 436000 <winch@@Base+0x2021c>
  402808:	mov	w1, #0xd                   	// #13
  40280c:	strh	w1, [x0, #2104]
  402810:	b	402854 <setlocale@plt+0xc34>
  402814:	cmp	w0, #0xa
  402818:	b.eq	402900 <setlocale@plt+0xce0>  // b.none
  40281c:	cmp	w0, #0xb
  402820:	b.ne	402854 <setlocale@plt+0xc34>  // b.any
  402824:	adrp	x0, 436000 <winch@@Base+0x2021c>
  402828:	mov	w1, #0xb                   	// #11
  40282c:	strh	w1, [x0, #2104]
  402830:	b	402854 <setlocale@plt+0xc34>
  402834:	cmp	w1, #0xf
  402838:	b.ne	402854 <setlocale@plt+0xc34>  // b.any
  40283c:	adrp	x0, 436000 <winch@@Base+0x2021c>
  402840:	mov	w1, #0xf                   	// #15
  402844:	strh	w1, [x0, #2104]
  402848:	b	402854 <setlocale@plt+0xc34>
  40284c:	adrp	x0, 436000 <winch@@Base+0x2021c>
  402850:	strh	wzr, [x0, #2104]
  402854:	ldrb	w1, [sp, #51]
  402858:	adrp	x0, 43b000 <PC+0x47b8>
  40285c:	str	w1, [x0, #380]
  402860:	ldrb	w1, [sp, #52]
  402864:	adrp	x0, 43b000 <PC+0x47b8>
  402868:	str	w1, [x0, #376]
  40286c:	ldrb	w1, [sp, #63]
  402870:	adrp	x0, 43b000 <PC+0x47b8>
  402874:	str	w1, [x0, #440]
  402878:	ldr	w0, [sp, #44]
  40287c:	mov	w1, #0xffffff85            	// #-123
  402880:	and	w0, w0, w1
  402884:	str	w0, [sp, #44]
  402888:	ldr	w0, [sp, #36]
  40288c:	and	w0, w0, #0xffffffc7
  402890:	mov	w1, #0x1805                	// #6149
  402894:	orr	w0, w0, w1
  402898:	str	w0, [sp, #36]
  40289c:	mov	w0, #0x1                   	// #1
  4028a0:	strb	w0, [sp, #55]
  4028a4:	strb	wzr, [sp, #54]
  4028a8:	strb	wzr, [sp, #64]
  4028ac:	b	402680 <setlocale@plt+0xa60>
  4028b0:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4028b4:	mov	w1, #0x2                   	// #2
  4028b8:	strh	w1, [x0, #2104]
  4028bc:	b	402854 <setlocale@plt+0xc34>
  4028c0:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4028c4:	mov	w1, #0x4                   	// #4
  4028c8:	strh	w1, [x0, #2104]
  4028cc:	b	402854 <setlocale@plt+0xc34>
  4028d0:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4028d4:	mov	w1, #0x5                   	// #5
  4028d8:	strh	w1, [x0, #2104]
  4028dc:	b	402854 <setlocale@plt+0xc34>
  4028e0:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4028e4:	mov	w1, #0x7                   	// #7
  4028e8:	strh	w1, [x0, #2104]
  4028ec:	b	402854 <setlocale@plt+0xc34>
  4028f0:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4028f4:	mov	w1, #0x9                   	// #9
  4028f8:	strh	w1, [x0, #2104]
  4028fc:	b	402854 <setlocale@plt+0xc34>
  402900:	adrp	x0, 436000 <winch@@Base+0x2021c>
  402904:	mov	w1, #0xa                   	// #10
  402908:	strh	w1, [x0, #2104]
  40290c:	b	402854 <setlocale@plt+0xc34>
  402910:	adrp	x0, 436000 <winch@@Base+0x2021c>
  402914:	mov	w1, #0xc                   	// #12
  402918:	strh	w1, [x0, #2104]
  40291c:	b	402854 <setlocale@plt+0xc34>
  402920:	adrp	x0, 436000 <winch@@Base+0x2021c>
  402924:	mov	w1, #0xe                   	// #14
  402928:	strh	w1, [x0, #2104]
  40292c:	b	402854 <setlocale@plt+0xc34>
  402930:	adrp	x0, 436000 <winch@@Base+0x2021c>
  402934:	mov	w1, #0x10                  	// #16
  402938:	strh	w1, [x0, #2104]
  40293c:	b	402854 <setlocale@plt+0xc34>
  402940:	stp	x29, x30, [sp, #-48]!
  402944:	mov	x29, sp
  402948:	str	x19, [sp, #16]
  40294c:	add	x2, sp, #0x28
  402950:	mov	x1, #0x5413                	// #21523
  402954:	mov	w0, #0x2                   	// #2
  402958:	bl	401c10 <ioctl@plt>
  40295c:	mov	w19, #0x0                   	// #0
  402960:	cbnz	w0, 40297c <setlocale@plt+0xd5c>
  402964:	ldrh	w0, [sp, #40]
  402968:	ldrh	w19, [sp, #42]
  40296c:	cbz	w0, 40297c <setlocale@plt+0xd5c>
  402970:	adrp	x1, 43b000 <PC+0x47b8>
  402974:	str	w0, [x1, #384]
  402978:	b	4029bc <setlocale@plt+0xd9c>
  40297c:	adrp	x0, 417000 <winch@@Base+0x121c>
  402980:	add	x0, x0, #0x40
  402984:	bl	409fcc <clear@@Base+0x6960>
  402988:	cbz	x0, 4029d4 <setlocale@plt+0xdb4>
  40298c:	mov	w2, #0xa                   	// #10
  402990:	mov	x1, #0x0                   	// #0
  402994:	bl	401a80 <strtol@plt>
  402998:	adrp	x1, 43b000 <PC+0x47b8>
  40299c:	str	w0, [x1, #384]
  4029a0:	adrp	x0, 43b000 <PC+0x47b8>
  4029a4:	ldr	w0, [x0, #384]
  4029a8:	cmp	w0, #0x0
  4029ac:	b.gt	4029bc <setlocale@plt+0xd9c>
  4029b0:	adrp	x0, 43b000 <PC+0x47b8>
  4029b4:	mov	w1, #0x18                  	// #24
  4029b8:	str	w1, [x0, #384]
  4029bc:	cbz	w19, 4029f4 <setlocale@plt+0xdd4>
  4029c0:	adrp	x0, 43b000 <PC+0x47b8>
  4029c4:	str	w19, [x0, #396]
  4029c8:	ldr	x19, [sp, #16]
  4029cc:	ldp	x29, x30, [sp], #48
  4029d0:	ret
  4029d4:	adrp	x0, 417000 <winch@@Base+0x121c>
  4029d8:	add	x0, x0, #0x48
  4029dc:	bl	40239c <setlocale@plt+0x77c>
  4029e0:	cmp	w0, #0x0
  4029e4:	b.le	4029a0 <setlocale@plt+0xd80>
  4029e8:	adrp	x1, 43b000 <PC+0x47b8>
  4029ec:	str	w0, [x1, #384]
  4029f0:	b	4029bc <setlocale@plt+0xd9c>
  4029f4:	adrp	x0, 417000 <winch@@Base+0x121c>
  4029f8:	add	x0, x0, #0x50
  4029fc:	bl	409fcc <clear@@Base+0x6960>
  402a00:	cbz	x0, 402a38 <setlocale@plt+0xe18>
  402a04:	mov	w2, #0xa                   	// #10
  402a08:	mov	x1, #0x0                   	// #0
  402a0c:	bl	401a80 <strtol@plt>
  402a10:	adrp	x1, 43b000 <PC+0x47b8>
  402a14:	str	w0, [x1, #396]
  402a18:	adrp	x0, 43b000 <PC+0x47b8>
  402a1c:	ldr	w0, [x0, #396]
  402a20:	cmp	w0, #0x0
  402a24:	b.gt	4029c8 <setlocale@plt+0xda8>
  402a28:	adrp	x0, 43b000 <PC+0x47b8>
  402a2c:	mov	w1, #0x50                  	// #80
  402a30:	str	w1, [x0, #396]
  402a34:	b	4029c8 <setlocale@plt+0xda8>
  402a38:	adrp	x0, 417000 <winch@@Base+0x121c>
  402a3c:	add	x0, x0, #0x58
  402a40:	bl	40239c <setlocale@plt+0x77c>
  402a44:	cmp	w0, #0x0
  402a48:	b.le	402a18 <setlocale@plt+0xdf8>
  402a4c:	adrp	x1, 43b000 <PC+0x47b8>
  402a50:	str	w0, [x1, #396]
  402a54:	b	4029c8 <setlocale@plt+0xda8>
  402a58:	stp	x29, x30, [sp, #-32]!
  402a5c:	mov	x29, sp
  402a60:	adrp	x1, 436000 <winch@@Base+0x2021c>
  402a64:	add	x1, x1, #0x880
  402a68:	add	x1, x1, #0x78
  402a6c:	str	x1, [sp, #24]
  402a70:	cmp	w0, #0x6
  402a74:	b.eq	402b74 <setlocale@plt+0xf54>  // b.none
  402a78:	b.gt	402ad0 <setlocale@plt+0xeb0>
  402a7c:	cmp	w0, #0x3
  402a80:	b.eq	402b4c <setlocale@plt+0xf2c>  // b.none
  402a84:	b.le	402aa4 <setlocale@plt+0xe84>
  402a88:	cmp	w0, #0x4
  402a8c:	b.eq	402b60 <setlocale@plt+0xf40>  // b.none
  402a90:	add	x1, sp, #0x18
  402a94:	adrp	x0, 417000 <winch@@Base+0x121c>
  402a98:	add	x0, x0, #0x80
  402a9c:	bl	4023ec <setlocale@plt+0x7cc>
  402aa0:	b	402b30 <setlocale@plt+0xf10>
  402aa4:	cmp	w0, #0x1
  402aa8:	b.eq	402b38 <setlocale@plt+0xf18>  // b.none
  402aac:	cmp	w0, #0x2
  402ab0:	b.ne	402ac8 <setlocale@plt+0xea8>  // b.any
  402ab4:	add	x1, sp, #0x18
  402ab8:	adrp	x0, 417000 <winch@@Base+0x121c>
  402abc:	add	x0, x0, #0x68
  402ac0:	bl	4023ec <setlocale@plt+0x7cc>
  402ac4:	b	402b30 <setlocale@plt+0xf10>
  402ac8:	mov	x0, #0x0                   	// #0
  402acc:	b	402b30 <setlocale@plt+0xf10>
  402ad0:	cmp	w0, #0x9
  402ad4:	b.eq	402b9c <setlocale@plt+0xf7c>  // b.none
  402ad8:	b.le	402b00 <setlocale@plt+0xee0>
  402adc:	cmp	w0, #0x28
  402ae0:	b.ne	402b2c <setlocale@plt+0xf0c>  // b.any
  402ae4:	adrp	x1, 436000 <winch@@Base+0x2021c>
  402ae8:	add	x1, x1, #0x880
  402aec:	add	x0, x1, #0x78
  402af0:	mov	w2, #0xb                   	// #11
  402af4:	strb	w2, [x1, #120]
  402af8:	strb	wzr, [x0, #1]
  402afc:	b	402b30 <setlocale@plt+0xf10>
  402b00:	cmp	w0, #0x7
  402b04:	b.eq	402b88 <setlocale@plt+0xf68>  // b.none
  402b08:	cmp	w0, #0x8
  402b0c:	b.ne	402b24 <setlocale@plt+0xf04>  // b.any
  402b10:	add	x1, sp, #0x18
  402b14:	adrp	x0, 417000 <winch@@Base+0x121c>
  402b18:	add	x0, x0, #0x98
  402b1c:	bl	4023ec <setlocale@plt+0x7cc>
  402b20:	b	402b30 <setlocale@plt+0xf10>
  402b24:	mov	x0, #0x0                   	// #0
  402b28:	b	402b30 <setlocale@plt+0xf10>
  402b2c:	mov	x0, #0x0                   	// #0
  402b30:	ldp	x29, x30, [sp], #32
  402b34:	ret
  402b38:	add	x1, sp, #0x18
  402b3c:	adrp	x0, 417000 <winch@@Base+0x121c>
  402b40:	add	x0, x0, #0x60
  402b44:	bl	4023ec <setlocale@plt+0x7cc>
  402b48:	b	402b30 <setlocale@plt+0xf10>
  402b4c:	add	x1, sp, #0x18
  402b50:	adrp	x0, 417000 <winch@@Base+0x121c>
  402b54:	add	x0, x0, #0x70
  402b58:	bl	4023ec <setlocale@plt+0x7cc>
  402b5c:	b	402b30 <setlocale@plt+0xf10>
  402b60:	add	x1, sp, #0x18
  402b64:	adrp	x0, 417000 <winch@@Base+0x121c>
  402b68:	add	x0, x0, #0x78
  402b6c:	bl	4023ec <setlocale@plt+0x7cc>
  402b70:	b	402b30 <setlocale@plt+0xf10>
  402b74:	add	x1, sp, #0x18
  402b78:	adrp	x0, 417000 <winch@@Base+0x121c>
  402b7c:	add	x0, x0, #0x88
  402b80:	bl	4023ec <setlocale@plt+0x7cc>
  402b84:	b	402b30 <setlocale@plt+0xf10>
  402b88:	add	x1, sp, #0x18
  402b8c:	adrp	x0, 417000 <winch@@Base+0x121c>
  402b90:	add	x0, x0, #0x90
  402b94:	bl	4023ec <setlocale@plt+0x7cc>
  402b98:	b	402b30 <setlocale@plt+0xf10>
  402b9c:	add	x1, sp, #0x18
  402ba0:	adrp	x0, 417000 <winch@@Base+0x121c>
  402ba4:	add	x0, x0, #0xa0
  402ba8:	bl	4023ec <setlocale@plt+0x7cc>
  402bac:	cbnz	x0, 402b30 <setlocale@plt+0xf10>
  402bb0:	adrp	x1, 436000 <winch@@Base+0x2021c>
  402bb4:	add	x1, x1, #0x880
  402bb8:	add	x0, x1, #0x78
  402bbc:	mov	w2, #0x7f                  	// #127
  402bc0:	strb	w2, [x1, #120]
  402bc4:	strb	wzr, [x0, #1]
  402bc8:	b	402b30 <setlocale@plt+0xf10>
  402bcc:	sub	sp, sp, #0x830
  402bd0:	stp	x29, x30, [sp]
  402bd4:	mov	x29, sp
  402bd8:	stp	x19, x20, [sp, #16]
  402bdc:	adrp	x0, 417000 <winch@@Base+0x121c>
  402be0:	add	x0, x0, #0xb0
  402be4:	bl	409fcc <clear@@Base+0x6960>
  402be8:	bl	40a044 <clear@@Base+0x69d8>
  402bec:	cmp	w0, #0x0
  402bf0:	cset	w1, eq  // eq = none
  402bf4:	adrp	x0, 433000 <winch@@Base+0x1d21c>
  402bf8:	str	w1, [x0, #624]
  402bfc:	adrp	x0, 417000 <winch@@Base+0x121c>
  402c00:	add	x0, x0, #0xc8
  402c04:	bl	409fcc <clear@@Base+0x6960>
  402c08:	adrp	x1, 417000 <winch@@Base+0x121c>
  402c0c:	add	x1, x1, #0xa8
  402c10:	cmp	x0, #0x0
  402c14:	adrp	x2, 436000 <winch@@Base+0x2021c>
  402c18:	str	wzr, [x2, #2192]
  402c1c:	csel	x1, x1, x0, eq  // eq = none
  402c20:	add	x0, sp, #0x30
  402c24:	bl	4019c0 <tgetent@plt>
  402c28:	cmp	w0, #0x1
  402c2c:	b.eq	402c3c <setlocale@plt+0x101c>  // b.none
  402c30:	adrp	x0, 436000 <winch@@Base+0x2021c>
  402c34:	mov	w1, #0x1                   	// #1
  402c38:	str	w1, [x0, #2192]
  402c3c:	adrp	x0, 417000 <winch@@Base+0x121c>
  402c40:	add	x0, x0, #0xd0
  402c44:	bl	4024c8 <setlocale@plt+0x8a8>
  402c48:	cbz	w0, 402c58 <setlocale@plt+0x1038>
  402c4c:	adrp	x0, 436000 <winch@@Base+0x2021c>
  402c50:	mov	w1, #0x1                   	// #1
  402c54:	str	w1, [x0, #2192]
  402c58:	bl	402940 <setlocale@plt+0xd20>
  402c5c:	bl	413900 <error@@Base+0x818>
  402c60:	adrp	x0, 417000 <winch@@Base+0x121c>
  402c64:	add	x0, x0, #0xd8
  402c68:	bl	4024c8 <setlocale@plt+0x8a8>
  402c6c:	adrp	x1, 43b000 <PC+0x47b8>
  402c70:	str	w0, [x1, #412]
  402c74:	adrp	x0, 417000 <winch@@Base+0x121c>
  402c78:	add	x0, x0, #0xe0
  402c7c:	bl	4024c8 <setlocale@plt+0x8a8>
  402c80:	adrp	x1, 43b000 <PC+0x47b8>
  402c84:	str	w0, [x1, #364]
  402c88:	adrp	x0, 417000 <winch@@Base+0x121c>
  402c8c:	add	x0, x0, #0xe8
  402c90:	bl	4024c8 <setlocale@plt+0x8a8>
  402c94:	adrp	x1, 43b000 <PC+0x47b8>
  402c98:	str	w0, [x1, #368]
  402c9c:	adrp	x0, 417000 <winch@@Base+0x121c>
  402ca0:	add	x0, x0, #0xf0
  402ca4:	bl	4024c8 <setlocale@plt+0x8a8>
  402ca8:	adrp	x1, 43b000 <PC+0x47b8>
  402cac:	str	w0, [x1, #408]
  402cb0:	adrp	x0, 417000 <winch@@Base+0x121c>
  402cb4:	add	x0, x0, #0xc50
  402cb8:	bl	4024c8 <setlocale@plt+0x8a8>
  402cbc:	adrp	x1, 43b000 <PC+0x47b8>
  402cc0:	str	w0, [x1, #428]
  402cc4:	adrp	x0, 417000 <winch@@Base+0x121c>
  402cc8:	add	x0, x0, #0xf8
  402ccc:	bl	40239c <setlocale@plt+0x77c>
  402cd0:	adrp	x1, 43b000 <PC+0x47b8>
  402cd4:	str	w0, [x1, #372]
  402cd8:	tbnz	w0, #31, 403150 <setlocale@plt+0x1530>
  402cdc:	adrp	x1, 43b000 <PC+0x47b8>
  402ce0:	str	w0, [x1, #400]
  402ce4:	adrp	x1, 43b000 <PC+0x47b8>
  402ce8:	str	w0, [x1, #388]
  402cec:	adrp	x1, 43b000 <PC+0x47b8>
  402cf0:	str	w0, [x1, #432]
  402cf4:	adrp	x1, 43b000 <PC+0x47b8>
  402cf8:	str	w0, [x1, #424]
  402cfc:	adrp	x1, 43b000 <PC+0x47b8>
  402d00:	str	w0, [x1, #436]
  402d04:	adrp	x1, 43b000 <PC+0x47b8>
  402d08:	str	w0, [x1, #392]
  402d0c:	adrp	x1, 43b000 <PC+0x47b8>
  402d10:	str	w0, [x1, #420]
  402d14:	cmp	w0, #0x0
  402d18:	b.le	402d24 <setlocale@plt+0x1104>
  402d1c:	adrp	x0, 43b000 <PC+0x47b8>
  402d20:	str	wzr, [x0, #636]
  402d24:	adrp	x0, 436000 <winch@@Base+0x2021c>
  402d28:	add	x0, x0, #0x880
  402d2c:	add	x0, x0, #0xa0
  402d30:	str	x0, [sp, #40]
  402d34:	add	x1, sp, #0x28
  402d38:	adrp	x0, 417000 <winch@@Base+0x121c>
  402d3c:	add	x0, x0, #0x100
  402d40:	bl	4023ec <setlocale@plt+0x7cc>
  402d44:	cbz	x0, 402d54 <setlocale@plt+0x1134>
  402d48:	ldrb	w1, [x0]
  402d4c:	adrp	x0, 436000 <winch@@Base+0x2021c>
  402d50:	strb	w1, [x0, #2120]
  402d54:	add	x1, sp, #0x28
  402d58:	adrp	x0, 41c000 <winch@@Base+0x621c>
  402d5c:	add	x0, x0, #0x598
  402d60:	bl	4023ec <setlocale@plt+0x7cc>
  402d64:	cbz	x0, 403190 <setlocale@plt+0x1570>
  402d68:	adrp	x1, 436000 <winch@@Base+0x2021c>
  402d6c:	str	x0, [x1, #3360]
  402d70:	add	x1, sp, #0x28
  402d74:	adrp	x0, 417000 <winch@@Base+0x121c>
  402d78:	add	x0, x0, #0x108
  402d7c:	bl	4023ec <setlocale@plt+0x7cc>
  402d80:	cbz	x0, 4031a4 <setlocale@plt+0x1584>
  402d84:	adrp	x1, 436000 <winch@@Base+0x2021c>
  402d88:	str	x0, [x1, #3368]
  402d8c:	add	x1, sp, #0x28
  402d90:	adrp	x0, 417000 <winch@@Base+0x121c>
  402d94:	add	x0, x0, #0x110
  402d98:	bl	4023ec <setlocale@plt+0x7cc>
  402d9c:	adrp	x1, 436000 <winch@@Base+0x2021c>
  402da0:	str	x0, [x1, #3376]
  402da4:	add	x1, sp, #0x28
  402da8:	adrp	x0, 417000 <winch@@Base+0x121c>
  402dac:	add	x0, x0, #0x118
  402db0:	bl	4023ec <setlocale@plt+0x7cc>
  402db4:	cbz	x0, 4031b8 <setlocale@plt+0x1598>
  402db8:	adrp	x1, 436000 <winch@@Base+0x2021c>
  402dbc:	str	x0, [x1, #3384]
  402dc0:	add	x1, sp, #0x28
  402dc4:	adrp	x0, 417000 <winch@@Base+0x121c>
  402dc8:	add	x0, x0, #0x140
  402dcc:	bl	4023ec <setlocale@plt+0x7cc>
  402dd0:	cbz	x0, 4031cc <setlocale@plt+0x15ac>
  402dd4:	adrp	x1, 436000 <winch@@Base+0x2021c>
  402dd8:	str	x0, [x1, #3392]
  402ddc:	add	x1, sp, #0x28
  402de0:	adrp	x0, 417000 <winch@@Base+0x121c>
  402de4:	add	x0, x0, #0x168
  402de8:	bl	4023ec <setlocale@plt+0x7cc>
  402dec:	cbz	x0, 4031e0 <setlocale@plt+0x15c0>
  402df0:	adrp	x1, 436000 <winch@@Base+0x2021c>
  402df4:	str	x0, [x1, #3400]
  402df8:	add	x1, sp, #0x28
  402dfc:	adrp	x0, 417000 <winch@@Base+0x121c>
  402e00:	add	x0, x0, #0x170
  402e04:	bl	4023ec <setlocale@plt+0x7cc>
  402e08:	cbz	x0, 4031f4 <setlocale@plt+0x15d4>
  402e0c:	adrp	x1, 436000 <winch@@Base+0x2021c>
  402e10:	str	x0, [x1, #3408]
  402e14:	add	x1, sp, #0x28
  402e18:	adrp	x0, 417000 <winch@@Base+0x121c>
  402e1c:	add	x0, x0, #0x178
  402e20:	bl	4023ec <setlocale@plt+0x7cc>
  402e24:	adrp	x1, 436000 <winch@@Base+0x2021c>
  402e28:	str	x0, [x1, #2208]
  402e2c:	cbz	x0, 402e38 <setlocale@plt+0x1218>
  402e30:	ldrb	w0, [x0]
  402e34:	cbnz	w0, 402e54 <setlocale@plt+0x1234>
  402e38:	adrp	x0, 436000 <winch@@Base+0x2021c>
  402e3c:	add	x0, x0, #0x880
  402e40:	mov	w1, #0x1                   	// #1
  402e44:	str	w1, [x0, #40]
  402e48:	adrp	x1, 41b000 <winch@@Base+0x521c>
  402e4c:	add	x1, x1, #0x6a0
  402e50:	str	x1, [x0, #32]
  402e54:	add	x1, sp, #0x28
  402e58:	adrp	x0, 417000 <winch@@Base+0x121c>
  402e5c:	add	x0, x0, #0x180
  402e60:	bl	4023ec <setlocale@plt+0x7cc>
  402e64:	adrp	x1, 436000 <winch@@Base+0x2021c>
  402e68:	str	x0, [x1, #2200]
  402e6c:	adrp	x1, 43b000 <PC+0x47b8>
  402e70:	ldr	w1, [x1, #408]
  402e74:	cbz	w1, 402ea0 <setlocale@plt+0x1280>
  402e78:	cbz	x0, 402e84 <setlocale@plt+0x1264>
  402e7c:	ldrb	w0, [x0]
  402e80:	cbnz	w0, 402ea0 <setlocale@plt+0x1280>
  402e84:	adrp	x0, 436000 <winch@@Base+0x2021c>
  402e88:	add	x0, x0, #0x880
  402e8c:	mov	w1, #0x1                   	// #1
  402e90:	str	w1, [x0, #40]
  402e94:	adrp	x1, 41b000 <winch@@Base+0x521c>
  402e98:	add	x1, x1, #0x6a0
  402e9c:	str	x1, [x0, #24]
  402ea0:	add	x1, sp, #0x28
  402ea4:	adrp	x0, 417000 <winch@@Base+0x121c>
  402ea8:	add	x0, x0, #0x188
  402eac:	bl	4023ec <setlocale@plt+0x7cc>
  402eb0:	adrp	x1, 436000 <winch@@Base+0x2021c>
  402eb4:	str	x0, [x1, #3416]
  402eb8:	cbz	x0, 402ec4 <setlocale@plt+0x12a4>
  402ebc:	ldrb	w0, [x0]
  402ec0:	cbnz	w0, 402ee0 <setlocale@plt+0x12c0>
  402ec4:	adrp	x0, 436000 <winch@@Base+0x2021c>
  402ec8:	add	x0, x0, #0x880
  402ecc:	mov	w1, #0x1                   	// #1
  402ed0:	str	w1, [x0, #40]
  402ed4:	adrp	x1, 417000 <winch@@Base+0x121c>
  402ed8:	add	x1, x1, #0x190
  402edc:	str	x1, [x0, #1240]
  402ee0:	add	x1, sp, #0x28
  402ee4:	adrp	x0, 417000 <winch@@Base+0x121c>
  402ee8:	add	x0, x0, #0x198
  402eec:	bl	4023ec <setlocale@plt+0x7cc>
  402ef0:	adrp	x1, 436000 <winch@@Base+0x2021c>
  402ef4:	str	x0, [x1, #3424]
  402ef8:	cbz	x0, 402f04 <setlocale@plt+0x12e4>
  402efc:	ldrb	w0, [x0]
  402f00:	cbnz	w0, 403208 <setlocale@plt+0x15e8>
  402f04:	adrp	x0, 436000 <winch@@Base+0x2021c>
  402f08:	adrp	x1, 41b000 <winch@@Base+0x521c>
  402f0c:	add	x1, x1, #0x6a0
  402f10:	str	x1, [x0, #3424]
  402f14:	adrp	x0, 43b000 <PC+0x47b8>
  402f18:	str	wzr, [x0, #416]
  402f1c:	adrp	x4, 41b000 <winch@@Base+0x521c>
  402f20:	add	x4, x4, #0x6a0
  402f24:	adrp	x19, 436000 <winch@@Base+0x2021c>
  402f28:	add	x19, x19, #0x880
  402f2c:	add	x6, sp, #0x28
  402f30:	mov	x5, x4
  402f34:	add	x3, x19, #0x4e8
  402f38:	add	x2, x19, #0x4f0
  402f3c:	adrp	x1, 41b000 <winch@@Base+0x521c>
  402f40:	add	x1, x1, #0x4e8
  402f44:	adrp	x0, 417000 <winch@@Base+0x121c>
  402f48:	add	x0, x0, #0x1a0
  402f4c:	bl	402430 <setlocale@plt+0x810>
  402f50:	add	x6, sp, #0x28
  402f54:	ldr	x5, [x19, #1256]
  402f58:	ldr	x4, [x19, #1264]
  402f5c:	add	x3, x19, #0x4f8
  402f60:	add	x2, x19, #0x500
  402f64:	adrp	x1, 417000 <winch@@Base+0x121c>
  402f68:	add	x1, x1, #0x1a8
  402f6c:	adrp	x0, 417000 <winch@@Base+0x121c>
  402f70:	add	x0, x0, #0x1b0
  402f74:	bl	402430 <setlocale@plt+0x810>
  402f78:	adrp	x20, 417000 <winch@@Base+0x121c>
  402f7c:	add	x20, x20, #0x38
  402f80:	add	x6, sp, #0x28
  402f84:	ldr	x5, [x19, #1256]
  402f88:	ldr	x4, [x19, #1264]
  402f8c:	add	x3, x19, #0x508
  402f90:	add	x2, x19, #0x510
  402f94:	mov	x1, x20
  402f98:	adrp	x0, 417000 <winch@@Base+0x121c>
  402f9c:	add	x0, x0, #0x1b8
  402fa0:	bl	402430 <setlocale@plt+0x810>
  402fa4:	add	x6, sp, #0x28
  402fa8:	ldr	x5, [x19, #1256]
  402fac:	ldr	x4, [x19, #1264]
  402fb0:	add	x3, x19, #0x518
  402fb4:	add	x2, x19, #0x520
  402fb8:	mov	x1, x20
  402fbc:	adrp	x0, 417000 <winch@@Base+0x121c>
  402fc0:	add	x0, x0, #0x1c0
  402fc4:	bl	402430 <setlocale@plt+0x810>
  402fc8:	add	x1, sp, #0x28
  402fcc:	adrp	x0, 417000 <winch@@Base+0x121c>
  402fd0:	add	x0, x0, #0x1c8
  402fd4:	bl	4023ec <setlocale@plt+0x7cc>
  402fd8:	cbz	x0, 403218 <setlocale@plt+0x15f8>
  402fdc:	adrp	x1, 436000 <winch@@Base+0x2021c>
  402fe0:	str	x0, [x1, #3496]
  402fe4:	adrp	x0, 417000 <winch@@Base+0x121c>
  402fe8:	add	x0, x0, #0x1d0
  402fec:	bl	4024c8 <setlocale@plt+0x8a8>
  402ff0:	cbz	w0, 40322c <setlocale@plt+0x160c>
  402ff4:	adrp	x0, 436000 <winch@@Base+0x2021c>
  402ff8:	adrp	x1, 417000 <winch@@Base+0x121c>
  402ffc:	add	x1, x1, #0x1d8
  403000:	str	x1, [x0, #3504]
  403004:	add	x1, sp, #0x28
  403008:	adrp	x0, 417000 <winch@@Base+0x121c>
  40300c:	add	x0, x0, #0x1e8
  403010:	bl	4023ec <setlocale@plt+0x7cc>
  403014:	adrp	x1, 41b000 <winch@@Base+0x521c>
  403018:	add	x1, x1, #0x6a0
  40301c:	cmp	x0, #0x0
  403020:	csel	x20, x1, x0, eq  // eq = none
  403024:	adrp	x0, 436000 <winch@@Base+0x2021c>
  403028:	ldr	x0, [x0, #3424]
  40302c:	ldrb	w1, [x0]
  403030:	adrp	x19, 41b000 <winch@@Base+0x521c>
  403034:	add	x19, x19, #0x6a0
  403038:	cbnz	w1, 403264 <setlocale@plt+0x1644>
  40303c:	adrp	x2, 417000 <winch@@Base+0x121c>
  403040:	add	x2, x2, #0x1f0
  403044:	mov	x1, x19
  403048:	mov	x0, x20
  40304c:	bl	402568 <setlocale@plt+0x948>
  403050:	adrp	x1, 436000 <winch@@Base+0x2021c>
  403054:	str	x0, [x1, #3512]
  403058:	add	x1, sp, #0x28
  40305c:	adrp	x0, 417000 <winch@@Base+0x121c>
  403060:	add	x0, x0, #0x1f8
  403064:	bl	4023ec <setlocale@plt+0x7cc>
  403068:	adrp	x1, 41b000 <winch@@Base+0x521c>
  40306c:	add	x1, x1, #0x6a0
  403070:	cmp	x0, #0x0
  403074:	csel	x20, x1, x0, eq  // eq = none
  403078:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40307c:	ldr	x0, [x0, #3424]
  403080:	ldrb	w1, [x0]
  403084:	adrp	x19, 41b000 <winch@@Base+0x521c>
  403088:	add	x19, x19, #0x6a0
  40308c:	cbnz	w1, 40329c <setlocale@plt+0x167c>
  403090:	adrp	x2, 417000 <winch@@Base+0x121c>
  403094:	add	x2, x2, #0x200
  403098:	mov	x1, x19
  40309c:	mov	x0, x20
  4030a0:	bl	402568 <setlocale@plt+0x948>
  4030a4:	adrp	x1, 436000 <winch@@Base+0x2021c>
  4030a8:	str	x0, [x1, #3520]
  4030ac:	add	x1, sp, #0x28
  4030b0:	adrp	x0, 417000 <winch@@Base+0x121c>
  4030b4:	add	x0, x0, #0x208
  4030b8:	bl	4023ec <setlocale@plt+0x7cc>
  4030bc:	cbz	x0, 4032dc <setlocale@plt+0x16bc>
  4030c0:	adrp	x1, 436000 <winch@@Base+0x2021c>
  4030c4:	str	x0, [x1, #3528]
  4030c8:	add	x1, sp, #0x28
  4030cc:	adrp	x0, 417000 <winch@@Base+0x121c>
  4030d0:	add	x0, x0, #0x210
  4030d4:	bl	4023ec <setlocale@plt+0x7cc>
  4030d8:	mov	x19, x0
  4030dc:	adrp	x0, 41b000 <winch@@Base+0x521c>
  4030e0:	add	x0, x0, #0x6a0
  4030e4:	cmp	x19, #0x0
  4030e8:	csel	x19, x0, x19, eq  // eq = none
  4030ec:	add	x1, sp, #0x28
  4030f0:	adrp	x0, 417000 <winch@@Base+0x121c>
  4030f4:	add	x0, x0, #0x218
  4030f8:	bl	4023ec <setlocale@plt+0x7cc>
  4030fc:	mov	x1, x0
  403100:	adrp	x0, 41b000 <winch@@Base+0x521c>
  403104:	add	x0, x0, #0x6a0
  403108:	cmp	x1, #0x0
  40310c:	csel	x1, x0, x1, eq  // eq = none
  403110:	adrp	x0, 43b000 <PC+0x47b8>
  403114:	ldr	w0, [x0, #368]
  403118:	cbz	w0, 4032f0 <setlocale@plt+0x16d0>
  40311c:	adrp	x0, 436000 <winch@@Base+0x2021c>
  403120:	str	x19, [x0, #3536]
  403124:	adrp	x0, 436000 <winch@@Base+0x2021c>
  403128:	ldr	x0, [x0, #3536]
  40312c:	ldrb	w0, [x0]
  403130:	cbnz	w0, 403140 <setlocale@plt+0x1520>
  403134:	adrp	x0, 437000 <PC+0x7b8>
  403138:	mov	w1, #0x1                   	// #1
  40313c:	str	w1, [x0, #2104]
  403140:	ldp	x19, x20, [sp, #16]
  403144:	ldp	x29, x30, [sp]
  403148:	add	sp, sp, #0x830
  40314c:	ret
  403150:	str	wzr, [x1, #372]
  403154:	adrp	x0, 43b000 <PC+0x47b8>
  403158:	str	wzr, [x0, #400]
  40315c:	adrp	x0, 43b000 <PC+0x47b8>
  403160:	str	wzr, [x0, #388]
  403164:	adrp	x0, 43b000 <PC+0x47b8>
  403168:	str	wzr, [x0, #432]
  40316c:	adrp	x0, 43b000 <PC+0x47b8>
  403170:	str	wzr, [x0, #424]
  403174:	adrp	x0, 43b000 <PC+0x47b8>
  403178:	str	wzr, [x0, #436]
  40317c:	adrp	x0, 43b000 <PC+0x47b8>
  403180:	str	wzr, [x0, #392]
  403184:	adrp	x0, 43b000 <PC+0x47b8>
  403188:	str	wzr, [x0, #420]
  40318c:	b	402d24 <setlocale@plt+0x1104>
  403190:	adrp	x0, 436000 <winch@@Base+0x2021c>
  403194:	adrp	x1, 41b000 <winch@@Base+0x521c>
  403198:	add	x1, x1, #0x6a0
  40319c:	str	x1, [x0, #3360]
  4031a0:	b	402d70 <setlocale@plt+0x1150>
  4031a4:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4031a8:	adrp	x1, 41b000 <winch@@Base+0x521c>
  4031ac:	add	x1, x1, #0x6a0
  4031b0:	str	x1, [x0, #3368]
  4031b4:	b	402d8c <setlocale@plt+0x116c>
  4031b8:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4031bc:	adrp	x1, 417000 <winch@@Base+0x121c>
  4031c0:	add	x1, x1, #0x128
  4031c4:	str	x1, [x0, #3384]
  4031c8:	b	402dc0 <setlocale@plt+0x11a0>
  4031cc:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4031d0:	adrp	x1, 417000 <winch@@Base+0x121c>
  4031d4:	add	x1, x1, #0x150
  4031d8:	str	x1, [x0, #3392]
  4031dc:	b	402ddc <setlocale@plt+0x11bc>
  4031e0:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4031e4:	adrp	x1, 41b000 <winch@@Base+0x521c>
  4031e8:	add	x1, x1, #0x6a0
  4031ec:	str	x1, [x0, #3400]
  4031f0:	b	402df8 <setlocale@plt+0x11d8>
  4031f4:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4031f8:	adrp	x1, 41b000 <winch@@Base+0x521c>
  4031fc:	add	x1, x1, #0x6a0
  403200:	str	x1, [x0, #3408]
  403204:	b	402e14 <setlocale@plt+0x11f4>
  403208:	adrp	x0, 43b000 <PC+0x47b8>
  40320c:	mov	w1, #0x1                   	// #1
  403210:	str	w1, [x0, #416]
  403214:	b	402f1c <setlocale@plt+0x12fc>
  403218:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40321c:	adrp	x1, 41b000 <winch@@Base+0x521c>
  403220:	add	x1, x1, #0x6a0
  403224:	str	x1, [x0, #3496]
  403228:	b	402fe4 <setlocale@plt+0x13c4>
  40322c:	add	x1, sp, #0x28
  403230:	adrp	x0, 417000 <winch@@Base+0x121c>
  403234:	add	x0, x0, #0x1e0
  403238:	bl	4023ec <setlocale@plt+0x7cc>
  40323c:	adrp	x1, 436000 <winch@@Base+0x2021c>
  403240:	str	x0, [x1, #3504]
  403244:	cbz	x0, 403250 <setlocale@plt+0x1630>
  403248:	ldrb	w0, [x0]
  40324c:	cbnz	w0, 403004 <setlocale@plt+0x13e4>
  403250:	adrp	x0, 436000 <winch@@Base+0x2021c>
  403254:	adrp	x1, 417000 <winch@@Base+0x121c>
  403258:	add	x1, x1, #0x1d8
  40325c:	str	x1, [x0, #3504]
  403260:	b	403004 <setlocale@plt+0x13e4>
  403264:	ldr	x19, [sp, #40]
  403268:	mov	w2, #0x0                   	// #0
  40326c:	mov	w1, #0x0                   	// #0
  403270:	bl	401860 <tgoto@plt>
  403274:	mov	x1, x0
  403278:	mov	x0, x19
  40327c:	bl	401ac0 <strcpy@plt>
  403280:	ldr	x19, [sp, #40]
  403284:	mov	x0, x19
  403288:	bl	4017b0 <strlen@plt>
  40328c:	add	x0, x0, #0x1
  403290:	add	x0, x19, x0
  403294:	str	x0, [sp, #40]
  403298:	b	40303c <setlocale@plt+0x141c>
  40329c:	ldr	x19, [sp, #40]
  4032a0:	adrp	x1, 43b000 <PC+0x47b8>
  4032a4:	ldr	w2, [x1, #384]
  4032a8:	sub	w2, w2, #0x1
  4032ac:	mov	w1, #0x0                   	// #0
  4032b0:	bl	401860 <tgoto@plt>
  4032b4:	mov	x1, x0
  4032b8:	mov	x0, x19
  4032bc:	bl	401ac0 <strcpy@plt>
  4032c0:	ldr	x19, [sp, #40]
  4032c4:	mov	x0, x19
  4032c8:	bl	4017b0 <strlen@plt>
  4032cc:	add	x0, x0, #0x1
  4032d0:	add	x0, x19, x0
  4032d4:	str	x0, [sp, #40]
  4032d8:	b	403090 <setlocale@plt+0x1470>
  4032dc:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4032e0:	adrp	x1, 417000 <winch@@Base+0x121c>
  4032e4:	add	x1, x1, #0x200
  4032e8:	str	x1, [x0, #3528]
  4032ec:	b	4030c8 <setlocale@plt+0x14a8>
  4032f0:	adrp	x2, 41b000 <winch@@Base+0x521c>
  4032f4:	add	x2, x2, #0x6a0
  4032f8:	mov	x0, x19
  4032fc:	bl	402568 <setlocale@plt+0x948>
  403300:	adrp	x1, 436000 <winch@@Base+0x2021c>
  403304:	str	x0, [x1, #3536]
  403308:	b	403124 <setlocale@plt+0x1504>
  40330c:	adrp	x0, 43b000 <PC+0x47b8>
  403310:	ldr	w0, [x0, #512]
  403314:	cbnz	w0, 40331c <setlocale@plt+0x16fc>
  403318:	ret
  40331c:	stp	x29, x30, [sp, #-16]!
  403320:	mov	x29, sp
  403324:	adrp	x2, 412000 <clear@@Base+0xe994>
  403328:	add	x2, x2, #0xc4c
  40332c:	adrp	x0, 43b000 <PC+0x47b8>
  403330:	ldr	w1, [x0, #384]
  403334:	adrp	x0, 436000 <winch@@Base+0x2021c>
  403338:	ldr	x0, [x0, #3384]
  40333c:	bl	401810 <tputs@plt>
  403340:	ldp	x29, x30, [sp], #16
  403344:	ret
  403348:	adrp	x0, 43b000 <PC+0x47b8>
  40334c:	ldr	w0, [x0, #512]
  403350:	cbnz	w0, 403358 <setlocale@plt+0x1738>
  403354:	ret
  403358:	stp	x29, x30, [sp, #-16]!
  40335c:	mov	x29, sp
  403360:	adrp	x2, 412000 <clear@@Base+0xe994>
  403364:	add	x2, x2, #0xc4c
  403368:	adrp	x0, 43b000 <PC+0x47b8>
  40336c:	ldr	w1, [x0, #384]
  403370:	adrp	x0, 436000 <winch@@Base+0x2021c>
  403374:	ldr	x0, [x0, #3392]
  403378:	bl	401810 <tputs@plt>
  40337c:	ldp	x29, x30, [sp], #16
  403380:	ret
  403384:	adrp	x0, 436000 <winch@@Base+0x2021c>
  403388:	ldr	w0, [x0, #3544]
  40338c:	cbz	w0, 403428 <setlocale@plt+0x1808>
  403390:	adrp	x0, 43b000 <PC+0x47b8>
  403394:	ldr	w0, [x0, #532]
  403398:	cbz	w0, 4033a8 <setlocale@plt+0x1788>
  40339c:	adrp	x0, 43b000 <PC+0x47b8>
  4033a0:	ldr	w0, [x0, #348]
  4033a4:	cbnz	w0, 40341c <setlocale@plt+0x17fc>
  4033a8:	stp	x29, x30, [sp, #-16]!
  4033ac:	mov	x29, sp
  4033b0:	bl	403348 <setlocale@plt+0x1728>
  4033b4:	adrp	x0, 43b000 <PC+0x47b8>
  4033b8:	ldr	w0, [x0, #536]
  4033bc:	cbz	w0, 4033dc <setlocale@plt+0x17bc>
  4033c0:	adrp	x0, 43b000 <PC+0x47b8>
  4033c4:	ldr	w0, [x0, #588]
  4033c8:	cbz	w0, 4033fc <setlocale@plt+0x17dc>
  4033cc:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4033d0:	str	wzr, [x0, #3544]
  4033d4:	ldp	x29, x30, [sp], #16
  4033d8:	ret
  4033dc:	adrp	x2, 412000 <clear@@Base+0xe994>
  4033e0:	add	x2, x2, #0xc4c
  4033e4:	adrp	x0, 43b000 <PC+0x47b8>
  4033e8:	ldr	w1, [x0, #384]
  4033ec:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4033f0:	ldr	x0, [x0, #3368]
  4033f4:	bl	401810 <tputs@plt>
  4033f8:	b	4033c0 <setlocale@plt+0x17a0>
  4033fc:	adrp	x2, 412000 <clear@@Base+0xe994>
  403400:	add	x2, x2, #0xc4c
  403404:	adrp	x0, 43b000 <PC+0x47b8>
  403408:	ldr	w1, [x0, #384]
  40340c:	adrp	x0, 436000 <winch@@Base+0x2021c>
  403410:	ldr	x0, [x0, #3408]
  403414:	bl	401810 <tputs@plt>
  403418:	b	4033cc <setlocale@plt+0x17ac>
  40341c:	adrp	x0, 436000 <winch@@Base+0x2021c>
  403420:	str	wzr, [x0, #3544]
  403424:	ret
  403428:	ret
  40342c:	stp	x29, x30, [sp, #-16]!
  403430:	mov	x29, sp
  403434:	adrp	x2, 412000 <clear@@Base+0xe994>
  403438:	add	x2, x2, #0xc4c
  40343c:	mov	w1, #0x1                   	// #1
  403440:	adrp	x0, 436000 <winch@@Base+0x2021c>
  403444:	ldr	x0, [x0, #3512]
  403448:	bl	401810 <tputs@plt>
  40344c:	ldp	x29, x30, [sp], #16
  403450:	ret
  403454:	stp	x29, x30, [sp, #-16]!
  403458:	mov	x29, sp
  40345c:	adrp	x2, 412000 <clear@@Base+0xe994>
  403460:	add	x2, x2, #0xc4c
  403464:	adrp	x0, 43b000 <PC+0x47b8>
  403468:	ldr	w1, [x0, #384]
  40346c:	adrp	x0, 436000 <winch@@Base+0x2021c>
  403470:	ldr	x0, [x0, #3536]
  403474:	bl	401810 <tputs@plt>
  403478:	ldp	x29, x30, [sp], #16
  40347c:	ret
  403480:	adrp	x0, 436000 <winch@@Base+0x2021c>
  403484:	ldr	w0, [x0, #3544]
  403488:	cbnz	w0, 403490 <setlocale@plt+0x1870>
  40348c:	ret
  403490:	stp	x29, x30, [sp, #-16]!
  403494:	mov	x29, sp
  403498:	adrp	x2, 412000 <clear@@Base+0xe994>
  40349c:	add	x2, x2, #0xc4c
  4034a0:	mov	w1, #0x1                   	// #1
  4034a4:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4034a8:	ldr	x0, [x0, #3520]
  4034ac:	bl	401810 <tputs@plt>
  4034b0:	ldp	x29, x30, [sp], #16
  4034b4:	ret
  4034b8:	stp	x29, x30, [sp, #-16]!
  4034bc:	mov	x29, sp
  4034c0:	adrp	x2, 412000 <clear@@Base+0xe994>
  4034c4:	add	x2, x2, #0xc4c
  4034c8:	mov	w1, #0x1                   	// #1
  4034cc:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4034d0:	ldr	x0, [x0, #3528]
  4034d4:	bl	401810 <tputs@plt>
  4034d8:	ldp	x29, x30, [sp], #16
  4034dc:	ret
  4034e0:	stp	x29, x30, [sp, #-48]!
  4034e4:	mov	x29, sp
  4034e8:	adrp	x0, 43b000 <PC+0x47b8>
  4034ec:	ldr	w0, [x0, #532]
  4034f0:	cbz	w0, 403500 <setlocale@plt+0x18e0>
  4034f4:	adrp	x0, 43b000 <PC+0x47b8>
  4034f8:	ldr	w0, [x0, #348]
  4034fc:	cbnz	w0, 40351c <setlocale@plt+0x18fc>
  403500:	adrp	x0, 43b000 <PC+0x47b8>
  403504:	ldr	w0, [x0, #588]
  403508:	cbz	w0, 403584 <setlocale@plt+0x1964>
  40350c:	adrp	x0, 43b000 <PC+0x47b8>
  403510:	ldr	w0, [x0, #536]
  403514:	cbz	w0, 4035a4 <setlocale@plt+0x1984>
  403518:	bl	40330c <setlocale@plt+0x16ec>
  40351c:	adrp	x0, 43b000 <PC+0x47b8>
  403520:	ldr	w0, [x0, #524]
  403524:	cbz	w0, 4035c4 <setlocale@plt+0x19a4>
  403528:	adrp	x0, 43b000 <PC+0x47b8>
  40352c:	ldr	w0, [x0, #384]
  403530:	cmp	w0, #0x1
  403534:	b.le	403570 <setlocale@plt+0x1950>
  403538:	stp	x19, x20, [sp, #16]
  40353c:	str	x21, [sp, #32]
  403540:	mov	w19, #0x1                   	// #1
  403544:	mov	w21, #0xa                   	// #10
  403548:	adrp	x20, 43b000 <PC+0x47b8>
  40354c:	add	x20, x20, #0x180
  403550:	mov	w0, w21
  403554:	bl	412c4c <clear@@Base+0xf5e0>
  403558:	add	w19, w19, #0x1
  40355c:	ldr	w0, [x20]
  403560:	cmp	w0, w19
  403564:	b.gt	403550 <setlocale@plt+0x1930>
  403568:	ldp	x19, x20, [sp, #16]
  40356c:	ldr	x21, [sp, #32]
  403570:	adrp	x0, 436000 <winch@@Base+0x2021c>
  403574:	mov	w1, #0x1                   	// #1
  403578:	str	w1, [x0, #3544]
  40357c:	ldp	x29, x30, [sp], #48
  403580:	ret
  403584:	adrp	x2, 412000 <clear@@Base+0xe994>
  403588:	add	x2, x2, #0xc4c
  40358c:	adrp	x0, 43b000 <PC+0x47b8>
  403590:	ldr	w1, [x0, #384]
  403594:	adrp	x0, 436000 <winch@@Base+0x2021c>
  403598:	ldr	x0, [x0, #3400]
  40359c:	bl	401810 <tputs@plt>
  4035a0:	b	40350c <setlocale@plt+0x18ec>
  4035a4:	adrp	x2, 412000 <clear@@Base+0xe994>
  4035a8:	add	x2, x2, #0xc4c
  4035ac:	adrp	x0, 43b000 <PC+0x47b8>
  4035b0:	ldr	w1, [x0, #384]
  4035b4:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4035b8:	ldr	x0, [x0, #3360]
  4035bc:	bl	401810 <tputs@plt>
  4035c0:	b	403518 <setlocale@plt+0x18f8>
  4035c4:	bl	4034b8 <setlocale@plt+0x1898>
  4035c8:	b	403570 <setlocale@plt+0x1950>
  4035cc:	ret
  4035d0:	stp	x29, x30, [sp, #-16]!
  4035d4:	mov	x29, sp
  4035d8:	mov	w2, w0
  4035dc:	mov	w1, #0x0                   	// #0
  4035e0:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4035e4:	ldr	x0, [x0, #3424]
  4035e8:	bl	401860 <tgoto@plt>
  4035ec:	adrp	x2, 412000 <clear@@Base+0xe994>
  4035f0:	add	x2, x2, #0xc4c
  4035f4:	mov	w1, #0x1                   	// #1
  4035f8:	bl	401810 <tputs@plt>
  4035fc:	ldp	x29, x30, [sp], #16
  403600:	ret
  403604:	adrp	x0, 436000 <winch@@Base+0x2021c>
  403608:	ldr	x0, [x0, #3496]
  40360c:	ldrb	w1, [x0]
  403610:	cbnz	w1, 403618 <setlocale@plt+0x19f8>
  403614:	ret
  403618:	stp	x29, x30, [sp, #-16]!
  40361c:	mov	x29, sp
  403620:	adrp	x2, 412000 <clear@@Base+0xe994>
  403624:	add	x2, x2, #0xc4c
  403628:	adrp	x1, 43b000 <PC+0x47b8>
  40362c:	ldr	w1, [x1, #384]
  403630:	bl	401810 <tputs@plt>
  403634:	ldp	x29, x30, [sp], #16
  403638:	ret
  40363c:	stp	x29, x30, [sp, #-16]!
  403640:	mov	x29, sp
  403644:	adrp	x0, 43b000 <PC+0x47b8>
  403648:	ldr	w0, [x0, #556]
  40364c:	cmp	w0, #0x2
  403650:	b.eq	403664 <setlocale@plt+0x1a44>  // b.none
  403654:	mov	w0, #0x7                   	// #7
  403658:	bl	412c4c <clear@@Base+0xf5e0>
  40365c:	ldp	x29, x30, [sp], #16
  403660:	ret
  403664:	bl	403604 <setlocale@plt+0x19e4>
  403668:	b	40365c <setlocale@plt+0x1a3c>

000000000040366c <clear@@Base>:
  40366c:	stp	x29, x30, [sp, #-16]!
  403670:	mov	x29, sp
  403674:	adrp	x2, 412000 <clear@@Base+0xe994>
  403678:	add	x2, x2, #0xc4c
  40367c:	adrp	x0, 43b000 <PC+0x47b8>
  403680:	ldr	w1, [x0, #384]
  403684:	adrp	x0, 436000 <winch@@Base+0x2021c>
  403688:	ldr	x0, [x0, #3416]
  40368c:	bl	401810 <tputs@plt>
  403690:	ldp	x29, x30, [sp], #16
  403694:	ret
  403698:	stp	x29, x30, [sp, #-16]!
  40369c:	mov	x29, sp
  4036a0:	adrp	x2, 412000 <clear@@Base+0xe994>
  4036a4:	add	x2, x2, #0xc4c
  4036a8:	mov	w1, #0x1                   	// #1
  4036ac:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4036b0:	ldr	x0, [x0, #2208]
  4036b4:	bl	401810 <tputs@plt>
  4036b8:	ldp	x29, x30, [sp], #16
  4036bc:	ret
  4036c0:	stp	x29, x30, [sp, #-16]!
  4036c4:	mov	x29, sp
  4036c8:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4036cc:	ldr	w0, [x0, #3548]
  4036d0:	tbnz	w0, #3, 403708 <clear@@Base+0x9c>
  4036d4:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4036d8:	ldr	w0, [x0, #3548]
  4036dc:	tbnz	w0, #2, 403724 <clear@@Base+0xb8>
  4036e0:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4036e4:	ldr	w0, [x0, #3548]
  4036e8:	tbnz	w0, #1, 403740 <clear@@Base+0xd4>
  4036ec:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4036f0:	ldr	w0, [x0, #3548]
  4036f4:	tbnz	w0, #0, 40375c <clear@@Base+0xf0>
  4036f8:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4036fc:	str	wzr, [x0, #3548]
  403700:	ldp	x29, x30, [sp], #16
  403704:	ret
  403708:	adrp	x2, 412000 <clear@@Base+0xe994>
  40370c:	add	x2, x2, #0xc4c
  403710:	mov	w1, #0x1                   	// #1
  403714:	adrp	x0, 436000 <winch@@Base+0x2021c>
  403718:	ldr	x0, [x0, #3432]
  40371c:	bl	401810 <tputs@plt>
  403720:	b	4036d4 <clear@@Base+0x68>
  403724:	adrp	x2, 412000 <clear@@Base+0xe994>
  403728:	add	x2, x2, #0xc4c
  40372c:	mov	w1, #0x1                   	// #1
  403730:	adrp	x0, 436000 <winch@@Base+0x2021c>
  403734:	ldr	x0, [x0, #3480]
  403738:	bl	401810 <tputs@plt>
  40373c:	b	4036e0 <clear@@Base+0x74>
  403740:	adrp	x2, 412000 <clear@@Base+0xe994>
  403744:	add	x2, x2, #0xc4c
  403748:	mov	w1, #0x1                   	// #1
  40374c:	adrp	x0, 436000 <winch@@Base+0x2021c>
  403750:	ldr	x0, [x0, #3464]
  403754:	bl	401810 <tputs@plt>
  403758:	b	4036ec <clear@@Base+0x80>
  40375c:	adrp	x2, 412000 <clear@@Base+0xe994>
  403760:	add	x2, x2, #0xc4c
  403764:	mov	w1, #0x1                   	// #1
  403768:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40376c:	ldr	x0, [x0, #3448]
  403770:	bl	401810 <tputs@plt>
  403774:	b	4036f8 <clear@@Base+0x8c>
  403778:	tbz	w0, #5, 403788 <clear@@Base+0x11c>
  40377c:	adrp	x1, 433000 <winch@@Base+0x1d21c>
  403780:	ldr	w1, [x1, #1832]
  403784:	orr	w0, w0, w1
  403788:	orr	w1, w0, #0x8
  40378c:	tst	x0, #0x40
  403790:	csel	w0, w1, w0, ne  // ne = any
  403794:	and	w0, w0, #0xffffff9f
  403798:	ret
  40379c:	stp	x29, x30, [sp, #-32]!
  4037a0:	mov	x29, sp
  4037a4:	str	x19, [sp, #16]
  4037a8:	bl	403778 <clear@@Base+0x10c>
  4037ac:	mov	w19, w0
  4037b0:	tbnz	w19, #0, 4037d4 <clear@@Base+0x168>
  4037b4:	tbnz	w19, #1, 4037f0 <clear@@Base+0x184>
  4037b8:	tbnz	w19, #2, 40380c <clear@@Base+0x1a0>
  4037bc:	tbnz	w19, #3, 403828 <clear@@Base+0x1bc>
  4037c0:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4037c4:	str	w19, [x0, #3548]
  4037c8:	ldr	x19, [sp, #16]
  4037cc:	ldp	x29, x30, [sp], #32
  4037d0:	ret
  4037d4:	adrp	x2, 412000 <clear@@Base+0xe994>
  4037d8:	add	x2, x2, #0xc4c
  4037dc:	mov	w1, #0x1                   	// #1
  4037e0:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4037e4:	ldr	x0, [x0, #3456]
  4037e8:	bl	401810 <tputs@plt>
  4037ec:	b	4037b4 <clear@@Base+0x148>
  4037f0:	adrp	x2, 412000 <clear@@Base+0xe994>
  4037f4:	add	x2, x2, #0xc4c
  4037f8:	mov	w1, #0x1                   	// #1
  4037fc:	adrp	x0, 436000 <winch@@Base+0x2021c>
  403800:	ldr	x0, [x0, #3472]
  403804:	bl	401810 <tputs@plt>
  403808:	b	4037b8 <clear@@Base+0x14c>
  40380c:	adrp	x2, 412000 <clear@@Base+0xe994>
  403810:	add	x2, x2, #0xc4c
  403814:	mov	w1, #0x1                   	// #1
  403818:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40381c:	ldr	x0, [x0, #3488]
  403820:	bl	401810 <tputs@plt>
  403824:	b	4037bc <clear@@Base+0x150>
  403828:	adrp	x2, 412000 <clear@@Base+0xe994>
  40382c:	add	x2, x2, #0xc4c
  403830:	mov	w1, #0x1                   	// #1
  403834:	adrp	x0, 436000 <winch@@Base+0x2021c>
  403838:	ldr	x0, [x0, #3440]
  40383c:	bl	401810 <tputs@plt>
  403840:	b	4037c0 <clear@@Base+0x154>
  403844:	stp	x29, x30, [sp, #-32]!
  403848:	mov	x29, sp
  40384c:	str	x19, [sp, #16]
  403850:	adrp	x0, 43b000 <PC+0x47b8>
  403854:	ldr	w0, [x0, #624]
  403858:	cbz	w0, 40387c <clear@@Base+0x210>
  40385c:	bl	403480 <setlocale@plt+0x1860>
  403860:	adrp	x0, 436000 <winch@@Base+0x2021c>
  403864:	ldr	w19, [x0, #3548]
  403868:	cbnz	w19, 403884 <clear@@Base+0x218>
  40386c:	bl	402518 <setlocale@plt+0x8f8>
  403870:	ldr	x19, [sp, #16]
  403874:	ldp	x29, x30, [sp], #32
  403878:	ret
  40387c:	bl	4034b8 <setlocale@plt+0x1898>
  403880:	b	403860 <clear@@Base+0x1f4>
  403884:	bl	4036c0 <clear@@Base+0x54>
  403888:	bl	402518 <setlocale@plt+0x8f8>
  40388c:	mov	w0, w19
  403890:	bl	40379c <clear@@Base+0x130>
  403894:	b	403870 <clear@@Base+0x204>
  403898:	stp	x29, x30, [sp, #-32]!
  40389c:	mov	x29, sp
  4038a0:	str	x19, [sp, #16]
  4038a4:	mov	w19, w0
  4038a8:	bl	403778 <clear@@Base+0x10c>
  4038ac:	adrp	x1, 436000 <winch@@Base+0x2021c>
  4038b0:	ldr	w1, [x1, #3548]
  4038b4:	eor	w1, w0, w1
  4038b8:	tst	w1, #0xffffffef
  4038bc:	b.ne	4038cc <clear@@Base+0x260>  // b.any
  4038c0:	ldr	x19, [sp, #16]
  4038c4:	ldp	x29, x30, [sp], #32
  4038c8:	ret
  4038cc:	bl	4036c0 <clear@@Base+0x54>
  4038d0:	mov	w0, w19
  4038d4:	bl	40379c <clear@@Base+0x130>
  4038d8:	b	4038c0 <clear@@Base+0x254>
  4038dc:	stp	x29, x30, [sp, #-32]!
  4038e0:	mov	x29, sp
  4038e4:	stp	x19, x20, [sp, #16]
  4038e8:	mov	w20, w1
  4038ec:	bl	403778 <clear@@Base+0x10c>
  4038f0:	mov	w19, w0
  4038f4:	mov	w0, w20
  4038f8:	bl	403778 <clear@@Base+0x10c>
  4038fc:	cmp	w19, w0
  403900:	cset	w0, eq  // eq = none
  403904:	ldp	x19, x20, [sp, #16]
  403908:	ldp	x29, x30, [sp], #32
  40390c:	ret
  403910:	stp	x29, x30, [sp, #-16]!
  403914:	mov	x29, sp
  403918:	adrp	x0, 433000 <winch@@Base+0x1d21c>
  40391c:	ldr	w0, [x0, #624]
  403920:	cbz	w0, 403938 <clear@@Base+0x2cc>
  403924:	adrp	x0, 417000 <winch@@Base+0x121c>
  403928:	add	x0, x0, #0x220
  40392c:	bl	412d5c <clear@@Base+0xf6f0>
  403930:	ldp	x29, x30, [sp], #16
  403934:	ret
  403938:	adrp	x2, 412000 <clear@@Base+0xe994>
  40393c:	add	x2, x2, #0xc4c
  403940:	mov	w1, #0x1                   	// #1
  403944:	adrp	x0, 436000 <winch@@Base+0x2021c>
  403948:	ldr	x0, [x0, #3504]
  40394c:	bl	401810 <tputs@plt>
  403950:	b	403930 <clear@@Base+0x2c4>
  403954:	stp	x29, x30, [sp, #-64]!
  403958:	mov	x29, sp
  40395c:	stp	x19, x20, [sp, #16]
  403960:	stp	x21, x22, [sp, #32]
  403964:	mov	w19, w0
  403968:	mov	w22, w1
  40396c:	mov	w21, w2
  403970:	mov	w20, w3
  403974:	cmp	w2, #0x0
  403978:	csetm	w0, eq  // eq = none
  40397c:	bl	41362c <error@@Base+0x544>
  403980:	cmn	x0, #0x1
  403984:	b.eq	4039dc <clear@@Base+0x370>  // b.none
  403988:	str	x23, [sp, #48]
  40398c:	bl	4042fc <clear@@Base+0xc90>
  403990:	mov	w23, w0
  403994:	cbnz	w0, 4039d8 <clear@@Base+0x36c>
  403998:	bl	4041e4 <clear@@Base+0xb78>
  40399c:	cmp	w0, #0xa
  4039a0:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  4039a4:	b.eq	403a14 <clear@@Base+0x3a8>  // b.none
  4039a8:	cmp	w0, w19
  4039ac:	b.ne	403998 <clear@@Base+0x32c>  // b.any
  4039b0:	sub	w20, w20, #0x1
  4039b4:	cmp	w20, #0x0
  4039b8:	b.gt	403998 <clear@@Base+0x32c>
  4039bc:	adrp	x20, 404000 <clear@@Base+0x994>
  4039c0:	add	x20, x20, #0x1e4
  4039c4:	cbnz	w21, 403a4c <clear@@Base+0x3e0>
  4039c8:	bl	4045a0 <clear@@Base+0xf34>
  4039cc:	adrp	x20, 404000 <clear@@Base+0x994>
  4039d0:	add	x20, x20, #0x5a0
  4039d4:	b	403a4c <clear@@Base+0x3e0>
  4039d8:	ldr	x23, [sp, #48]
  4039dc:	cbz	w21, 403a00 <clear@@Base+0x394>
  4039e0:	mov	x1, #0x0                   	// #0
  4039e4:	adrp	x0, 417000 <winch@@Base+0x121c>
  4039e8:	add	x0, x0, #0x228
  4039ec:	bl	4130e8 <error@@Base>
  4039f0:	ldp	x19, x20, [sp, #16]
  4039f4:	ldp	x21, x22, [sp, #32]
  4039f8:	ldp	x29, x30, [sp], #64
  4039fc:	ret
  403a00:	mov	x1, #0x0                   	// #0
  403a04:	adrp	x0, 417000 <winch@@Base+0x121c>
  403a08:	add	x0, x0, #0x240
  403a0c:	bl	4130e8 <error@@Base>
  403a10:	b	4039f0 <clear@@Base+0x384>
  403a14:	cbz	w21, 403a30 <clear@@Base+0x3c4>
  403a18:	mov	x1, #0x0                   	// #0
  403a1c:	adrp	x0, 417000 <winch@@Base+0x121c>
  403a20:	add	x0, x0, #0x258
  403a24:	bl	4130e8 <error@@Base>
  403a28:	ldr	x23, [sp, #48]
  403a2c:	b	4039f0 <clear@@Base+0x384>
  403a30:	mov	x1, #0x0                   	// #0
  403a34:	adrp	x0, 417000 <winch@@Base+0x121c>
  403a38:	add	x0, x0, #0x270
  403a3c:	bl	4130e8 <error@@Base>
  403a40:	ldr	x23, [sp, #48]
  403a44:	b	4039f0 <clear@@Base+0x384>
  403a48:	add	w23, w23, #0x1
  403a4c:	blr	x20
  403a50:	cmn	w0, #0x1
  403a54:	b.eq	403a8c <clear@@Base+0x420>  // b.none
  403a58:	cmp	w19, w0
  403a5c:	b.eq	403a48 <clear@@Base+0x3dc>  // b.none
  403a60:	cmp	w0, w22
  403a64:	b.ne	403a4c <clear@@Base+0x3e0>  // b.any
  403a68:	subs	w23, w23, #0x1
  403a6c:	b.pl	403a4c <clear@@Base+0x3e0>  // b.nfrst
  403a70:	bl	403c48 <clear@@Base+0x5dc>
  403a74:	mov	w1, #0x1                   	// #1
  403a78:	cmp	w21, #0x0
  403a7c:	cneg	w1, w1, ne  // ne = any
  403a80:	bl	40d9e8 <clear@@Base+0xa37c>
  403a84:	ldr	x23, [sp, #48]
  403a88:	b	4039f0 <clear@@Base+0x384>
  403a8c:	mov	x1, #0x0                   	// #0
  403a90:	adrp	x0, 417000 <winch@@Base+0x121c>
  403a94:	add	x0, x0, #0x290
  403a98:	bl	4130e8 <error@@Base>
  403a9c:	ldr	x23, [sp, #48]
  403aa0:	b	4039f0 <clear@@Base+0x384>
  403aa4:	adrp	x0, 436000 <winch@@Base+0x2021c>
  403aa8:	ldr	x1, [x0, #3552]
  403aac:	add	x0, x1, #0x20
  403ab0:	add	x1, x1, #0x8, lsl #12
  403ab4:	add	x1, x1, #0x20
  403ab8:	str	x0, [x0, #16]
  403abc:	str	x0, [x0, #24]
  403ac0:	add	x0, x0, #0x20
  403ac4:	cmp	x0, x1
  403ac8:	b.ne	403ab8 <clear@@Base+0x44c>  // b.any
  403acc:	ret
  403ad0:	stp	x29, x30, [sp, #-32]!
  403ad4:	mov	x29, sp
  403ad8:	str	x19, [sp, #16]
  403adc:	mov	w19, w0
  403ae0:	cmn	w0, #0x1
  403ae4:	b.eq	403af8 <clear@@Base+0x48c>  // b.none
  403ae8:	adrp	x0, 433000 <winch@@Base+0x1d21c>
  403aec:	ldr	w0, [x0, #628]
  403af0:	cmn	w0, #0x1
  403af4:	b.ne	403b0c <clear@@Base+0x4a0>  // b.any
  403af8:	adrp	x0, 433000 <winch@@Base+0x1d21c>
  403afc:	str	w19, [x0, #628]
  403b00:	ldr	x19, [sp, #16]
  403b04:	ldp	x29, x30, [sp], #32
  403b08:	ret
  403b0c:	mov	x1, #0x0                   	// #0
  403b10:	adrp	x0, 417000 <winch@@Base+0x121c>
  403b14:	add	x0, x0, #0x2a8
  403b18:	bl	4130e8 <error@@Base>
  403b1c:	b	403af8 <clear@@Base+0x48c>
  403b20:	stp	x29, x30, [sp, #-64]!
  403b24:	mov	x29, sp
  403b28:	stp	x19, x20, [sp, #16]
  403b2c:	adrp	x0, 436000 <winch@@Base+0x2021c>
  403b30:	ldr	x0, [x0, #3552]
  403b34:	add	x0, x0, #0x8, lsl #12
  403b38:	ldr	x2, [x0, #40]
  403b3c:	mov	x0, #0x1fff                	// #8191
  403b40:	adds	x1, x2, x0
  403b44:	add	x20, x1, x0
  403b48:	csel	x20, x20, x1, mi  // mi = first
  403b4c:	cmp	x2, #0x0
  403b50:	b.le	403be8 <clear@@Base+0x57c>
  403b54:	stp	x21, x22, [sp, #32]
  403b58:	stp	x23, x24, [sp, #48]
  403b5c:	asr	x20, x20, #13
  403b60:	mov	x19, #0x0                   	// #0
  403b64:	mov	w22, #0x0                   	// #0
  403b68:	adrp	x21, 436000 <winch@@Base+0x2021c>
  403b6c:	adrp	x23, 433000 <winch@@Base+0x1d21c>
  403b70:	add	x23, x23, #0x258
  403b74:	adrp	x24, 417000 <winch@@Base+0x121c>
  403b78:	add	x24, x24, #0x2c0
  403b7c:	b	403b9c <clear@@Base+0x530>
  403b80:	ldr	w2, [x1, #40]
  403b84:	add	x1, x1, #0x2c
  403b88:	ldr	w0, [x23]
  403b8c:	bl	401a40 <write@plt>
  403b90:	add	x19, x19, #0x1
  403b94:	cmp	x20, x19
  403b98:	b.le	403be0 <clear@@Base+0x574>
  403b9c:	ldr	x0, [x21, #3552]
  403ba0:	ldr	x1, [x0]
  403ba4:	mov	x2, x0
  403ba8:	cmp	x1, x0
  403bac:	b.eq	403bc8 <clear@@Base+0x55c>  // b.none
  403bb0:	ldr	x0, [x1, #32]
  403bb4:	cmp	x0, x19
  403bb8:	b.eq	403b80 <clear@@Base+0x514>  // b.none
  403bbc:	ldr	x1, [x1]
  403bc0:	cmp	x1, x2
  403bc4:	b.ne	403bb0 <clear@@Base+0x544>  // b.any
  403bc8:	cbnz	w22, 403b90 <clear@@Base+0x524>
  403bcc:	mov	x1, #0x0                   	// #0
  403bd0:	mov	x0, x24
  403bd4:	bl	4130e8 <error@@Base>
  403bd8:	mov	w22, #0x1                   	// #1
  403bdc:	b	403b90 <clear@@Base+0x524>
  403be0:	ldp	x21, x22, [sp, #32]
  403be4:	ldp	x23, x24, [sp, #48]
  403be8:	ldp	x19, x20, [sp, #16]
  403bec:	ldp	x29, x30, [sp], #64
  403bf0:	ret
  403bf4:	adrp	x0, 436000 <winch@@Base+0x2021c>
  403bf8:	ldr	x1, [x0, #3552]
  403bfc:	cbz	x1, 403c38 <clear@@Base+0x5cc>
  403c00:	adrp	x0, 43b000 <PC+0x47b8>
  403c04:	ldr	w0, [x0, #444]
  403c08:	cbnz	w0, 403c40 <clear@@Base+0x5d4>
  403c0c:	add	x0, x1, #0x8, lsl #12
  403c10:	ldr	w2, [x0, #36]
  403c14:	tbnz	w2, #3, 403c2c <clear@@Base+0x5c0>
  403c18:	mov	x0, #0x0                   	// #0
  403c1c:	tbnz	w2, #4, 403c28 <clear@@Base+0x5bc>
  403c20:	add	x1, x1, #0x8, lsl #12
  403c24:	ldr	x0, [x1, #72]
  403c28:	ret
  403c2c:	adrp	x0, 418000 <winch@@Base+0x221c>
  403c30:	ldrsw	x0, [x0, #376]
  403c34:	b	403c28 <clear@@Base+0x5bc>
  403c38:	mov	x0, #0xffffffffffffffff    	// #-1
  403c3c:	b	403c28 <clear@@Base+0x5bc>
  403c40:	mov	x0, #0xffffffffffffffff    	// #-1
  403c44:	b	403c28 <clear@@Base+0x5bc>
  403c48:	adrp	x0, 436000 <winch@@Base+0x2021c>
  403c4c:	ldr	x0, [x0, #3552]
  403c50:	cbz	x0, 403c68 <clear@@Base+0x5fc>
  403c54:	add	x0, x0, #0x8, lsl #12
  403c58:	ldr	x1, [x0, #56]
  403c5c:	ldr	w0, [x0, #64]
  403c60:	add	x0, x0, x1, lsl #13
  403c64:	ret
  403c68:	mov	x0, #0xffffffffffffffff    	// #-1
  403c6c:	b	403c64 <clear@@Base+0x5f8>
  403c70:	stp	x29, x30, [sp, #-208]!
  403c74:	mov	x29, sp
  403c78:	stp	x19, x20, [sp, #16]
  403c7c:	stp	x25, x26, [sp, #64]
  403c80:	adrp	x0, 436000 <winch@@Base+0x2021c>
  403c84:	ldr	x20, [x0, #3552]
  403c88:	cbz	x20, 404198 <clear@@Base+0xb2c>
  403c8c:	ldr	x0, [x20]
  403c90:	cmp	x0, x20
  403c94:	b.eq	403cac <clear@@Base+0x640>  // b.none
  403c98:	add	x1, x20, #0x8, lsl #12
  403c9c:	ldr	x2, [x1, #56]
  403ca0:	ldr	x1, [x0, #32]
  403ca4:	cmp	x2, x1
  403ca8:	b.eq	403df4 <clear@@Base+0x788>  // b.none
  403cac:	stp	x21, x22, [sp, #32]
  403cb0:	stp	x23, x24, [sp, #48]
  403cb4:	add	x0, x20, #0x8, lsl #12
  403cb8:	ldr	x1, [x0, #56]
  403cbc:	and	w23, w1, #0x3ff
  403cc0:	ubfiz	x0, x1, #5, #10
  403cc4:	add	x0, x20, x0
  403cc8:	ldr	x19, [x0, #48]
  403ccc:	ubfiz	x22, x1, #5, #10
  403cd0:	add	x22, x22, #0x20
  403cd4:	add	x21, x20, x22
  403cd8:	cmp	x19, x21
  403cdc:	b.eq	403cf8 <clear@@Base+0x68c>  // b.none
  403ce0:	ldr	x0, [x19, #32]
  403ce4:	cmp	x1, x0
  403ce8:	b.eq	403e14 <clear@@Base+0x7a8>  // b.none
  403cec:	ldr	x19, [x19, #16]
  403cf0:	cmp	x19, x21
  403cf4:	b.ne	403ce0 <clear@@Base+0x674>  // b.any
  403cf8:	ldr	x0, [x20, #8]
  403cfc:	cmp	x20, x0
  403d00:	b.eq	403d10 <clear@@Base+0x6a4>  // b.none
  403d04:	ldr	x0, [x0, #32]
  403d08:	cmn	x0, #0x1
  403d0c:	b.eq	403da0 <clear@@Base+0x734>  // b.none
  403d10:	adrp	x0, 43b000 <PC+0x47b8>
  403d14:	ldr	w0, [x0, #592]
  403d18:	cbz	w0, 403d28 <clear@@Base+0x6bc>
  403d1c:	add	x0, x20, #0x8, lsl #12
  403d20:	ldr	w0, [x0, #36]
  403d24:	tbz	w0, #0, 403d44 <clear@@Base+0x6d8>
  403d28:	adrp	x0, 433000 <winch@@Base+0x1d21c>
  403d2c:	ldr	w0, [x0, #632]
  403d30:	tbnz	w0, #31, 403d44 <clear@@Base+0x6d8>
  403d34:	add	x1, x20, #0x8, lsl #12
  403d38:	ldr	w1, [x1, #48]
  403d3c:	cmp	w0, w1
  403d40:	b.le	403da0 <clear@@Base+0x734>
  403d44:	mov	x1, #0x2030                	// #8240
  403d48:	mov	x0, #0x1                   	// #1
  403d4c:	bl	4019d0 <calloc@plt>
  403d50:	cbz	x0, 4041c0 <clear@@Base+0xb54>
  403d54:	add	x2, x20, #0x8, lsl #12
  403d58:	ldr	w1, [x2, #48]
  403d5c:	add	w1, w1, #0x1
  403d60:	str	w1, [x2, #48]
  403d64:	mov	x1, #0xffffffffffffffff    	// #-1
  403d68:	str	x1, [x0, #32]
  403d6c:	str	x20, [x0]
  403d70:	ldr	x1, [x20, #8]
  403d74:	str	x1, [x0, #8]
  403d78:	ldr	x1, [x20, #8]
  403d7c:	str	x0, [x1]
  403d80:	str	x0, [x20, #8]
  403d84:	ldr	x1, [x20, #48]
  403d88:	str	x1, [x0, #16]
  403d8c:	add	x1, x20, #0x20
  403d90:	str	x1, [x0, #24]
  403d94:	ldr	x1, [x20, #48]
  403d98:	str	x0, [x1, #24]
  403d9c:	str	x0, [x20, #48]
  403da0:	ldr	x19, [x20, #8]
  403da4:	ldr	x1, [x19, #16]
  403da8:	ldr	x0, [x19, #24]
  403dac:	str	x0, [x1, #24]
  403db0:	ldr	x1, [x19, #16]
  403db4:	str	x1, [x0, #16]
  403db8:	add	x0, x20, #0x8, lsl #12
  403dbc:	ldr	x0, [x0, #56]
  403dc0:	str	x0, [x19, #32]
  403dc4:	str	wzr, [x19, #40]
  403dc8:	sbfiz	x0, x23, #5, #32
  403dcc:	add	x20, x20, x0
  403dd0:	ldr	x0, [x20, #48]
  403dd4:	str	x0, [x19, #16]
  403dd8:	str	x21, [x19, #24]
  403ddc:	ldr	x0, [x20, #48]
  403de0:	str	x19, [x0, #24]
  403de4:	str	x19, [x20, #48]
  403de8:	mov	x20, x19
  403dec:	mov	w25, #0x0                   	// #0
  403df0:	b	403e38 <clear@@Base+0x7cc>
  403df4:	add	x1, x20, #0x8, lsl #12
  403df8:	ldr	w1, [x1, #64]
  403dfc:	ldr	w2, [x0, #40]
  403e00:	cmp	w1, w2
  403e04:	b.cs	403cac <clear@@Base+0x640>  // b.hs, b.nlast
  403e08:	add	x0, x0, w1, uxtw
  403e0c:	ldrb	w26, [x0, #44]
  403e10:	b	404094 <clear@@Base+0xa28>
  403e14:	add	x0, x20, #0x8, lsl #12
  403e18:	ldr	w1, [x0, #64]
  403e1c:	ldr	w0, [x19, #40]
  403e20:	cmp	w1, w0
  403e24:	b.cc	403f08 <clear@@Base+0x89c>  // b.lo, b.ul, b.last
  403e28:	cmp	x21, x19
  403e2c:	b.eq	403cf8 <clear@@Base+0x68c>  // b.none
  403e30:	mov	x20, x19
  403e34:	mov	w25, #0x0                   	// #0
  403e38:	adrp	x0, 436000 <winch@@Base+0x2021c>
  403e3c:	ldr	x24, [x0, #3552]
  403e40:	add	x0, x24, #0x8, lsl #12
  403e44:	ldr	x21, [x0, #56]
  403e48:	ldr	w0, [x19, #40]
  403e4c:	add	x21, x0, x21, lsl #13
  403e50:	bl	403bf4 <clear@@Base+0x588>
  403e54:	cmp	x21, x0
  403e58:	ccmn	x0, #0x1, #0x4, ge  // ge = tcont
  403e5c:	b.ne	4041a0 <clear@@Base+0xb34>  // b.any
  403e60:	add	x0, x24, #0x8, lsl #12
  403e64:	ldr	x0, [x0, #40]
  403e68:	cmp	x0, x21
  403e6c:	b.eq	403ea4 <clear@@Base+0x838>  // b.none
  403e70:	add	x0, x24, #0x8, lsl #12
  403e74:	ldr	w0, [x0, #36]
  403e78:	mov	w26, #0x3f                  	// #63
  403e7c:	tbz	w0, #0, 4041cc <clear@@Base+0xb60>
  403e80:	add	x0, x24, #0x8, lsl #12
  403e84:	mov	w2, #0x0                   	// #0
  403e88:	mov	x1, x21
  403e8c:	ldr	w0, [x0, #32]
  403e90:	bl	401850 <lseek@plt>
  403e94:	cmn	x0, #0x1
  403e98:	b.eq	403f14 <clear@@Base+0x8a8>  // b.none
  403e9c:	add	x0, x24, #0x8, lsl #12
  403ea0:	str	x21, [x0, #40]
  403ea4:	adrp	x0, 433000 <winch@@Base+0x1d21c>
  403ea8:	ldr	w26, [x0, #628]
  403eac:	cmn	w26, #0x1
  403eb0:	b.eq	403f38 <clear@@Base+0x8cc>  // b.none
  403eb4:	ldr	w0, [x19, #40]
  403eb8:	add	x0, x19, x0
  403ebc:	strb	w26, [x0, #44]
  403ec0:	adrp	x0, 433000 <winch@@Base+0x1d21c>
  403ec4:	mov	w1, #0xffffffff            	// #-1
  403ec8:	str	w1, [x0, #628]
  403ecc:	mov	w24, #0x1                   	// #1
  403ed0:	adrp	x0, 43b000 <PC+0x47b8>
  403ed4:	ldr	w0, [x0, #340]
  403ed8:	cbz	w0, 4040a8 <clear@@Base+0xa3c>
  403edc:	adrp	x0, 436000 <winch@@Base+0x2021c>
  403ee0:	ldr	x0, [x0, #3552]
  403ee4:	add	x2, x0, #0x8, lsl #12
  403ee8:	ldr	x1, [x2, #40]
  403eec:	add	x1, x1, w24, sxtw
  403ef0:	str	x1, [x2, #40]
  403ef4:	ldr	w1, [x19, #40]
  403ef8:	add	w1, w1, w24
  403efc:	str	w1, [x19, #40]
  403f00:	cbnz	w24, 403ff8 <clear@@Base+0x98c>
  403f04:	b	403fb8 <clear@@Base+0x94c>
  403f08:	mov	x20, x19
  403f0c:	mov	w25, #0x0                   	// #0
  403f10:	b	403ff8 <clear@@Base+0x98c>
  403f14:	mov	x1, #0x0                   	// #0
  403f18:	adrp	x0, 417000 <winch@@Base+0x121c>
  403f1c:	add	x0, x0, #0x2e0
  403f20:	bl	4130e8 <error@@Base>
  403f24:	bl	403698 <clear@@Base+0x2c>
  403f28:	mov	w26, #0xffffffff            	// #-1
  403f2c:	ldp	x21, x22, [sp, #32]
  403f30:	ldp	x23, x24, [sp, #48]
  403f34:	b	404094 <clear@@Base+0xa28>
  403f38:	add	x0, x24, #0x8, lsl #12
  403f3c:	ldr	w0, [x0, #36]
  403f40:	tbz	w0, #3, 403f68 <clear@@Base+0x8fc>
  403f44:	ldr	w0, [x19, #40]
  403f48:	add	x0, x19, x0
  403f4c:	add	x24, x24, #0x8, lsl #12
  403f50:	ldr	x2, [x24, #40]
  403f54:	adrp	x1, 418000 <winch@@Base+0x221c>
  403f58:	add	x1, x1, #0x180
  403f5c:	ldrb	w1, [x1, x2]
  403f60:	strb	w1, [x0, #44]
  403f64:	b	403ecc <clear@@Base+0x860>
  403f68:	ldr	w0, [x19, #40]
  403f6c:	mov	w1, w0
  403f70:	add	x1, x1, #0x2c
  403f74:	add	x24, x24, #0x8, lsl #12
  403f78:	mov	w2, #0x2000                	// #8192
  403f7c:	sub	w2, w2, w0
  403f80:	add	x1, x19, x1
  403f84:	ldr	w0, [x24, #32]
  403f88:	bl	41297c <clear@@Base+0xf310>
  403f8c:	mov	w24, w0
  403f90:	cmn	w0, #0x2
  403f94:	b.eq	4041d8 <clear@@Base+0xb6c>  // b.none
  403f98:	tbz	w0, #31, 403ed0 <clear@@Base+0x864>
  403f9c:	mov	x1, #0x0                   	// #0
  403fa0:	adrp	x0, 417000 <winch@@Base+0x121c>
  403fa4:	add	x0, x0, #0x2f0
  403fa8:	bl	4130e8 <error@@Base>
  403fac:	bl	403698 <clear@@Base+0x2c>
  403fb0:	adrp	x0, 436000 <winch@@Base+0x2021c>
  403fb4:	ldr	x0, [x0, #3552]
  403fb8:	add	x0, x0, #0x8, lsl #12
  403fbc:	str	x21, [x0, #72]
  403fc0:	adrp	x0, 43b000 <PC+0x47b8>
  403fc4:	ldr	w0, [x0, #444]
  403fc8:	cbz	w0, 403fec <clear@@Base+0x980>
  403fcc:	cbz	w25, 4040fc <clear@@Base+0xa90>
  403fd0:	mov	w0, #0x1                   	// #1
  403fd4:	bl	4019a0 <sleep@plt>
  403fd8:	adrp	x0, 43b000 <PC+0x47b8>
  403fdc:	ldr	w25, [x0, #644]
  403fe0:	cmp	w25, #0x1
  403fe4:	b.eq	404118 <clear@@Base+0xaac>  // b.none
  403fe8:	mov	w25, #0x1                   	// #1
  403fec:	adrp	x0, 43b000 <PC+0x47b8>
  403ff0:	ldr	w0, [x0, #696]
  403ff4:	cbnz	w0, 4041b0 <clear@@Base+0xb44>
  403ff8:	adrp	x0, 436000 <winch@@Base+0x2021c>
  403ffc:	ldr	x0, [x0, #3552]
  404000:	ldr	x1, [x0]
  404004:	cmp	x1, x20
  404008:	b.eq	404070 <clear@@Base+0xa04>  // b.none
  40400c:	ldr	x2, [x20]
  404010:	ldr	x1, [x20, #8]
  404014:	str	x1, [x2, #8]
  404018:	ldr	x2, [x20]
  40401c:	str	x2, [x1]
  404020:	ldr	x1, [x0]
  404024:	str	x1, [x20]
  404028:	str	x0, [x20, #8]
  40402c:	ldr	x1, [x0]
  404030:	str	x20, [x1, #8]
  404034:	str	x20, [x0]
  404038:	ldr	x2, [x20, #16]
  40403c:	ldr	x1, [x20, #24]
  404040:	str	x1, [x2, #24]
  404044:	ldr	x2, [x20, #16]
  404048:	str	x2, [x1, #16]
  40404c:	sbfiz	x1, x23, #5, #32
  404050:	add	x1, x0, x1
  404054:	ldr	x2, [x1, #48]
  404058:	str	x2, [x20, #16]
  40405c:	add	x2, x0, x22
  404060:	str	x2, [x20, #24]
  404064:	ldr	x2, [x1, #48]
  404068:	str	x20, [x2, #24]
  40406c:	str	x20, [x1, #48]
  404070:	add	x0, x0, #0x8, lsl #12
  404074:	ldr	w0, [x0, #64]
  404078:	ldr	w1, [x19, #40]
  40407c:	cmp	w0, w1
  404080:	b.cs	403e38 <clear@@Base+0x7cc>  // b.hs, b.nlast
  404084:	add	x19, x19, w0, uxtw
  404088:	ldrb	w26, [x19, #44]
  40408c:	ldp	x21, x22, [sp, #32]
  404090:	ldp	x23, x24, [sp, #48]
  404094:	mov	w0, w26
  404098:	ldp	x19, x20, [sp, #16]
  40409c:	ldp	x25, x26, [sp, #64]
  4040a0:	ldp	x29, x30, [sp], #208
  4040a4:	ret
  4040a8:	adrp	x0, 433000 <winch@@Base+0x1d21c>
  4040ac:	ldr	w0, [x0, #600]
  4040b0:	cmp	w24, #0x0
  4040b4:	ccmp	w0, #0x0, #0x1, gt
  4040b8:	b.lt	403edc <clear@@Base+0x870>  // b.tstop
  4040bc:	sxtw	x21, w24
  4040c0:	ldr	w1, [x19, #40]
  4040c4:	add	x1, x1, #0x2c
  4040c8:	mov	x2, x21
  4040cc:	add	x1, x19, x1
  4040d0:	bl	401a40 <write@plt>
  4040d4:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4040d8:	ldr	x0, [x0, #3552]
  4040dc:	add	x0, x0, #0x8, lsl #12
  4040e0:	ldr	x1, [x0, #40]
  4040e4:	add	x1, x1, x21
  4040e8:	str	x1, [x0, #40]
  4040ec:	ldr	w0, [x19, #40]
  4040f0:	add	w24, w0, w24
  4040f4:	str	w24, [x19, #40]
  4040f8:	b	403ff8 <clear@@Base+0x98c>
  4040fc:	bl	414444 <error@@Base+0x135c>
  404100:	str	x0, [sp, #80]
  404104:	add	x1, sp, #0x50
  404108:	adrp	x0, 41b000 <winch@@Base+0x521c>
  40410c:	add	x0, x0, #0x868
  404110:	bl	4131ec <error@@Base+0x104>
  404114:	b	403fd0 <clear@@Base+0x964>
  404118:	bl	403c48 <clear@@Base+0x5dc>
  40411c:	mov	x21, x0
  404120:	adrp	x0, 436000 <winch@@Base+0x2021c>
  404124:	ldr	x0, [x0, #2160]
  404128:	bl	40cddc <clear@@Base+0x9770>
  40412c:	add	x2, sp, #0x50
  404130:	mov	x1, x0
  404134:	mov	w0, #0x0                   	// #0
  404138:	bl	401bc0 <__xstat@plt>
  40413c:	cbnz	w0, 403fec <clear@@Base+0x980>
  404140:	adrp	x0, 43b000 <PC+0x47b8>
  404144:	ldr	x0, [x0, #448]
  404148:	ldr	x1, [sp, #88]
  40414c:	cmp	x1, x0
  404150:	b.ne	40417c <clear@@Base+0xb10>  // b.any
  404154:	adrp	x0, 43b000 <PC+0x47b8>
  404158:	ldr	x0, [x0, #456]
  40415c:	ldr	x1, [sp, #80]
  404160:	cmp	x1, x0
  404164:	b.ne	40417c <clear@@Base+0xb10>  // b.any
  404168:	cmn	x21, #0x1
  40416c:	b.eq	403fec <clear@@Base+0x980>  // b.none
  404170:	ldr	x0, [sp, #128]
  404174:	cmp	x0, x21
  404178:	b.ge	403fec <clear@@Base+0x980>  // b.tcont
  40417c:	adrp	x0, 43b000 <PC+0x47b8>
  404180:	mov	w1, #0x2                   	// #2
  404184:	str	w1, [x0, #468]
  404188:	mov	w26, #0xffffffff            	// #-1
  40418c:	ldp	x21, x22, [sp, #32]
  404190:	ldp	x23, x24, [sp, #48]
  404194:	b	404094 <clear@@Base+0xa28>
  404198:	mov	w26, #0xffffffff            	// #-1
  40419c:	b	404094 <clear@@Base+0xa28>
  4041a0:	mov	w26, #0xffffffff            	// #-1
  4041a4:	ldp	x21, x22, [sp, #32]
  4041a8:	ldp	x23, x24, [sp, #48]
  4041ac:	b	404094 <clear@@Base+0xa28>
  4041b0:	mov	w26, #0xffffffff            	// #-1
  4041b4:	ldp	x21, x22, [sp, #32]
  4041b8:	ldp	x23, x24, [sp, #48]
  4041bc:	b	404094 <clear@@Base+0xa28>
  4041c0:	adrp	x0, 43b000 <PC+0x47b8>
  4041c4:	str	wzr, [x0, #592]
  4041c8:	b	403da0 <clear@@Base+0x734>
  4041cc:	ldp	x21, x22, [sp, #32]
  4041d0:	ldp	x23, x24, [sp, #48]
  4041d4:	b	404094 <clear@@Base+0xa28>
  4041d8:	ldp	x21, x22, [sp, #32]
  4041dc:	ldp	x23, x24, [sp, #48]
  4041e0:	b	404094 <clear@@Base+0xa28>
  4041e4:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4041e8:	ldr	x0, [x0, #3552]
  4041ec:	cbz	x0, 40424c <clear@@Base+0xbe0>
  4041f0:	stp	x29, x30, [sp, #-16]!
  4041f4:	mov	x29, sp
  4041f8:	bl	403c70 <clear@@Base+0x604>
  4041fc:	cmn	w0, #0x1
  404200:	b.eq	40422c <clear@@Base+0xbc0>  // b.none
  404204:	adrp	x1, 436000 <winch@@Base+0x2021c>
  404208:	ldr	x1, [x1, #3552]
  40420c:	add	x2, x1, #0x8, lsl #12
  404210:	ldr	w2, [x2, #64]
  404214:	mov	w3, #0x1ffe                	// #8190
  404218:	cmp	w2, w3
  40421c:	b.hi	404234 <clear@@Base+0xbc8>  // b.pmore
  404220:	add	x1, x1, #0x8, lsl #12
  404224:	add	w2, w2, #0x1
  404228:	str	w2, [x1, #64]
  40422c:	ldp	x29, x30, [sp], #16
  404230:	ret
  404234:	add	x1, x1, #0x8, lsl #12
  404238:	ldr	x2, [x1, #56]
  40423c:	add	x2, x2, #0x1
  404240:	str	x2, [x1, #56]
  404244:	str	wzr, [x1, #64]
  404248:	b	40422c <clear@@Base+0xbc0>
  40424c:	mov	w0, #0xffffffff            	// #-1
  404250:	ret
  404254:	adrp	x0, 433000 <winch@@Base+0x1d21c>
  404258:	ldr	w0, [x0, #600]
  40425c:	tbnz	w0, #31, 4042f8 <clear@@Base+0xc8c>
  404260:	stp	x29, x30, [sp, #-32]!
  404264:	mov	x29, sp
  404268:	str	x19, [sp, #16]
  40426c:	adrp	x0, 436000 <winch@@Base+0x2021c>
  404270:	ldr	w0, [x0, #3560]
  404274:	cbnz	w0, 404290 <clear@@Base+0xc24>
  404278:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40427c:	ldr	x0, [x0, #3552]
  404280:	add	x0, x0, #0x8, lsl #12
  404284:	ldr	x0, [x0, #72]
  404288:	cmn	x0, #0x1
  40428c:	b.eq	4042b8 <clear@@Base+0xc4c>  // b.none
  404290:	adrp	x19, 433000 <winch@@Base+0x1d21c>
  404294:	ldr	w0, [x19, #600]
  404298:	bl	401a20 <close@plt>
  40429c:	mov	w0, #0xffffffff            	// #-1
  4042a0:	str	w0, [x19, #600]
  4042a4:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4042a8:	str	xzr, [x0, #2136]
  4042ac:	ldr	x19, [sp, #16]
  4042b0:	ldp	x29, x30, [sp], #32
  4042b4:	ret
  4042b8:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4042bc:	mov	w1, #0x1                   	// #1
  4042c0:	str	w1, [x0, #3560]
  4042c4:	mov	x1, #0x0                   	// #0
  4042c8:	adrp	x0, 417000 <winch@@Base+0x121c>
  4042cc:	add	x0, x0, #0x300
  4042d0:	bl	4131ec <error@@Base+0x104>
  4042d4:	adrp	x19, 43b000 <PC+0x47b8>
  4042d8:	add	x19, x19, #0x2b8
  4042dc:	bl	4041e4 <clear@@Base+0xb78>
  4042e0:	cmn	w0, #0x1
  4042e4:	b.eq	404290 <clear@@Base+0xc24>  // b.none
  4042e8:	ldr	w0, [x19]
  4042ec:	tst	x0, #0x3
  4042f0:	b.eq	4042dc <clear@@Base+0xc70>  // b.none
  4042f4:	b	404290 <clear@@Base+0xc24>
  4042f8:	ret
  4042fc:	stp	x29, x30, [sp, #-48]!
  404300:	mov	x29, sp
  404304:	stp	x19, x20, [sp, #16]
  404308:	stp	x21, x22, [sp, #32]
  40430c:	mov	x19, x0
  404310:	adrp	x0, 436000 <winch@@Base+0x2021c>
  404314:	ldr	x20, [x0, #3552]
  404318:	cbz	x20, 40441c <clear@@Base+0xdb0>
  40431c:	mov	w21, #0x1                   	// #1
  404320:	tbnz	x19, #63, 404388 <clear@@Base+0xd1c>
  404324:	bl	403bf4 <clear@@Base+0x588>
  404328:	cmp	x0, x19
  40432c:	ccmn	x0, #0x1, #0x4, lt  // lt = tstop
  404330:	b.ne	404388 <clear@@Base+0xd1c>  // b.any
  404334:	add	x0, x19, #0x1, lsl #12
  404338:	add	x0, x0, #0xfff
  40433c:	cmp	x19, #0x0
  404340:	csel	x0, x0, x19, lt  // lt = tstop
  404344:	asr	x0, x0, #13
  404348:	add	x1, x20, #0x8, lsl #12
  40434c:	ldr	w1, [x1, #36]
  404350:	and	w21, w1, w21
  404354:	tbnz	w1, #0, 404368 <clear@@Base+0xcfc>
  404358:	add	x1, x20, #0x8, lsl #12
  40435c:	ldr	x4, [x1, #40]
  404360:	cmp	x4, x19
  404364:	b.ne	40439c <clear@@Base+0xd30>  // b.any
  404368:	add	x20, x20, #0x8, lsl #12
  40436c:	str	x0, [x20, #56]
  404370:	negs	x1, x19
  404374:	and	x19, x19, #0x1fff
  404378:	and	x1, x1, #0x1fff
  40437c:	csneg	x19, x19, x1, mi  // mi = first
  404380:	str	w19, [x20, #64]
  404384:	mov	w21, #0x0                   	// #0
  404388:	mov	w0, w21
  40438c:	ldp	x19, x20, [sp, #16]
  404390:	ldp	x21, x22, [sp, #32]
  404394:	ldp	x29, x30, [sp], #48
  404398:	ret
  40439c:	ubfiz	x1, x0, #5, #10
  4043a0:	add	x1, x20, x1
  4043a4:	ldr	x1, [x1, #48]
  4043a8:	ubfiz	x3, x0, #5, #10
  4043ac:	add	x3, x3, #0x20
  4043b0:	add	x3, x20, x3
  4043b4:	cmp	x1, x3
  4043b8:	b.eq	4043d4 <clear@@Base+0xd68>  // b.none
  4043bc:	ldr	x2, [x1, #32]
  4043c0:	cmp	x0, x2
  4043c4:	b.eq	404368 <clear@@Base+0xcfc>  // b.none
  4043c8:	ldr	x1, [x1, #16]
  4043cc:	cmp	x1, x3
  4043d0:	b.ne	4043bc <clear@@Base+0xd50>  // b.any
  4043d4:	cmp	x4, x19
  4043d8:	b.gt	40442c <clear@@Base+0xdc0>
  4043dc:	adrp	x22, 436000 <winch@@Base+0x2021c>
  4043e0:	adrp	x20, 43b000 <PC+0x47b8>
  4043e4:	add	x20, x20, #0x2b8
  4043e8:	ldr	x0, [x22, #3552]
  4043ec:	add	x0, x0, #0x8, lsl #12
  4043f0:	ldr	x0, [x0, #40]
  4043f4:	cmp	x0, x19
  4043f8:	b.ge	404388 <clear@@Base+0xd1c>  // b.tcont
  4043fc:	bl	4041e4 <clear@@Base+0xb78>
  404400:	cmn	w0, #0x1
  404404:	b.eq	404424 <clear@@Base+0xdb8>  // b.none
  404408:	ldr	w0, [x20]
  40440c:	tst	x0, #0x3
  404410:	b.eq	4043e8 <clear@@Base+0xd7c>  // b.none
  404414:	mov	w21, #0x1                   	// #1
  404418:	b	404388 <clear@@Base+0xd1c>
  40441c:	mov	w21, #0x0                   	// #0
  404420:	b	404388 <clear@@Base+0xd1c>
  404424:	mov	w21, #0x1                   	// #1
  404428:	b	404388 <clear@@Base+0xd1c>
  40442c:	mov	w21, #0x1                   	// #1
  404430:	b	404388 <clear@@Base+0xd1c>
  404434:	stp	x29, x30, [sp, #-16]!
  404438:	mov	x29, sp
  40443c:	mov	x0, #0x0                   	// #0
  404440:	bl	4042fc <clear@@Base+0xc90>
  404444:	cbz	w0, 404494 <clear@@Base+0xe28>
  404448:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40444c:	ldr	x5, [x0, #3552]
  404450:	ldr	x0, [x5]
  404454:	mov	x4, x5
  404458:	cmp	x5, x0
  40445c:	b.eq	40449c <clear@@Base+0xe30>  // b.none
  404460:	mov	x1, x0
  404464:	ldr	x3, [x0, #32]
  404468:	ldr	x2, [x1, #32]
  40446c:	cmp	x3, x2
  404470:	csel	x1, x1, x0, ge  // ge = tcont
  404474:	ldr	x0, [x0]
  404478:	cmp	x4, x0
  40447c:	b.ne	404464 <clear@@Base+0xdf8>  // b.any
  404480:	ldr	x0, [x1, #32]
  404484:	add	x5, x5, #0x8, lsl #12
  404488:	str	x0, [x5, #56]
  40448c:	str	wzr, [x5, #64]
  404490:	mov	w0, #0x0                   	// #0
  404494:	ldp	x29, x30, [sp], #16
  404498:	ret
  40449c:	mov	w0, #0x1                   	// #1
  4044a0:	b	404494 <clear@@Base+0xe28>
  4044a4:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4044a8:	ldr	x0, [x0, #3552]
  4044ac:	cbz	x0, 404528 <clear@@Base+0xebc>
  4044b0:	stp	x29, x30, [sp, #-32]!
  4044b4:	mov	x29, sp
  4044b8:	str	x19, [sp, #16]
  4044bc:	add	x1, x0, #0x8, lsl #12
  4044c0:	ldr	w1, [x1, #36]
  4044c4:	tbnz	w1, #0, 4044fc <clear@@Base+0xe90>
  4044c8:	bl	403bf4 <clear@@Base+0x588>
  4044cc:	adrp	x19, 43b000 <PC+0x47b8>
  4044d0:	add	x19, x19, #0x2b8
  4044d4:	cmn	x0, #0x1
  4044d8:	b.ne	404510 <clear@@Base+0xea4>  // b.any
  4044dc:	bl	4041e4 <clear@@Base+0xb78>
  4044e0:	cmn	w0, #0x1
  4044e4:	b.eq	404518 <clear@@Base+0xeac>  // b.none
  4044e8:	ldr	w0, [x19]
  4044ec:	tst	x0, #0x3
  4044f0:	b.eq	4044dc <clear@@Base+0xe70>  // b.none
  4044f4:	mov	w0, #0x1                   	// #1
  4044f8:	b	40451c <clear@@Base+0xeb0>
  4044fc:	add	x19, x0, #0x8, lsl #12
  404500:	ldr	w0, [x19, #32]
  404504:	bl	40c32c <clear@@Base+0x8cc0>
  404508:	str	x0, [x19, #72]
  40450c:	b	4044c8 <clear@@Base+0xe5c>
  404510:	bl	4042fc <clear@@Base+0xc90>
  404514:	b	40451c <clear@@Base+0xeb0>
  404518:	mov	w0, #0x0                   	// #0
  40451c:	ldr	x19, [sp, #16]
  404520:	ldp	x29, x30, [sp], #32
  404524:	ret
  404528:	mov	w0, #0x0                   	// #0
  40452c:	ret
  404530:	stp	x29, x30, [sp, #-16]!
  404534:	mov	x29, sp
  404538:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40453c:	ldr	x0, [x0, #3552]
  404540:	cbz	x0, 404590 <clear@@Base+0xf24>
  404544:	add	x1, x0, #0x8, lsl #12
  404548:	ldr	w1, [x1, #36]
  40454c:	tbnz	w1, #0, 404590 <clear@@Base+0xf24>
  404550:	ldr	x1, [x0]
  404554:	mov	x4, x0
  404558:	cmp	x1, x0
  40455c:	b.eq	404598 <clear@@Base+0xf2c>  // b.none
  404560:	mov	x0, #0x0                   	// #0
  404564:	ldr	x2, [x1, #32]
  404568:	ldr	w3, [x1, #40]
  40456c:	add	x2, x3, x2, lsl #13
  404570:	cmp	x0, x2
  404574:	csel	x0, x0, x2, ge  // ge = tcont
  404578:	ldr	x1, [x1]
  40457c:	cmp	x1, x4
  404580:	b.ne	404564 <clear@@Base+0xef8>  // b.any
  404584:	bl	4042fc <clear@@Base+0xc90>
  404588:	ldp	x29, x30, [sp], #16
  40458c:	ret
  404590:	bl	4044a4 <clear@@Base+0xe38>
  404594:	b	404588 <clear@@Base+0xf1c>
  404598:	mov	x0, #0x0                   	// #0
  40459c:	b	404584 <clear@@Base+0xf18>
  4045a0:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4045a4:	ldr	x0, [x0, #3552]
  4045a8:	cbz	x0, 40464c <clear@@Base+0xfe0>
  4045ac:	add	x1, x0, #0x8, lsl #12
  4045b0:	ldr	w1, [x1, #64]
  4045b4:	cbz	w1, 4045d8 <clear@@Base+0xf6c>
  4045b8:	add	x0, x0, #0x8, lsl #12
  4045bc:	sub	w1, w1, #0x1
  4045c0:	str	w1, [x0, #64]
  4045c4:	stp	x29, x30, [sp, #-16]!
  4045c8:	mov	x29, sp
  4045cc:	bl	403c70 <clear@@Base+0x604>
  4045d0:	ldp	x29, x30, [sp], #16
  4045d4:	ret
  4045d8:	add	x1, x0, #0x8, lsl #12
  4045dc:	ldr	x2, [x1, #56]
  4045e0:	cmp	x2, #0x0
  4045e4:	b.le	404654 <clear@@Base+0xfe8>
  4045e8:	ldr	w1, [x1, #36]
  4045ec:	tbz	w1, #0, 404608 <clear@@Base+0xf9c>
  4045f0:	add	x0, x0, #0x8, lsl #12
  4045f4:	sub	x2, x2, #0x1
  4045f8:	str	x2, [x0, #56]
  4045fc:	mov	w1, #0x1fff                	// #8191
  404600:	str	w1, [x0, #64]
  404604:	b	4045c4 <clear@@Base+0xf58>
  404608:	sub	x5, x2, #0x1
  40460c:	ubfiz	x1, x5, #5, #10
  404610:	add	x1, x0, x1
  404614:	ldr	x1, [x1, #48]
  404618:	ubfiz	x4, x5, #5, #10
  40461c:	add	x4, x4, #0x20
  404620:	add	x4, x0, x4
  404624:	cmp	x1, x4
  404628:	b.eq	40465c <clear@@Base+0xff0>  // b.none
  40462c:	ldr	x3, [x1, #32]
  404630:	cmp	x5, x3
  404634:	b.eq	4045f0 <clear@@Base+0xf84>  // b.none
  404638:	ldr	x1, [x1, #16]
  40463c:	cmp	x1, x4
  404640:	b.ne	40462c <clear@@Base+0xfc0>  // b.any
  404644:	mov	w0, #0xffffffff            	// #-1
  404648:	ret
  40464c:	mov	w0, #0xffffffff            	// #-1
  404650:	ret
  404654:	mov	w0, #0xffffffff            	// #-1
  404658:	ret
  40465c:	mov	w0, #0xffffffff            	// #-1
  404660:	ret
  404664:	tbnz	w0, #31, 404698 <clear@@Base+0x102c>
  404668:	add	w0, w0, #0x8
  40466c:	lsl	w0, w0, #10
  404670:	cmp	w0, #0x2, lsl #12
  404674:	b.le	4046a8 <clear@@Base+0x103c>
  404678:	add	w1, w0, #0x1, lsl #12
  40467c:	add	w1, w1, #0xffe
  404680:	subs	w0, w0, #0x1
  404684:	csel	w0, w1, w0, mi  // mi = first
  404688:	asr	w0, w0, #13
  40468c:	adrp	x1, 433000 <winch@@Base+0x1d21c>
  404690:	str	w0, [x1, #632]
  404694:	b	4046a4 <clear@@Base+0x1038>
  404698:	adrp	x0, 433000 <winch@@Base+0x1d21c>
  40469c:	mov	w1, #0xffffffff            	// #-1
  4046a0:	str	w1, [x0, #632]
  4046a4:	ret
  4046a8:	adrp	x0, 433000 <winch@@Base+0x1d21c>
  4046ac:	mov	w1, #0x1                   	// #1
  4046b0:	str	w1, [x0, #632]
  4046b4:	b	4046a4 <clear@@Base+0x1038>
  4046b8:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4046bc:	ldr	x1, [x0, #3552]
  4046c0:	cbz	x1, 404794 <clear@@Base+0x1128>
  4046c4:	add	x0, x1, #0x8, lsl #12
  4046c8:	ldr	w0, [x0, #36]
  4046cc:	tbz	w0, #0, 404770 <clear@@Base+0x1104>
  4046d0:	stp	x29, x30, [sp, #-32]!
  4046d4:	mov	x29, sp
  4046d8:	str	x19, [sp, #16]
  4046dc:	ldr	x0, [x1]
  4046e0:	mov	x2, x1
  4046e4:	cmp	x0, x1
  4046e8:	b.eq	404700 <clear@@Base+0x1094>  // b.none
  4046ec:	mov	x3, #0xffffffffffffffff    	// #-1
  4046f0:	str	x3, [x0, #32]
  4046f4:	ldr	x0, [x0]
  4046f8:	cmp	x0, x2
  4046fc:	b.ne	4046f0 <clear@@Base+0x1084>  // b.any
  404700:	add	x19, x1, #0x8, lsl #12
  404704:	ldr	w0, [x19, #32]
  404708:	bl	40c32c <clear@@Base+0x8cc0>
  40470c:	str	x0, [x19, #72]
  404710:	adrp	x0, 436000 <winch@@Base+0x2021c>
  404714:	ldr	x0, [x0, #3552]
  404718:	add	x1, x0, #0x8, lsl #12
  40471c:	str	xzr, [x1, #40]
  404720:	str	xzr, [x1, #56]
  404724:	str	wzr, [x1, #64]
  404728:	ldr	x1, [x1, #72]
  40472c:	cbnz	x1, 404748 <clear@@Base+0x10dc>
  404730:	add	x1, x0, #0x8, lsl #12
  404734:	mov	x2, #0xffffffffffffffff    	// #-1
  404738:	str	x2, [x1, #72]
  40473c:	ldr	w2, [x1, #36]
  404740:	and	w2, w2, #0xfffffffe
  404744:	str	w2, [x1, #36]
  404748:	add	x0, x0, #0x8, lsl #12
  40474c:	mov	w2, #0x0                   	// #0
  404750:	mov	x1, #0x0                   	// #0
  404754:	ldr	w0, [x0, #32]
  404758:	bl	401850 <lseek@plt>
  40475c:	cmn	x0, #0x1
  404760:	b.eq	404780 <clear@@Base+0x1114>  // b.none
  404764:	ldr	x19, [sp, #16]
  404768:	ldp	x29, x30, [sp], #32
  40476c:	ret
  404770:	add	x1, x1, #0x8, lsl #12
  404774:	mov	x0, #0xffffffffffffffff    	// #-1
  404778:	str	x0, [x1, #72]
  40477c:	ret
  404780:	mov	x1, #0x0                   	// #0
  404784:	adrp	x0, 417000 <winch@@Base+0x121c>
  404788:	add	x0, x0, #0x318
  40478c:	bl	4130e8 <error@@Base>
  404790:	b	404764 <clear@@Base+0x10f8>
  404794:	ret
  404798:	stp	x29, x30, [sp, #-16]!
  40479c:	mov	x29, sp
  4047a0:	mov	w2, #0x0                   	// #0
  4047a4:	mov	x1, #0x1                   	// #1
  4047a8:	bl	401850 <lseek@plt>
  4047ac:	cmn	x0, #0x1
  4047b0:	cset	w0, ne  // ne = any
  4047b4:	ldp	x29, x30, [sp], #16
  4047b8:	ret
  4047bc:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4047c0:	ldr	x0, [x0, #3552]
  4047c4:	add	x0, x0, #0x8, lsl #12
  4047c8:	ldr	x1, [x0, #40]
  4047cc:	str	x1, [x0, #72]
  4047d0:	ret
  4047d4:	stp	x29, x30, [sp, #-48]!
  4047d8:	mov	x29, sp
  4047dc:	stp	x19, x20, [sp, #16]
  4047e0:	mov	w19, w0
  4047e4:	mov	w20, w1
  4047e8:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4047ec:	ldr	x0, [x0, #2160]
  4047f0:	bl	40ce34 <clear@@Base+0x97c8>
  4047f4:	adrp	x2, 436000 <winch@@Base+0x2021c>
  4047f8:	str	x0, [x2, #3552]
  4047fc:	cbz	x0, 404828 <clear@@Base+0x11bc>
  404800:	adrp	x0, 436000 <winch@@Base+0x2021c>
  404804:	ldr	x0, [x0, #3552]
  404808:	add	x1, x0, #0x8, lsl #12
  40480c:	ldr	w1, [x1, #32]
  404810:	cmn	w1, #0x1
  404814:	b.eq	4048b4 <clear@@Base+0x1248>  // b.none
  404818:	bl	4046b8 <clear@@Base+0x104c>
  40481c:	ldp	x19, x20, [sp, #16]
  404820:	ldp	x29, x30, [sp], #48
  404824:	ret
  404828:	str	x21, [sp, #32]
  40482c:	mov	x1, #0x8050                	// #32848
  404830:	mov	x0, #0x1                   	// #1
  404834:	bl	4019d0 <calloc@plt>
  404838:	mov	x21, x0
  40483c:	adrp	x0, 436000 <winch@@Base+0x2021c>
  404840:	str	x21, [x0, #3552]
  404844:	str	x21, [x21, #8]
  404848:	str	x21, [x21]
  40484c:	add	x0, x21, #0x8, lsl #12
  404850:	str	wzr, [x0, #48]
  404854:	str	w20, [x0, #36]
  404858:	str	xzr, [x0, #40]
  40485c:	str	xzr, [x0, #56]
  404860:	str	wzr, [x0, #64]
  404864:	mov	w1, #0xffffffff            	// #-1
  404868:	str	w1, [x0, #32]
  40486c:	mov	x1, #0xffffffffffffffff    	// #-1
  404870:	str	x1, [x0, #72]
  404874:	bl	403aa4 <clear@@Base+0x438>
  404878:	tbnz	w20, #0, 404894 <clear@@Base+0x1228>
  40487c:	mov	x1, x21
  404880:	adrp	x0, 436000 <winch@@Base+0x2021c>
  404884:	ldr	x0, [x0, #2160]
  404888:	bl	40ce3c <clear@@Base+0x97d0>
  40488c:	ldr	x21, [sp, #32]
  404890:	b	404800 <clear@@Base+0x1194>
  404894:	mov	w0, w19
  404898:	bl	404798 <clear@@Base+0x112c>
  40489c:	cbnz	w0, 40487c <clear@@Base+0x1210>
  4048a0:	add	x1, x21, #0x8, lsl #12
  4048a4:	ldr	w0, [x1, #36]
  4048a8:	and	w0, w0, #0xfffffffe
  4048ac:	str	w0, [x1, #36]
  4048b0:	b	40487c <clear@@Base+0x1210>
  4048b4:	add	x0, x0, #0x8, lsl #12
  4048b8:	str	w19, [x0, #32]
  4048bc:	b	404818 <clear@@Base+0x11ac>
  4048c0:	stp	x29, x30, [sp, #-48]!
  4048c4:	mov	x29, sp
  4048c8:	stp	x19, x20, [sp, #16]
  4048cc:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4048d0:	ldr	x19, [x0, #3552]
  4048d4:	cbz	x19, 4048f4 <clear@@Base+0x1288>
  4048d8:	add	x0, x19, #0x8, lsl #12
  4048dc:	ldr	w0, [x0, #36]
  4048e0:	mov	w1, #0xd                   	// #13
  4048e4:	tst	w0, w1
  4048e8:	b.eq	40494c <clear@@Base+0x12e0>  // b.none
  4048ec:	and	w20, w0, #0x2
  4048f0:	tbz	w0, #1, 404900 <clear@@Base+0x1294>
  4048f4:	ldp	x19, x20, [sp, #16]
  4048f8:	ldp	x29, x30, [sp], #48
  4048fc:	ret
  404900:	str	x21, [sp, #32]
  404904:	ldr	x0, [x19]
  404908:	mov	x21, x19
  40490c:	cmp	x19, x0
  404910:	b.eq	404938 <clear@@Base+0x12cc>  // b.none
  404914:	ldr	x2, [x0]
  404918:	ldr	x1, [x0, #8]
  40491c:	str	x1, [x2, #8]
  404920:	ldr	x2, [x0]
  404924:	str	x2, [x1]
  404928:	bl	401a90 <free@plt>
  40492c:	ldr	x0, [x19]
  404930:	cmp	x21, x0
  404934:	b.ne	404914 <clear@@Base+0x12a8>  // b.any
  404938:	add	x0, x19, #0x8, lsl #12
  40493c:	str	wzr, [x0, #48]
  404940:	bl	403aa4 <clear@@Base+0x438>
  404944:	ldr	x21, [sp, #32]
  404948:	b	404950 <clear@@Base+0x12e4>
  40494c:	mov	w20, #0x1                   	// #1
  404950:	add	x0, x19, #0x8, lsl #12
  404954:	ldr	w0, [x0, #36]
  404958:	tbnz	w0, #1, 4048f4 <clear@@Base+0x1288>
  40495c:	tst	w0, #0xc
  404960:	b.eq	404980 <clear@@Base+0x1314>  // b.none
  404964:	adrp	x0, 436000 <winch@@Base+0x2021c>
  404968:	ldr	x0, [x0, #3552]
  40496c:	cbz	w20, 404990 <clear@@Base+0x1324>
  404970:	add	x0, x0, #0x8, lsl #12
  404974:	mov	w1, #0xffffffff            	// #-1
  404978:	str	w1, [x0, #32]
  40497c:	b	4048f4 <clear@@Base+0x1288>
  404980:	add	x19, x19, #0x8, lsl #12
  404984:	ldr	w0, [x19, #32]
  404988:	bl	401a20 <close@plt>
  40498c:	b	404964 <clear@@Base+0x12f8>
  404990:	bl	401a90 <free@plt>
  404994:	adrp	x0, 436000 <winch@@Base+0x2021c>
  404998:	str	xzr, [x0, #3552]
  40499c:	mov	x1, #0x0                   	// #0
  4049a0:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4049a4:	ldr	x0, [x0, #2160]
  4049a8:	bl	40ce3c <clear@@Base+0x97d0>
  4049ac:	b	4048f4 <clear@@Base+0x1288>
  4049b0:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4049b4:	ldr	x0, [x0, #3552]
  4049b8:	cbz	x0, 4049c8 <clear@@Base+0x135c>
  4049bc:	add	x0, x0, #0x8, lsl #12
  4049c0:	ldr	w0, [x0, #36]
  4049c4:	ret
  4049c8:	mov	w0, #0x0                   	// #0
  4049cc:	b	4049c4 <clear@@Base+0x1358>
  4049d0:	ldr	x6, [x1]
  4049d4:	ldr	x2, [x6]
  4049d8:	cmp	x2, x0
  4049dc:	b.hi	404a3c <clear@@Base+0x13d0>  // b.pmore
  4049e0:	ldr	w2, [x1, #8]
  4049e4:	subs	w2, w2, #0x1
  4049e8:	b.mi	404a44 <clear@@Base+0x13d8>  // b.first
  4049ec:	mov	w3, #0x0                   	// #0
  4049f0:	b	404a0c <clear@@Base+0x13a0>
  4049f4:	ldr	x2, [x6, x4]
  4049f8:	cmp	x2, x0
  4049fc:	b.ls	404a4c <clear@@Base+0x13e0>  // b.plast
  404a00:	sub	w2, w1, #0x1
  404a04:	cmp	w2, w3
  404a08:	b.lt	404a34 <clear@@Base+0x13c8>  // b.tstop
  404a0c:	add	w1, w2, w3
  404a10:	add	w1, w1, w1, lsr #31
  404a14:	asr	w1, w1, #1
  404a18:	sbfiz	x4, x1, #4, #32
  404a1c:	add	x5, x6, x4
  404a20:	ldr	x5, [x5, #8]
  404a24:	cmp	x5, x0
  404a28:	b.cs	4049f4 <clear@@Base+0x1388>  // b.hs, b.nlast
  404a2c:	add	w3, w1, #0x1
  404a30:	b	404a04 <clear@@Base+0x1398>
  404a34:	mov	w0, #0x0                   	// #0
  404a38:	ret
  404a3c:	mov	w0, #0x0                   	// #0
  404a40:	b	404a38 <clear@@Base+0x13cc>
  404a44:	mov	w0, #0x0                   	// #0
  404a48:	b	404a38 <clear@@Base+0x13cc>
  404a4c:	mov	w0, #0x1                   	// #1
  404a50:	b	404a38 <clear@@Base+0x13cc>
  404a54:	stp	x29, x30, [sp, #-96]!
  404a58:	mov	x29, sp
  404a5c:	stp	x19, x20, [sp, #16]
  404a60:	stp	x23, x24, [sp, #48]
  404a64:	ldrb	w1, [x0]
  404a68:	cbz	w1, 404bc4 <clear@@Base+0x1558>
  404a6c:	stp	x21, x22, [sp, #32]
  404a70:	stp	x25, x26, [sp, #64]
  404a74:	str	x27, [sp, #80]
  404a78:	mov	x24, x0
  404a7c:	mov	w20, #0x0                   	// #0
  404a80:	mov	w21, #0x0                   	// #0
  404a84:	adrp	x23, 436000 <winch@@Base+0x2021c>
  404a88:	add	x23, x23, #0xdf0
  404a8c:	add	x22, x23, #0x100
  404a90:	adrp	x25, 417000 <winch@@Base+0x121c>
  404a94:	add	x25, x25, #0x338
  404a98:	b	404ab0 <clear@@Base+0x1444>
  404a9c:	add	w21, w21, w21, lsl #2
  404aa0:	sub	w1, w1, #0x30
  404aa4:	add	w21, w1, w21, lsl #1
  404aa8:	ldrb	w1, [x24]
  404aac:	cbz	w1, 404b6c <clear@@Base+0x1500>
  404ab0:	add	x24, x24, #0x1
  404ab4:	cmp	w1, #0x62
  404ab8:	b.eq	404b10 <clear@@Base+0x14a4>  // b.none
  404abc:	b.hi	404af4 <clear@@Base+0x1488>  // b.pmore
  404ac0:	cmp	w1, #0x2e
  404ac4:	b.eq	404b18 <clear@@Base+0x14ac>  // b.none
  404ac8:	sub	w0, w1, #0x30
  404acc:	and	w0, w0, #0xff
  404ad0:	cmp	w0, #0x9
  404ad4:	b.ls	404a9c <clear@@Base+0x1430>  // b.plast
  404ad8:	mov	x1, #0x0                   	// #0
  404adc:	adrp	x0, 417000 <winch@@Base+0x121c>
  404ae0:	add	x0, x0, #0x328
  404ae4:	bl	4130e8 <error@@Base>
  404ae8:	mov	w0, #0x1                   	// #1
  404aec:	bl	401e44 <setlocale@plt+0x224>
  404af0:	b	404b00 <clear@@Base+0x1494>
  404af4:	cmp	w1, #0x63
  404af8:	b.ne	404ad8 <clear@@Base+0x146c>  // b.any
  404afc:	mov	w20, #0x2                   	// #2
  404b00:	mov	x19, x23
  404b04:	mov	w27, #0x1                   	// #1
  404b08:	add	w26, w21, w23
  404b0c:	b	404b44 <clear@@Base+0x14d8>
  404b10:	mov	w20, #0x3                   	// #3
  404b14:	b	404b00 <clear@@Base+0x1494>
  404b18:	mov	w20, #0x0                   	// #0
  404b1c:	b	404b00 <clear@@Base+0x1494>
  404b20:	mov	x1, #0x0                   	// #0
  404b24:	mov	x0, x25
  404b28:	bl	4130e8 <error@@Base>
  404b2c:	mov	w0, w27
  404b30:	bl	401e44 <setlocale@plt+0x224>
  404b34:	strb	w20, [x19], #1
  404b38:	sub	w1, w26, w19
  404b3c:	cmp	w1, #0x0
  404b40:	b.le	404b50 <clear@@Base+0x14e4>
  404b44:	cmp	x19, x22
  404b48:	b.cc	404b34 <clear@@Base+0x14c8>  // b.lo, b.ul, b.last
  404b4c:	b	404b20 <clear@@Base+0x14b4>
  404b50:	sub	w0, w21, #0x1
  404b54:	cmp	w21, #0x0
  404b58:	mov	x1, #0x1                   	// #1
  404b5c:	csinc	x0, x1, x0, le
  404b60:	add	x23, x23, x0
  404b64:	mov	w21, #0x0                   	// #0
  404b68:	b	404aa8 <clear@@Base+0x143c>
  404b6c:	adrp	x0, 436000 <winch@@Base+0x2021c>
  404b70:	add	x0, x0, #0xdf0
  404b74:	add	x0, x0, #0x100
  404b78:	cmp	x23, x0
  404b7c:	b.cs	404bb4 <clear@@Base+0x1548>  // b.hs, b.nlast
  404b80:	ldp	x21, x22, [sp, #32]
  404b84:	ldp	x25, x26, [sp, #64]
  404b88:	ldr	x27, [sp, #80]
  404b8c:	adrp	x0, 436000 <winch@@Base+0x2021c>
  404b90:	add	x0, x0, #0xdf0
  404b94:	add	x0, x0, #0x100
  404b98:	strb	w20, [x23], #1
  404b9c:	cmp	x23, x0
  404ba0:	b.cc	404b98 <clear@@Base+0x152c>  // b.lo, b.ul, b.last
  404ba4:	ldp	x19, x20, [sp, #16]
  404ba8:	ldp	x23, x24, [sp, #48]
  404bac:	ldp	x29, x30, [sp], #96
  404bb0:	ret
  404bb4:	ldp	x21, x22, [sp, #32]
  404bb8:	ldp	x25, x26, [sp, #64]
  404bbc:	ldr	x27, [sp, #80]
  404bc0:	b	404ba4 <clear@@Base+0x1538>
  404bc4:	mov	w20, w1
  404bc8:	adrp	x23, 436000 <winch@@Base+0x2021c>
  404bcc:	add	x23, x23, #0xdf0
  404bd0:	b	404b8c <clear@@Base+0x1520>
  404bd4:	cbz	x0, 404ca8 <clear@@Base+0x163c>
  404bd8:	stp	x29, x30, [sp, #-48]!
  404bdc:	mov	x29, sp
  404be0:	stp	x19, x20, [sp, #16]
  404be4:	str	x21, [sp, #32]
  404be8:	mov	x19, x0
  404bec:	mov	w21, w1
  404bf0:	ldrb	w1, [x0]
  404bf4:	mov	w0, #0x0                   	// #0
  404bf8:	cbz	w1, 404c5c <clear@@Base+0x15f0>
  404bfc:	adrp	x0, 433000 <winch@@Base+0x1d21c>
  404c00:	ldr	x1, [x0, #640]
  404c04:	cbz	x1, 404c28 <clear@@Base+0x15bc>
  404c08:	add	x20, x0, #0x280
  404c0c:	mov	x0, x19
  404c10:	bl	401a60 <strcmp@plt>
  404c14:	cbz	w0, 404c24 <clear@@Base+0x15b8>
  404c18:	ldr	x1, [x20, #16]!
  404c1c:	cbnz	x1, 404c0c <clear@@Base+0x15a0>
  404c20:	b	404c28 <clear@@Base+0x15bc>
  404c24:	ldr	x19, [x20, #8]
  404c28:	adrp	x0, 433000 <winch@@Base+0x1d21c>
  404c2c:	ldr	x1, [x0, #1328]
  404c30:	cbz	x1, 404c54 <clear@@Base+0x15e8>
  404c34:	adrp	x20, 433000 <winch@@Base+0x1d21c>
  404c38:	add	x20, x20, #0x280
  404c3c:	add	x20, x20, #0x2b0
  404c40:	mov	x0, x19
  404c44:	bl	401a60 <strcmp@plt>
  404c48:	cbz	w0, 404c6c <clear@@Base+0x1600>
  404c4c:	ldr	x1, [x20, #24]!
  404c50:	cbnz	x1, 404c40 <clear@@Base+0x15d4>
  404c54:	mov	w0, #0x0                   	// #0
  404c58:	cbz	w21, 404c88 <clear@@Base+0x161c>
  404c5c:	ldp	x19, x20, [sp, #16]
  404c60:	ldr	x21, [sp, #32]
  404c64:	ldp	x29, x30, [sp], #48
  404c68:	ret
  404c6c:	ldr	x0, [x20, #16]
  404c70:	bl	404a54 <clear@@Base+0x13e8>
  404c74:	ldr	x1, [x20, #8]
  404c78:	mov	w0, #0x1                   	// #1
  404c7c:	cbz	x1, 404c5c <clear@@Base+0x15f0>
  404c80:	str	w0, [x1]
  404c84:	b	404c5c <clear@@Base+0x15f0>
  404c88:	mov	x1, #0x0                   	// #0
  404c8c:	adrp	x0, 417000 <winch@@Base+0x121c>
  404c90:	add	x0, x0, #0x350
  404c94:	bl	4130e8 <error@@Base>
  404c98:	mov	w0, #0x1                   	// #1
  404c9c:	bl	401e44 <setlocale@plt+0x224>
  404ca0:	mov	w0, w21
  404ca4:	b	404c5c <clear@@Base+0x15f0>
  404ca8:	mov	w0, #0x0                   	// #0
  404cac:	ret
  404cb0:	stp	x29, x30, [sp, #-48]!
  404cb4:	mov	x29, sp
  404cb8:	stp	x19, x20, [sp, #16]
  404cbc:	stp	x21, x22, [sp, #32]
  404cc0:	mov	x21, x1
  404cc4:	mov	x22, x2
  404cc8:	mov	x19, x3
  404ccc:	cbz	x0, 404d30 <clear@@Base+0x16c4>
  404cd0:	mov	x20, x0
  404cd4:	adrp	x0, 436000 <winch@@Base+0x2021c>
  404cd8:	ldr	w0, [x0, #3824]
  404cdc:	cbz	w0, 404d28 <clear@@Base+0x16bc>
  404ce0:	ldrb	w4, [x20]
  404ce4:	cbz	w4, 404d30 <clear@@Base+0x16c4>
  404ce8:	mov	x5, x20
  404cec:	sub	w4, w4, #0x20
  404cf0:	and	w4, w4, #0xff
  404cf4:	cmp	w4, #0x5e
  404cf8:	b.hi	404d30 <clear@@Base+0x16c4>  // b.pmore
  404cfc:	ldrb	w4, [x5, #1]!
  404d00:	cbnz	w4, 404cec <clear@@Base+0x1680>
  404d04:	ldrb	w0, [x20]
  404d08:	cmp	w0, #0x2a
  404d0c:	b.eq	404d50 <clear@@Base+0x16e4>  // b.none
  404d10:	mov	w1, #0x6e                  	// #110
  404d14:	mov	x0, x20
  404d18:	bl	401aa0 <strchr@plt>
  404d1c:	cbnz	x0, 404d30 <clear@@Base+0x16c4>
  404d20:	mov	x19, x20
  404d24:	b	404d3c <clear@@Base+0x16d0>
  404d28:	ldrb	w0, [x20]
  404d2c:	cbnz	w0, 404d08 <clear@@Base+0x169c>
  404d30:	ldrb	w0, [x19]
  404d34:	cmp	w0, #0x2a
  404d38:	b.eq	404d7c <clear@@Base+0x1710>  // b.none
  404d3c:	str	x19, [x21]
  404d40:	ldp	x19, x20, [sp, #16]
  404d44:	ldp	x21, x22, [sp, #32]
  404d48:	ldp	x29, x30, [sp], #48
  404d4c:	ret
  404d50:	ldrb	w0, [x20, #1]
  404d54:	cbz	w0, 404d30 <clear@@Base+0x16c4>
  404d58:	ldrb	w0, [x20, #2]
  404d5c:	cbz	w0, 404d30 <clear@@Base+0x16c4>
  404d60:	mov	w1, #0x6e                  	// #110
  404d64:	add	x0, x20, #0x2
  404d68:	bl	401aa0 <strchr@plt>
  404d6c:	cbnz	x0, 404d30 <clear@@Base+0x16c4>
  404d70:	ldrb	w0, [x20, #1]
  404d74:	mov	x19, x20
  404d78:	b	404d84 <clear@@Base+0x1718>
  404d7c:	ldrb	w0, [x19, #1]
  404d80:	cbz	w0, 404d3c <clear@@Base+0x16d0>
  404d84:	cmp	w0, #0x73
  404d88:	b.eq	404dd4 <clear@@Base+0x1768>  // b.none
  404d8c:	cmp	w0, #0x73
  404d90:	b.hi	404db0 <clear@@Base+0x1744>  // b.pmore
  404d94:	cmp	w0, #0x64
  404d98:	b.eq	404dc4 <clear@@Base+0x1758>  // b.none
  404d9c:	cmp	w0, #0x6b
  404da0:	b.ne	404de0 <clear@@Base+0x1774>  // b.any
  404da4:	mov	w0, #0x4                   	// #4
  404da8:	str	w0, [x22]
  404dac:	b	404dcc <clear@@Base+0x1760>
  404db0:	cmp	w0, #0x75
  404db4:	b.ne	404de0 <clear@@Base+0x1774>  // b.any
  404db8:	mov	w0, #0x1                   	// #1
  404dbc:	str	w0, [x22]
  404dc0:	b	404dcc <clear@@Base+0x1760>
  404dc4:	mov	w0, #0x2                   	// #2
  404dc8:	str	w0, [x22]
  404dcc:	add	x19, x19, #0x2
  404dd0:	b	404d3c <clear@@Base+0x16d0>
  404dd4:	mov	w0, #0x8                   	// #8
  404dd8:	str	w0, [x22]
  404ddc:	b	404dcc <clear@@Base+0x1760>
  404de0:	str	wzr, [x22]
  404de4:	b	404dcc <clear@@Base+0x1760>
  404de8:	stp	x29, x30, [sp, #-32]!
  404dec:	mov	x29, sp
  404df0:	stp	x19, x20, [sp, #16]
  404df4:	adrp	x1, 41b000 <winch@@Base+0x521c>
  404df8:	add	x1, x1, #0x6a0
  404dfc:	mov	w0, #0x6                   	// #6
  404e00:	bl	401c20 <setlocale@plt>
  404e04:	adrp	x0, 417000 <winch@@Base+0x121c>
  404e08:	add	x0, x0, #0x368
  404e0c:	bl	409fcc <clear@@Base+0x6960>
  404e10:	mov	w1, #0x0                   	// #0
  404e14:	bl	404bd4 <clear@@Base+0x1568>
  404e18:	cbz	w0, 404e7c <clear@@Base+0x1810>
  404e1c:	adrp	x0, 417000 <winch@@Base+0x121c>
  404e20:	add	x0, x0, #0x3c8
  404e24:	bl	409fcc <clear@@Base+0x6960>
  404e28:	adrp	x19, 433000 <winch@@Base+0x1d21c>
  404e2c:	add	x19, x19, #0x280
  404e30:	add	x19, x19, #0x4a8
  404e34:	adrp	x20, 436000 <winch@@Base+0x2021c>
  404e38:	add	x20, x20, #0xdf0
  404e3c:	adrp	x3, 417000 <winch@@Base+0x121c>
  404e40:	add	x3, x3, #0x3d8
  404e44:	mov	x2, x19
  404e48:	add	x1, x20, #0x108
  404e4c:	bl	404cb0 <clear@@Base+0x1644>
  404e50:	adrp	x0, 417000 <winch@@Base+0x121c>
  404e54:	add	x0, x0, #0x3e8
  404e58:	bl	409fcc <clear@@Base+0x6960>
  404e5c:	adrp	x3, 417000 <winch@@Base+0x121c>
  404e60:	add	x3, x3, #0x3f8
  404e64:	mov	x2, x19
  404e68:	add	x1, x20, #0x110
  404e6c:	bl	404cb0 <clear@@Base+0x1644>
  404e70:	ldp	x19, x20, [sp, #16]
  404e74:	ldp	x29, x30, [sp], #32
  404e78:	ret
  404e7c:	adrp	x0, 417000 <winch@@Base+0x121c>
  404e80:	add	x0, x0, #0x378
  404e84:	bl	409fcc <clear@@Base+0x6960>
  404e88:	mov	x19, x0
  404e8c:	bl	40a044 <clear@@Base+0x69d8>
  404e90:	cbz	w0, 404f00 <clear@@Base+0x1894>
  404e94:	mov	w0, #0xe                   	// #14
  404e98:	bl	4018f0 <nl_langinfo@plt>
  404e9c:	mov	w1, #0x1                   	// #1
  404ea0:	bl	404bd4 <clear@@Base+0x1568>
  404ea4:	cbnz	w0, 404e1c <clear@@Base+0x17b0>
  404ea8:	adrp	x0, 417000 <winch@@Base+0x121c>
  404eac:	add	x0, x0, #0x388
  404eb0:	bl	409fcc <clear@@Base+0x6960>
  404eb4:	mov	x19, x0
  404eb8:	cbz	x0, 404f0c <clear@@Base+0x18a0>
  404ebc:	adrp	x1, 417000 <winch@@Base+0x121c>
  404ec0:	add	x1, x1, #0x3a8
  404ec4:	mov	x0, x19
  404ec8:	bl	401b30 <strstr@plt>
  404ecc:	cbz	x0, 404f38 <clear@@Base+0x18cc>
  404ed0:	mov	w1, #0x1                   	// #1
  404ed4:	adrp	x0, 417000 <winch@@Base+0x121c>
  404ed8:	add	x0, x0, #0x3b0
  404edc:	bl	404bd4 <clear@@Base+0x1568>
  404ee0:	cbnz	w0, 404e1c <clear@@Base+0x17b0>
  404ee4:	bl	401a70 <__ctype_b_loc@plt>
  404ee8:	adrp	x1, 436000 <winch@@Base+0x2021c>
  404eec:	add	x1, x1, #0xdf0
  404ef0:	mov	x2, #0x0                   	// #0
  404ef4:	mov	w5, #0x3                   	// #3
  404ef8:	mov	w4, #0x2                   	// #2
  404efc:	b	404f90 <clear@@Base+0x1924>
  404f00:	mov	x0, x19
  404f04:	bl	404a54 <clear@@Base+0x13e8>
  404f08:	b	404e1c <clear@@Base+0x17b0>
  404f0c:	adrp	x0, 417000 <winch@@Base+0x121c>
  404f10:	add	x0, x0, #0x390
  404f14:	bl	409fcc <clear@@Base+0x6960>
  404f18:	mov	x19, x0
  404f1c:	cbnz	x0, 404ebc <clear@@Base+0x1850>
  404f20:	adrp	x0, 417000 <winch@@Base+0x121c>
  404f24:	add	x0, x0, #0x3a0
  404f28:	bl	409fcc <clear@@Base+0x6960>
  404f2c:	mov	x19, x0
  404f30:	cbnz	x0, 404ebc <clear@@Base+0x1850>
  404f34:	b	404ee4 <clear@@Base+0x1878>
  404f38:	adrp	x1, 417000 <winch@@Base+0x121c>
  404f3c:	add	x1, x1, #0x3b0
  404f40:	mov	x0, x19
  404f44:	bl	401b30 <strstr@plt>
  404f48:	cbnz	x0, 404ed0 <clear@@Base+0x1864>
  404f4c:	adrp	x1, 417000 <winch@@Base+0x121c>
  404f50:	add	x1, x1, #0x3b8
  404f54:	mov	x0, x19
  404f58:	bl	401b30 <strstr@plt>
  404f5c:	cbnz	x0, 404ed0 <clear@@Base+0x1864>
  404f60:	adrp	x1, 417000 <winch@@Base+0x121c>
  404f64:	add	x1, x1, #0x3c0
  404f68:	mov	x0, x19
  404f6c:	bl	401b30 <strstr@plt>
  404f70:	cbnz	x0, 404ed0 <clear@@Base+0x1864>
  404f74:	b	404ee4 <clear@@Base+0x1878>
  404f78:	tbz	w3, #1, 404fa4 <clear@@Base+0x1938>
  404f7c:	strb	w4, [x1]
  404f80:	add	x2, x2, #0x2
  404f84:	add	x1, x1, #0x1
  404f88:	cmp	x2, #0x200
  404f8c:	b.eq	404e1c <clear@@Base+0x17b0>  // b.none
  404f90:	ldr	x3, [x0]
  404f94:	ldrh	w3, [x3, x2]
  404f98:	tbz	w3, #14, 404f78 <clear@@Base+0x190c>
  404f9c:	strb	wzr, [x1]
  404fa0:	b	404f80 <clear@@Base+0x1914>
  404fa4:	strb	w5, [x1]
  404fa8:	b	404f80 <clear@@Base+0x1914>
  404fac:	and	x0, x0, #0xff
  404fb0:	adrp	x1, 436000 <winch@@Base+0x2021c>
  404fb4:	add	x1, x1, #0xdf0
  404fb8:	ldrb	w0, [x1, x0]
  404fbc:	and	w0, w0, #0x2
  404fc0:	ret
  404fc4:	stp	x29, x30, [sp, #-16]!
  404fc8:	mov	x29, sp
  404fcc:	and	x3, x0, #0xff
  404fd0:	and	x1, x0, #0x80
  404fd4:	tbz	w0, #7, 404fe4 <clear@@Base+0x1978>
  404fd8:	adrp	x0, 436000 <winch@@Base+0x2021c>
  404fdc:	ldr	w0, [x0, #3824]
  404fe0:	cbnz	w0, 405084 <clear@@Base+0x1a18>
  404fe4:	adrp	x0, 436000 <winch@@Base+0x2021c>
  404fe8:	add	x0, x0, #0xdf0
  404fec:	ldrb	w0, [x0, x3]
  404ff0:	tbz	w0, #1, 405040 <clear@@Base+0x19d4>
  404ff4:	cmp	x3, #0x1b
  404ff8:	b.eq	40508c <clear@@Base+0x1a20>  // b.none
  404ffc:	cbnz	x1, 405014 <clear@@Base+0x19a8>
  405000:	eor	x0, x3, #0x40
  405004:	adrp	x1, 436000 <winch@@Base+0x2021c>
  405008:	add	x1, x1, #0xdf0
  40500c:	ldrb	w0, [x1, x0]
  405010:	tbz	w0, #1, 405060 <clear@@Base+0x19f4>
  405014:	adrp	x0, 436000 <winch@@Base+0x2021c>
  405018:	add	x0, x0, #0xdf0
  40501c:	ldr	x2, [x0, #264]
  405020:	mov	x1, #0x20                  	// #32
  405024:	add	x0, x0, #0x118
  405028:	bl	401870 <snprintf@plt>
  40502c:	adrp	x0, 436000 <winch@@Base+0x2021c>
  405030:	add	x0, x0, #0xdf0
  405034:	add	x0, x0, #0x118
  405038:	ldp	x29, x30, [sp], #16
  40503c:	ret
  405040:	adrp	x2, 417000 <winch@@Base+0x121c>
  405044:	add	x2, x2, #0x408
  405048:	mov	x1, #0x20                  	// #32
  40504c:	adrp	x0, 436000 <winch@@Base+0x2021c>
  405050:	add	x0, x0, #0xdf0
  405054:	add	x0, x0, #0x118
  405058:	bl	401870 <snprintf@plt>
  40505c:	b	40502c <clear@@Base+0x19c0>
  405060:	eor	w3, w3, #0x40
  405064:	adrp	x2, 417000 <winch@@Base+0x121c>
  405068:	add	x2, x2, #0x410
  40506c:	mov	x1, #0x20                  	// #32
  405070:	adrp	x0, 436000 <winch@@Base+0x2021c>
  405074:	add	x0, x0, #0xdf0
  405078:	add	x0, x0, #0x118
  40507c:	bl	401870 <snprintf@plt>
  405080:	b	40502c <clear@@Base+0x19c0>
  405084:	cmp	x3, #0x1b
  405088:	b.ne	405014 <clear@@Base+0x19a8>  // b.any
  40508c:	adrp	x0, 436000 <winch@@Base+0x2021c>
  405090:	mov	w1, #0x5345                	// #21317
  405094:	movk	w1, #0x43, lsl #16
  405098:	str	w1, [x0, #3848]
  40509c:	b	40502c <clear@@Base+0x19c0>
  4050a0:	and	w1, w0, #0xff
  4050a4:	tst	w0, #0x80
  4050a8:	b.eq	4050f0 <clear@@Base+0x1a84>  // b.none
  4050ac:	and	w0, w1, #0xe0
  4050b0:	cmp	w0, #0xc0
  4050b4:	b.eq	4050f8 <clear@@Base+0x1a8c>  // b.none
  4050b8:	and	w0, w1, #0xf0
  4050bc:	cmp	w0, #0xe0
  4050c0:	b.eq	405100 <clear@@Base+0x1a94>  // b.none
  4050c4:	and	w0, w1, #0xf8
  4050c8:	cmp	w0, #0xf0
  4050cc:	b.eq	405108 <clear@@Base+0x1a9c>  // b.none
  4050d0:	and	w0, w1, #0xfc
  4050d4:	cmp	w0, #0xf8
  4050d8:	b.eq	405110 <clear@@Base+0x1aa4>  // b.none
  4050dc:	and	w1, w1, #0xfe
  4050e0:	cmp	w1, #0xfc
  4050e4:	mov	w0, #0x6                   	// #6
  4050e8:	csinc	w0, w0, wzr, eq  // eq = none
  4050ec:	b	4050f4 <clear@@Base+0x1a88>
  4050f0:	mov	w0, #0x1                   	// #1
  4050f4:	ret
  4050f8:	mov	w0, #0x2                   	// #2
  4050fc:	b	4050f4 <clear@@Base+0x1a88>
  405100:	mov	w0, #0x3                   	// #3
  405104:	b	4050f4 <clear@@Base+0x1a88>
  405108:	mov	w0, #0x4                   	// #4
  40510c:	b	4050f4 <clear@@Base+0x1a88>
  405110:	mov	w0, #0x5                   	// #5
  405114:	b	4050f4 <clear@@Base+0x1a88>
  405118:	stp	x29, x30, [sp, #-48]!
  40511c:	mov	x29, sp
  405120:	stp	x19, x20, [sp, #16]
  405124:	str	x21, [sp, #32]
  405128:	mov	x19, x0
  40512c:	ldrb	w21, [x0]
  405130:	and	w0, w21, #0xfe
  405134:	cmp	w0, #0xfe
  405138:	b.eq	4051e0 <clear@@Base+0x1b74>  // b.none
  40513c:	mov	w20, w1
  405140:	mov	w0, w21
  405144:	bl	4050a0 <clear@@Base+0x1a34>
  405148:	cmp	w0, w20
  40514c:	b.gt	4051e8 <clear@@Base+0x1b7c>
  405150:	cmp	w0, #0x1
  405154:	b.eq	4051ec <clear@@Base+0x1b80>  // b.none
  405158:	cmp	w0, #0x2
  40515c:	b.eq	4051ac <clear@@Base+0x1b40>  // b.none
  405160:	mov	w1, #0x8                   	// #8
  405164:	sub	w2, w1, w0
  405168:	mov	w1, #0xffffffff            	// #-1
  40516c:	lsl	w1, w1, w2
  405170:	and	w2, w1, #0xff
  405174:	cmp	w21, w1, uxtb
  405178:	b.eq	4051c8 <clear@@Base+0x1b5c>  // b.none
  40517c:	mov	x2, #0x1                   	// #1
  405180:	cmp	w0, #0x1
  405184:	b.le	4051c0 <clear@@Base+0x1b54>
  405188:	ldrb	w1, [x19, x2]
  40518c:	and	w1, w1, #0xc0
  405190:	cmp	w1, #0x80
  405194:	b.ne	4051fc <clear@@Base+0x1b90>  // b.any
  405198:	add	x2, x2, #0x1
  40519c:	cmp	w0, w2
  4051a0:	b.gt	405188 <clear@@Base+0x1b1c>
  4051a4:	mov	w0, #0x1                   	// #1
  4051a8:	b	4051ec <clear@@Base+0x1b80>
  4051ac:	mov	x2, #0x1                   	// #1
  4051b0:	cmp	w21, #0xc1
  4051b4:	b.hi	405188 <clear@@Base+0x1b1c>  // b.pmore
  4051b8:	mov	w0, #0x0                   	// #0
  4051bc:	b	4051ec <clear@@Base+0x1b80>
  4051c0:	mov	w0, #0x1                   	// #1
  4051c4:	b	4051ec <clear@@Base+0x1b80>
  4051c8:	ldrb	w1, [x19, #1]
  4051cc:	and	w2, w2, w1
  4051d0:	cmp	w2, #0x80
  4051d4:	b.ne	40517c <clear@@Base+0x1b10>  // b.any
  4051d8:	mov	w0, #0x0                   	// #0
  4051dc:	b	4051ec <clear@@Base+0x1b80>
  4051e0:	mov	w0, #0x0                   	// #0
  4051e4:	b	4051ec <clear@@Base+0x1b80>
  4051e8:	mov	w0, #0x0                   	// #0
  4051ec:	ldp	x19, x20, [sp, #16]
  4051f0:	ldr	x21, [sp, #32]
  4051f4:	ldp	x29, x30, [sp], #48
  4051f8:	ret
  4051fc:	mov	w0, #0x0                   	// #0
  405200:	b	4051ec <clear@@Base+0x1b80>
  405204:	b	405214 <clear@@Base+0x1ba8>
  405208:	and	w2, w2, #0xfe
  40520c:	cmp	w2, #0xfe
  405210:	b.ne	40523c <clear@@Base+0x1bd0>  // b.any
  405214:	ldr	x3, [x0]
  405218:	add	x2, x3, #0x1
  40521c:	str	x2, [x0]
  405220:	cmp	x2, x1
  405224:	b.cs	40523c <clear@@Base+0x1bd0>  // b.hs, b.nlast
  405228:	ldrb	w2, [x3, #1]
  40522c:	and	w3, w2, #0xc0
  405230:	cmp	w3, #0xc0
  405234:	b.eq	405208 <clear@@Base+0x1b9c>  // b.none
  405238:	tbnz	w2, #7, 405214 <clear@@Base+0x1ba8>
  40523c:	ret
  405240:	stp	x29, x30, [sp, #-32]!
  405244:	mov	x29, sp
  405248:	stp	x19, x20, [sp, #16]
  40524c:	mov	x19, x0
  405250:	ldrb	w20, [x0]
  405254:	mov	w0, w20
  405258:	bl	4050a0 <clear@@Base+0x1a34>
  40525c:	cmp	w0, #0x4
  405260:	b.eq	405320 <clear@@Base+0x1cb4>  // b.none
  405264:	cmp	w0, #0x4
  405268:	b.le	4052c4 <clear@@Base+0x1c58>
  40526c:	cmp	w0, #0x5
  405270:	b.eq	405350 <clear@@Base+0x1ce4>  // b.none
  405274:	cmp	w0, #0x6
  405278:	b.ne	4052f8 <clear@@Base+0x1c8c>  // b.any
  40527c:	ldrb	w1, [x19, #2]
  405280:	ubfiz	w1, w1, #18, #6
  405284:	ldrb	w0, [x19, #3]
  405288:	ubfiz	w0, w0, #12, #6
  40528c:	orr	w1, w1, w0
  405290:	ldrb	w0, [x19, #1]
  405294:	ubfiz	w2, w0, #24, #6
  405298:	ubfiz	w0, w20, #30, #1
  40529c:	orr	w0, w2, w0
  4052a0:	orr	w1, w1, w0
  4052a4:	ldrb	w0, [x19, #4]
  4052a8:	ubfiz	w0, w0, #6, #6
  4052ac:	ldrb	w2, [x19, #5]
  4052b0:	and	w2, w2, #0x3f
  4052b4:	orr	w0, w0, w2
  4052b8:	orr	w0, w1, w0
  4052bc:	sxtw	x0, w0
  4052c0:	b	4052fc <clear@@Base+0x1c90>
  4052c4:	cmp	w0, #0x2
  4052c8:	b.eq	405308 <clear@@Base+0x1c9c>  // b.none
  4052cc:	cmp	w0, #0x3
  4052d0:	b.ne	4052f8 <clear@@Base+0x1c8c>  // b.any
  4052d4:	ldrb	w0, [x19, #1]
  4052d8:	ubfiz	w0, w0, #6, #6
  4052dc:	ubfiz	w20, w20, #12, #4
  4052e0:	orr	w0, w0, w20
  4052e4:	ldrb	w20, [x19, #2]
  4052e8:	and	w20, w20, #0x3f
  4052ec:	orr	w0, w0, w20
  4052f0:	sxtw	x0, w0
  4052f4:	b	4052fc <clear@@Base+0x1c90>
  4052f8:	and	x0, x20, #0xff
  4052fc:	ldp	x19, x20, [sp, #16]
  405300:	ldp	x29, x30, [sp], #32
  405304:	ret
  405308:	ubfiz	w0, w20, #6, #5
  40530c:	ldrb	w20, [x19, #1]
  405310:	and	w20, w20, #0x3f
  405314:	orr	w0, w0, w20
  405318:	sxtw	x0, w0
  40531c:	b	4052fc <clear@@Base+0x1c90>
  405320:	ldrb	w0, [x19, #1]
  405324:	ubfiz	w0, w0, #12, #6
  405328:	ubfiz	w20, w20, #18, #3
  40532c:	orr	w0, w0, w20
  405330:	ldrb	w1, [x19, #2]
  405334:	ubfiz	w1, w1, #6, #6
  405338:	ldrb	w2, [x19, #3]
  40533c:	and	w2, w2, #0x3f
  405340:	orr	w1, w1, w2
  405344:	orr	w0, w0, w1
  405348:	sxtw	x0, w0
  40534c:	b	4052fc <clear@@Base+0x1c90>
  405350:	ldrb	w1, [x19, #2]
  405354:	ubfiz	w1, w1, #12, #6
  405358:	ldrb	w0, [x19, #3]
  40535c:	ubfiz	w0, w0, #6, #6
  405360:	orr	w1, w1, w0
  405364:	ldrb	w0, [x19, #1]
  405368:	ubfiz	w2, w0, #18, #6
  40536c:	ubfiz	w0, w20, #24, #2
  405370:	orr	w0, w2, w0
  405374:	orr	w1, w1, w0
  405378:	ldrb	w0, [x19, #4]
  40537c:	and	w0, w0, #0x3f
  405380:	orr	w0, w1, w0
  405384:	sxtw	x0, w0
  405388:	b	4052fc <clear@@Base+0x1c90>
  40538c:	adrp	x2, 436000 <winch@@Base+0x2021c>
  405390:	ldr	w2, [x2, #3824]
  405394:	cmp	x1, #0x7f
  405398:	ccmp	w2, #0x0, #0x4, hi  // hi = pmore
  40539c:	b.ne	4053b4 <clear@@Base+0x1d48>  // b.any
  4053a0:	ldr	x2, [x0]
  4053a4:	add	x3, x2, #0x1
  4053a8:	str	x3, [x0]
  4053ac:	strb	w1, [x2]
  4053b0:	ret
  4053b4:	cmp	x1, #0x7ff
  4053b8:	b.hi	4053f0 <clear@@Base+0x1d84>  // b.pmore
  4053bc:	ldr	x3, [x0]
  4053c0:	add	x2, x3, #0x1
  4053c4:	str	x2, [x0]
  4053c8:	lsr	x2, x1, #6
  4053cc:	orr	w2, w2, #0xffffffc0
  4053d0:	strb	w2, [x3]
  4053d4:	ldr	x2, [x0]
  4053d8:	add	x3, x2, #0x1
  4053dc:	str	x3, [x0]
  4053e0:	and	w1, w1, #0x3f
  4053e4:	orr	w1, w1, #0xffffff80
  4053e8:	strb	w1, [x2]
  4053ec:	b	4053b0 <clear@@Base+0x1d44>
  4053f0:	mov	x2, #0xffff                	// #65535
  4053f4:	cmp	x1, x2
  4053f8:	b.hi	405448 <clear@@Base+0x1ddc>  // b.pmore
  4053fc:	ldr	x3, [x0]
  405400:	add	x2, x3, #0x1
  405404:	str	x2, [x0]
  405408:	lsr	x2, x1, #12
  40540c:	orr	w2, w2, #0xffffffe0
  405410:	strb	w2, [x3]
  405414:	ldr	x3, [x0]
  405418:	add	x2, x3, #0x1
  40541c:	str	x2, [x0]
  405420:	ubfx	w2, w1, #6, #6
  405424:	orr	w2, w2, #0xffffff80
  405428:	strb	w2, [x3]
  40542c:	ldr	x2, [x0]
  405430:	add	x3, x2, #0x1
  405434:	str	x3, [x0]
  405438:	and	w1, w1, #0x3f
  40543c:	orr	w1, w1, #0xffffff80
  405440:	strb	w1, [x2]
  405444:	b	4053b0 <clear@@Base+0x1d44>
  405448:	mov	x2, #0x1fffff              	// #2097151
  40544c:	cmp	x1, x2
  405450:	b.hi	4054b8 <clear@@Base+0x1e4c>  // b.pmore
  405454:	ldr	x3, [x0]
  405458:	add	x2, x3, #0x1
  40545c:	str	x2, [x0]
  405460:	lsr	x2, x1, #18
  405464:	orr	w2, w2, #0xfffffff0
  405468:	strb	w2, [x3]
  40546c:	ldr	x3, [x0]
  405470:	add	x2, x3, #0x1
  405474:	str	x2, [x0]
  405478:	ubfx	w2, w1, #12, #6
  40547c:	orr	w2, w2, #0xffffff80
  405480:	strb	w2, [x3]
  405484:	ldr	x3, [x0]
  405488:	add	x2, x3, #0x1
  40548c:	str	x2, [x0]
  405490:	ubfx	w2, w1, #6, #6
  405494:	orr	w2, w2, #0xffffff80
  405498:	strb	w2, [x3]
  40549c:	ldr	x2, [x0]
  4054a0:	add	x3, x2, #0x1
  4054a4:	str	x3, [x0]
  4054a8:	and	w0, w1, #0x3f
  4054ac:	orr	w0, w0, #0xffffff80
  4054b0:	strb	w0, [x2]
  4054b4:	b	4053b0 <clear@@Base+0x1d44>
  4054b8:	mov	x2, #0x3ffffff             	// #67108863
  4054bc:	cmp	x1, x2
  4054c0:	b.hi	405540 <clear@@Base+0x1ed4>  // b.pmore
  4054c4:	ldr	x3, [x0]
  4054c8:	add	x2, x3, #0x1
  4054cc:	str	x2, [x0]
  4054d0:	lsr	x2, x1, #24
  4054d4:	orr	w2, w2, #0xfffffff0
  4054d8:	strb	w2, [x3]
  4054dc:	ldr	x3, [x0]
  4054e0:	add	x2, x3, #0x1
  4054e4:	str	x2, [x0]
  4054e8:	ubfx	w2, w1, #18, #6
  4054ec:	orr	w2, w2, #0xffffff80
  4054f0:	strb	w2, [x3]
  4054f4:	ldr	x3, [x0]
  4054f8:	add	x2, x3, #0x1
  4054fc:	str	x2, [x0]
  405500:	ubfx	w2, w1, #12, #6
  405504:	orr	w2, w2, #0xffffff80
  405508:	strb	w2, [x3]
  40550c:	ldr	x3, [x0]
  405510:	add	x2, x3, #0x1
  405514:	str	x2, [x0]
  405518:	ubfx	w2, w1, #6, #6
  40551c:	orr	w2, w2, #0xffffff80
  405520:	strb	w2, [x3]
  405524:	ldr	x2, [x0]
  405528:	add	x3, x2, #0x1
  40552c:	str	x3, [x0]
  405530:	and	w0, w1, #0x3f
  405534:	orr	w0, w0, #0xffffff80
  405538:	strb	w0, [x2]
  40553c:	b	4053b0 <clear@@Base+0x1d44>
  405540:	ldr	x3, [x0]
  405544:	add	x2, x3, #0x1
  405548:	str	x2, [x0]
  40554c:	ubfx	w2, w1, #30, #1
  405550:	orr	w2, w2, #0xfffffff0
  405554:	strb	w2, [x3]
  405558:	ldr	x3, [x0]
  40555c:	add	x2, x3, #0x1
  405560:	str	x2, [x0]
  405564:	ubfx	w2, w1, #24, #6
  405568:	orr	w2, w2, #0xffffff80
  40556c:	strb	w2, [x3]
  405570:	ldr	x3, [x0]
  405574:	add	x2, x3, #0x1
  405578:	str	x2, [x0]
  40557c:	ubfx	w2, w1, #18, #6
  405580:	orr	w2, w2, #0xffffff80
  405584:	strb	w2, [x3]
  405588:	ldr	x3, [x0]
  40558c:	add	x2, x3, #0x1
  405590:	str	x2, [x0]
  405594:	ubfx	w2, w1, #12, #6
  405598:	orr	w2, w2, #0xffffff80
  40559c:	strb	w2, [x3]
  4055a0:	ldr	x3, [x0]
  4055a4:	add	x2, x3, #0x1
  4055a8:	str	x2, [x0]
  4055ac:	ubfx	w2, w1, #6, #6
  4055b0:	orr	w2, w2, #0xffffff80
  4055b4:	strb	w2, [x3]
  4055b8:	ldr	x2, [x0]
  4055bc:	add	x3, x2, #0x1
  4055c0:	str	x3, [x0]
  4055c4:	and	w0, w1, #0x3f
  4055c8:	orr	w0, w0, #0xffffff80
  4055cc:	strb	w0, [x2]
  4055d0:	b	4053b0 <clear@@Base+0x1d44>
  4055d4:	stp	x29, x30, [sp, #-48]!
  4055d8:	mov	x29, sp
  4055dc:	stp	x19, x20, [sp, #16]
  4055e0:	stp	x21, x22, [sp, #32]
  4055e4:	mov	x21, x0
  4055e8:	mov	x20, x2
  4055ec:	ldr	x19, [x0]
  4055f0:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4055f4:	ldr	w0, [x0, #3824]
  4055f8:	cbnz	w0, 405640 <clear@@Base+0x1fd4>
  4055fc:	cmp	w1, #0x0
  405600:	b.le	405628 <clear@@Base+0x1fbc>
  405604:	mov	x0, #0x0                   	// #0
  405608:	cmp	x19, x2
  40560c:	b.cs	405614 <clear@@Base+0x1fa8>  // b.hs, b.nlast
  405610:	ldrb	w0, [x19], #1
  405614:	str	x19, [x21]
  405618:	ldp	x19, x20, [sp, #16]
  40561c:	ldp	x21, x22, [sp, #32]
  405620:	ldp	x29, x30, [sp], #48
  405624:	ret
  405628:	mov	x0, #0x0                   	// #0
  40562c:	cmp	x19, x2
  405630:	b.ls	405614 <clear@@Base+0x1fa8>  // b.plast
  405634:	ldurb	w0, [x19, #-1]
  405638:	sub	x19, x19, #0x1
  40563c:	b	405614 <clear@@Base+0x1fa8>
  405640:	cmp	w1, #0x0
  405644:	b.le	40566c <clear@@Base+0x2000>
  405648:	ldrb	w0, [x19]
  40564c:	bl	4050a0 <clear@@Base+0x1a34>
  405650:	add	x22, x19, w0, sxtw
  405654:	cmp	x22, x20
  405658:	b.hi	4056b0 <clear@@Base+0x2044>  // b.pmore
  40565c:	mov	x0, x19
  405660:	bl	405240 <clear@@Base+0x1bd4>
  405664:	mov	x19, x22
  405668:	b	405614 <clear@@Base+0x1fa8>
  40566c:	cmp	x19, x2
  405670:	b.ls	405690 <clear@@Base+0x2024>  // b.plast
  405674:	ldurb	w1, [x19, #-1]
  405678:	and	w1, w1, #0xc0
  40567c:	cmp	w1, #0x80
  405680:	b.ne	405698 <clear@@Base+0x202c>  // b.any
  405684:	sub	x19, x19, #0x1
  405688:	cmp	x20, x19
  40568c:	b.ne	405674 <clear@@Base+0x2008>  // b.any
  405690:	mov	x0, #0x0                   	// #0
  405694:	b	405614 <clear@@Base+0x1fa8>
  405698:	cmp	x20, x19
  40569c:	b.cs	4056bc <clear@@Base+0x2050>  // b.hs, b.nlast
  4056a0:	sub	x19, x19, #0x1
  4056a4:	mov	x0, x19
  4056a8:	bl	405240 <clear@@Base+0x1bd4>
  4056ac:	b	405614 <clear@@Base+0x1fa8>
  4056b0:	mov	x19, x20
  4056b4:	mov	x0, #0x0                   	// #0
  4056b8:	b	405614 <clear@@Base+0x1fa8>
  4056bc:	mov	x0, #0x0                   	// #0
  4056c0:	b	405614 <clear@@Base+0x1fa8>
  4056c4:	stp	x29, x30, [sp, #-32]!
  4056c8:	mov	x29, sp
  4056cc:	str	x19, [sp, #16]
  4056d0:	mov	x19, x0
  4056d4:	adrp	x1, 433000 <winch@@Base+0x1d21c>
  4056d8:	add	x1, x1, #0x280
  4056dc:	add	x1, x1, #0x4b0
  4056e0:	bl	4049d0 <clear@@Base+0x1364>
  4056e4:	cbnz	w0, 405718 <clear@@Base+0x20ac>
  4056e8:	adrp	x1, 43b000 <PC+0x47b8>
  4056ec:	ldr	w1, [x1, #596]
  4056f0:	cmp	w1, #0x2
  4056f4:	b.eq	40571c <clear@@Base+0x20b0>  // b.none
  4056f8:	adrp	x1, 433000 <winch@@Base+0x1d21c>
  4056fc:	add	x1, x1, #0x280
  405700:	add	x1, x1, #0x4c0
  405704:	mov	x0, x19
  405708:	bl	4049d0 <clear@@Base+0x1364>
  40570c:	cmp	w0, #0x0
  405710:	cset	w0, ne  // ne = any
  405714:	b	40571c <clear@@Base+0x20b0>
  405718:	mov	w0, #0x1                   	// #1
  40571c:	ldr	x19, [sp, #16]
  405720:	ldp	x29, x30, [sp], #32
  405724:	ret
  405728:	stp	x29, x30, [sp, #-32]!
  40572c:	mov	x29, sp
  405730:	str	x19, [sp, #16]
  405734:	mov	x19, x0
  405738:	adrp	x1, 433000 <winch@@Base+0x1d21c>
  40573c:	add	x1, x1, #0x280
  405740:	add	x1, x1, #0x4d0
  405744:	bl	4049d0 <clear@@Base+0x1364>
  405748:	cbnz	w0, 40577c <clear@@Base+0x2110>
  40574c:	adrp	x1, 43b000 <PC+0x47b8>
  405750:	ldr	w1, [x1, #596]
  405754:	cmp	w1, #0x2
  405758:	b.ne	405780 <clear@@Base+0x2114>  // b.any
  40575c:	adrp	x1, 433000 <winch@@Base+0x1d21c>
  405760:	add	x1, x1, #0x280
  405764:	add	x1, x1, #0x4c0
  405768:	mov	x0, x19
  40576c:	bl	4049d0 <clear@@Base+0x1364>
  405770:	cmp	w0, #0x0
  405774:	cset	w0, ne  // ne = any
  405778:	b	405780 <clear@@Base+0x2114>
  40577c:	mov	w0, #0x1                   	// #1
  405780:	ldr	x19, [sp, #16]
  405784:	ldp	x29, x30, [sp], #32
  405788:	ret
  40578c:	adrp	x1, 436000 <winch@@Base+0x2021c>
  405790:	ldr	w1, [x1, #3824]
  405794:	cbnz	w1, 4057b0 <clear@@Base+0x2144>
  405798:	and	x0, x0, #0xff
  40579c:	adrp	x1, 436000 <winch@@Base+0x2021c>
  4057a0:	add	x1, x1, #0xdf0
  4057a4:	ldrb	w0, [x1, x0]
  4057a8:	and	w0, w0, #0x1
  4057ac:	ret
  4057b0:	stp	x29, x30, [sp, #-16]!
  4057b4:	mov	x29, sp
  4057b8:	bl	405728 <clear@@Base+0x20bc>
  4057bc:	ldp	x29, x30, [sp], #16
  4057c0:	ret
  4057c4:	cmp	x0, #0x1b
  4057c8:	b.eq	405834 <clear@@Base+0x21c8>  // b.none
  4057cc:	stp	x29, x30, [sp, #-48]!
  4057d0:	mov	x29, sp
  4057d4:	str	x19, [sp, #16]
  4057d8:	mov	x19, x0
  4057dc:	cmp	x0, #0x7f
  4057e0:	b.hi	405874 <clear@@Base+0x2208>  // b.pmore
  4057e4:	and	x0, x0, #0xff
  4057e8:	adrp	x1, 436000 <winch@@Base+0x2021c>
  4057ec:	add	x1, x1, #0xdf0
  4057f0:	ldrb	w0, [x1, x0]
  4057f4:	tbz	w0, #1, 4058e8 <clear@@Base+0x227c>
  4057f8:	eor	x0, x19, #0x40
  4057fc:	adrp	x1, 436000 <winch@@Base+0x2021c>
  405800:	add	x1, x1, #0xdf0
  405804:	ldrb	w0, [x1, x0]
  405808:	tbnz	w0, #1, 405854 <clear@@Base+0x21e8>
  40580c:	eor	w3, w19, #0x40
  405810:	and	w3, w3, #0xff
  405814:	adrp	x2, 417000 <winch@@Base+0x121c>
  405818:	add	x2, x2, #0x410
  40581c:	mov	x1, #0x20                  	// #32
  405820:	adrp	x0, 436000 <winch@@Base+0x2021c>
  405824:	add	x0, x0, #0xdf0
  405828:	add	x0, x0, #0x138
  40582c:	bl	401870 <snprintf@plt>
  405830:	b	4058b0 <clear@@Base+0x2244>
  405834:	adrp	x0, 436000 <winch@@Base+0x2021c>
  405838:	mov	w1, #0x5345                	// #21317
  40583c:	movk	w1, #0x43, lsl #16
  405840:	str	w1, [x0, #3880]
  405844:	adrp	x0, 436000 <winch@@Base+0x2021c>
  405848:	add	x0, x0, #0xdf0
  40584c:	add	x0, x0, #0x138
  405850:	ret
  405854:	adrp	x0, 436000 <winch@@Base+0x2021c>
  405858:	add	x0, x0, #0xdf0
  40585c:	and	w3, w19, #0xff
  405860:	ldr	x2, [x0, #264]
  405864:	mov	x1, #0x20                  	// #32
  405868:	add	x0, x0, #0x138
  40586c:	bl	401870 <snprintf@plt>
  405870:	b	4058b0 <clear@@Base+0x2244>
  405874:	bl	405728 <clear@@Base+0x20bc>
  405878:	cbnz	w0, 4058c8 <clear@@Base+0x225c>
  40587c:	adrp	x0, 436000 <winch@@Base+0x2021c>
  405880:	add	x0, x0, #0xdf0
  405884:	add	x0, x0, #0x138
  405888:	str	x0, [sp, #40]
  40588c:	mov	x0, #0x7fffffff            	// #2147483647
  405890:	cmp	x19, x0
  405894:	mov	x0, #0xfffd                	// #65533
  405898:	csel	x19, x19, x0, ls  // ls = plast
  40589c:	mov	x1, x19
  4058a0:	add	x0, sp, #0x28
  4058a4:	bl	40538c <clear@@Base+0x1d20>
  4058a8:	ldr	x0, [sp, #40]
  4058ac:	strb	wzr, [x0]
  4058b0:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4058b4:	add	x0, x0, #0xdf0
  4058b8:	add	x0, x0, #0x138
  4058bc:	ldr	x19, [sp, #16]
  4058c0:	ldp	x29, x30, [sp], #48
  4058c4:	ret
  4058c8:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4058cc:	add	x0, x0, #0xdf0
  4058d0:	mov	x3, x19
  4058d4:	ldr	x2, [x0, #272]
  4058d8:	mov	x1, #0x20                  	// #32
  4058dc:	add	x0, x0, #0x138
  4058e0:	bl	401870 <snprintf@plt>
  4058e4:	b	4058b0 <clear@@Base+0x2244>
  4058e8:	mov	x0, x19
  4058ec:	bl	405728 <clear@@Base+0x20bc>
  4058f0:	cbnz	w0, 4058c8 <clear@@Base+0x225c>
  4058f4:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4058f8:	add	x0, x0, #0xdf0
  4058fc:	add	x0, x0, #0x138
  405900:	str	x0, [sp, #40]
  405904:	b	40589c <clear@@Base+0x2230>
  405908:	stp	x29, x30, [sp, #-16]!
  40590c:	mov	x29, sp
  405910:	adrp	x1, 433000 <winch@@Base+0x1d21c>
  405914:	add	x1, x1, #0x280
  405918:	add	x1, x1, #0x4e0
  40591c:	bl	4049d0 <clear@@Base+0x1364>
  405920:	ldp	x29, x30, [sp], #16
  405924:	ret
  405928:	cmp	x0, #0x644
  40592c:	b.eq	405938 <clear@@Base+0x22cc>  // b.none
  405930:	mov	w0, #0x0                   	// #0
  405934:	ret
  405938:	cmp	x1, #0x622
  40593c:	b.eq	405974 <clear@@Base+0x2308>  // b.none
  405940:	cmp	x0, #0x644
  405944:	b.ne	40597c <clear@@Base+0x2310>  // b.any
  405948:	cmp	x1, #0x623
  40594c:	b.eq	405984 <clear@@Base+0x2318>  // b.none
  405950:	cmp	x0, #0x644
  405954:	b.ne	40598c <clear@@Base+0x2320>  // b.any
  405958:	cmp	x1, #0x625
  40595c:	b.eq	405994 <clear@@Base+0x2328>  // b.none
  405960:	cmp	x0, #0x644
  405964:	b.ne	40599c <clear@@Base+0x2330>  // b.any
  405968:	cmp	x1, #0x627
  40596c:	cset	w0, eq  // eq = none
  405970:	b	405934 <clear@@Base+0x22c8>
  405974:	mov	w0, #0x1                   	// #1
  405978:	b	405934 <clear@@Base+0x22c8>
  40597c:	mov	w0, #0x0                   	// #0
  405980:	b	405934 <clear@@Base+0x22c8>
  405984:	mov	w0, #0x1                   	// #1
  405988:	b	405934 <clear@@Base+0x22c8>
  40598c:	mov	w0, #0x0                   	// #0
  405990:	b	405934 <clear@@Base+0x22c8>
  405994:	mov	w0, #0x1                   	// #1
  405998:	b	405934 <clear@@Base+0x22c8>
  40599c:	mov	w0, #0x0                   	// #0
  4059a0:	b	405934 <clear@@Base+0x22c8>
  4059a4:	stp	x29, x30, [sp, #-80]!
  4059a8:	mov	x29, sp
  4059ac:	stp	x19, x20, [sp, #16]
  4059b0:	stp	x21, x22, [sp, #32]
  4059b4:	str	x23, [sp, #48]
  4059b8:	str	x0, [sp, #72]
  4059bc:	mov	x19, x1
  4059c0:	mov	x22, x3
  4059c4:	mov	x23, x4
  4059c8:	cmp	w2, #0x1
  4059cc:	b.eq	405a14 <clear@@Base+0x23a8>  // b.none
  4059d0:	mov	x0, x1
  4059d4:	bl	4057c4 <clear@@Base+0x2158>
  4059d8:	mov	x21, x0
  4059dc:	mov	x0, x19
  4059e0:	bl	4056c4 <clear@@Base+0x2058>
  4059e4:	mov	w20, #0x0                   	// #0
  4059e8:	cbz	w0, 405a2c <clear@@Base+0x23c0>
  4059ec:	cbz	x22, 4059f4 <clear@@Base+0x2388>
  4059f0:	str	w20, [x22]
  4059f4:	cbz	x23, 4059fc <clear@@Base+0x2390>
  4059f8:	str	w20, [x23]
  4059fc:	mov	x0, x21
  405a00:	ldp	x19, x20, [sp, #16]
  405a04:	ldp	x21, x22, [sp, #32]
  405a08:	ldr	x23, [sp, #48]
  405a0c:	ldp	x29, x30, [sp], #80
  405a10:	ret
  405a14:	sxtw	x0, w1
  405a18:	bl	404fc4 <clear@@Base+0x1958>
  405a1c:	mov	x21, x0
  405a20:	bl	4017b0 <strlen@plt>
  405a24:	mov	w20, w0
  405a28:	b	4059ec <clear@@Base+0x2380>
  405a2c:	mov	x0, x19
  405a30:	bl	405728 <clear@@Base+0x20bc>
  405a34:	mov	w20, w0
  405a38:	cbz	w0, 405a4c <clear@@Base+0x23e0>
  405a3c:	mov	x0, x21
  405a40:	bl	4017b0 <strlen@plt>
  405a44:	mov	w20, w0
  405a48:	b	4059ec <clear@@Base+0x2380>
  405a4c:	adrp	x2, 436000 <winch@@Base+0x2021c>
  405a50:	add	x2, x2, #0xf48
  405a54:	mov	w1, #0xffffffff            	// #-1
  405a58:	add	x0, sp, #0x48
  405a5c:	bl	4055d4 <clear@@Base+0x1f68>
  405a60:	mov	x1, x19
  405a64:	bl	405928 <clear@@Base+0x22bc>
  405a68:	cbnz	w0, 4059ec <clear@@Base+0x2380>
  405a6c:	mov	x0, x19
  405a70:	bl	405908 <clear@@Base+0x229c>
  405a74:	cmp	w0, #0x0
  405a78:	cset	w20, ne  // ne = any
  405a7c:	add	w20, w20, #0x1
  405a80:	b	4059ec <clear@@Base+0x2380>
  405a84:	stp	x29, x30, [sp, #-48]!
  405a88:	mov	x29, sp
  405a8c:	stp	x19, x20, [sp, #16]
  405a90:	stp	x21, x22, [sp, #32]
  405a94:	mov	x19, x0
  405a98:	mov	x20, x1
  405a9c:	mov	x21, x2
  405aa0:	ldr	x22, [x0]
  405aa4:	adrp	x2, 436000 <winch@@Base+0x2021c>
  405aa8:	add	x2, x2, #0xf48
  405aac:	mov	w1, #0xffffffff            	// #-1
  405ab0:	bl	4055d4 <clear@@Base+0x1f68>
  405ab4:	mov	x1, x0
  405ab8:	ldr	x0, [x19]
  405abc:	mov	x4, x21
  405ac0:	mov	x3, x20
  405ac4:	sub	x2, x22, x0
  405ac8:	bl	4059a4 <clear@@Base+0x2338>
  405acc:	ldp	x19, x20, [sp, #16]
  405ad0:	ldp	x21, x22, [sp, #32]
  405ad4:	ldp	x29, x30, [sp], #48
  405ad8:	ret
  405adc:	adrp	x0, 436000 <winch@@Base+0x2021c>
  405ae0:	add	x0, x0, #0xf48
  405ae4:	ldr	w1, [x0, #2048]
  405ae8:	ldr	w0, [x0, #2052]
  405aec:	cmp	w1, w0
  405af0:	b.le	405b8c <clear@@Base+0x2520>
  405af4:	stp	x29, x30, [sp, #-48]!
  405af8:	mov	x29, sp
  405afc:	stp	x19, x20, [sp, #16]
  405b00:	adrp	x19, 436000 <winch@@Base+0x2021c>
  405b04:	add	x19, x19, #0xf48
  405b08:	add	x20, x19, #0x808
  405b0c:	b	405b2c <clear@@Base+0x24c0>
  405b10:	ldr	w0, [x19, #2048]
  405b14:	ldr	w1, [sp, #40]
  405b18:	sub	w0, w0, w1
  405b1c:	str	w0, [x19, #2048]
  405b20:	ldr	w1, [x19, #2052]
  405b24:	cmp	w0, w1
  405b28:	b.le	405b6c <clear@@Base+0x2500>
  405b2c:	add	x2, sp, #0x2c
  405b30:	add	x1, sp, #0x28
  405b34:	mov	x0, x20
  405b38:	bl	405a84 <clear@@Base+0x2418>
  405b3c:	ldr	w0, [sp, #44]
  405b40:	sub	w1, w0, #0x1
  405b44:	str	w1, [sp, #44]
  405b48:	cmp	w0, #0x0
  405b4c:	b.le	405b10 <clear@@Base+0x24a4>
  405b50:	bl	403910 <clear@@Base+0x2a4>
  405b54:	ldr	w0, [sp, #44]
  405b58:	sub	w1, w0, #0x1
  405b5c:	str	w1, [sp, #44]
  405b60:	cmp	w0, #0x0
  405b64:	b.gt	405b50 <clear@@Base+0x24e4>
  405b68:	b	405b10 <clear@@Base+0x24a4>
  405b6c:	adrp	x0, 436000 <winch@@Base+0x2021c>
  405b70:	add	x0, x0, #0xf48
  405b74:	ldrsw	x1, [x0, #2064]
  405b78:	add	x1, x0, x1
  405b7c:	str	x1, [x0, #2056]
  405b80:	ldp	x19, x20, [sp, #16]
  405b84:	ldp	x29, x30, [sp], #48
  405b88:	ret
  405b8c:	adrp	x0, 436000 <winch@@Base+0x2021c>
  405b90:	add	x0, x0, #0xf48
  405b94:	ldrsw	x1, [x0, #2064]
  405b98:	add	x1, x0, x1
  405b9c:	str	x1, [x0, #2056]
  405ba0:	ret
  405ba4:	stp	x29, x30, [sp, #-48]!
  405ba8:	mov	x29, sp
  405bac:	stp	x19, x20, [sp, #16]
  405bb0:	stp	x21, x22, [sp, #32]
  405bb4:	mov	x19, x0
  405bb8:	mov	x21, x1
  405bbc:	mov	x22, x2
  405bc0:	ldr	x20, [x0]
  405bc4:	mov	x0, x20
  405bc8:	bl	4017b0 <strlen@plt>
  405bcc:	add	x2, x20, x0
  405bd0:	mov	w1, #0x1                   	// #1
  405bd4:	mov	x0, x19
  405bd8:	bl	4055d4 <clear@@Base+0x1f68>
  405bdc:	ldr	x2, [x19]
  405be0:	mov	x4, x22
  405be4:	mov	x3, x21
  405be8:	sub	x2, x2, x20
  405bec:	mov	x1, x0
  405bf0:	mov	x0, x20
  405bf4:	bl	4059a4 <clear@@Base+0x2338>
  405bf8:	ldp	x19, x20, [sp, #16]
  405bfc:	ldp	x21, x22, [sp, #32]
  405c00:	ldp	x29, x30, [sp], #48
  405c04:	ret
  405c08:	stp	x29, x30, [sp, #-64]!
  405c0c:	mov	x29, sp
  405c10:	stp	x19, x20, [sp, #16]
  405c14:	mov	x20, x0
  405c18:	bl	403698 <clear@@Base+0x2c>
  405c1c:	adrp	x0, 437000 <PC+0x7b8>
  405c20:	ldr	x0, [x0, #1872]
  405c24:	ldrb	w1, [x0]
  405c28:	cbz	w1, 405d00 <clear@@Base+0x2694>
  405c2c:	str	x21, [sp, #32]
  405c30:	adrp	x19, 436000 <winch@@Base+0x2021c>
  405c34:	add	x19, x19, #0xf48
  405c38:	adrp	x21, 43b000 <PC+0x47b8>
  405c3c:	add	x21, x21, #0x18c
  405c40:	str	x0, [sp, #56]
  405c44:	mov	x2, #0x0                   	// #0
  405c48:	add	x1, sp, #0x34
  405c4c:	add	x0, sp, #0x38
  405c50:	bl	405ba4 <clear@@Base+0x2538>
  405c54:	ldr	w1, [x19, #2048]
  405c58:	ldr	w2, [sp, #52]
  405c5c:	add	w1, w1, w2
  405c60:	ldr	w2, [x21]
  405c64:	cmp	w1, w2
  405c68:	b.ge	405c9c <clear@@Base+0x2630>  // b.tcont
  405c6c:	ldr	x1, [sp, #56]
  405c70:	str	x1, [x19, #2056]
  405c74:	bl	412d5c <clear@@Base+0xf6f0>
  405c78:	ldr	w1, [x19, #2048]
  405c7c:	ldr	w0, [sp, #52]
  405c80:	add	w1, w1, w0
  405c84:	str	w1, [x19, #2048]
  405c88:	ldr	x0, [x19, #2056]
  405c8c:	ldrb	w1, [x0]
  405c90:	cbnz	w1, 405c40 <clear@@Base+0x25d4>
  405c94:	ldr	x21, [sp, #32]
  405c98:	b	405d00 <clear@@Base+0x2694>
  405c9c:	adrp	x0, 437000 <PC+0x7b8>
  405ca0:	ldr	x0, [x0, #1872]
  405ca4:	ldrb	w1, [x0]
  405ca8:	cbz	w1, 405cf4 <clear@@Base+0x2688>
  405cac:	adrp	x19, 436000 <winch@@Base+0x2021c>
  405cb0:	add	x19, x19, #0xf48
  405cb4:	str	x0, [sp, #56]
  405cb8:	mov	x2, #0x0                   	// #0
  405cbc:	add	x1, sp, #0x34
  405cc0:	add	x0, sp, #0x38
  405cc4:	bl	405ba4 <clear@@Base+0x2538>
  405cc8:	ldr	w1, [sp, #52]
  405ccc:	cmp	w1, #0x0
  405cd0:	b.gt	405cfc <clear@@Base+0x2690>
  405cd4:	ldr	x1, [sp, #56]
  405cd8:	str	x1, [x19, #2056]
  405cdc:	bl	412d5c <clear@@Base+0xf6f0>
  405ce0:	ldr	x0, [x19, #2056]
  405ce4:	ldrb	w1, [x0]
  405ce8:	cbnz	w1, 405cb4 <clear@@Base+0x2648>
  405cec:	ldr	x21, [sp, #32]
  405cf0:	b	405d00 <clear@@Base+0x2694>
  405cf4:	ldr	x21, [sp, #32]
  405cf8:	b	405d00 <clear@@Base+0x2694>
  405cfc:	ldr	x21, [sp, #32]
  405d00:	adrp	x0, 437000 <PC+0x7b8>
  405d04:	ldr	x0, [x0, #1872]
  405d08:	cmp	x20, x0
  405d0c:	b.cs	405d28 <clear@@Base+0x26bc>  // b.hs, b.nlast
  405d10:	adrp	x19, 436000 <winch@@Base+0x2021c>
  405d14:	add	x19, x19, #0xf48
  405d18:	bl	405d34 <clear@@Base+0x26c8>
  405d1c:	ldr	x0, [x19, #2056]
  405d20:	cmp	x0, x20
  405d24:	b.hi	405d18 <clear@@Base+0x26ac>  // b.pmore
  405d28:	ldp	x19, x20, [sp, #16]
  405d2c:	ldp	x29, x30, [sp], #64
  405d30:	ret
  405d34:	stp	x29, x30, [sp, #-80]!
  405d38:	mov	x29, sp
  405d3c:	str	wzr, [sp, #68]
  405d40:	str	wzr, [sp, #64]
  405d44:	adrp	x0, 436000 <winch@@Base+0x2021c>
  405d48:	add	x0, x0, #0xf48
  405d4c:	ldr	x1, [x0, #2056]
  405d50:	cmp	x1, x0
  405d54:	b.ls	405df8 <clear@@Base+0x278c>  // b.plast
  405d58:	stp	x19, x20, [sp, #16]
  405d5c:	str	x1, [sp, #72]
  405d60:	mov	x19, x0
  405d64:	add	x2, sp, #0x40
  405d68:	add	x1, sp, #0x44
  405d6c:	add	x0, sp, #0x48
  405d70:	bl	405a84 <clear@@Base+0x2418>
  405d74:	ldr	w0, [sp, #68]
  405d78:	cmp	w0, #0x0
  405d7c:	b.gt	405d8c <clear@@Base+0x2720>
  405d80:	ldr	x1, [sp, #72]
  405d84:	cmp	x1, x19
  405d88:	b.hi	405d64 <clear@@Base+0x26f8>  // b.pmore
  405d8c:	adrp	x1, 436000 <winch@@Base+0x2021c>
  405d90:	add	x1, x1, #0xf48
  405d94:	ldr	w2, [x1, #2052]
  405d98:	add	w0, w0, w2
  405d9c:	ldr	w1, [x1, #2048]
  405da0:	cmp	w0, w1
  405da4:	b.gt	405e04 <clear@@Base+0x2798>
  405da8:	adrp	x0, 436000 <winch@@Base+0x2021c>
  405dac:	add	x0, x0, #0xf48
  405db0:	ldr	x1, [sp, #72]
  405db4:	str	x1, [x0, #2056]
  405db8:	ldr	w1, [x0, #2048]
  405dbc:	ldr	w2, [sp, #68]
  405dc0:	sub	w1, w1, w2
  405dc4:	str	w1, [x0, #2048]
  405dc8:	ldr	w0, [sp, #64]
  405dcc:	sub	w1, w0, #0x1
  405dd0:	str	w1, [sp, #64]
  405dd4:	cmp	w0, #0x0
  405dd8:	b.le	405eb4 <clear@@Base+0x2848>
  405ddc:	bl	403910 <clear@@Base+0x2a4>
  405de0:	ldr	w0, [sp, #64]
  405de4:	sub	w1, w0, #0x1
  405de8:	str	w1, [sp, #64]
  405dec:	cmp	w0, #0x0
  405df0:	b.gt	405ddc <clear@@Base+0x2770>
  405df4:	ldp	x19, x20, [sp, #16]
  405df8:	mov	w0, #0x0                   	// #0
  405dfc:	ldp	x29, x30, [sp], #80
  405e00:	ret
  405e04:	adrp	x0, 436000 <winch@@Base+0x2021c>
  405e08:	add	x0, x0, #0xf48
  405e0c:	ldrsw	x1, [x0, #2064]
  405e10:	add	x0, x0, x1
  405e14:	str	x0, [sp, #56]
  405e18:	adrp	x0, 43b000 <PC+0x47b8>
  405e1c:	ldr	w0, [x0, #396]
  405e20:	sub	w2, w0, w2
  405e24:	mov	w19, #0x0                   	// #0
  405e28:	cmp	w2, #0x1
  405e2c:	b.le	405e8c <clear@@Base+0x2820>
  405e30:	str	x21, [sp, #32]
  405e34:	adrp	x20, 436000 <winch@@Base+0x2021c>
  405e38:	add	x20, x20, #0xf48
  405e3c:	adrp	x21, 43b000 <PC+0x47b8>
  405e40:	add	x21, x21, #0x18c
  405e44:	ldr	x0, [sp, #56]
  405e48:	cmp	x0, x20
  405e4c:	b.ls	405e88 <clear@@Base+0x281c>  // b.plast
  405e50:	mov	x2, #0x0                   	// #0
  405e54:	add	x1, sp, #0x34
  405e58:	add	x0, sp, #0x38
  405e5c:	bl	405a84 <clear@@Base+0x2418>
  405e60:	ldr	w0, [sp, #52]
  405e64:	add	w19, w19, w0
  405e68:	ldr	w0, [x21]
  405e6c:	ldr	w1, [x20, #2052]
  405e70:	sub	w0, w0, w1
  405e74:	add	w0, w0, w0, lsr #31
  405e78:	cmp	w19, w0, asr #1
  405e7c:	b.lt	405e44 <clear@@Base+0x27d8>  // b.tstop
  405e80:	ldr	x21, [sp, #32]
  405e84:	b	405e8c <clear@@Base+0x2820>
  405e88:	ldr	x21, [sp, #32]
  405e8c:	adrp	x0, 436000 <winch@@Base+0x2021c>
  405e90:	add	x0, x0, #0xf48
  405e94:	ldr	x1, [sp, #56]
  405e98:	sub	x1, x1, x0
  405e9c:	str	w1, [x0, #2064]
  405ea0:	ldr	x19, [x0, #2056]
  405ea4:	bl	405adc <clear@@Base+0x2470>
  405ea8:	mov	x0, x19
  405eac:	bl	405c08 <clear@@Base+0x259c>
  405eb0:	b	405da8 <clear@@Base+0x273c>
  405eb4:	ldp	x19, x20, [sp, #16]
  405eb8:	b	405df8 <clear@@Base+0x278c>
  405ebc:	stp	x29, x30, [sp, #-80]!
  405ec0:	mov	x29, sp
  405ec4:	stp	x19, x20, [sp, #16]
  405ec8:	adrp	x0, 436000 <winch@@Base+0x2021c>
  405ecc:	add	x0, x0, #0xf48
  405ed0:	ldrsw	x1, [x0, #2064]
  405ed4:	add	x1, x0, x1
  405ed8:	str	x1, [sp, #72]
  405edc:	adrp	x1, 43b000 <PC+0x47b8>
  405ee0:	ldr	w1, [x1, #396]
  405ee4:	ldr	w0, [x0, #2052]
  405ee8:	sub	w0, w1, w0
  405eec:	cmp	w0, #0x1
  405ef0:	b.le	405f4c <clear@@Base+0x28e0>
  405ef4:	str	x21, [sp, #32]
  405ef8:	mov	w19, #0x0                   	// #0
  405efc:	adrp	x20, 43b000 <PC+0x47b8>
  405f00:	add	x20, x20, #0x18c
  405f04:	adrp	x21, 436000 <winch@@Base+0x2021c>
  405f08:	ldr	x0, [sp, #72]
  405f0c:	ldrb	w0, [x0]
  405f10:	cbz	w0, 405f8c <clear@@Base+0x2920>
  405f14:	mov	x2, #0x0                   	// #0
  405f18:	add	x1, sp, #0x40
  405f1c:	add	x0, sp, #0x48
  405f20:	bl	405ba4 <clear@@Base+0x2538>
  405f24:	ldr	w0, [sp, #64]
  405f28:	add	w19, w19, w0
  405f2c:	add	x1, x21, #0xf48
  405f30:	ldr	w0, [x20]
  405f34:	ldr	w1, [x1, #2052]
  405f38:	sub	w0, w0, w1
  405f3c:	add	w0, w0, w0, lsr #31
  405f40:	cmp	w19, w0, asr #1
  405f44:	b.lt	405f08 <clear@@Base+0x289c>  // b.tstop
  405f48:	ldr	x21, [sp, #32]
  405f4c:	ldr	x0, [sp, #72]
  405f50:	ldrb	w1, [x0]
  405f54:	cbz	w1, 405f90 <clear@@Base+0x2924>
  405f58:	str	x0, [sp, #64]
  405f5c:	mov	x2, #0x0                   	// #0
  405f60:	add	x1, sp, #0x3c
  405f64:	add	x0, sp, #0x40
  405f68:	bl	405ba4 <clear@@Base+0x2538>
  405f6c:	ldr	w0, [sp, #60]
  405f70:	cmp	w0, #0x0
  405f74:	b.gt	405f90 <clear@@Base+0x2924>
  405f78:	ldr	x0, [sp, #64]
  405f7c:	str	x0, [sp, #72]
  405f80:	ldrb	w1, [x0]
  405f84:	cbnz	w1, 405f58 <clear@@Base+0x28ec>
  405f88:	b	405f90 <clear@@Base+0x2924>
  405f8c:	ldr	x21, [sp, #32]
  405f90:	adrp	x0, 436000 <winch@@Base+0x2021c>
  405f94:	add	x0, x0, #0xf48
  405f98:	ldr	x1, [sp, #72]
  405f9c:	sub	x1, x1, x0
  405fa0:	str	w1, [x0, #2064]
  405fa4:	ldr	x19, [x0, #2056]
  405fa8:	bl	405adc <clear@@Base+0x2470>
  405fac:	mov	x0, x19
  405fb0:	bl	405c08 <clear@@Base+0x259c>
  405fb4:	ldp	x19, x20, [sp, #16]
  405fb8:	ldp	x29, x30, [sp], #80
  405fbc:	ret
  405fc0:	stp	x29, x30, [sp, #-32]!
  405fc4:	mov	x29, sp
  405fc8:	str	x19, [sp, #16]
  405fcc:	adrp	x1, 436000 <winch@@Base+0x2021c>
  405fd0:	add	x1, x1, #0xf48
  405fd4:	ldr	x19, [x1, #2056]
  405fd8:	mov	w0, #0x1                   	// #1
  405fdc:	cmp	x19, x1
  405fe0:	b.eq	40604c <clear@@Base+0x29e0>  // b.none
  405fe4:	bl	405d34 <clear@@Base+0x26c8>
  405fe8:	adrp	x0, 437000 <PC+0x7b8>
  405fec:	ldr	x0, [x0, #1872]
  405ff0:	sub	x19, x19, x0
  405ff4:	sxtw	x2, w19
  405ff8:	ldrb	w1, [x0, w19, sxtw]
  405ffc:	strb	w1, [x0]
  406000:	cbz	w1, 406014 <clear@@Base+0x29a8>
  406004:	add	x2, x2, #0x1
  406008:	ldrb	w1, [x0, x2]
  40600c:	strb	w1, [x0, #1]!
  406010:	cbnz	w1, 406008 <clear@@Base+0x299c>
  406014:	adrp	x0, 435000 <winch@@Base+0x1f21c>
  406018:	mov	w1, #0xffffffff            	// #-1
  40601c:	str	w1, [x0, #1104]
  406020:	adrp	x19, 436000 <winch@@Base+0x2021c>
  406024:	add	x19, x19, #0xf48
  406028:	ldr	x0, [x19, #2056]
  40602c:	bl	405c08 <clear@@Base+0x259c>
  406030:	ldr	w1, [x19, #2068]
  406034:	and	w0, w1, #0x1
  406038:	tbz	w1, #0, 40604c <clear@@Base+0x29e0>
  40603c:	ldr	x2, [x19, #2056]
  406040:	mov	w0, #0x0                   	// #0
  406044:	cmp	x2, x19
  406048:	b.eq	406058 <clear@@Base+0x29ec>  // b.none
  40604c:	ldr	x19, [sp, #16]
  406050:	ldp	x29, x30, [sp], #32
  406054:	ret
  406058:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40605c:	ldrb	w0, [x0, #3912]
  406060:	cmp	w0, #0x0
  406064:	cset	w0, eq  // eq = none
  406068:	b	40604c <clear@@Base+0x29e0>
  40606c:	adrp	x0, 436000 <winch@@Base+0x2021c>
  406070:	ldrb	w1, [x0, #3912]
  406074:	mov	w0, #0x1                   	// #1
  406078:	cbnz	w1, 406080 <clear@@Base+0x2a14>
  40607c:	ret
  406080:	stp	x29, x30, [sp, #-32]!
  406084:	mov	x29, sp
  406088:	str	x19, [sp, #16]
  40608c:	adrp	x19, 436000 <winch@@Base+0x2021c>
  406090:	add	x19, x19, #0xf48
  406094:	str	wzr, [x19, #2064]
  406098:	bl	405adc <clear@@Base+0x2470>
  40609c:	ldr	x0, [x19, #2056]
  4060a0:	strb	wzr, [x0]
  4060a4:	adrp	x0, 435000 <winch@@Base+0x1f21c>
  4060a8:	mov	w1, #0xffffffff            	// #-1
  4060ac:	str	w1, [x0, #1104]
  4060b0:	ldr	x0, [x19, #2056]
  4060b4:	bl	405c08 <clear@@Base+0x259c>
  4060b8:	ldr	w0, [x19, #2068]
  4060bc:	and	w0, w0, #0x1
  4060c0:	ldr	x19, [sp, #16]
  4060c4:	ldp	x29, x30, [sp], #32
  4060c8:	ret
  4060cc:	adrp	x0, 437000 <PC+0x7b8>
  4060d0:	ldr	x0, [x0, #1872]
  4060d4:	ldrb	w1, [x0]
  4060d8:	cbnz	w1, 4060e4 <clear@@Base+0x2a78>
  4060dc:	mov	w0, #0x0                   	// #0
  4060e0:	ret
  4060e4:	stp	x29, x30, [sp, #-48]!
  4060e8:	mov	x29, sp
  4060ec:	stp	x19, x20, [sp, #16]
  4060f0:	str	x0, [sp, #40]
  4060f4:	mov	x2, #0x0                   	// #0
  4060f8:	add	x1, sp, #0x24
  4060fc:	add	x0, sp, #0x28
  406100:	bl	405ba4 <clear@@Base+0x2538>
  406104:	mov	x20, x0
  406108:	adrp	x0, 437000 <PC+0x7b8>
  40610c:	ldr	w1, [x0, #1864]
  406110:	ldr	w0, [sp, #36]
  406114:	add	w1, w1, w0
  406118:	adrp	x0, 43b000 <PC+0x47b8>
  40611c:	ldr	w0, [x0, #396]
  406120:	cmp	w1, w0
  406124:	b.ge	4061b0 <clear@@Base+0x2b44>  // b.tcont
  406128:	sub	w0, w0, #0x1
  40612c:	cmp	w1, w0
  406130:	b.eq	4061b8 <clear@@Base+0x2b4c>  // b.none
  406134:	adrp	x19, 436000 <winch@@Base+0x2021c>
  406138:	add	x19, x19, #0xf48
  40613c:	ldr	x0, [sp, #40]
  406140:	str	x0, [x19, #2056]
  406144:	ldr	w0, [x19, #2048]
  406148:	ldr	w1, [sp, #36]
  40614c:	add	w0, w0, w1
  406150:	str	w0, [x19, #2048]
  406154:	mov	x0, x20
  406158:	bl	412d5c <clear@@Base+0xf6f0>
  40615c:	ldr	x0, [x19, #2056]
  406160:	ldrb	w0, [x0]
  406164:	cbz	w0, 4061a0 <clear@@Base+0x2b34>
  406168:	adrp	x19, 436000 <winch@@Base+0x2021c>
  40616c:	add	x19, x19, #0xf48
  406170:	mov	x2, #0x0                   	// #0
  406174:	add	x1, sp, #0x24
  406178:	add	x0, sp, #0x28
  40617c:	bl	405ba4 <clear@@Base+0x2538>
  406180:	ldr	w1, [sp, #36]
  406184:	cmp	w1, #0x0
  406188:	b.gt	4061a0 <clear@@Base+0x2b34>
  40618c:	bl	412d5c <clear@@Base+0xf6f0>
  406190:	ldr	x0, [sp, #40]
  406194:	str	x0, [x19, #2056]
  406198:	ldrb	w0, [x0]
  40619c:	cbnz	w0, 406170 <clear@@Base+0x2b04>
  4061a0:	mov	w0, #0x0                   	// #0
  4061a4:	ldp	x19, x20, [sp, #16]
  4061a8:	ldp	x29, x30, [sp], #48
  4061ac:	ret
  4061b0:	bl	405ebc <clear@@Base+0x2850>
  4061b4:	b	406134 <clear@@Base+0x2ac8>
  4061b8:	adrp	x0, 437000 <PC+0x7b8>
  4061bc:	ldr	x0, [x0, #1872]
  4061c0:	ldrb	w0, [x0, #1]
  4061c4:	cbz	w0, 406134 <clear@@Base+0x2ac8>
  4061c8:	bl	405ebc <clear@@Base+0x2850>
  4061cc:	b	406134 <clear@@Base+0x2ac8>
  4061d0:	adrp	x0, 437000 <PC+0x7b8>
  4061d4:	ldr	x0, [x0, #1872]
  4061d8:	ldrb	w0, [x0]
  4061dc:	cbnz	w0, 4061e8 <clear@@Base+0x2b7c>
  4061e0:	mov	w0, #0x0                   	// #0
  4061e4:	ret
  4061e8:	stp	x29, x30, [sp, #-16]!
  4061ec:	mov	x29, sp
  4061f0:	bl	4060cc <clear@@Base+0x2a60>
  4061f4:	bl	405fc0 <clear@@Base+0x2954>
  4061f8:	mov	w0, #0x0                   	// #0
  4061fc:	ldp	x29, x30, [sp], #16
  406200:	ret
  406204:	stp	x29, x30, [sp, #-32]!
  406208:	mov	x29, sp
  40620c:	stp	x19, x20, [sp, #16]
  406210:	mov	x19, x0
  406214:	mov	w20, w1
  406218:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40621c:	add	x0, x0, #0xf48
  406220:	bl	4017b0 <strlen@plt>
  406224:	sxtw	x3, w20
  406228:	add	x1, x0, x3
  40622c:	cmp	x1, #0x7fe
  406230:	b.hi	4062bc <clear@@Base+0x2c50>  // b.pmore
  406234:	adrp	x2, 436000 <winch@@Base+0x2021c>
  406238:	add	x2, x2, #0xf48
  40623c:	add	x1, x2, x0
  406240:	ldr	x2, [x2, #2056]
  406244:	cmp	x1, x2
  406248:	b.cc	40626c <clear@@Base+0x2c00>  // b.lo, b.ul, b.last
  40624c:	sub	x1, x1, #0x1
  406250:	sub	x5, x2, #0x2
  406254:	add	x4, x3, #0x1
  406258:	ldrb	w0, [x1, #1]
  40625c:	strb	w0, [x1, x4]
  406260:	sub	x1, x1, #0x1
  406264:	cmp	x1, x5
  406268:	b.ne	406258 <clear@@Base+0x2bec>  // b.any
  40626c:	add	x0, x2, x3
  406270:	cmp	x2, x0
  406274:	b.cs	4062c8 <clear@@Base+0x2c5c>  // b.hs, b.nlast
  406278:	adrp	x4, 436000 <winch@@Base+0x2021c>
  40627c:	add	x4, x4, #0xf48
  406280:	ldrb	w0, [x19], #1
  406284:	strb	w0, [x2], #1
  406288:	ldr	x0, [x4, #2056]
  40628c:	add	x1, x0, x3
  406290:	cmp	x2, x1
  406294:	b.cc	406280 <clear@@Base+0x2c14>  // b.lo, b.ul, b.last
  406298:	adrp	x1, 435000 <winch@@Base+0x1f21c>
  40629c:	mov	w2, #0xffffffff            	// #-1
  4062a0:	str	w2, [x1, #1104]
  4062a4:	bl	405c08 <clear@@Base+0x259c>
  4062a8:	bl	4060cc <clear@@Base+0x2a60>
  4062ac:	mov	w0, #0x0                   	// #0
  4062b0:	ldp	x19, x20, [sp, #16]
  4062b4:	ldp	x29, x30, [sp], #32
  4062b8:	ret
  4062bc:	bl	40363c <setlocale@plt+0x1a1c>
  4062c0:	mov	w0, #0x2                   	// #2
  4062c4:	b	4062b0 <clear@@Base+0x2c44>
  4062c8:	mov	x0, x2
  4062cc:	b	406298 <clear@@Base+0x2c2c>
  4062d0:	stp	x29, x30, [sp, #-64]!
  4062d4:	mov	x29, sp
  4062d8:	stp	x19, x20, [sp, #16]
  4062dc:	str	x21, [sp, #32]
  4062e0:	mov	x19, x0
  4062e4:	bl	4017b0 <strlen@plt>
  4062e8:	add	x20, x19, x0
  4062ec:	str	x19, [sp, #56]
  4062f0:	mov	w21, #0x1                   	// #1
  4062f4:	ldr	x19, [sp, #56]
  4062f8:	ldrb	w1, [x19]
  4062fc:	cbz	w1, 406330 <clear@@Base+0x2cc4>
  406300:	mov	x2, x20
  406304:	mov	w1, w21
  406308:	add	x0, sp, #0x38
  40630c:	bl	4055d4 <clear@@Base+0x1f68>
  406310:	ldr	x1, [sp, #56]
  406314:	sub	x1, x1, x19
  406318:	mov	x0, x19
  40631c:	bl	406204 <clear@@Base+0x2b98>
  406320:	mov	w19, w0
  406324:	cbz	w0, 4062f4 <clear@@Base+0x2c88>
  406328:	bl	40363c <setlocale@plt+0x1a1c>
  40632c:	b	406334 <clear@@Base+0x2cc8>
  406330:	mov	w19, #0x0                   	// #0
  406334:	mov	w0, w19
  406338:	ldp	x19, x20, [sp, #16]
  40633c:	ldr	x21, [sp, #32]
  406340:	ldp	x29, x30, [sp], #64
  406344:	ret
  406348:	stp	x29, x30, [sp, #-16]!
  40634c:	mov	x29, sp
  406350:	cmp	w0, #0x11
  406354:	b.eq	406370 <clear@@Base+0x2d04>  // b.none
  406358:	cmp	w0, #0x12
  40635c:	b.eq	406384 <clear@@Base+0x2d18>  // b.none
  406360:	adrp	x0, 417000 <winch@@Base+0x121c>
  406364:	add	x0, x0, #0x998
  406368:	ldp	x29, x30, [sp], #16
  40636c:	ret
  406370:	adrp	x0, 436000 <winch@@Base+0x2021c>
  406374:	add	x0, x0, #0xf48
  406378:	add	x0, x0, #0x818
  40637c:	bl	40a824 <clear@@Base+0x71b8>
  406380:	b	406368 <clear@@Base+0x2cfc>
  406384:	adrp	x0, 436000 <winch@@Base+0x2021c>
  406388:	add	x0, x0, #0xf48
  40638c:	add	x0, x0, #0x818
  406390:	bl	40a888 <clear@@Base+0x721c>
  406394:	b	406368 <clear@@Base+0x2cfc>
  406398:	stp	x29, x30, [sp, #-48]!
  40639c:	mov	x29, sp
  4063a0:	stp	x19, x20, [sp, #16]
  4063a4:	adrp	x0, 417000 <winch@@Base+0x121c>
  4063a8:	add	x0, x0, #0x9a0
  4063ac:	bl	409fcc <clear@@Base+0x6960>
  4063b0:	mov	x19, x0
  4063b4:	bl	40a044 <clear@@Base+0x69d8>
  4063b8:	cbnz	w0, 406404 <clear@@Base+0x2d98>
  4063bc:	adrp	x1, 416000 <winch@@Base+0x21c>
  4063c0:	add	x1, x1, #0xff0
  4063c4:	mov	x0, x19
  4063c8:	bl	401a60 <strcmp@plt>
  4063cc:	cbz	w0, 406464 <clear@@Base+0x2df8>
  4063d0:	adrp	x1, 417000 <winch@@Base+0x121c>
  4063d4:	add	x1, x1, #0x9b0
  4063d8:	mov	x0, x19
  4063dc:	bl	401a60 <strcmp@plt>
  4063e0:	mov	x20, #0x0                   	// #0
  4063e4:	cbz	w0, 4063f4 <clear@@Base+0x2d88>
  4063e8:	mov	x0, x19
  4063ec:	bl	401ef8 <setlocale@plt+0x2d8>
  4063f0:	mov	x20, x0
  4063f4:	mov	x0, x20
  4063f8:	ldp	x19, x20, [sp, #16]
  4063fc:	ldp	x29, x30, [sp], #48
  406400:	ret
  406404:	adrp	x0, 417000 <winch@@Base+0x121c>
  406408:	add	x0, x0, #0x9c0
  40640c:	bl	409fcc <clear@@Base+0x6960>
  406410:	mov	x19, x0
  406414:	bl	40a044 <clear@@Base+0x69d8>
  406418:	mov	x20, #0x0                   	// #0
  40641c:	cbnz	w0, 4063f4 <clear@@Base+0x2d88>
  406420:	str	x21, [sp, #32]
  406424:	mov	x0, x19
  406428:	bl	4017b0 <strlen@plt>
  40642c:	add	w21, w0, #0xa
  406430:	mov	w1, #0x1                   	// #1
  406434:	mov	w0, w21
  406438:	bl	401ec0 <setlocale@plt+0x2a0>
  40643c:	mov	x20, x0
  406440:	adrp	x4, 417000 <winch@@Base+0x121c>
  406444:	add	x4, x4, #0x9c8
  406448:	mov	x3, x19
  40644c:	adrp	x2, 417000 <winch@@Base+0x121c>
  406450:	add	x2, x2, #0x9d8
  406454:	sxtw	x1, w21
  406458:	bl	401870 <snprintf@plt>
  40645c:	ldr	x21, [sp, #32]
  406460:	b	4063f4 <clear@@Base+0x2d88>
  406464:	mov	x20, #0x0                   	// #0
  406468:	b	4063f4 <clear@@Base+0x2d88>
  40646c:	sub	sp, sp, #0x860
  406470:	stp	x29, x30, [sp]
  406474:	mov	x29, sp
  406478:	stp	x21, x22, [sp, #32]
  40647c:	mov	x21, x0
  406480:	mov	x22, x1
  406484:	str	w2, [sp, #92]
  406488:	str	w3, [sp, #88]
  40648c:	bl	406398 <clear@@Base+0x2d2c>
  406490:	cbz	x0, 406620 <clear@@Base+0x2fb4>
  406494:	stp	x19, x20, [sp, #16]
  406498:	mov	x20, x0
  40649c:	adrp	x1, 41c000 <winch@@Base+0x621c>
  4064a0:	add	x1, x1, #0x368
  4064a4:	bl	401900 <fopen@plt>
  4064a8:	mov	x19, x0
  4064ac:	mov	x0, x20
  4064b0:	bl	401a90 <free@plt>
  4064b4:	cbz	x19, 406630 <clear@@Base+0x2fc4>
  4064b8:	mov	x2, x19
  4064bc:	mov	w1, #0x800                 	// #2048
  4064c0:	add	x0, sp, #0x60
  4064c4:	bl	401bf0 <fgets@plt>
  4064c8:	cbz	x0, 40650c <clear@@Base+0x2ea0>
  4064cc:	stp	x23, x24, [sp, #48]
  4064d0:	mov	x2, #0x13                  	// #19
  4064d4:	adrp	x1, 417000 <winch@@Base+0x121c>
  4064d8:	add	x1, x1, #0x9e0
  4064dc:	add	x0, sp, #0x60
  4064e0:	bl	401950 <strncmp@plt>
  4064e4:	mov	x23, #0x0                   	// #0
  4064e8:	mov	x20, #0x0                   	// #0
  4064ec:	cbnz	w0, 406508 <clear@@Base+0x2e9c>
  4064f0:	stp	x25, x26, [sp, #64]
  4064f4:	adrp	x24, 435000 <winch@@Base+0x1f21c>
  4064f8:	add	x24, x24, #0x450
  4064fc:	add	x25, x24, #0x30
  406500:	add	x26, sp, #0x61
  406504:	b	4065c0 <clear@@Base+0x2f54>
  406508:	ldp	x23, x24, [sp, #48]
  40650c:	mov	x0, x19
  406510:	bl	4018c0 <fclose@plt>
  406514:	ldp	x19, x20, [sp, #16]
  406518:	b	406620 <clear@@Base+0x2fb4>
  40651c:	strb	wzr, [x3]
  406520:	adrp	x1, 417000 <winch@@Base+0x121c>
  406524:	add	x1, x1, #0x9f8
  406528:	add	x0, sp, #0x60
  40652c:	bl	401a60 <strcmp@plt>
  406530:	cbz	w0, 4065b8 <clear@@Base+0x2f4c>
  406534:	adrp	x1, 417000 <winch@@Base+0x121c>
  406538:	add	x1, x1, #0xa00
  40653c:	add	x0, sp, #0x60
  406540:	bl	401a60 <strcmp@plt>
  406544:	cbz	w0, 4065f8 <clear@@Base+0x2f8c>
  406548:	adrp	x1, 417000 <winch@@Base+0x121c>
  40654c:	add	x1, x1, #0xa08
  406550:	add	x0, sp, #0x60
  406554:	bl	401a60 <strcmp@plt>
  406558:	cbz	w0, 406604 <clear@@Base+0x2f98>
  40655c:	ldrb	w0, [sp, #96]
  406560:	cmp	w0, #0x22
  406564:	b.eq	406584 <clear@@Base+0x2f18>  // b.none
  406568:	cmp	w0, #0x6d
  40656c:	b.ne	4065c0 <clear@@Base+0x2f54>  // b.any
  406570:	add	x2, sp, #0x60
  406574:	mov	x1, #0x0                   	// #0
  406578:	mov	x0, x22
  40657c:	blr	x21
  406580:	b	4065c0 <clear@@Base+0x2f54>
  406584:	cbz	x20, 4065c0 <clear@@Base+0x2f54>
  406588:	cbz	x23, 4065a4 <clear@@Base+0x2f38>
  40658c:	ldr	w0, [x23]
  406590:	cmp	w0, #0x0
  406594:	b.le	4065a4 <clear@@Base+0x2f38>
  406598:	sub	w0, w0, #0x1
  40659c:	str	w0, [x23]
  4065a0:	b	4065c0 <clear@@Base+0x2f54>
  4065a4:	mov	x2, x26
  4065a8:	mov	x1, x20
  4065ac:	mov	x0, x22
  4065b0:	blr	x21
  4065b4:	b	4065c0 <clear@@Base+0x2f54>
  4065b8:	add	x23, sp, #0x5c
  4065bc:	mov	x20, x25
  4065c0:	mov	x2, x19
  4065c4:	mov	w1, #0x800                 	// #2048
  4065c8:	add	x0, sp, #0x60
  4065cc:	bl	401bf0 <fgets@plt>
  4065d0:	cbz	x0, 40660c <clear@@Base+0x2fa0>
  4065d4:	ldrb	w2, [sp, #96]
  4065d8:	add	x3, sp, #0x60
  4065dc:	cbz	w2, 406520 <clear@@Base+0x2eb4>
  4065e0:	cmp	w2, #0xa
  4065e4:	ccmp	w2, #0xd, #0x4, ne  // ne = any
  4065e8:	b.eq	40651c <clear@@Base+0x2eb0>  // b.none
  4065ec:	ldrb	w2, [x3, #1]!
  4065f0:	cbnz	w2, 4065e0 <clear@@Base+0x2f74>
  4065f4:	b	406520 <clear@@Base+0x2eb4>
  4065f8:	add	x23, sp, #0x58
  4065fc:	add	x20, x24, #0x8
  406600:	b	4065c0 <clear@@Base+0x2f54>
  406604:	mov	x20, #0x0                   	// #0
  406608:	b	4065c0 <clear@@Base+0x2f54>
  40660c:	mov	x0, x19
  406610:	bl	4018c0 <fclose@plt>
  406614:	ldp	x19, x20, [sp, #16]
  406618:	ldp	x23, x24, [sp, #48]
  40661c:	ldp	x25, x26, [sp, #64]
  406620:	ldp	x21, x22, [sp, #32]
  406624:	ldp	x29, x30, [sp]
  406628:	add	sp, sp, #0x860
  40662c:	ret
  406630:	ldp	x19, x20, [sp, #16]
  406634:	b	406620 <clear@@Base+0x2fb4>
  406638:	stp	x29, x30, [sp, #-48]!
  40663c:	mov	x29, sp
  406640:	stp	x19, x20, [sp, #16]
  406644:	ldr	x19, [x0]
  406648:	ldr	x2, [x19, #24]
  40664c:	cbz	x2, 406690 <clear@@Base+0x3024>
  406650:	str	x21, [sp, #32]
  406654:	mov	x20, x1
  406658:	adrp	x21, 417000 <winch@@Base+0x121c>
  40665c:	add	x21, x21, #0xa10
  406660:	b	406670 <clear@@Base+0x3004>
  406664:	ldr	x19, [x19]
  406668:	ldr	x2, [x19, #24]
  40666c:	cbz	x2, 40668c <clear@@Base+0x3020>
  406670:	ldr	w0, [x19, #32]
  406674:	cbz	w0, 406664 <clear@@Base+0x2ff8>
  406678:	mov	x1, x21
  40667c:	mov	x0, x20
  406680:	bl	401be0 <fprintf@plt>
  406684:	str	wzr, [x19, #32]
  406688:	b	406664 <clear@@Base+0x2ff8>
  40668c:	ldr	x21, [sp, #32]
  406690:	str	wzr, [x19, #32]
  406694:	ldp	x19, x20, [sp, #16]
  406698:	ldp	x29, x30, [sp], #48
  40669c:	ret
  4066a0:	stp	x29, x30, [sp, #-48]!
  4066a4:	mov	x29, sp
  4066a8:	stp	x19, x20, [sp, #16]
  4066ac:	str	x21, [sp, #32]
  4066b0:	mov	x20, x0
  4066b4:	mov	x21, x2
  4066b8:	cbz	x1, 406790 <clear@@Base+0x3124>
  4066bc:	mov	x19, x1
  4066c0:	ldr	x0, [x0]
  4066c4:	cmp	x0, x1
  4066c8:	b.eq	406708 <clear@@Base+0x309c>  // b.none
  4066cc:	cbz	x0, 4066d8 <clear@@Base+0x306c>
  4066d0:	ldr	x1, [x20, #8]
  4066d4:	bl	406638 <clear@@Base+0x2fcc>
  4066d8:	str	x19, [x20]
  4066dc:	ldr	x0, [x20, #8]
  4066e0:	adrp	x1, 435000 <winch@@Base+0x1f21c>
  4066e4:	add	x1, x1, #0x450
  4066e8:	add	x1, x1, #0x30
  4066ec:	cmp	x19, x1
  4066f0:	b.eq	406730 <clear@@Base+0x30c4>  // b.none
  4066f4:	adrp	x1, 435000 <winch@@Base+0x1f21c>
  4066f8:	add	x1, x1, #0x450
  4066fc:	add	x1, x1, #0x8
  406700:	cmp	x19, x1
  406704:	b.eq	406748 <clear@@Base+0x30dc>  // b.none
  406708:	cbz	x21, 406794 <clear@@Base+0x3128>
  40670c:	mov	x2, x21
  406710:	adrp	x1, 417000 <winch@@Base+0x121c>
  406714:	add	x1, x1, #0xa10
  406718:	ldr	x0, [x20, #8]
  40671c:	bl	401be0 <fprintf@plt>
  406720:	ldp	x19, x20, [sp, #16]
  406724:	ldr	x21, [sp, #32]
  406728:	ldp	x29, x30, [sp], #48
  40672c:	ret
  406730:	adrp	x2, 417000 <winch@@Base+0x121c>
  406734:	add	x2, x2, #0x9f8
  406738:	adrp	x1, 417000 <winch@@Base+0x121c>
  40673c:	add	x1, x1, #0xa18
  406740:	bl	401be0 <fprintf@plt>
  406744:	b	406708 <clear@@Base+0x309c>
  406748:	adrp	x2, 417000 <winch@@Base+0x121c>
  40674c:	add	x2, x2, #0xa00
  406750:	adrp	x1, 417000 <winch@@Base+0x121c>
  406754:	add	x1, x1, #0xa18
  406758:	bl	401be0 <fprintf@plt>
  40675c:	b	406708 <clear@@Base+0x309c>
  406760:	adrp	x2, 417000 <winch@@Base+0x121c>
  406764:	add	x2, x2, #0x9f8
  406768:	adrp	x1, 417000 <winch@@Base+0x121c>
  40676c:	add	x1, x1, #0xa18
  406770:	ldr	x0, [x20, #8]
  406774:	bl	401be0 <fprintf@plt>
  406778:	ldr	x1, [x20, #8]
  40677c:	adrp	x0, 435000 <winch@@Base+0x1f21c>
  406780:	add	x0, x0, #0x450
  406784:	add	x0, x0, #0x30
  406788:	bl	406638 <clear@@Base+0x2fcc>
  40678c:	b	4067a0 <clear@@Base+0x3134>
  406790:	cbnz	x2, 406720 <clear@@Base+0x30b4>
  406794:	adrp	x0, 435000 <winch@@Base+0x1f21c>
  406798:	ldr	w0, [x0, #1184]
  40679c:	cbnz	w0, 406760 <clear@@Base+0x30f4>
  4067a0:	adrp	x0, 435000 <winch@@Base+0x1f21c>
  4067a4:	ldr	w0, [x0, #1144]
  4067a8:	cbz	w0, 406720 <clear@@Base+0x30b4>
  4067ac:	adrp	x2, 417000 <winch@@Base+0x121c>
  4067b0:	add	x2, x2, #0xa00
  4067b4:	adrp	x1, 417000 <winch@@Base+0x121c>
  4067b8:	add	x1, x1, #0xa18
  4067bc:	ldr	x0, [x20, #8]
  4067c0:	bl	401be0 <fprintf@plt>
  4067c4:	ldr	x1, [x20, #8]
  4067c8:	adrp	x0, 435000 <winch@@Base+0x1f21c>
  4067cc:	add	x0, x0, #0x450
  4067d0:	add	x0, x0, #0x8
  4067d4:	bl	406638 <clear@@Base+0x2fcc>
  4067d8:	b	406720 <clear@@Base+0x30b4>
  4067dc:	adrp	x1, 436000 <winch@@Base+0x2021c>
  4067e0:	add	x0, x1, #0xf48
  4067e4:	str	x0, [x0, #2056]
  4067e8:	strb	wzr, [x1, #3912]
  4067ec:	str	wzr, [x0, #2048]
  4067f0:	str	wzr, [x0, #2064]
  4067f4:	str	wzr, [x0, #2088]
  4067f8:	str	wzr, [x0, #2092]
  4067fc:	adrp	x0, 435000 <winch@@Base+0x1f21c>
  406800:	mov	w1, #0xffffffff            	// #-1
  406804:	str	w1, [x0, #1104]
  406808:	ret
  40680c:	adrp	x0, 436000 <winch@@Base+0x2021c>
  406810:	add	x0, x0, #0xf48
  406814:	str	wzr, [x0, #2052]
  406818:	str	wzr, [x0, #2048]
  40681c:	str	wzr, [x0, #2092]
  406820:	adrp	x0, 435000 <winch@@Base+0x1f21c>
  406824:	mov	w1, #0xffffffff            	// #-1
  406828:	str	w1, [x0, #1104]
  40682c:	ret
  406830:	stp	x29, x30, [sp, #-112]!
  406834:	mov	x29, sp
  406838:	stp	x19, x20, [sp, #16]
  40683c:	stp	x23, x24, [sp, #48]
  406840:	mov	x19, x0
  406844:	bl	4017b0 <strlen@plt>
  406848:	add	x24, x19, x0
  40684c:	ldrb	w0, [x19]
  406850:	cbz	w0, 406934 <clear@@Base+0x32c8>
  406854:	stp	x21, x22, [sp, #32]
  406858:	stp	x25, x26, [sp, #64]
  40685c:	str	x27, [sp, #80]
  406860:	mov	x21, #0x0                   	// #0
  406864:	mov	w23, #0x1                   	// #1
  406868:	adrp	x25, 436000 <winch@@Base+0x2021c>
  40686c:	add	x25, x25, #0xef0
  406870:	mov	w26, #0x0                   	// #0
  406874:	adrp	x22, 436000 <winch@@Base+0x2021c>
  406878:	add	x22, x22, #0xf48
  40687c:	b	4068b0 <clear@@Base+0x3244>
  406880:	mov	x1, x21
  406884:	mov	x0, x27
  406888:	bl	405928 <clear@@Base+0x22bc>
  40688c:	cbz	w0, 406910 <clear@@Base+0x32a4>
  406890:	ldr	w0, [x22, #2048]
  406894:	add	w0, w0, w20
  406898:	str	w0, [x22, #2048]
  40689c:	ldr	w0, [x22, #2052]
  4068a0:	add	w20, w0, w20
  4068a4:	str	w20, [x22, #2052]
  4068a8:	ldrb	w0, [x19]
  4068ac:	cbz	w0, 406928 <clear@@Base+0x32bc>
  4068b0:	str	x19, [sp, #104]
  4068b4:	mov	x27, x21
  4068b8:	mov	x2, x24
  4068bc:	mov	w1, w23
  4068c0:	add	x0, sp, #0x68
  4068c4:	bl	4055d4 <clear@@Base+0x1f68>
  4068c8:	mov	x21, x0
  4068cc:	ldr	x0, [sp, #104]
  4068d0:	cmp	x0, x19
  4068d4:	b.ls	4068ec <clear@@Base+0x3280>  // b.plast
  4068d8:	ldrb	w0, [x19], #1
  4068dc:	bl	412c4c <clear@@Base+0xf5e0>
  4068e0:	ldr	x1, [sp, #104]
  4068e4:	cmp	x1, x19
  4068e8:	b.hi	4068d8 <clear@@Base+0x326c>  // b.pmore
  4068ec:	ldr	w0, [x25]
  4068f0:	mov	w20, w23
  4068f4:	cbz	w0, 406890 <clear@@Base+0x3224>
  4068f8:	mov	x0, x21
  4068fc:	bl	4056c4 <clear@@Base+0x2058>
  406900:	mov	w20, w0
  406904:	cbz	w0, 406880 <clear@@Base+0x3214>
  406908:	mov	w20, w26
  40690c:	b	406890 <clear@@Base+0x3224>
  406910:	mov	x0, x21
  406914:	bl	405908 <clear@@Base+0x229c>
  406918:	cmp	w0, #0x0
  40691c:	cset	w20, ne  // ne = any
  406920:	add	w20, w20, #0x1
  406924:	b	406890 <clear@@Base+0x3224>
  406928:	ldp	x21, x22, [sp, #32]
  40692c:	ldp	x25, x26, [sp, #64]
  406930:	ldr	x27, [sp, #80]
  406934:	ldp	x19, x20, [sp, #16]
  406938:	ldp	x23, x24, [sp, #48]
  40693c:	ldp	x29, x30, [sp], #112
  406940:	ret
  406944:	stp	x29, x30, [sp, #-64]!
  406948:	mov	x29, sp
  40694c:	stp	x19, x20, [sp, #16]
  406950:	adrp	x19, 436000 <winch@@Base+0x2021c>
  406954:	add	x20, x19, #0xf48
  406958:	str	x20, [sp, #56]
  40695c:	mov	x0, x20
  406960:	bl	4017b0 <strlen@plt>
  406964:	add	x20, x20, x0
  406968:	ldrb	w0, [x19, #3912]
  40696c:	cbz	w0, 4069b0 <clear@@Base+0x3344>
  406970:	str	x21, [sp, #32]
  406974:	mov	w19, #0x0                   	// #0
  406978:	mov	w21, #0x1                   	// #1
  40697c:	mov	x2, x20
  406980:	mov	w1, w21
  406984:	add	x0, sp, #0x38
  406988:	bl	4055d4 <clear@@Base+0x1f68>
  40698c:	add	w19, w19, #0x1
  406990:	ldr	x1, [sp, #56]
  406994:	ldrb	w1, [x1]
  406998:	cbnz	w1, 40697c <clear@@Base+0x3310>
  40699c:	ldr	x21, [sp, #32]
  4069a0:	mov	w0, w19
  4069a4:	ldp	x19, x20, [sp, #16]
  4069a8:	ldp	x29, x30, [sp], #64
  4069ac:	ret
  4069b0:	mov	w19, #0x0                   	// #0
  4069b4:	b	4069a0 <clear@@Base+0x3334>
  4069b8:	adrp	x2, 436000 <winch@@Base+0x2021c>
  4069bc:	add	x2, x2, #0xf48
  4069c0:	str	x0, [x2, #2096]
  4069c4:	str	w1, [x2, #2068]
  4069c8:	cbz	x0, 4069d0 <clear@@Base+0x3364>
  4069cc:	str	x0, [x0, #16]
  4069d0:	ret
  4069d4:	stp	x29, x30, [sp, #-64]!
  4069d8:	mov	x29, sp
  4069dc:	stp	x21, x22, [sp, #32]
  4069e0:	mov	x21, x0
  4069e4:	ldrb	w0, [x1]
  4069e8:	cbz	w0, 406a74 <clear@@Base+0x3408>
  4069ec:	stp	x19, x20, [sp, #16]
  4069f0:	str	x23, [sp, #48]
  4069f4:	mov	x20, x1
  4069f8:	mov	w23, w2
  4069fc:	adrp	x0, 43b000 <PC+0x47b8>
  406a00:	ldr	w0, [x0, #584]
  406a04:	cbz	w0, 406a14 <clear@@Base+0x33a8>
  406a08:	ldr	x19, [x21]
  406a0c:	ldr	x0, [x19, #24]
  406a10:	cbnz	x0, 406aa8 <clear@@Base+0x343c>
  406a14:	ldr	x19, [x21, #8]
  406a18:	cmp	x21, x19
  406a1c:	b.eq	406a30 <clear@@Base+0x33c4>  // b.none
  406a20:	mov	x1, x20
  406a24:	ldr	x0, [x19, #24]
  406a28:	bl	401a60 <strcmp@plt>
  406a2c:	cbz	w0, 406a64 <clear@@Base+0x33f8>
  406a30:	mov	w1, #0x28                  	// #40
  406a34:	mov	w0, #0x1                   	// #1
  406a38:	bl	401ec0 <setlocale@plt+0x2a0>
  406a3c:	mov	x19, x0
  406a40:	mov	x0, x20
  406a44:	bl	401ef8 <setlocale@plt+0x2d8>
  406a48:	str	x0, [x19, #24]
  406a4c:	str	w23, [x19, #32]
  406a50:	str	x21, [x19]
  406a54:	ldr	x0, [x21, #8]
  406a58:	str	x0, [x19, #8]
  406a5c:	str	x19, [x0]
  406a60:	str	x19, [x21, #8]
  406a64:	ldr	x0, [x19]
  406a68:	str	x0, [x21, #16]
  406a6c:	ldp	x19, x20, [sp, #16]
  406a70:	ldr	x23, [sp, #48]
  406a74:	ldp	x21, x22, [sp, #32]
  406a78:	ldp	x29, x30, [sp], #64
  406a7c:	ret
  406a80:	ldr	x0, [x22, #8]
  406a84:	str	x19, [x0]
  406a88:	ldr	x0, [x22, #8]
  406a8c:	str	x0, [x19, #8]
  406a90:	ldr	x0, [x22, #24]
  406a94:	bl	401a90 <free@plt>
  406a98:	mov	x0, x22
  406a9c:	bl	401a90 <free@plt>
  406aa0:	ldr	x0, [x19, #24]
  406aa4:	cbz	x0, 406a14 <clear@@Base+0x33a8>
  406aa8:	mov	x22, x19
  406aac:	ldr	x19, [x19]
  406ab0:	mov	x1, x20
  406ab4:	bl	401a60 <strcmp@plt>
  406ab8:	cbnz	w0, 406aa0 <clear@@Base+0x3434>
  406abc:	b	406a80 <clear@@Base+0x3414>
  406ac0:	stp	x29, x30, [sp, #-16]!
  406ac4:	mov	x29, sp
  406ac8:	mov	x0, x1
  406acc:	mov	x1, x2
  406ad0:	cbz	x0, 406ae4 <clear@@Base+0x3478>
  406ad4:	mov	w2, #0x0                   	// #0
  406ad8:	bl	4069d4 <clear@@Base+0x3368>
  406adc:	ldp	x29, x30, [sp], #16
  406ae0:	ret
  406ae4:	cbz	x2, 406adc <clear@@Base+0x3470>
  406ae8:	mov	x0, x2
  406aec:	bl	410bec <clear@@Base+0xd580>
  406af0:	b	406adc <clear@@Base+0x3470>
  406af4:	adrp	x0, 437000 <PC+0x7b8>
  406af8:	ldr	x0, [x0, #1912]
  406afc:	cbz	x0, 406b48 <clear@@Base+0x34dc>
  406b00:	adrp	x1, 435000 <winch@@Base+0x1f21c>
  406b04:	ldr	x1, [x1, #1192]
  406b08:	cmp	x0, x1
  406b0c:	b.eq	406b48 <clear@@Base+0x34dc>  // b.none
  406b10:	stp	x29, x30, [sp, #-32]!
  406b14:	mov	x29, sp
  406b18:	str	x19, [sp, #16]
  406b1c:	adrp	x19, 436000 <winch@@Base+0x2021c>
  406b20:	add	x19, x19, #0xf48
  406b24:	mov	w2, #0x1                   	// #1
  406b28:	mov	x1, x19
  406b2c:	bl	4069d4 <clear@@Base+0x3368>
  406b30:	ldr	x0, [x19, #2096]
  406b34:	mov	w1, #0x1                   	// #1
  406b38:	str	w1, [x0, #32]
  406b3c:	ldr	x19, [sp, #16]
  406b40:	ldp	x29, x30, [sp], #32
  406b44:	ret
  406b48:	ret
  406b4c:	stp	x29, x30, [sp, #-128]!
  406b50:	mov	x29, sp
  406b54:	stp	x19, x20, [sp, #16]
  406b58:	stp	x21, x22, [sp, #32]
  406b5c:	mov	w20, w0
  406b60:	adrp	x0, 436000 <winch@@Base+0x2021c>
  406b64:	ldr	w0, [x0, #3824]
  406b68:	cbnz	w0, 406bc0 <clear@@Base+0x3554>
  406b6c:	adrp	x0, 437000 <PC+0x7b8>
  406b70:	strb	w20, [x0, #1920]
  406b74:	mov	w21, #0x1                   	// #1
  406b78:	adrp	x0, 437000 <PC+0x7b8>
  406b7c:	ldr	w19, [x0, #1904]
  406b80:	cbnz	w19, 406cac <clear@@Base+0x3640>
  406b84:	bl	408078 <clear@@Base+0x4a0c>
  406b88:	cmp	w0, #0x0
  406b8c:	ccmp	w21, #0x1, #0x0, ne  // ne = any
  406b90:	b.eq	406ccc <clear@@Base+0x3660>  // b.none
  406b94:	mov	w1, w21
  406b98:	adrp	x0, 436000 <winch@@Base+0x2021c>
  406b9c:	add	x0, x0, #0xf48
  406ba0:	add	x0, x0, #0x838
  406ba4:	bl	406204 <clear@@Base+0x2b98>
  406ba8:	mov	w19, w0
  406bac:	mov	w0, w19
  406bb0:	ldp	x19, x20, [sp, #16]
  406bb4:	ldp	x21, x22, [sp, #32]
  406bb8:	ldp	x29, x30, [sp], #128
  406bbc:	ret
  406bc0:	adrp	x0, 437000 <PC+0x7b8>
  406bc4:	ldr	w2, [x0, #1908]
  406bc8:	cbnz	w2, 406c40 <clear@@Base+0x35d4>
  406bcc:	adrp	x1, 436000 <winch@@Base+0x2021c>
  406bd0:	add	x1, x1, #0xf48
  406bd4:	mov	w0, #0x1                   	// #1
  406bd8:	str	w0, [x1, #2112]
  406bdc:	and	w0, w20, #0xff
  406be0:	strb	w0, [x1, #2104]
  406be4:	tbnz	w20, #7, 406c08 <clear@@Base+0x359c>
  406be8:	adrp	x0, 437000 <PC+0x7b8>
  406bec:	mov	w1, #0x1                   	// #1
  406bf0:	str	w1, [x0, #1908]
  406bf4:	adrp	x0, 436000 <winch@@Base+0x2021c>
  406bf8:	add	x0, x0, #0xf48
  406bfc:	ldr	w21, [x0, #2092]
  406c00:	str	wzr, [x0, #2092]
  406c04:	b	406b78 <clear@@Base+0x350c>
  406c08:	and	w1, w20, #0xc0
  406c0c:	cmp	w1, #0xc0
  406c10:	b.ne	406c34 <clear@@Base+0x35c8>  // b.any
  406c14:	and	w20, w20, #0xfe
  406c18:	cmp	w20, #0xfe
  406c1c:	b.eq	406c34 <clear@@Base+0x35c8>  // b.none
  406c20:	bl	4050a0 <clear@@Base+0x1a34>
  406c24:	adrp	x1, 437000 <PC+0x7b8>
  406c28:	str	w0, [x1, #1908]
  406c2c:	mov	w19, #0x0                   	// #0
  406c30:	b	406bac <clear@@Base+0x3540>
  406c34:	bl	40363c <setlocale@plt+0x1a1c>
  406c38:	mov	w19, #0x2                   	// #2
  406c3c:	b	406bac <clear@@Base+0x3540>
  406c40:	and	w0, w20, #0xc0
  406c44:	cmp	w0, #0x80
  406c48:	b.ne	406c9c <clear@@Base+0x3630>  // b.any
  406c4c:	adrp	x0, 436000 <winch@@Base+0x2021c>
  406c50:	add	x0, x0, #0xf48
  406c54:	ldr	w3, [x0, #2112]
  406c58:	add	w1, w3, #0x1
  406c5c:	str	w1, [x0, #2112]
  406c60:	add	x0, x0, #0x838
  406c64:	strb	w20, [x0, w3, sxtw]
  406c68:	mov	w19, #0x0                   	// #0
  406c6c:	cmp	w2, w1
  406c70:	b.gt	406bac <clear@@Base+0x3540>
  406c74:	adrp	x0, 436000 <winch@@Base+0x2021c>
  406c78:	add	x0, x0, #0xf48
  406c7c:	add	x0, x0, #0x838
  406c80:	bl	405118 <clear@@Base+0x1aac>
  406c84:	cbnz	w0, 406bf4 <clear@@Base+0x3588>
  406c88:	adrp	x0, 437000 <PC+0x7b8>
  406c8c:	str	wzr, [x0, #1908]
  406c90:	bl	40363c <setlocale@plt+0x1a1c>
  406c94:	mov	w19, #0x2                   	// #2
  406c98:	b	406bac <clear@@Base+0x3540>
  406c9c:	adrp	x0, 437000 <PC+0x7b8>
  406ca0:	str	wzr, [x0, #1908]
  406ca4:	bl	40363c <setlocale@plt+0x1a1c>
  406ca8:	b	406bcc <clear@@Base+0x3560>
  406cac:	adrp	x0, 436000 <winch@@Base+0x2021c>
  406cb0:	add	x0, x0, #0xf48
  406cb4:	str	wzr, [x0, #2088]
  406cb8:	mov	w1, w21
  406cbc:	add	x0, x0, #0x838
  406cc0:	bl	406204 <clear@@Base+0x2b98>
  406cc4:	mov	w19, w0
  406cc8:	b	406bac <clear@@Base+0x3540>
  406ccc:	adrp	x0, 437000 <PC+0x7b8>
  406cd0:	ldr	x2, [x0, #1912]
  406cd4:	cmp	x2, #0x0
  406cd8:	mov	w0, #0x2                   	// #2
  406cdc:	csel	w0, w19, w0, ne  // ne = any
  406ce0:	adrp	x1, 435000 <winch@@Base+0x1f21c>
  406ce4:	ldr	x3, [x1, #1200]
  406ce8:	orr	w1, w0, #0x4
  406cec:	cmp	x2, x3
  406cf0:	csel	w1, w1, w0, eq  // eq = none
  406cf4:	mov	w0, w20
  406cf8:	bl	40a488 <clear@@Base+0x6e1c>
  406cfc:	mov	w20, w0
  406d00:	sub	w0, w0, #0x1
  406d04:	cmp	w0, #0x64
  406d08:	b.hi	4074e0 <clear@@Base+0x3e74>  // b.pmore
  406d0c:	adrp	x1, 417000 <winch@@Base+0x121c>
  406d10:	add	x1, x1, #0xa50
  406d14:	ldrh	w0, [x1, w0, uxtw #1]
  406d18:	adr	x1, 406d24 <clear@@Base+0x36b8>
  406d1c:	add	x0, x1, w0, sxth #2
  406d20:	br	x0
  406d24:	adrp	x0, 437000 <PC+0x7b8>
  406d28:	str	wzr, [x0, #1932]
  406d2c:	bl	4060cc <clear@@Base+0x2a60>
  406d30:	mov	w19, w0
  406d34:	cmp	w19, #0x1
  406d38:	b.hi	406b94 <clear@@Base+0x3528>  // b.pmore
  406d3c:	b	406bac <clear@@Base+0x3540>
  406d40:	adrp	x0, 437000 <PC+0x7b8>
  406d44:	str	wzr, [x0, #1932]
  406d48:	bl	405d34 <clear@@Base+0x26c8>
  406d4c:	mov	w19, w0
  406d50:	b	406d34 <clear@@Base+0x36c8>
  406d54:	adrp	x0, 436000 <winch@@Base+0x2021c>
  406d58:	add	x0, x0, #0xf48
  406d5c:	str	wzr, [x0, #2116]
  406d60:	ldr	x0, [x0, #2056]
  406d64:	ldrb	w0, [x0]
  406d68:	and	w0, w0, #0xffffffdf
  406d6c:	tst	w0, #0xff
  406d70:	b.eq	406d94 <clear@@Base+0x3728>  // b.none
  406d74:	adrp	x20, 436000 <winch@@Base+0x2021c>
  406d78:	add	x20, x20, #0xf48
  406d7c:	bl	4060cc <clear@@Base+0x2a60>
  406d80:	ldr	x0, [x20, #2056]
  406d84:	ldrb	w0, [x0]
  406d88:	and	w0, w0, #0xffffffdf
  406d8c:	tst	w0, #0xff
  406d90:	b.ne	406d7c <clear@@Base+0x3710>  // b.any
  406d94:	adrp	x0, 437000 <PC+0x7b8>
  406d98:	ldr	x0, [x0, #1872]
  406d9c:	ldrb	w0, [x0]
  406da0:	cmp	w0, #0x20
  406da4:	b.ne	406bac <clear@@Base+0x3540>  // b.any
  406da8:	adrp	x20, 436000 <winch@@Base+0x2021c>
  406dac:	add	x20, x20, #0xf48
  406db0:	bl	4060cc <clear@@Base+0x2a60>
  406db4:	ldr	x0, [x20, #2056]
  406db8:	ldrb	w0, [x0]
  406dbc:	cmp	w0, #0x20
  406dc0:	b.eq	406db0 <clear@@Base+0x3744>  // b.none
  406dc4:	b	406bac <clear@@Base+0x3540>
  406dc8:	adrp	x1, 436000 <winch@@Base+0x2021c>
  406dcc:	add	x1, x1, #0xf48
  406dd0:	str	wzr, [x1, #2116]
  406dd4:	ldr	x0, [x1, #2056]
  406dd8:	mov	x20, x1
  406ddc:	cmp	x0, x1
  406de0:	b.ls	406bac <clear@@Base+0x3540>  // b.plast
  406de4:	ldurb	w0, [x0, #-1]
  406de8:	cmp	w0, #0x20
  406dec:	b.ne	406e04 <clear@@Base+0x3798>  // b.any
  406df0:	bl	405d34 <clear@@Base+0x26c8>
  406df4:	ldr	x0, [x20, #2056]
  406df8:	cmp	x0, x20
  406dfc:	b.hi	406de4 <clear@@Base+0x3778>  // b.pmore
  406e00:	b	406bac <clear@@Base+0x3540>
  406e04:	adrp	x1, 436000 <winch@@Base+0x2021c>
  406e08:	add	x1, x1, #0xf48
  406e0c:	ldr	x0, [x1, #2056]
  406e10:	cmp	x0, x1
  406e14:	b.ls	406bac <clear@@Base+0x3540>  // b.plast
  406e18:	mov	x20, x1
  406e1c:	ldurb	w0, [x0, #-1]
  406e20:	cmp	w0, #0x20
  406e24:	b.eq	406bac <clear@@Base+0x3540>  // b.none
  406e28:	bl	405d34 <clear@@Base+0x26c8>
  406e2c:	ldr	x0, [x20, #2056]
  406e30:	cmp	x0, x20
  406e34:	b.hi	406e1c <clear@@Base+0x37b0>  // b.pmore
  406e38:	b	406bac <clear@@Base+0x3540>
  406e3c:	adrp	x20, 436000 <winch@@Base+0x2021c>
  406e40:	add	x20, x20, #0xf48
  406e44:	str	wzr, [x20, #2116]
  406e48:	str	wzr, [x20, #2064]
  406e4c:	bl	405adc <clear@@Base+0x2470>
  406e50:	ldr	x0, [x20, #2056]
  406e54:	bl	405c08 <clear@@Base+0x259c>
  406e58:	b	406bac <clear@@Base+0x3540>
  406e5c:	adrp	x0, 436000 <winch@@Base+0x2021c>
  406e60:	add	x0, x0, #0xf48
  406e64:	str	wzr, [x0, #2116]
  406e68:	ldr	x0, [x0, #2056]
  406e6c:	ldrb	w0, [x0]
  406e70:	cbz	w0, 406bac <clear@@Base+0x3540>
  406e74:	adrp	x20, 436000 <winch@@Base+0x2021c>
  406e78:	add	x20, x20, #0xf48
  406e7c:	bl	4060cc <clear@@Base+0x2a60>
  406e80:	ldr	x0, [x20, #2056]
  406e84:	ldrb	w0, [x0]
  406e88:	cbnz	w0, 406e7c <clear@@Base+0x3810>
  406e8c:	b	406bac <clear@@Base+0x3540>
  406e90:	adrp	x0, 437000 <PC+0x7b8>
  406e94:	str	wzr, [x0, #1932]
  406e98:	b	406bac <clear@@Base+0x3540>
  406e9c:	adrp	x0, 437000 <PC+0x7b8>
  406ea0:	str	wzr, [x0, #1932]
  406ea4:	bl	405fc0 <clear@@Base+0x2954>
  406ea8:	mov	w19, w0
  406eac:	b	406d34 <clear@@Base+0x36c8>
  406eb0:	adrp	x0, 437000 <PC+0x7b8>
  406eb4:	str	wzr, [x0, #1932]
  406eb8:	bl	40606c <clear@@Base+0x2a00>
  406ebc:	mov	w19, w0
  406ec0:	b	406d34 <clear@@Base+0x36c8>
  406ec4:	adrp	x0, 437000 <PC+0x7b8>
  406ec8:	str	wzr, [x0, #1932]
  406ecc:	bl	40606c <clear@@Base+0x2a00>
  406ed0:	mov	w19, #0x1                   	// #1
  406ed4:	b	406bac <clear@@Base+0x3540>
  406ed8:	adrp	x1, 436000 <winch@@Base+0x2021c>
  406edc:	add	x1, x1, #0xf48
  406ee0:	str	wzr, [x1, #2116]
  406ee4:	ldr	x0, [x1, #2056]
  406ee8:	cmp	x0, x1
  406eec:	b.ls	406bac <clear@@Base+0x3540>  // b.plast
  406ef0:	ldurb	w1, [x0, #-1]
  406ef4:	adrp	x20, 436000 <winch@@Base+0x2021c>
  406ef8:	add	x20, x20, #0xf48
  406efc:	cmp	w1, #0x20
  406f00:	b.eq	406f24 <clear@@Base+0x38b8>  // b.none
  406f04:	ldurb	w0, [x0, #-1]
  406f08:	cmp	w0, #0x20
  406f0c:	b.eq	406bac <clear@@Base+0x3540>  // b.none
  406f10:	bl	405fc0 <clear@@Base+0x2954>
  406f14:	ldr	x0, [x20, #2056]
  406f18:	cmp	x0, x20
  406f1c:	b.hi	406f04 <clear@@Base+0x3898>  // b.pmore
  406f20:	b	406bac <clear@@Base+0x3540>
  406f24:	adrp	x20, 436000 <winch@@Base+0x2021c>
  406f28:	add	x20, x20, #0xf48
  406f2c:	bl	405fc0 <clear@@Base+0x2954>
  406f30:	ldr	x0, [x20, #2056]
  406f34:	cmp	x0, x20
  406f38:	b.ls	406bac <clear@@Base+0x3540>  // b.plast
  406f3c:	ldurb	w0, [x0, #-1]
  406f40:	cmp	w0, #0x20
  406f44:	b.eq	406f2c <clear@@Base+0x38c0>  // b.none
  406f48:	b	406bac <clear@@Base+0x3540>
  406f4c:	adrp	x0, 437000 <PC+0x7b8>
  406f50:	str	wzr, [x0, #1932]
  406f54:	bl	4061d0 <clear@@Base+0x2b64>
  406f58:	mov	w19, w0
  406f5c:	b	406d34 <clear@@Base+0x36c8>
  406f60:	adrp	x0, 436000 <winch@@Base+0x2021c>
  406f64:	add	x0, x0, #0xf48
  406f68:	str	wzr, [x0, #2116]
  406f6c:	ldr	x0, [x0, #2056]
  406f70:	ldrb	w0, [x0]
  406f74:	adrp	x20, 436000 <winch@@Base+0x2021c>
  406f78:	add	x20, x20, #0xf48
  406f7c:	cmp	w0, #0x20
  406f80:	b.eq	406fac <clear@@Base+0x3940>  // b.none
  406f84:	adrp	x20, 436000 <winch@@Base+0x2021c>
  406f88:	add	x20, x20, #0xf48
  406f8c:	cbz	w0, 406bac <clear@@Base+0x3540>
  406f90:	bl	4061d0 <clear@@Base+0x2b64>
  406f94:	ldr	x0, [x20, #2056]
  406f98:	ldrb	w0, [x0]
  406f9c:	and	w0, w0, #0xffffffdf
  406fa0:	tst	w0, #0xff
  406fa4:	b.ne	406f90 <clear@@Base+0x3924>  // b.any
  406fa8:	b	406bac <clear@@Base+0x3540>
  406fac:	bl	4061d0 <clear@@Base+0x2b64>
  406fb0:	ldr	x0, [x20, #2056]
  406fb4:	ldrb	w0, [x0]
  406fb8:	cmp	w0, #0x20
  406fbc:	b.eq	406fac <clear@@Base+0x3940>  // b.none
  406fc0:	b	406bac <clear@@Base+0x3540>
  406fc4:	adrp	x0, 437000 <PC+0x7b8>
  406fc8:	mov	w1, #0x1                   	// #1
  406fcc:	str	w1, [x0, #1904]
  406fd0:	b	406bac <clear@@Base+0x3540>
  406fd4:	stp	x23, x24, [sp, #48]
  406fd8:	adrp	x0, 436000 <winch@@Base+0x2021c>
  406fdc:	add	x0, x0, #0xf48
  406fe0:	str	wzr, [x0, #2116]
  406fe4:	ldr	x23, [x0, #2096]
  406fe8:	cbz	x23, 4070a8 <clear@@Base+0x3a3c>
  406fec:	stp	x25, x26, [sp, #64]
  406ff0:	adrp	x0, 435000 <winch@@Base+0x1f21c>
  406ff4:	ldr	w0, [x0, #1104]
  406ff8:	tbnz	w0, #31, 4070b4 <clear@@Base+0x3a48>
  406ffc:	ldr	x21, [x23, #16]
  407000:	adrp	x0, 435000 <winch@@Base+0x1f21c>
  407004:	ldrsw	x25, [x0, #1104]
  407008:	adrp	x24, 436000 <winch@@Base+0x2021c>
  40700c:	add	x24, x24, #0xf48
  407010:	add	x0, x21, #0x8
  407014:	cmp	w20, #0xd
  407018:	csel	x21, x0, x21, eq  // eq = none
  40701c:	ldr	x21, [x21]
  407020:	cmp	x23, x21
  407024:	b.eq	4070d0 <clear@@Base+0x3a64>  // b.none
  407028:	mov	x2, x25
  40702c:	ldr	x1, [x21, #24]
  407030:	mov	x0, x24
  407034:	bl	401950 <strncmp@plt>
  407038:	mov	w22, w0
  40703c:	cbnz	w0, 407010 <clear@@Base+0x39a4>
  407040:	str	x21, [x23, #16]
  407044:	ldr	x20, [x21, #24]
  407048:	adrp	x0, 41b000 <winch@@Base+0x521c>
  40704c:	add	x0, x0, #0x6a0
  407050:	cmp	x20, #0x0
  407054:	csel	x20, x0, x20, eq  // eq = none
  407058:	adrp	x21, 436000 <winch@@Base+0x2021c>
  40705c:	add	x19, x21, #0xf48
  407060:	str	wzr, [x19, #2064]
  407064:	bl	405adc <clear@@Base+0x2470>
  407068:	bl	403698 <clear@@Base+0x2c>
  40706c:	mov	x1, x20
  407070:	mov	x0, x19
  407074:	bl	401ac0 <strcpy@plt>
  407078:	str	x19, [x19, #2056]
  40707c:	ldrb	w0, [x21, #3912]
  407080:	cbz	w0, 4074ec <clear@@Base+0x3e80>
  407084:	add	x19, x21, #0xf48
  407088:	bl	4060cc <clear@@Base+0x2a60>
  40708c:	ldr	x0, [x19, #2056]
  407090:	ldrb	w0, [x0]
  407094:	cbnz	w0, 407088 <clear@@Base+0x3a1c>
  407098:	mov	w19, w22
  40709c:	ldp	x23, x24, [sp, #48]
  4070a0:	ldp	x25, x26, [sp, #64]
  4070a4:	b	406bac <clear@@Base+0x3540>
  4070a8:	bl	40363c <setlocale@plt+0x1a1c>
  4070ac:	ldp	x23, x24, [sp, #48]
  4070b0:	b	406bac <clear@@Base+0x3540>
  4070b4:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4070b8:	add	x0, x0, #0xf48
  4070bc:	ldr	x1, [x0, #2056]
  4070c0:	sub	x0, x1, x0
  4070c4:	adrp	x1, 435000 <winch@@Base+0x1f21c>
  4070c8:	str	w0, [x1, #1104]
  4070cc:	b	406ffc <clear@@Base+0x3990>
  4070d0:	bl	40363c <setlocale@plt+0x1a1c>
  4070d4:	ldp	x23, x24, [sp, #48]
  4070d8:	ldp	x25, x26, [sp, #64]
  4070dc:	b	406bac <clear@@Base+0x3540>
  4070e0:	adrp	x0, 437000 <PC+0x7b8>
  4070e4:	ldr	w0, [x0, #1932]
  4070e8:	cmp	w0, #0x0
  4070ec:	ccmp	w20, #0xf, #0x4, ne  // ne = any
  4070f0:	b.ne	4073e4 <clear@@Base+0x3d78>  // b.any
  4070f4:	stp	x23, x24, [sp, #48]
  4070f8:	stp	x25, x26, [sp, #64]
  4070fc:	adrp	x0, 437000 <PC+0x7b8>
  407100:	ldr	x0, [x0, #1936]
  407104:	cbz	x0, 407114 <clear@@Base+0x3aa8>
  407108:	bl	401a90 <free@plt>
  40710c:	adrp	x0, 437000 <PC+0x7b8>
  407110:	str	xzr, [x0, #1936]
  407114:	bl	40b4c8 <clear@@Base+0x7e5c>
  407118:	str	x0, [sp, #104]
  40711c:	bl	4017b0 <strlen@plt>
  407120:	mov	x25, x0
  407124:	adrp	x0, 437000 <PC+0x7b8>
  407128:	ldr	x0, [x0, #1872]
  40712c:	ldrb	w0, [x0]
  407130:	and	w0, w0, #0xffffffdf
  407134:	tst	w0, #0xff
  407138:	b.eq	40715c <clear@@Base+0x3af0>  // b.none
  40713c:	adrp	x21, 436000 <winch@@Base+0x2021c>
  407140:	add	x21, x21, #0xf48
  407144:	bl	4060cc <clear@@Base+0x2a60>
  407148:	ldr	x0, [x21, #2056]
  40714c:	ldrb	w0, [x0]
  407150:	and	w0, w0, #0xffffffdf
  407154:	tst	w0, #0xff
  407158:	b.ne	407144 <clear@@Base+0x3ad8>  // b.any
  40715c:	adrp	x0, 436000 <winch@@Base+0x2021c>
  407160:	add	x0, x0, #0xf48
  407164:	ldr	x23, [x0, #2056]
  407168:	cmp	x23, x0
  40716c:	b.eq	407304 <clear@@Base+0x3c98>  // b.none
  407170:	adrp	x0, 436000 <winch@@Base+0x2021c>
  407174:	add	x0, x0, #0xf48
  407178:	cmp	x23, x0
  40717c:	b.ls	407340 <clear@@Base+0x3cd4>  // b.plast
  407180:	mov	x21, x0
  407184:	ldrb	w0, [x21]
  407188:	cmp	w0, #0x20
  40718c:	b.ne	4071a4 <clear@@Base+0x3b38>  // b.any
  407190:	add	x21, x21, #0x1
  407194:	cmp	x23, x21
  407198:	b.ne	407184 <clear@@Base+0x3b18>  // b.any
  40719c:	mov	x21, x23
  4071a0:	b	40727c <clear@@Base+0x3c10>
  4071a4:	cmp	x23, x21
  4071a8:	b.ls	407348 <clear@@Base+0x3cdc>  // b.plast
  4071ac:	stp	x27, x28, [sp, #80]
  4071b0:	adrp	x0, 435000 <winch@@Base+0x1f21c>
  4071b4:	add	x0, x0, #0x450
  4071b8:	ldrb	w28, [x0, #104]
  4071bc:	ldrb	w0, [x0, #105]
  4071c0:	str	w0, [sp, #116]
  4071c4:	mov	w26, w19
  4071c8:	mov	w24, w19
  4071cc:	adrp	x22, 436000 <winch@@Base+0x2021c>
  4071d0:	add	x22, x22, #0xf48
  4071d4:	str	w19, [sp, #112]
  4071d8:	sxtw	x27, w25
  4071dc:	sub	x0, x27, #0x1
  4071e0:	str	x0, [sp, #120]
  4071e4:	b	407230 <clear@@Base+0x3bc4>
  4071e8:	cbz	w26, 407200 <clear@@Base+0x3b94>
  4071ec:	ldrb	w0, [x22]
  4071f0:	ldr	w1, [sp, #116]
  4071f4:	cmp	w0, w1
  4071f8:	cset	w26, ne  // ne = any
  4071fc:	b	407224 <clear@@Base+0x3bb8>
  407200:	ldrb	w0, [x22]
  407204:	cmp	w0, w28
  407208:	b.eq	40726c <clear@@Base+0x3c00>  // b.none
  40720c:	mov	w24, w26
  407210:	cmp	w0, #0x20
  407214:	b.ne	407224 <clear@@Base+0x3bb8>  // b.any
  407218:	add	x21, x22, #0x1
  40721c:	b	407224 <clear@@Base+0x3bb8>
  407220:	ldr	w24, [sp, #112]
  407224:	add	x22, x22, #0x1
  407228:	cmp	x23, x22
  40722c:	b.ls	407278 <clear@@Base+0x3c0c>  // b.plast
  407230:	cbnz	w24, 407220 <clear@@Base+0x3bb4>
  407234:	cmp	w25, #0x0
  407238:	b.le	4071e8 <clear@@Base+0x3b7c>
  40723c:	add	x0, x22, x27
  407240:	cmp	x23, x0
  407244:	b.ls	4071e8 <clear@@Base+0x3b7c>  // b.plast
  407248:	mov	x2, x27
  40724c:	ldr	x1, [sp, #104]
  407250:	mov	x0, x22
  407254:	bl	401950 <strncmp@plt>
  407258:	cbnz	w0, 4071e8 <clear@@Base+0x3b7c>
  40725c:	ldr	x0, [sp, #120]
  407260:	add	x22, x22, x0
  407264:	mov	w24, #0x1                   	// #1
  407268:	b	407224 <clear@@Base+0x3bb8>
  40726c:	mov	w24, w26
  407270:	mov	w26, #0x1                   	// #1
  407274:	b	407224 <clear@@Base+0x3bb8>
  407278:	ldp	x27, x28, [sp, #80]
  40727c:	cbz	x21, 407304 <clear@@Base+0x3c98>
  407280:	adrp	x0, 436000 <winch@@Base+0x2021c>
  407284:	add	x0, x0, #0xf48
  407288:	str	x21, [x0, #2128]
  40728c:	ldr	x0, [x0, #2136]
  407290:	cbz	x0, 407298 <clear@@Base+0x3c2c>
  407294:	bl	401a90 <free@plt>
  407298:	adrp	x22, 436000 <winch@@Base+0x2021c>
  40729c:	add	x22, x22, #0xf48
  4072a0:	ldr	x0, [x22, #2056]
  4072a4:	sub	x0, x0, x21
  4072a8:	mov	w1, #0x1                   	// #1
  4072ac:	add	w0, w0, w1
  4072b0:	bl	401ec0 <setlocale@plt+0x2a0>
  4072b4:	str	x0, [x22, #2136]
  4072b8:	ldr	x2, [x22, #2056]
  4072bc:	sub	x2, x2, x21
  4072c0:	mov	x1, x21
  4072c4:	bl	401b80 <strncpy@plt>
  4072c8:	ldr	x0, [x22, #2056]
  4072cc:	ldrb	w23, [x0]
  4072d0:	strb	wzr, [x0]
  4072d4:	ldrb	w1, [x21]
  4072d8:	adrp	x0, 435000 <winch@@Base+0x1f21c>
  4072dc:	ldrb	w0, [x0, #1208]
  4072e0:	cmp	w1, w0
  4072e4:	b.eq	407350 <clear@@Base+0x3ce4>  // b.none
  4072e8:	mov	x0, x21
  4072ec:	bl	40bde4 <clear@@Base+0x8778>
  4072f0:	adrp	x1, 437000 <PC+0x7b8>
  4072f4:	str	x0, [x1, #1936]
  4072f8:	adrp	x0, 437000 <PC+0x7b8>
  4072fc:	ldr	x0, [x0, #1872]
  407300:	strb	w23, [x0]
  407304:	adrp	x0, 437000 <PC+0x7b8>
  407308:	ldr	x0, [x0, #1936]
  40730c:	cbz	x0, 407390 <clear@@Base+0x3d24>
  407310:	cmp	w20, #0xf
  407314:	b.ne	4073ac <clear@@Base+0x3d40>  // b.any
  407318:	adrp	x1, 436000 <winch@@Base+0x2021c>
  40731c:	add	x1, x1, #0xf48
  407320:	str	x0, [x1, #2144]
  407324:	ldr	x2, [x1, #2128]
  407328:	ldr	x1, [x1, #2056]
  40732c:	cmp	x2, x1
  407330:	b.cs	4073a0 <clear@@Base+0x3d34>  // b.hs, b.nlast
  407334:	ldp	x23, x24, [sp, #48]
  407338:	ldp	x25, x26, [sp, #64]
  40733c:	b	407414 <clear@@Base+0x3da8>
  407340:	mov	x21, x23
  407344:	b	40727c <clear@@Base+0x3c10>
  407348:	mov	x21, x23
  40734c:	b	40727c <clear@@Base+0x3c10>
  407350:	add	x21, x21, #0x1
  407354:	mov	x0, x21
  407358:	bl	40b61c <clear@@Base+0x7fb0>
  40735c:	mov	x22, x0
  407360:	cbz	x0, 40737c <clear@@Base+0x3d10>
  407364:	bl	40bde4 <clear@@Base+0x8778>
  407368:	adrp	x1, 437000 <PC+0x7b8>
  40736c:	str	x0, [x1, #1936]
  407370:	mov	x0, x22
  407374:	bl	401a90 <free@plt>
  407378:	b	4072f8 <clear@@Base+0x3c8c>
  40737c:	mov	x0, x21
  407380:	bl	40bde4 <clear@@Base+0x8778>
  407384:	adrp	x1, 437000 <PC+0x7b8>
  407388:	str	x0, [x1, #1936]
  40738c:	b	4072f8 <clear@@Base+0x3c8c>
  407390:	bl	40363c <setlocale@plt+0x1a1c>
  407394:	ldp	x23, x24, [sp, #48]
  407398:	ldp	x25, x26, [sp, #64]
  40739c:	b	406bac <clear@@Base+0x3540>
  4073a0:	ldp	x23, x24, [sp, #48]
  4073a4:	ldp	x25, x26, [sp, #64]
  4073a8:	b	40743c <clear@@Base+0x3dd0>
  4073ac:	adrp	x21, 436000 <winch@@Base+0x2021c>
  4073b0:	add	x21, x21, #0xf48
  4073b4:	mov	w1, #0x1                   	// #1
  4073b8:	str	w1, [x21, #2116]
  4073bc:	mov	x1, x0
  4073c0:	add	x0, x21, #0x818
  4073c4:	bl	40a6f4 <clear@@Base+0x7088>
  4073c8:	mov	x1, #0x0                   	// #0
  4073cc:	mov	w0, w20
  4073d0:	bl	406348 <clear@@Base+0x2cdc>
  4073d4:	str	x0, [x21, #2144]
  4073d8:	ldp	x23, x24, [sp, #48]
  4073dc:	ldp	x25, x26, [sp, #64]
  4073e0:	b	4073fc <clear@@Base+0x3d90>
  4073e4:	adrp	x21, 436000 <winch@@Base+0x2021c>
  4073e8:	add	x21, x21, #0xf48
  4073ec:	ldr	x1, [x21, #2144]
  4073f0:	mov	w0, w20
  4073f4:	bl	406348 <clear@@Base+0x2cdc>
  4073f8:	str	x0, [x21, #2144]
  4073fc:	adrp	x0, 436000 <winch@@Base+0x2021c>
  407400:	add	x0, x0, #0xf48
  407404:	ldr	x1, [x0, #2056]
  407408:	ldr	x0, [x0, #2128]
  40740c:	cmp	x1, x0
  407410:	b.ls	407430 <clear@@Base+0x3dc4>  // b.plast
  407414:	adrp	x20, 436000 <winch@@Base+0x2021c>
  407418:	add	x20, x20, #0xf48
  40741c:	bl	405fc0 <clear@@Base+0x2954>
  407420:	ldr	x1, [x20, #2056]
  407424:	ldr	x0, [x20, #2128]
  407428:	cmp	x1, x0
  40742c:	b.hi	40741c <clear@@Base+0x3db0>  // b.pmore
  407430:	adrp	x0, 437000 <PC+0x7b8>
  407434:	ldr	x0, [x0, #1960]
  407438:	cbz	x0, 407454 <clear@@Base+0x3de8>
  40743c:	bl	4062d0 <clear@@Base+0x2c64>
  407440:	cbz	w0, 407474 <clear@@Base+0x3e08>
  407444:	adrp	x0, 437000 <PC+0x7b8>
  407448:	str	wzr, [x0, #1932]
  40744c:	bl	40363c <setlocale@plt+0x1a1c>
  407450:	b	406bac <clear@@Base+0x3540>
  407454:	adrp	x0, 436000 <winch@@Base+0x2021c>
  407458:	add	x0, x0, #0xf48
  40745c:	str	wzr, [x0, #2116]
  407460:	ldr	x0, [x0, #2136]
  407464:	bl	4062d0 <clear@@Base+0x2c64>
  407468:	cbnz	w0, 407444 <clear@@Base+0x3dd8>
  40746c:	mov	w19, w0
  407470:	b	406bac <clear@@Base+0x3540>
  407474:	adrp	x0, 437000 <PC+0x7b8>
  407478:	ldr	x0, [x0, #1960]
  40747c:	bl	40c20c <clear@@Base+0x8ba0>
  407480:	cbz	w0, 4074fc <clear@@Base+0x3e90>
  407484:	adrp	x0, 436000 <winch@@Base+0x2021c>
  407488:	add	x0, x0, #0xf48
  40748c:	ldr	x1, [x0, #2056]
  407490:	cmp	x1, x0
  407494:	b.ls	4074ac <clear@@Base+0x3e40>  // b.plast
  407498:	ldurb	w1, [x1, #-1]
  40749c:	adrp	x0, 435000 <winch@@Base+0x1f21c>
  4074a0:	ldrb	w0, [x0, #1209]
  4074a4:	cmp	w1, w0
  4074a8:	b.eq	4074cc <clear@@Base+0x3e60>  // b.none
  4074ac:	adrp	x0, 417000 <winch@@Base+0x121c>
  4074b0:	add	x0, x0, #0xa28
  4074b4:	bl	409fcc <clear@@Base+0x6960>
  4074b8:	cbz	x0, 4074d4 <clear@@Base+0x3e68>
  4074bc:	bl	4062d0 <clear@@Base+0x2c64>
  4074c0:	cbnz	w0, 407444 <clear@@Base+0x3dd8>
  4074c4:	mov	w19, w0
  4074c8:	b	406bac <clear@@Base+0x3540>
  4074cc:	bl	405fc0 <clear@@Base+0x2954>
  4074d0:	b	4074ac <clear@@Base+0x3e40>
  4074d4:	adrp	x0, 417000 <winch@@Base+0x121c>
  4074d8:	add	x0, x0, #0xa20
  4074dc:	b	4074bc <clear@@Base+0x3e50>
  4074e0:	adrp	x0, 437000 <PC+0x7b8>
  4074e4:	str	wzr, [x0, #1932]
  4074e8:	b	406b94 <clear@@Base+0x3528>
  4074ec:	mov	w19, w22
  4074f0:	ldp	x23, x24, [sp, #48]
  4074f4:	ldp	x25, x26, [sp, #64]
  4074f8:	b	406bac <clear@@Base+0x3540>
  4074fc:	mov	w19, w0
  407500:	b	406bac <clear@@Base+0x3540>
  407504:	stp	x29, x30, [sp, #-48]!
  407508:	mov	x29, sp
  40750c:	stp	x19, x20, [sp, #16]
  407510:	mov	x20, x0
  407514:	adrp	x0, 436000 <winch@@Base+0x2021c>
  407518:	ldrb	w1, [x0, #3912]
  40751c:	sub	w0, w1, #0x30
  407520:	and	w0, w0, #0xff
  407524:	cmp	w0, #0x9
  407528:	b.hi	407584 <clear@@Base+0x3f18>  // b.pmore
  40752c:	mov	x19, #0x0                   	// #0
  407530:	adrp	x3, 436000 <winch@@Base+0x2021c>
  407534:	add	x3, x3, #0xf48
  407538:	add	x19, x19, x19, lsl #2
  40753c:	sub	w1, w1, #0x30
  407540:	sxtw	x1, w1
  407544:	add	x19, x1, x19, lsl #1
  407548:	ldrb	w1, [x3, #1]!
  40754c:	sub	w2, w1, #0x30
  407550:	and	w2, w2, #0xff
  407554:	cmp	w2, #0x9
  407558:	b.ls	407538 <clear@@Base+0x3ecc>  // b.plast
  40755c:	str	xzr, [x20]
  407560:	add	x0, x3, #0x1
  407564:	str	x0, [sp, #40]
  407568:	ldrb	w0, [x3]
  40756c:	cmp	w0, #0x2e
  407570:	b.eq	407594 <clear@@Base+0x3f28>  // b.none
  407574:	mov	x0, x19
  407578:	ldp	x19, x20, [sp, #16]
  40757c:	ldp	x29, x30, [sp], #48
  407580:	ret
  407584:	mov	x19, #0x0                   	// #0
  407588:	adrp	x3, 436000 <winch@@Base+0x2021c>
  40758c:	add	x3, x3, #0xf48
  407590:	b	40755c <clear@@Base+0x3ef0>
  407594:	add	x2, sp, #0x24
  407598:	mov	x1, #0x0                   	// #0
  40759c:	add	x0, sp, #0x28
  4075a0:	bl	412574 <clear@@Base+0xef08>
  4075a4:	str	x0, [x20]
  4075a8:	b	407574 <clear@@Base+0x3f08>
  4075ac:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4075b0:	add	x0, x0, #0xf48
  4075b4:	ret
  4075b8:	adrp	x0, 437000 <PC+0x7b8>
  4075bc:	ldr	x0, [x0, #1912]
  4075c0:	cbz	x0, 4075d0 <clear@@Base+0x3f64>
  4075c4:	ldr	x0, [x0, #16]
  4075c8:	ldr	x0, [x0, #8]
  4075cc:	ldr	x0, [x0, #24]
  4075d0:	ret
  4075d4:	stp	x29, x30, [sp, #-16]!
  4075d8:	mov	x29, sp
  4075dc:	mov	w3, #0x0                   	// #0
  4075e0:	mov	w2, #0x0                   	// #0
  4075e4:	mov	x1, #0x0                   	// #0
  4075e8:	adrp	x0, 406000 <clear@@Base+0x2994>
  4075ec:	add	x0, x0, #0xac0
  4075f0:	bl	40646c <clear@@Base+0x2e00>
  4075f4:	mov	x2, #0x0                   	// #0
  4075f8:	mov	x1, #0x0                   	// #0
  4075fc:	mov	x0, #0x0                   	// #0
  407600:	bl	406ac0 <clear@@Base+0x3454>
  407604:	ldp	x29, x30, [sp], #16
  407608:	ret
  40760c:	adrp	x1, 435000 <winch@@Base+0x1f21c>
  407610:	add	x1, x1, #0x450
  407614:	ldr	w0, [x1, #80]
  407618:	ldr	w1, [x1, #40]
  40761c:	orr	w0, w0, w1
  407620:	adrp	x1, 43a000 <PC+0x37b8>
  407624:	ldr	w1, [x1, #728]
  407628:	orr	w0, w0, w1
  40762c:	cbnz	w0, 407634 <clear@@Base+0x3fc8>
  407630:	ret
  407634:	stp	x29, x30, [sp, #-208]!
  407638:	mov	x29, sp
  40763c:	stp	x19, x20, [sp, #16]
  407640:	bl	406398 <clear@@Base+0x2d2c>
  407644:	mov	x19, x0
  407648:	cbz	x0, 4077cc <clear@@Base+0x4160>
  40764c:	stp	x23, x24, [sp, #48]
  407650:	bl	4017b0 <strlen@plt>
  407654:	add	w1, w0, #0x1
  407658:	mov	w0, #0x1                   	// #1
  40765c:	bl	401ec0 <setlocale@plt+0x2a0>
  407660:	mov	x20, x0
  407664:	mov	x1, x19
  407668:	bl	401ac0 <strcpy@plt>
  40766c:	mov	x0, x20
  407670:	bl	4017b0 <strlen@plt>
  407674:	sub	x0, x0, #0x1
  407678:	ldrb	w1, [x20, x0]
  40767c:	cmp	w1, #0x51
  407680:	mov	w1, #0x5a                  	// #90
  407684:	mov	w2, #0x51                  	// #81
  407688:	csel	w1, w1, w2, eq  // eq = none
  40768c:	strb	w1, [x20, x0]
  407690:	adrp	x1, 417000 <winch@@Base+0x121c>
  407694:	add	x1, x1, #0xa38
  407698:	mov	x0, x20
  40769c:	bl	401900 <fopen@plt>
  4076a0:	mov	x23, x0
  4076a4:	cbz	x0, 4077b8 <clear@@Base+0x414c>
  4076a8:	stp	x21, x22, [sp, #32]
  4076ac:	bl	401890 <fileno@plt>
  4076b0:	add	x2, sp, #0x40
  4076b4:	mov	w1, w0
  4076b8:	mov	w0, #0x0                   	// #0
  4076bc:	bl	401b20 <__fxstat@plt>
  4076c0:	tbnz	w0, #31, 4076d4 <clear@@Base+0x4068>
  4076c4:	ldr	w0, [sp, #80]
  4076c8:	and	w0, w0, #0xf000
  4076cc:	cmp	w0, #0x8, lsl #12
  4076d0:	b.eq	4077d8 <clear@@Base+0x416c>  // b.none
  4076d4:	adrp	x0, 417000 <winch@@Base+0x121c>
  4076d8:	add	x0, x0, #0xa40
  4076dc:	bl	409fcc <clear@@Base+0x6960>
  4076e0:	mov	w24, #0x64                  	// #100
  4076e4:	cbz	x0, 4076fc <clear@@Base+0x4090>
  4076e8:	mov	w2, #0xa                   	// #10
  4076ec:	mov	x1, #0x0                   	// #0
  4076f0:	bl	401a80 <strtol@plt>
  4076f4:	cmp	w0, #0x0
  4076f8:	csel	w24, w0, w24, gt
  4076fc:	adrp	x0, 435000 <winch@@Base+0x1f21c>
  407700:	ldr	x1, [x0, #1152]
  407704:	ldr	x0, [x1, #24]
  407708:	cbz	x0, 4077ec <clear@@Base+0x4180>
  40770c:	mov	w2, #0x0                   	// #0
  407710:	add	w2, w2, #0x1
  407714:	ldr	x1, [x1]
  407718:	ldr	x0, [x1, #24]
  40771c:	cbnz	x0, 407710 <clear@@Base+0x40a4>
  407720:	sub	w22, w2, w24
  407724:	adrp	x0, 435000 <winch@@Base+0x1f21c>
  407728:	ldr	x1, [x0, #1112]
  40772c:	ldr	x0, [x1, #24]
  407730:	cbz	x0, 4077f4 <clear@@Base+0x4188>
  407734:	mov	w21, #0x0                   	// #0
  407738:	add	w21, w21, #0x1
  40773c:	ldr	x1, [x1]
  407740:	ldr	x0, [x1, #24]
  407744:	cbnz	x0, 407738 <clear@@Base+0x40cc>
  407748:	adrp	x2, 417000 <winch@@Base+0x121c>
  40774c:	add	x2, x2, #0x9e0
  407750:	adrp	x1, 417000 <winch@@Base+0x121c>
  407754:	add	x1, x1, #0xa18
  407758:	mov	x0, x23
  40775c:	bl	401be0 <fprintf@plt>
  407760:	str	x23, [sp, #200]
  407764:	str	xzr, [sp, #192]
  407768:	sub	w3, w21, w24
  40776c:	mov	w2, w22
  407770:	add	x1, sp, #0xc0
  407774:	adrp	x0, 406000 <clear@@Base+0x2994>
  407778:	add	x0, x0, #0x6a0
  40777c:	bl	40646c <clear@@Base+0x2e00>
  407780:	mov	x2, #0x0                   	// #0
  407784:	mov	x1, #0x0                   	// #0
  407788:	add	x0, sp, #0xc0
  40778c:	bl	4066a0 <clear@@Base+0x3034>
  407790:	adrp	x1, 417000 <winch@@Base+0x121c>
  407794:	add	x1, x1, #0xa08
  407798:	mov	x0, x23
  40779c:	bl	410b00 <clear@@Base+0xd494>
  4077a0:	mov	x0, x23
  4077a4:	bl	4018c0 <fclose@plt>
  4077a8:	mov	x1, x19
  4077ac:	mov	x0, x20
  4077b0:	bl	401ab0 <rename@plt>
  4077b4:	ldp	x21, x22, [sp, #32]
  4077b8:	mov	x0, x20
  4077bc:	bl	401a90 <free@plt>
  4077c0:	mov	x0, x19
  4077c4:	bl	401a90 <free@plt>
  4077c8:	ldp	x23, x24, [sp, #48]
  4077cc:	ldp	x19, x20, [sp, #16]
  4077d0:	ldp	x29, x30, [sp], #208
  4077d4:	ret
  4077d8:	mov	x0, x23
  4077dc:	bl	401890 <fileno@plt>
  4077e0:	mov	w1, #0x180                 	// #384
  4077e4:	bl	4019b0 <fchmod@plt>
  4077e8:	b	4076d4 <clear@@Base+0x4068>
  4077ec:	mov	w2, #0x0                   	// #0
  4077f0:	b	407720 <clear@@Base+0x40b4>
  4077f4:	mov	w21, #0x0                   	// #0
  4077f8:	b	407748 <clear@@Base+0x40dc>
  4077fc:	mov	w1, w0
  407800:	adrp	x0, 43b000 <PC+0x47b8>
  407804:	ldr	w0, [x0, #380]
  407808:	cmp	w0, w1
  40780c:	b.eq	407838 <clear@@Base+0x41cc>  // b.none
  407810:	adrp	x0, 43b000 <PC+0x47b8>
  407814:	ldr	w2, [x0, #404]
  407818:	mov	w0, #0x1                   	// #1
  40781c:	cmp	w2, w1
  407820:	b.eq	407834 <clear@@Base+0x41c8>  // b.none
  407824:	adrp	x0, 43b000 <PC+0x47b8>
  407828:	ldr	w0, [x0, #376]
  40782c:	cmp	w0, w1
  407830:	cset	w0, eq  // eq = none
  407834:	ret
  407838:	mov	w0, #0x1                   	// #1
  40783c:	b	407834 <clear@@Base+0x41c8>
  407840:	stp	x29, x30, [sp, #-32]!
  407844:	mov	x29, sp
  407848:	str	x19, [sp, #16]
  40784c:	adrp	x0, 437000 <PC+0x7b8>
  407850:	ldr	x0, [x0, #1968]
  407854:	cbz	x0, 407888 <clear@@Base+0x421c>
  407858:	ldr	x19, [x0, #8]
  40785c:	ldr	x2, [x0]
  407860:	adrp	x1, 437000 <PC+0x7b8>
  407864:	str	x2, [x1, #1968]
  407868:	bl	401a90 <free@plt>
  40786c:	mov	x0, #0x40000000            	// #1073741824
  407870:	cmp	x19, x0
  407874:	b.eq	407894 <clear@@Base+0x4228>  // b.none
  407878:	mov	x0, x19
  40787c:	ldr	x19, [sp, #16]
  407880:	ldp	x29, x30, [sp], #32
  407884:	ret
  407888:	bl	416e0c <winch@@Base+0x1028>
  40788c:	sxtw	x19, w0
  407890:	b	407878 <clear@@Base+0x420c>
  407894:	adrp	x0, 437000 <PC+0x7b8>
  407898:	ldr	w0, [x0, #1976]
  40789c:	mov	x19, #0x67                  	// #103
  4078a0:	cmp	w0, #0x6
  4078a4:	b.eq	407878 <clear@@Base+0x420c>  // b.none
  4078a8:	mov	x19, #0xa                   	// #10
  4078ac:	cmp	w0, #0xf
  4078b0:	b.eq	407878 <clear@@Base+0x420c>  // b.none
  4078b4:	cmp	w0, #0x5
  4078b8:	b.eq	407878 <clear@@Base+0x420c>  // b.none
  4078bc:	bl	416e0c <winch@@Base+0x1028>
  4078c0:	sxtw	x19, w0
  4078c4:	b	407878 <clear@@Base+0x420c>
  4078c8:	stp	x29, x30, [sp, #-32]!
  4078cc:	mov	x29, sp
  4078d0:	str	x19, [sp, #16]
  4078d4:	mov	x19, x0
  4078d8:	mov	w1, #0x10                  	// #16
  4078dc:	mov	w0, #0x1                   	// #1
  4078e0:	bl	401ec0 <setlocale@plt+0x2a0>
  4078e4:	str	x19, [x0, #8]
  4078e8:	adrp	x1, 437000 <PC+0x7b8>
  4078ec:	ldr	x2, [x1, #1968]
  4078f0:	str	x2, [x0]
  4078f4:	str	x0, [x1, #1968]
  4078f8:	ldr	x19, [sp, #16]
  4078fc:	ldp	x29, x30, [sp], #32
  407900:	ret
  407904:	stp	x29, x30, [sp, #-16]!
  407908:	mov	x29, sp
  40790c:	adrp	x1, 437000 <PC+0x7b8>
  407910:	str	w0, [x1, #1976]
  407914:	bl	403348 <setlocale@plt+0x1728>
  407918:	bl	403844 <clear@@Base+0x1d8>
  40791c:	bl	40680c <clear@@Base+0x31a0>
  407920:	ldp	x29, x30, [sp], #16
  407924:	ret
  407928:	stp	x29, x30, [sp, #-16]!
  40792c:	mov	x29, sp
  407930:	adrp	x0, 437000 <PC+0x7b8>
  407934:	ldr	w0, [x0, #1980]
  407938:	tbnz	w0, #13, 4079c0 <clear@@Base+0x4354>
  40793c:	tbz	w0, #0, 4079cc <clear@@Base+0x4360>
  407940:	mov	w0, #0xf                   	// #15
  407944:	bl	407904 <clear@@Base+0x4298>
  407948:	adrp	x0, 437000 <PC+0x7b8>
  40794c:	ldr	w0, [x0, #1980]
  407950:	tbnz	w0, #8, 4079d8 <clear@@Base+0x436c>
  407954:	adrp	x0, 437000 <PC+0x7b8>
  407958:	ldr	w0, [x0, #1980]
  40795c:	tbnz	w0, #10, 4079e8 <clear@@Base+0x437c>
  407960:	adrp	x0, 437000 <PC+0x7b8>
  407964:	ldr	w0, [x0, #1980]
  407968:	tbnz	w0, #9, 4079f8 <clear@@Base+0x438c>
  40796c:	adrp	x0, 437000 <PC+0x7b8>
  407970:	ldr	w0, [x0, #1980]
  407974:	tbnz	w0, #2, 407a08 <clear@@Base+0x439c>
  407978:	adrp	x0, 437000 <PC+0x7b8>
  40797c:	ldr	w0, [x0, #1980]
  407980:	tbnz	w0, #12, 407a18 <clear@@Base+0x43ac>
  407984:	adrp	x0, 437000 <PC+0x7b8>
  407988:	ldr	w0, [x0, #1980]
  40798c:	tbnz	w0, #13, 407a28 <clear@@Base+0x43bc>
  407990:	tbz	w0, #0, 407a38 <clear@@Base+0x43cc>
  407994:	adrp	x0, 417000 <winch@@Base+0x121c>
  407998:	add	x0, x0, #0xa20
  40799c:	bl	406830 <clear@@Base+0x31c4>
  4079a0:	adrp	x0, 43b000 <PC+0x47b8>
  4079a4:	str	wzr, [x0, #472]
  4079a8:	mov	w1, #0x0                   	// #0
  4079ac:	adrp	x0, 435000 <winch@@Base+0x1f21c>
  4079b0:	ldr	x0, [x0, #1200]
  4079b4:	bl	4069b8 <clear@@Base+0x334c>
  4079b8:	ldp	x29, x30, [sp], #16
  4079bc:	ret
  4079c0:	mov	w0, #0x37                  	// #55
  4079c4:	bl	407904 <clear@@Base+0x4298>
  4079c8:	b	407948 <clear@@Base+0x42dc>
  4079cc:	mov	w0, #0x5                   	// #5
  4079d0:	bl	407904 <clear@@Base+0x4298>
  4079d4:	b	407948 <clear@@Base+0x42dc>
  4079d8:	adrp	x0, 417000 <winch@@Base+0x121c>
  4079dc:	add	x0, x0, #0xb20
  4079e0:	bl	406830 <clear@@Base+0x31c4>
  4079e4:	b	407954 <clear@@Base+0x42e8>
  4079e8:	adrp	x0, 417000 <winch@@Base+0x121c>
  4079ec:	add	x0, x0, #0xb30
  4079f0:	bl	406830 <clear@@Base+0x31c4>
  4079f4:	b	407960 <clear@@Base+0x42f4>
  4079f8:	adrp	x0, 417000 <winch@@Base+0x121c>
  4079fc:	add	x0, x0, #0xb40
  407a00:	bl	406830 <clear@@Base+0x31c4>
  407a04:	b	40796c <clear@@Base+0x4300>
  407a08:	adrp	x0, 417000 <winch@@Base+0x121c>
  407a0c:	add	x0, x0, #0xb50
  407a10:	bl	406830 <clear@@Base+0x31c4>
  407a14:	b	407978 <clear@@Base+0x430c>
  407a18:	adrp	x0, 417000 <winch@@Base+0x121c>
  407a1c:	add	x0, x0, #0xb60
  407a20:	bl	406830 <clear@@Base+0x31c4>
  407a24:	b	407984 <clear@@Base+0x4318>
  407a28:	adrp	x0, 417000 <winch@@Base+0x121c>
  407a2c:	add	x0, x0, #0xb70
  407a30:	bl	406830 <clear@@Base+0x31c4>
  407a34:	b	4079a0 <clear@@Base+0x4334>
  407a38:	adrp	x0, 417000 <winch@@Base+0x121c>
  407a3c:	add	x0, x0, #0x998
  407a40:	bl	406830 <clear@@Base+0x31c4>
  407a44:	b	4079a0 <clear@@Base+0x4334>
  407a48:	stp	x29, x30, [sp, #-48]!
  407a4c:	mov	x29, sp
  407a50:	stp	x19, x20, [sp, #16]
  407a54:	str	x21, [sp, #32]
  407a58:	adrp	x0, 437000 <PC+0x7b8>
  407a5c:	ldr	w19, [x0, #1984]
  407a60:	and	w21, w19, #0x40
  407a64:	ands	w19, w19, #0xffffffbf
  407a68:	adrp	x20, 416000 <winch@@Base+0x21c>
  407a6c:	add	x0, x20, #0xff0
  407a70:	adrp	x20, 417000 <winch@@Base+0x121c>
  407a74:	add	x20, x20, #0xb78
  407a78:	csel	x20, x20, x0, eq  // eq = none
  407a7c:	mov	w0, #0x2f                  	// #47
  407a80:	bl	407904 <clear@@Base+0x4298>
  407a84:	mov	x0, x20
  407a88:	bl	406830 <clear@@Base+0x31c4>
  407a8c:	adrp	x0, 437000 <PC+0x7b8>
  407a90:	ldr	w0, [x0, #1988]
  407a94:	cbnz	w0, 407ad0 <clear@@Base+0x4464>
  407a98:	cbnz	w21, 407adc <clear@@Base+0x4470>
  407a9c:	cmp	w19, #0x2
  407aa0:	b.eq	407aec <clear@@Base+0x4480>  // b.none
  407aa4:	cmp	w19, #0x3
  407aa8:	b.eq	407afc <clear@@Base+0x4490>  // b.none
  407aac:	adrp	x0, 43b000 <PC+0x47b8>
  407ab0:	str	wzr, [x0, #472]
  407ab4:	mov	w1, #0x0                   	// #0
  407ab8:	mov	x0, #0x0                   	// #0
  407abc:	bl	4069b8 <clear@@Base+0x334c>
  407ac0:	ldp	x19, x20, [sp, #16]
  407ac4:	ldr	x21, [sp, #32]
  407ac8:	ldp	x29, x30, [sp], #48
  407acc:	ret
  407ad0:	mov	x0, x20
  407ad4:	bl	406830 <clear@@Base+0x31c4>
  407ad8:	b	407a98 <clear@@Base+0x442c>
  407adc:	adrp	x0, 417000 <winch@@Base+0x121c>
  407ae0:	add	x0, x0, #0xb80
  407ae4:	bl	406830 <clear@@Base+0x31c4>
  407ae8:	b	407a9c <clear@@Base+0x4430>
  407aec:	adrp	x0, 417000 <winch@@Base+0x121c>
  407af0:	add	x0, x0, #0xb88
  407af4:	bl	406830 <clear@@Base+0x31c4>
  407af8:	b	407aac <clear@@Base+0x4440>
  407afc:	adrp	x0, 417000 <winch@@Base+0x121c>
  407b00:	add	x0, x0, #0xb90
  407b04:	bl	406830 <clear@@Base+0x31c4>
  407b08:	b	407aac <clear@@Base+0x4440>
  407b0c:	stp	x29, x30, [sp, #-48]!
  407b10:	mov	x29, sp
  407b14:	stp	x19, x20, [sp, #16]
  407b18:	str	x21, [sp, #32]
  407b1c:	mov	x21, x1
  407b20:	mov	x19, x2
  407b24:	mov	w20, w3
  407b28:	bl	407904 <clear@@Base+0x4298>
  407b2c:	mov	x0, x21
  407b30:	bl	406830 <clear@@Base+0x31c4>
  407b34:	mov	w1, w20
  407b38:	mov	x0, x19
  407b3c:	bl	4069b8 <clear@@Base+0x334c>
  407b40:	ldp	x19, x20, [sp, #16]
  407b44:	ldr	x21, [sp, #32]
  407b48:	ldp	x29, x30, [sp], #48
  407b4c:	ret
  407b50:	stp	x29, x30, [sp, #-80]!
  407b54:	mov	x29, sp
  407b58:	stp	x19, x20, [sp, #16]
  407b5c:	stp	x21, x22, [sp, #32]
  407b60:	stp	x25, x26, [sp, #64]
  407b64:	mov	x21, x0
  407b68:	mov	w19, w1
  407b6c:	mov	w26, w2
  407b70:	bl	40a8f4 <clear@@Base+0x7288>
  407b74:	mov	x25, x0
  407b78:	adrp	x0, 437000 <PC+0x7b8>
  407b7c:	ldr	w0, [x0, #1980]
  407b80:	and	w22, w0, #0x400
  407b84:	tbz	w0, #10, 407bc8 <clear@@Base+0x455c>
  407b88:	tbz	w0, #0, 407bb4 <clear@@Base+0x4548>
  407b8c:	bl	40b0a4 <clear@@Base+0x7a38>
  407b90:	cbnz	w0, 407bbc <clear@@Base+0x4550>
  407b94:	stp	x23, x24, [sp, #48]
  407b98:	adrp	x0, 437000 <PC+0x7b8>
  407b9c:	add	x0, x0, #0x7b0
  407ba0:	ldr	w1, [x0, #12]
  407ba4:	and	w1, w1, #0xfffffbff
  407ba8:	str	w1, [x0, #12]
  407bac:	mov	w22, #0x1                   	// #1
  407bb0:	b	407bcc <clear@@Base+0x4560>
  407bb4:	bl	40b0f8 <clear@@Base+0x7a8c>
  407bb8:	b	407b90 <clear@@Base+0x4524>
  407bbc:	mov	x0, x25
  407bc0:	bl	40a92c <clear@@Base+0x72c0>
  407bc4:	b	407c68 <clear@@Base+0x45fc>
  407bc8:	stp	x23, x24, [sp, #48]
  407bcc:	adrp	x20, 437000 <PC+0x7b8>
  407bd0:	add	x20, x20, #0x7b0
  407bd4:	mov	w23, #0x1                   	// #1
  407bd8:	mov	w24, w23
  407bdc:	b	407c00 <clear@@Base+0x4594>
  407be0:	mov	x0, x25
  407be4:	bl	40a92c <clear@@Base+0x72c0>
  407be8:	ldp	x23, x24, [sp, #48]
  407bec:	b	407c68 <clear@@Base+0x45fc>
  407bf0:	mov	w0, w23
  407bf4:	bl	40b0d4 <clear@@Base+0x7a68>
  407bf8:	cbnz	w0, 407c3c <clear@@Base+0x45d0>
  407bfc:	mov	w22, w24
  407c00:	mov	w2, w19
  407c04:	mov	x1, x21
  407c08:	ldr	w0, [x20, #12]
  407c0c:	bl	415a58 <error@@Base+0x2970>
  407c10:	mov	w19, w0
  407c14:	ldr	w1, [x20, #12]
  407c18:	and	w0, w1, #0xfffffffb
  407c1c:	str	w0, [x20, #12]
  407c20:	cbz	w19, 407be0 <clear@@Base+0x4574>
  407c24:	tbnz	w19, #31, 407c58 <clear@@Base+0x45ec>
  407c28:	tbz	w1, #9, 407c3c <clear@@Base+0x45d0>
  407c2c:	tbz	w1, #0, 407bf0 <clear@@Base+0x4584>
  407c30:	mov	w0, w23
  407c34:	bl	40b080 <clear@@Base+0x7a14>
  407c38:	b	407bf8 <clear@@Base+0x458c>
  407c3c:	cmp	w19, #0x0
  407c40:	ccmp	w26, #0x0, #0x0, gt
  407c44:	b.ne	407c58 <clear@@Base+0x45ec>  // b.any
  407c48:	mov	x1, #0x0                   	// #0
  407c4c:	adrp	x0, 417000 <winch@@Base+0x121c>
  407c50:	add	x0, x0, #0xb98
  407c54:	bl	4130e8 <error@@Base>
  407c58:	cbz	w22, 407c7c <clear@@Base+0x4610>
  407c5c:	mov	x0, x25
  407c60:	bl	40b164 <clear@@Base+0x7af8>
  407c64:	ldp	x23, x24, [sp, #48]
  407c68:	ldp	x19, x20, [sp, #16]
  407c6c:	ldp	x21, x22, [sp, #32]
  407c70:	ldp	x25, x26, [sp, #64]
  407c74:	ldp	x29, x30, [sp], #80
  407c78:	ret
  407c7c:	mov	x0, x25
  407c80:	bl	40a92c <clear@@Base+0x72c0>
  407c84:	ldp	x23, x24, [sp, #48]
  407c88:	b	407c68 <clear@@Base+0x45fc>
  407c8c:	stp	x29, x30, [sp, #-32]!
  407c90:	mov	x29, sp
  407c94:	bl	413810 <error@@Base+0x728>
  407c98:	cbz	w0, 407cd0 <clear@@Base+0x4664>
  407c9c:	adrp	x0, 43b000 <PC+0x47b8>
  407ca0:	ldr	x0, [x0, #304]
  407ca4:	cmn	x0, #0x1
  407ca8:	b.eq	407cc0 <clear@@Base+0x4654>  // b.none
  407cac:	adrp	x1, 43b000 <PC+0x47b8>
  407cb0:	ldr	w1, [x1, #312]
  407cb4:	bl	40d5bc <clear@@Base+0x9f50>
  407cb8:	ldp	x29, x30, [sp], #32
  407cbc:	ret
  407cc0:	mov	w1, #0x1                   	// #1
  407cc4:	mov	x0, #0x0                   	// #0
  407cc8:	bl	40d5bc <clear@@Base+0x9f50>
  407ccc:	b	407cb8 <clear@@Base+0x464c>
  407cd0:	adrp	x0, 43b000 <PC+0x47b8>
  407cd4:	ldr	w0, [x0, #468]
  407cd8:	cbz	w0, 407cb8 <clear@@Base+0x464c>
  407cdc:	stp	x19, x20, [sp, #16]
  407ce0:	adrp	x2, 43b000 <PC+0x47b8>
  407ce4:	ldr	w20, [x2, #524]
  407ce8:	adrp	x1, 43b000 <PC+0x47b8>
  407cec:	ldr	w19, [x1, #444]
  407cf0:	mov	w3, #0x1                   	// #1
  407cf4:	str	w3, [x2, #524]
  407cf8:	str	wzr, [x1, #444]
  407cfc:	cmp	w0, #0x2
  407d00:	b.eq	407d20 <clear@@Base+0x46b4>  // b.none
  407d04:	bl	40d908 <clear@@Base+0xa29c>
  407d08:	adrp	x0, 43b000 <PC+0x47b8>
  407d0c:	str	w20, [x0, #524]
  407d10:	adrp	x0, 43b000 <PC+0x47b8>
  407d14:	str	w19, [x0, #444]
  407d18:	ldp	x19, x20, [sp, #16]
  407d1c:	b	407cb8 <clear@@Base+0x464c>
  407d20:	bl	40b318 <clear@@Base+0x7cac>
  407d24:	bl	40d94c <clear@@Base+0xa2e0>
  407d28:	b	407d04 <clear@@Base+0x4698>
  407d2c:	stp	x29, x30, [sp, #-16]!
  407d30:	mov	x29, sp
  407d34:	bl	414c1c <error@@Base+0x1b34>
  407d38:	bl	403844 <clear@@Base+0x1d8>
  407d3c:	bl	412bcc <clear@@Base+0xf560>
  407d40:	ldp	x29, x30, [sp], #16
  407d44:	ret
  407d48:	stp	x29, x30, [sp, #-32]!
  407d4c:	mov	x29, sp
  407d50:	stp	x19, x20, [sp, #16]
  407d54:	bl	407d2c <clear@@Base+0x46c0>
  407d58:	bl	4075ac <clear@@Base+0x3f40>
  407d5c:	mov	x19, x0
  407d60:	adrp	x0, 437000 <PC+0x7b8>
  407d64:	ldr	w1, [x0, #1976]
  407d68:	cmp	w1, #0x23
  407d6c:	b.eq	407f24 <clear@@Base+0x48b8>  // b.none
  407d70:	b.gt	407e10 <clear@@Base+0x47a4>
  407d74:	cmp	w1, #0xa
  407d78:	b.eq	407e84 <clear@@Base+0x4818>  // b.none
  407d7c:	b.le	407de4 <clear@@Base+0x4778>
  407d80:	cmp	w1, #0xf
  407d84:	b.eq	407ecc <clear@@Base+0x4860>  // b.none
  407d88:	cmp	w1, #0x1b
  407d8c:	b.ne	407ee0 <clear@@Base+0x4874>  // b.any
  407d90:	ldrb	w0, [x19]
  407d94:	cmp	w0, #0x21
  407d98:	b.eq	407dbc <clear@@Base+0x4750>  // b.none
  407d9c:	adrp	x0, 437000 <PC+0x7b8>
  407da0:	ldr	x0, [x0, #2016]
  407da4:	cbz	x0, 407dac <clear@@Base+0x4740>
  407da8:	bl	401a90 <free@plt>
  407dac:	mov	x0, x19
  407db0:	bl	40b96c <clear@@Base+0x8300>
  407db4:	adrp	x1, 437000 <PC+0x7b8>
  407db8:	str	x0, [x1, #2016]
  407dbc:	adrp	x0, 43b000 <PC+0x47b8>
  407dc0:	ldr	w0, [x0, #340]
  407dc4:	cbnz	w0, 407ee0 <clear@@Base+0x4874>
  407dc8:	adrp	x0, 437000 <PC+0x7b8>
  407dcc:	ldr	x0, [x0, #2016]
  407dd0:	cbz	x0, 407f5c <clear@@Base+0x48f0>
  407dd4:	adrp	x1, 417000 <winch@@Base+0x121c>
  407dd8:	add	x1, x1, #0xbb0
  407ddc:	bl	410084 <clear@@Base+0xca18>
  407de0:	b	407ee0 <clear@@Base+0x4874>
  407de4:	cmp	w1, #0x5
  407de8:	b.eq	407ecc <clear@@Base+0x4860>  // b.none
  407dec:	cmp	w1, #0x9
  407df0:	b.ne	407ee0 <clear@@Base+0x4874>  // b.any
  407df4:	adrp	x0, 43b000 <PC+0x47b8>
  407df8:	ldr	w0, [x0, #340]
  407dfc:	cbnz	w0, 407ee0 <clear@@Base+0x4874>
  407e00:	mov	x0, x19
  407e04:	bl	40b1e8 <clear@@Base+0x7b7c>
  407e08:	bl	4161c4 <winch@@Base+0x3e0>
  407e0c:	b	407ee0 <clear@@Base+0x4874>
  407e10:	cmp	w1, #0x2f
  407e14:	b.eq	407f00 <clear@@Base+0x4894>  // b.none
  407e18:	b.le	407e44 <clear@@Base+0x47d8>
  407e1c:	cmp	w1, #0x37
  407e20:	b.ne	407ee0 <clear@@Base+0x4874>  // b.any
  407e24:	adrp	x0, 437000 <PC+0x7b8>
  407e28:	add	x0, x0, #0x7b0
  407e2c:	ldr	w1, [x0, #12]
  407e30:	eor	w1, w1, #0x100
  407e34:	str	w1, [x0, #12]
  407e38:	mov	x0, x19
  407e3c:	bl	415578 <error@@Base+0x2490>
  407e40:	b	407ee0 <clear@@Base+0x4874>
  407e44:	cmp	w1, #0x24
  407e48:	b.eq	407f40 <clear@@Base+0x48d4>  // b.none
  407e4c:	cmp	w1, #0x25
  407e50:	b.ne	407ee0 <clear@@Base+0x4874>  // b.any
  407e54:	adrp	x0, 43b000 <PC+0x47b8>
  407e58:	ldr	w0, [x0, #340]
  407e5c:	cbnz	w0, 407ee0 <clear@@Base+0x4874>
  407e60:	mov	x1, x19
  407e64:	adrp	x0, 437000 <PC+0x7b8>
  407e68:	ldrb	w0, [x0, #2024]
  407e6c:	bl	410420 <clear@@Base+0xcdb4>
  407e70:	mov	x1, #0x0                   	// #0
  407e74:	adrp	x0, 417000 <winch@@Base+0x121c>
  407e78:	add	x0, x0, #0xbb8
  407e7c:	bl	4130e8 <error@@Base>
  407e80:	b	407ee0 <clear@@Base+0x4874>
  407e84:	ldrb	w0, [x19]
  407e88:	cmp	w0, #0x2b
  407e8c:	mov	w1, #0x20                  	// #32
  407e90:	ccmp	w0, w1, #0x4, ne  // ne = any
  407e94:	b.ne	407ea8 <clear@@Base+0x483c>  // b.any
  407e98:	ldrb	w0, [x19, #1]!
  407e9c:	cmp	w0, #0x2b
  407ea0:	ccmp	w0, w1, #0x4, ne  // ne = any
  407ea4:	b.eq	407e98 <clear@@Base+0x482c>  // b.none
  407ea8:	adrp	x0, 436000 <winch@@Base+0x2021c>
  407eac:	ldr	x0, [x0, #2168]
  407eb0:	cbz	x0, 407eb8 <clear@@Base+0x484c>
  407eb4:	bl	401a90 <free@plt>
  407eb8:	ldrb	w0, [x19]
  407ebc:	cbnz	w0, 407eec <clear@@Base+0x4880>
  407ec0:	adrp	x0, 436000 <winch@@Base+0x2021c>
  407ec4:	str	xzr, [x0, #2168]
  407ec8:	b	407ee0 <clear@@Base+0x4874>
  407ecc:	mov	w2, #0x0                   	// #0
  407ed0:	adrp	x0, 437000 <PC+0x7b8>
  407ed4:	ldr	w1, [x0, #1992]
  407ed8:	mov	x0, x19
  407edc:	bl	407b50 <clear@@Base+0x44e4>
  407ee0:	ldp	x19, x20, [sp, #16]
  407ee4:	ldp	x29, x30, [sp], #32
  407ee8:	ret
  407eec:	mov	x0, x19
  407ef0:	bl	401ef8 <setlocale@plt+0x2d8>
  407ef4:	adrp	x1, 436000 <winch@@Base+0x2021c>
  407ef8:	str	x0, [x1, #2168]
  407efc:	b	407ee0 <clear@@Base+0x4874>
  407f00:	adrp	x20, 437000 <PC+0x7b8>
  407f04:	add	x20, x20, #0x7b0
  407f08:	ldr	w3, [x20, #16]
  407f0c:	mov	x2, x19
  407f10:	ldr	w1, [x20, #32]
  407f14:	ldr	x0, [x20, #40]
  407f18:	bl	4121cc <clear@@Base+0xeb60>
  407f1c:	str	xzr, [x20, #40]
  407f20:	b	407ee0 <clear@@Base+0x4874>
  407f24:	adrp	x0, 437000 <PC+0x7b8>
  407f28:	ldr	w3, [x0, #1992]
  407f2c:	mov	w2, #0x1                   	// #1
  407f30:	ldrb	w1, [x19, #1]
  407f34:	ldrb	w0, [x19]
  407f38:	bl	403954 <clear@@Base+0x2e8>
  407f3c:	b	407ee0 <clear@@Base+0x4874>
  407f40:	adrp	x0, 437000 <PC+0x7b8>
  407f44:	ldr	w3, [x0, #1992]
  407f48:	mov	w2, #0x0                   	// #0
  407f4c:	ldrb	w1, [x19]
  407f50:	ldrb	w0, [x19, #1]
  407f54:	bl	403954 <clear@@Base+0x2e8>
  407f58:	b	407ee0 <clear@@Base+0x4874>
  407f5c:	adrp	x1, 417000 <winch@@Base+0x121c>
  407f60:	add	x1, x1, #0xbb0
  407f64:	adrp	x0, 41b000 <winch@@Base+0x521c>
  407f68:	add	x0, x0, #0x6a0
  407f6c:	bl	410084 <clear@@Base+0xca18>
  407f70:	b	407ee0 <clear@@Base+0x4874>
  407f74:	stp	x29, x30, [sp, #-64]!
  407f78:	mov	x29, sp
  407f7c:	stp	x19, x20, [sp, #16]
  407f80:	mov	w19, w0
  407f84:	bl	4049b0 <clear@@Base+0x1344>
  407f88:	tbnz	w0, #3, 408060 <clear@@Base+0x49f4>
  407f8c:	stp	x21, x22, [sp, #32]
  407f90:	bl	407d2c <clear@@Base+0x46c0>
  407f94:	bl	40da5c <clear@@Base+0xa3f0>
  407f98:	bl	403bf4 <clear@@Base+0x588>
  407f9c:	mov	x22, x0
  407fa0:	cmp	w19, #0x0
  407fa4:	csinv	x1, x0, xzr, ne  // ne = any
  407fa8:	adrp	x0, 43b000 <PC+0x47b8>
  407fac:	str	x1, [x0, #480]
  407fb0:	adrp	x0, 43b000 <PC+0x47b8>
  407fb4:	mov	w1, #0x1                   	// #1
  407fb8:	str	w1, [x0, #444]
  407fbc:	adrp	x0, 43b000 <PC+0x47b8>
  407fc0:	ldr	w0, [x0, #696]
  407fc4:	cbnz	w0, 40801c <clear@@Base+0x49b0>
  407fc8:	str	x23, [sp, #48]
  407fcc:	adrp	x23, 43b000 <PC+0x47b8>
  407fd0:	mov	w21, w1
  407fd4:	adrp	x20, 43b000 <PC+0x47b8>
  407fd8:	add	x20, x20, #0x2b8
  407fdc:	b	407ffc <clear@@Base+0x4990>
  407fe0:	bl	407c8c <clear@@Base+0x4620>
  407fe4:	mov	w2, #0x0                   	// #0
  407fe8:	mov	w1, #0x0                   	// #0
  407fec:	mov	w0, w21
  407ff0:	bl	40c938 <clear@@Base+0x92cc>
  407ff4:	ldr	w1, [x20]
  407ff8:	cbnz	w1, 408018 <clear@@Base+0x49ac>
  407ffc:	cbz	w19, 407fe0 <clear@@Base+0x4974>
  408000:	ldr	x1, [x23, #480]
  408004:	cmp	x1, x22
  408008:	b.le	407fe0 <clear@@Base+0x4974>
  40800c:	bl	40363c <setlocale@plt+0x1a1c>
  408010:	ldr	x23, [sp, #48]
  408014:	b	40801c <clear@@Base+0x49b0>
  408018:	ldr	x23, [sp, #48]
  40801c:	adrp	x0, 43b000 <PC+0x47b8>
  408020:	str	wzr, [x0, #444]
  408024:	bl	4047bc <clear@@Base+0x1150>
  408028:	adrp	x0, 43b000 <PC+0x47b8>
  40802c:	ldr	w1, [x0, #696]
  408030:	mov	w0, #0x65                  	// #101
  408034:	cbz	w1, 408070 <clear@@Base+0x4a04>
  408038:	tst	x1, #0x3
  40803c:	b.eq	408048 <clear@@Base+0x49dc>  // b.none
  408040:	ldp	x21, x22, [sp, #32]
  408044:	b	408064 <clear@@Base+0x49f8>
  408048:	cmp	w19, #0x0
  40804c:	mov	w0, #0x38                  	// #56
  408050:	mov	w1, #0x32                  	// #50
  408054:	csel	w0, w0, w1, ne  // ne = any
  408058:	ldp	x21, x22, [sp, #32]
  40805c:	b	408064 <clear@@Base+0x49f8>
  408060:	mov	w0, #0x65                  	// #101
  408064:	ldp	x19, x20, [sp, #16]
  408068:	ldp	x29, x30, [sp], #64
  40806c:	ret
  408070:	ldp	x21, x22, [sp, #32]
  408074:	b	408064 <clear@@Base+0x49f8>
  408078:	adrp	x0, 437000 <PC+0x7b8>
  40807c:	ldr	w0, [x0, #1976]
  408080:	cmp	w0, #0x0
  408084:	ccmp	w0, #0x16, #0x4, ne  // ne = any
  408088:	cset	w0, ne  // ne = any
  40808c:	ret
  408090:	stp	x29, x30, [sp, #-32]!
  408094:	mov	x29, sp
  408098:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40809c:	add	x0, x0, #0x830
  4080a0:	str	x0, [sp, #24]
  4080a4:	add	x1, sp, #0x18
  4080a8:	adrp	x0, 417000 <winch@@Base+0x121c>
  4080ac:	add	x0, x0, #0xbc0
  4080b0:	bl	4130e8 <error@@Base>
  4080b4:	ldp	x29, x30, [sp], #32
  4080b8:	ret
  4080bc:	stp	x29, x30, [sp, #-176]!
  4080c0:	mov	x29, sp
  4080c4:	stp	x19, x20, [sp, #16]
  4080c8:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4080cc:	ldr	x20, [x0, #3376]
  4080d0:	bl	407840 <clear@@Base+0x41d4>
  4080d4:	cbz	x20, 408168 <clear@@Base+0x4afc>
  4080d8:	ldrb	w1, [x20]
  4080dc:	cbz	w1, 408168 <clear@@Base+0x4afc>
  4080e0:	str	x0, [sp, #48]
  4080e4:	cmp	x0, w1, uxtb
  4080e8:	b.ne	408164 <clear@@Base+0x4af8>  // b.any
  4080ec:	stp	x21, x22, [sp, #32]
  4080f0:	add	x22, sp, #0x30
  4080f4:	mov	x19, #0x1                   	// #1
  4080f8:	b	408100 <clear@@Base+0x4a94>
  4080fc:	mov	x19, x2
  408100:	mov	w21, w19
  408104:	ldrb	w0, [x20, x19]
  408108:	cbz	w0, 40817c <clear@@Base+0x4b10>
  40810c:	bl	407840 <clear@@Base+0x41d4>
  408110:	str	x0, [x22, #8]!
  408114:	add	x2, x19, #0x1
  408118:	ldrb	w1, [x20, x19]
  40811c:	cmp	x1, x0
  408120:	b.eq	4080fc <clear@@Base+0x4a90>  // b.none
  408124:	cmp	w19, #0x0
  408128:	b.le	408174 <clear@@Base+0x4b08>
  40812c:	sub	w20, w21, #0x1
  408130:	sxtw	x20, w20
  408134:	sxtw	x21, w21
  408138:	sub	x21, x21, #0x2
  40813c:	sub	w19, w19, #0x1
  408140:	sub	x19, x21, x19
  408144:	add	x0, sp, #0x30
  408148:	add	x0, x0, x20, lsl #3
  40814c:	ldr	x0, [x0, #8]
  408150:	bl	4078c8 <clear@@Base+0x425c>
  408154:	sub	x20, x20, #0x1
  408158:	cmp	x20, x19
  40815c:	b.ne	408144 <clear@@Base+0x4ad8>  // b.any
  408160:	ldp	x21, x22, [sp, #32]
  408164:	ldr	x0, [sp, #48]
  408168:	ldp	x19, x20, [sp, #16]
  40816c:	ldp	x29, x30, [sp], #176
  408170:	ret
  408174:	ldp	x21, x22, [sp, #32]
  408178:	b	408164 <clear@@Base+0x4af8>
  40817c:	mov	x0, #0xa                   	// #10
  408180:	ldp	x21, x22, [sp, #32]
  408184:	b	408168 <clear@@Base+0x4afc>
  408188:	stp	x29, x30, [sp, #-32]!
  40818c:	mov	x29, sp
  408190:	stp	x19, x20, [sp, #16]
  408194:	mov	x20, x0
  408198:	bl	4017b0 <strlen@plt>
  40819c:	sub	x19, x0, #0x1
  4081a0:	adds	x19, x20, x19
  4081a4:	b.cs	4081bc <clear@@Base+0x4b50>  // b.hs, b.nlast
  4081a8:	sub	x20, x20, #0x1
  4081ac:	ldrb	w0, [x19], #-1
  4081b0:	bl	4078c8 <clear@@Base+0x425c>
  4081b4:	cmp	x20, x19
  4081b8:	b.ne	4081ac <clear@@Base+0x4b40>  // b.any
  4081bc:	ldp	x19, x20, [sp, #16]
  4081c0:	ldp	x29, x30, [sp], #32
  4081c4:	ret
  4081c8:	stp	x29, x30, [sp, #-32]!
  4081cc:	mov	x29, sp
  4081d0:	str	x19, [sp, #16]
  4081d4:	bl	4080bc <clear@@Base+0x4a50>
  4081d8:	sxtw	x19, w0
  4081dc:	mov	x0, x19
  4081e0:	bl	4078c8 <clear@@Base+0x425c>
  4081e4:	mov	x0, x19
  4081e8:	ldr	x19, [sp, #16]
  4081ec:	ldp	x29, x30, [sp], #32
  4081f0:	ret
  4081f4:	stp	x29, x30, [sp, #-128]!
  4081f8:	mov	x29, sp
  4081fc:	stp	x19, x20, [sp, #16]
  408200:	stp	x21, x22, [sp, #32]
  408204:	stp	x23, x24, [sp, #48]
  408208:	str	x25, [sp, #64]
  40820c:	adrp	x0, 437000 <PC+0x7b8>
  408210:	mov	w1, #0x1                   	// #1
  408214:	str	w1, [x0, #1980]
  408218:	adrp	x0, 43b000 <PC+0x47b8>
  40821c:	ldr	w0, [x0, #384]
  408220:	add	w0, w0, w1
  408224:	add	w0, w0, w0, lsr #31
  408228:	asr	w0, w0, #1
  40822c:	adrp	x1, 43b000 <PC+0x47b8>
  408230:	str	w0, [x1, #360]
  408234:	mov	w22, #0x65                  	// #101
  408238:	adrp	x19, 437000 <PC+0x7b8>
  40823c:	add	x19, x19, #0x7b0
  408240:	b	408400 <clear@@Base+0x4d94>
  408244:	mov	w22, #0x65                  	// #101
  408248:	b	408400 <clear@@Base+0x4d94>
  40824c:	mov	w22, #0x65                  	// #101
  408250:	b	408400 <clear@@Base+0x4d94>
  408254:	mov	w22, #0x65                  	// #101
  408258:	b	408400 <clear@@Base+0x4d94>
  40825c:	mov	w22, #0x65                  	// #101
  408260:	b	408400 <clear@@Base+0x4d94>
  408264:	str	wzr, [x19, #8]
  408268:	bl	40330c <setlocale@plt+0x16ec>
  40826c:	b	40830c <clear@@Base+0x4ca0>
  408270:	bl	415f6c <winch@@Base+0x188>
  408274:	ldr	w0, [x23]
  408278:	cbz	w0, 408320 <clear@@Base+0x4cb4>
  40827c:	mov	w0, w25
  408280:	bl	401e44 <setlocale@plt+0x224>
  408284:	b	408320 <clear@@Base+0x4cb4>
  408288:	bl	40c3f4 <clear@@Base+0x8d88>
  40828c:	cbz	w0, 40835c <clear@@Base+0x4cf0>
  408290:	bl	4049b0 <clear@@Base+0x1344>
  408294:	tbnz	w0, #3, 40835c <clear@@Base+0x4cf0>
  408298:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40829c:	ldr	x0, [x0, #2160]
  4082a0:	bl	40cb18 <clear@@Base+0x94ac>
  4082a4:	cbnz	x0, 40835c <clear@@Base+0x4cf0>
  4082a8:	bl	401e44 <setlocale@plt+0x224>
  4082ac:	b	40835c <clear@@Base+0x4cf0>
  4082b0:	bl	40c454 <clear@@Base+0x8de8>
  4082b4:	cbz	w0, 408368 <clear@@Base+0x4cfc>
  4082b8:	bl	4049b0 <clear@@Base+0x1344>
  4082bc:	tbnz	w0, #3, 408368 <clear@@Base+0x4cfc>
  4082c0:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4082c4:	ldr	x0, [x0, #2160]
  4082c8:	bl	40cb18 <clear@@Base+0x94ac>
  4082cc:	cbnz	x0, 408368 <clear@@Base+0x4cfc>
  4082d0:	bl	401e44 <setlocale@plt+0x224>
  4082d4:	b	408368 <clear@@Base+0x4cfc>
  4082d8:	bl	403844 <clear@@Base+0x1d8>
  4082dc:	b	408374 <clear@@Base+0x4d08>
  4082e0:	adrp	x0, 417000 <winch@@Base+0x121c>
  4082e4:	add	x0, x0, #0xbd0
  4082e8:	bl	412d5c <clear@@Base+0xf6f0>
  4082ec:	b	408390 <clear@@Base+0x4d24>
  4082f0:	mov	w0, #0x3a                  	// #58
  4082f4:	bl	412c4c <clear@@Base+0xf5e0>
  4082f8:	bl	403698 <clear@@Base+0x2c>
  4082fc:	ldr	w1, [x21]
  408300:	cbz	w1, 4083b4 <clear@@Base+0x4d48>
  408304:	ldr	w0, [x19, #8]
  408308:	cbnz	w0, 408264 <clear@@Base+0x4bf8>
  40830c:	bl	406af4 <clear@@Base+0x3488>
  408310:	str	xzr, [x19, #24]
  408314:	str	xzr, [x19, #40]
  408318:	ldr	w0, [x21]
  40831c:	cbnz	w0, 408270 <clear@@Base+0x4c04>
  408320:	bl	4035cc <setlocale@plt+0x19ac>
  408324:	bl	4067dc <clear@@Base+0x3170>
  408328:	ldr	x1, [x19]
  40832c:	cbz	x1, 408340 <clear@@Base+0x4cd4>
  408330:	ldr	x1, [x1, #8]
  408334:	mov	x0, #0x40000000            	// #1073741824
  408338:	cmp	x1, x0
  40833c:	b.ne	4082fc <clear@@Base+0x4c90>  // b.any
  408340:	bl	407c8c <clear@@Base+0x4620>
  408344:	mov	w0, #0xfffffffe            	// #-2
  408348:	bl	41362c <error@@Base+0x544>
  40834c:	str	x0, [x19, #64]
  408350:	bl	41267c <clear@@Base+0xf010>
  408354:	cmp	w0, #0x2
  408358:	b.eq	408288 <clear@@Base+0x4c1c>  // b.none
  40835c:	adrp	x0, 43b000 <PC+0x47b8>
  408360:	ldr	w0, [x0, #532]
  408364:	cbnz	w0, 4082b0 <clear@@Base+0x4c44>
  408368:	adrp	x0, 43b000 <PC+0x47b8>
  40836c:	ldr	w0, [x0, #472]
  408370:	cbz	w0, 4082d8 <clear@@Base+0x4c6c>
  408374:	bl	40680c <clear@@Base+0x31a0>
  408378:	adrp	x0, 43b000 <PC+0x47b8>
  40837c:	str	wzr, [x0, #472]
  408380:	bl	4143b4 <error@@Base+0x12cc>
  408384:	mov	x20, x0
  408388:	bl	4155e0 <error@@Base+0x24f8>
  40838c:	cbnz	w0, 4082e0 <clear@@Base+0x4c74>
  408390:	cbz	x20, 4082f0 <clear@@Base+0x4c84>
  408394:	ldrb	w0, [x20]
  408398:	cbz	w0, 4082f0 <clear@@Base+0x4c84>
  40839c:	mov	w0, #0x8                   	// #8
  4083a0:	bl	40379c <clear@@Base+0x130>
  4083a4:	mov	x0, x20
  4083a8:	bl	412d5c <clear@@Base+0xf6f0>
  4083ac:	bl	4036c0 <clear@@Base+0x54>
  4083b0:	b	4082f8 <clear@@Base+0x4c8c>
  4083b4:	cmp	w22, #0x65
  4083b8:	b.eq	4083ec <clear@@Base+0x4d80>  // b.none
  4083bc:	adrp	x0, 417000 <winch@@Base+0x121c>
  4083c0:	add	x20, x0, #0xc18
  4083c4:	cmp	w22, #0x65
  4083c8:	b.eq	408418 <clear@@Base+0x4dac>  // b.none
  4083cc:	cmp	w22, #0x16
  4083d0:	b.ne	408878 <clear@@Base+0x520c>  // b.any
  4083d4:	ldr	w0, [x19, #8]
  4083d8:	cmp	w0, #0x16
  4083dc:	b.ne	4096b0 <clear@@Base+0x6044>  // b.any
  4083e0:	bl	4080bc <clear@@Base+0x4a50>
  4083e4:	mov	w24, w0
  4083e8:	b	408498 <clear@@Base+0x4e2c>
  4083ec:	bl	4080bc <clear@@Base+0x4a50>
  4083f0:	mov	w24, w0
  4083f4:	adrp	x0, 43b000 <PC+0x47b8>
  4083f8:	ldr	w0, [x0, #696]
  4083fc:	cbz	w0, 4083bc <clear@@Base+0x4d50>
  408400:	adrp	x21, 43b000 <PC+0x47b8>
  408404:	add	x21, x21, #0x2b8
  408408:	adrp	x23, 43b000 <PC+0x47b8>
  40840c:	add	x23, x23, #0x150
  408410:	mov	w25, #0xffffffff            	// #-1
  408414:	b	408304 <clear@@Base+0x4c98>
  408418:	ldr	w0, [x19, #8]
  40841c:	cbnz	w0, 40844c <clear@@Base+0x4de0>
  408420:	strb	w24, [sp, #112]
  408424:	strb	wzr, [sp, #113]
  408428:	add	x0, sp, #0x70
  40842c:	str	xzr, [sp, #120]
  408430:	add	x1, sp, #0x78
  408434:	bl	409f84 <clear@@Base+0x6918>
  408438:	mov	w22, w0
  40843c:	ldr	x0, [sp, #120]
  408440:	cbz	x0, 4083cc <clear@@Base+0x4d60>
  408444:	bl	408188 <clear@@Base+0x4b1c>
  408448:	b	4083cc <clear@@Base+0x4d60>
  40844c:	cmp	w0, #0xf
  408450:	b.eq	4084b8 <clear@@Base+0x4e4c>  // b.none
  408454:	b.gt	4084ec <clear@@Base+0x4e80>
  408458:	cmp	w0, #0x6
  40845c:	b.eq	40852c <clear@@Base+0x4ec0>  // b.none
  408460:	b.le	4084b0 <clear@@Base+0x4e44>
  408464:	cmp	w24, #0xa
  408468:	ccmp	w24, #0xd, #0x4, ne  // ne = any
  40846c:	b.eq	40885c <clear@@Base+0x51f0>  // b.none
  408470:	mov	w0, w24
  408474:	bl	406b4c <clear@@Base+0x34e0>
  408478:	cmp	w0, #0x1
  40847c:	b.eq	408400 <clear@@Base+0x4d94>  // b.none
  408480:	ldr	w0, [x19, #8]
  408484:	sub	w0, w0, #0x23
  408488:	cmp	w0, #0x1
  40848c:	b.ls	408864 <clear@@Base+0x51f8>  // b.plast
  408490:	bl	4080bc <clear@@Base+0x4a50>
  408494:	mov	w24, w0
  408498:	mov	w22, #0x65                  	// #101
  40849c:	adrp	x0, 43b000 <PC+0x47b8>
  4084a0:	ldr	w0, [x0, #696]
  4084a4:	cbz	w0, 4083c4 <clear@@Base+0x4d58>
  4084a8:	mov	w22, #0x65                  	// #101
  4084ac:	b	408400 <clear@@Base+0x4d94>
  4084b0:	cmp	w0, #0x5
  4084b4:	b.ne	408464 <clear@@Base+0x4df8>  // b.any
  4084b8:	bl	406944 <clear@@Base+0x32d8>
  4084bc:	cmp	w0, #0x0
  4084c0:	b.gt	408464 <clear@@Base+0x4df8>
  4084c4:	cmp	w24, #0x12
  4084c8:	b.eq	408854 <clear@@Base+0x51e8>  // b.none
  4084cc:	b.gt	408810 <clear@@Base+0x51a4>
  4084d0:	cmp	w24, #0xb
  4084d4:	b.eq	408840 <clear@@Base+0x51d4>  // b.none
  4084d8:	b.le	4087ec <clear@@Base+0x5180>
  4084dc:	mov	w0, #0x100                 	// #256
  4084e0:	cmp	w24, #0xe
  4084e4:	b.eq	40882c <clear@@Base+0x51c0>  // b.none
  4084e8:	b	408464 <clear@@Base+0x4df8>
  4084ec:	cmp	w0, #0x2f
  4084f0:	b.eq	408578 <clear@@Base+0x4f0c>  // b.none
  4084f4:	cmp	w0, #0x37
  4084f8:	b.eq	4084b8 <clear@@Base+0x4e4c>  // b.none
  4084fc:	cmp	w0, #0x16
  408500:	b.ne	408464 <clear@@Base+0x4df8>  // b.any
  408504:	ldr	w0, [x19, #8]
  408508:	cbz	w0, 408420 <clear@@Base+0x4db4>
  40850c:	mov	w0, w24
  408510:	bl	406b4c <clear@@Base+0x34e0>
  408514:	cmp	w0, #0x1
  408518:	b.eq	408400 <clear@@Base+0x4d94>  // b.none
  40851c:	bl	406944 <clear@@Base+0x32d8>
  408520:	cbz	w0, 408400 <clear@@Base+0x4d94>
  408524:	bl	4075ac <clear@@Base+0x3f40>
  408528:	b	40842c <clear@@Base+0x4dc0>
  40852c:	sub	w0, w24, #0x30
  408530:	cmp	w24, #0x2e
  408534:	ccmp	w0, #0x9, #0x0, ne  // ne = any
  408538:	b.ls	408464 <clear@@Base+0x4df8>  // b.plast
  40853c:	mov	w1, #0xf                   	// #15
  408540:	mov	w0, w24
  408544:	bl	40a488 <clear@@Base+0x6e1c>
  408548:	cmp	w0, #0x64
  40854c:	b.ne	408464 <clear@@Base+0x4df8>  // b.any
  408550:	add	x0, x19, #0x48
  408554:	bl	407504 <clear@@Base+0x3e98>
  408558:	str	x0, [x19, #24]
  40855c:	ldr	w0, [x19, #8]
  408560:	cbnz	w0, 40856c <clear@@Base+0x4f00>
  408564:	bl	406af4 <clear@@Base+0x3488>
  408568:	b	408504 <clear@@Base+0x4e98>
  40856c:	str	wzr, [x19, #8]
  408570:	bl	40330c <setlocale@plt+0x16ec>
  408574:	b	408564 <clear@@Base+0x4ef8>
  408578:	ldr	x0, [x19, #40]
  40857c:	cbz	x0, 4085f0 <clear@@Base+0x4f84>
  408580:	ldr	w0, [x19, #20]
  408584:	cbz	w0, 4096fc <clear@@Base+0x6090>
  408588:	cmp	w24, #0xa
  40858c:	ccmp	w24, #0xd, #0x4, ne  // ne = any
  408590:	b.ne	408694 <clear@@Base+0x5028>  // b.any
  408594:	ldr	x0, [x19, #40]
  408598:	cbz	x0, 408784 <clear@@Base+0x5118>
  40859c:	str	wzr, [x19, #20]
  4085a0:	bl	4067dc <clear@@Base+0x3170>
  4085a4:	ldr	w0, [x19, #16]
  4085a8:	and	w0, w0, #0xffffffbf
  4085ac:	cmp	w0, #0x1
  4085b0:	b.ne	4085c0 <clear@@Base+0x4f54>  // b.any
  4085b4:	ldr	x0, [x19, #40]
  4085b8:	bl	411bcc <clear@@Base+0xe560>
  4085bc:	cbnz	w0, 4087c8 <clear@@Base+0x515c>
  4085c0:	ldr	w3, [x19, #16]
  4085c4:	adrp	x2, 41b000 <winch@@Base+0x521c>
  4085c8:	add	x2, x2, #0x6a0
  4085cc:	ldr	w1, [x19, #32]
  4085d0:	ldr	x0, [x19, #40]
  4085d4:	bl	4121cc <clear@@Base+0xeb60>
  4085d8:	mov	w0, #0x1                   	// #1
  4085dc:	cmp	w0, #0x1
  4085e0:	b.eq	408400 <clear@@Base+0x4d94>  // b.none
  4085e4:	cmp	w0, #0x2
  4085e8:	b.eq	408490 <clear@@Base+0x4e24>  // b.none
  4085ec:	b	408504 <clear@@Base+0x4e98>
  4085f0:	bl	406944 <clear@@Base+0x32d8>
  4085f4:	cbnz	w0, 408580 <clear@@Base+0x4f14>
  4085f8:	ldr	w0, [x19, #16]
  4085fc:	ands	w1, w0, #0xffffffbf
  408600:	b.ne	40861c <clear@@Base+0x4fb0>  // b.any
  408604:	cmp	w24, #0x5f
  408608:	b.ne	408580 <clear@@Base+0x4f14>  // b.any
  40860c:	mov	w0, #0x1                   	// #1
  408610:	str	w0, [x19, #20]
  408614:	bl	407a48 <clear@@Base+0x43dc>
  408618:	b	40867c <clear@@Base+0x5010>
  40861c:	cmp	w24, #0x2b
  408620:	b.eq	408668 <clear@@Base+0x4ffc>  // b.none
  408624:	b.gt	408650 <clear@@Base+0x4fe4>
  408628:	cmp	w24, #0x10
  40862c:	b.eq	408684 <clear@@Base+0x5018>  // b.none
  408630:	cmp	w24, #0x21
  408634:	b.ne	408580 <clear@@Base+0x4f14>  // b.any
  408638:	cmp	w1, #0x3
  40863c:	mov	w0, #0x3                   	// #3
  408640:	csinc	w0, w0, wzr, ne  // ne = any
  408644:	str	w0, [x19, #16]
  408648:	bl	407a48 <clear@@Base+0x43dc>
  40864c:	b	40867c <clear@@Base+0x5010>
  408650:	cmp	w24, #0x2d
  408654:	b.ne	4096f4 <clear@@Base+0x6088>  // b.any
  408658:	mov	w0, #0x1                   	// #1
  40865c:	str	w0, [x19, #20]
  408660:	bl	407a48 <clear@@Base+0x43dc>
  408664:	b	40867c <clear@@Base+0x5010>
  408668:	cmp	w1, #0x2
  40866c:	cset	w0, ne  // ne = any
  408670:	add	w0, w0, #0x1
  408674:	str	w0, [x19, #16]
  408678:	bl	407a48 <clear@@Base+0x43dc>
  40867c:	mov	w0, #0x2                   	// #2
  408680:	b	4085dc <clear@@Base+0x4f70>
  408684:	eor	w0, w0, #0x40
  408688:	str	w0, [x19, #16]
  40868c:	bl	407a48 <clear@@Base+0x43dc>
  408690:	b	40867c <clear@@Base+0x5010>
  408694:	ldr	x0, [x19, #40]
  408698:	cbz	x0, 4086b4 <clear@@Base+0x5048>
  40869c:	mov	w0, w24
  4086a0:	bl	4077fc <clear@@Base+0x4190>
  4086a4:	cmp	w0, #0x0
  4086a8:	cset	w0, eq  // eq = none
  4086ac:	add	w0, w0, #0x1
  4086b0:	b	4085dc <clear@@Base+0x4f70>
  4086b4:	mov	w0, w24
  4086b8:	bl	406b4c <clear@@Base+0x34e0>
  4086bc:	cmp	w0, #0x1
  4086c0:	b.eq	4085dc <clear@@Base+0x4f70>  // b.none
  4086c4:	bl	4075ac <clear@@Base+0x3f40>
  4086c8:	str	x0, [sp, #88]
  4086cc:	ldrb	w0, [x0]
  4086d0:	sub	w0, w0, #0x61
  4086d4:	and	w0, w0, #0xff
  4086d8:	cmp	w0, #0x19
  4086dc:	cset	w0, ls  // ls = plast
  4086e0:	str	w0, [x19, #32]
  4086e4:	str	wzr, [sp, #84]
  4086e8:	add	x2, sp, #0x54
  4086ec:	add	x1, sp, #0x60
  4086f0:	add	x0, sp, #0x58
  4086f4:	bl	412784 <clear@@Base+0xf118>
  4086f8:	str	x0, [x19, #40]
  4086fc:	cbz	x0, 40875c <clear@@Base+0x50f0>
  408700:	bl	4067dc <clear@@Base+0x3170>
  408704:	bl	407a48 <clear@@Base+0x43dc>
  408708:	ldr	x0, [sp, #96]
  40870c:	str	x0, [sp, #88]
  408710:	b	408728 <clear@@Base+0x50bc>
  408714:	bl	406b4c <clear@@Base+0x34e0>
  408718:	cbnz	w0, 40877c <clear@@Base+0x5110>
  40871c:	ldr	x0, [sp, #88]
  408720:	add	x0, x0, #0x1
  408724:	str	x0, [sp, #88]
  408728:	ldr	x0, [sp, #88]
  40872c:	ldrb	w1, [x0]
  408730:	cbz	w1, 408754 <clear@@Base+0x50e8>
  408734:	mov	w0, w1
  408738:	ldr	w2, [x19, #32]
  40873c:	cbnz	w2, 408714 <clear@@Base+0x50a8>
  408740:	sub	w2, w1, #0x61
  408744:	cmp	w2, #0x19
  408748:	b.hi	408714 <clear@@Base+0x50a8>  // b.pmore
  40874c:	sub	w0, w1, #0x20
  408750:	b	408714 <clear@@Base+0x50a8>
  408754:	mov	w0, #0x2                   	// #2
  408758:	b	4085dc <clear@@Base+0x4f70>
  40875c:	ldr	w0, [sp, #84]
  408760:	cmp	w0, #0x1
  408764:	b.ne	408770 <clear@@Base+0x5104>  // b.any
  408768:	mov	w0, #0x2                   	// #2
  40876c:	b	4085dc <clear@@Base+0x4f70>
  408770:	bl	40363c <setlocale@plt+0x1a1c>
  408774:	mov	w0, #0x2                   	// #2
  408778:	b	4085dc <clear@@Base+0x4f70>
  40877c:	mov	w0, #0x1                   	// #1
  408780:	b	4085dc <clear@@Base+0x4f70>
  408784:	bl	4075ac <clear@@Base+0x3f40>
  408788:	str	x0, [sp, #96]
  40878c:	add	x1, sp, #0x60
  408790:	adrp	x0, 417000 <winch@@Base+0x121c>
  408794:	add	x0, x0, #0xbd8
  408798:	bl	4130e8 <error@@Base>
  40879c:	mov	w0, #0x1                   	// #1
  4087a0:	b	4085dc <clear@@Base+0x4f70>
  4087a4:	mov	w0, w24
  4087a8:	bl	411b88 <clear@@Base+0xe51c>
  4087ac:	str	x0, [sp, #96]
  4087b0:	add	x1, sp, #0x60
  4087b4:	adrp	x0, 417000 <winch@@Base+0x121c>
  4087b8:	add	x0, x0, #0xbf0
  4087bc:	bl	4130e8 <error@@Base>
  4087c0:	mov	w0, #0x1                   	// #1
  4087c4:	b	4085dc <clear@@Base+0x4f70>
  4087c8:	ldr	x0, [x19, #40]
  4087cc:	bl	411bec <clear@@Base+0xe580>
  4087d0:	mov	w3, #0x0                   	// #0
  4087d4:	mov	x2, #0x0                   	// #0
  4087d8:	mov	x1, x0
  4087dc:	mov	w0, #0x2f                  	// #47
  4087e0:	bl	407b0c <clear@@Base+0x44a0>
  4087e4:	mov	w0, #0x2                   	// #2
  4087e8:	b	4085dc <clear@@Base+0x4f70>
  4087ec:	cmp	w24, #0x5
  4087f0:	b.eq	4096e0 <clear@@Base+0x6074>  // b.none
  4087f4:	cmp	w24, #0x6
  4087f8:	b.ne	408464 <clear@@Base+0x4df8>  // b.any
  4087fc:	ldr	w0, [x19, #8]
  408800:	cmp	w0, #0x37
  408804:	b.eq	408470 <clear@@Base+0x4e04>  // b.none
  408808:	mov	w0, #0x400                 	// #1024
  40880c:	b	40882c <clear@@Base+0x51c0>
  408810:	cmp	w24, #0x2a
  408814:	b.eq	4096e0 <clear@@Base+0x6074>  // b.none
  408818:	cmp	w24, #0x40
  40881c:	b.eq	4087fc <clear@@Base+0x5190>  // b.none
  408820:	mov	w0, #0x100                 	// #256
  408824:	cmp	w24, #0x21
  408828:	b.ne	408470 <clear@@Base+0x4e04>  // b.any
  40882c:	ldr	w1, [x19, #12]
  408830:	eor	w0, w1, w0
  408834:	str	w0, [x19, #12]
  408838:	bl	407928 <clear@@Base+0x42bc>
  40883c:	b	408490 <clear@@Base+0x4e24>
  408840:	ldr	w0, [x19, #8]
  408844:	cmp	w0, #0x37
  408848:	b.eq	408470 <clear@@Base+0x4e04>  // b.none
  40884c:	mov	w0, #0x4                   	// #4
  408850:	b	40882c <clear@@Base+0x51c0>
  408854:	mov	w0, #0x1000                	// #4096
  408858:	b	40882c <clear@@Base+0x51c0>
  40885c:	bl	407d48 <clear@@Base+0x46dc>
  408860:	b	408400 <clear@@Base+0x4d94>
  408864:	bl	406944 <clear@@Base+0x32d8>
  408868:	cmp	w0, #0x1
  40886c:	b.le	408490 <clear@@Base+0x4e24>
  408870:	bl	407d48 <clear@@Base+0x46dc>
  408874:	b	408400 <clear@@Base+0x4d94>
  408878:	bl	4067dc <clear@@Base+0x3170>
  40887c:	sub	w0, w22, #0x2
  408880:	cmp	w0, #0x63
  408884:	b.hi	4096d4 <clear@@Base+0x6068>  // b.pmore
  408888:	adrp	x1, 417000 <winch@@Base+0x121c>
  40888c:	add	x1, x1, #0xd4c
  408890:	ldrh	w0, [x1, w0, uxtw #1]
  408894:	adr	x1, 4088a0 <clear@@Base+0x5234>
  408898:	add	x0, x1, w0, sxth #2
  40889c:	br	x0
  4088a0:	mov	w3, #0x1                   	// #1
  4088a4:	mov	x2, #0x0                   	// #0
  4088a8:	adrp	x1, 417000 <winch@@Base+0x121c>
  4088ac:	add	x1, x1, #0xc08
  4088b0:	mov	w0, #0x6                   	// #6
  4088b4:	bl	407b0c <clear@@Base+0x44a0>
  4088b8:	b	408498 <clear@@Base+0x4e2c>
  4088bc:	ldr	x0, [x19, #24]
  4088c0:	cmp	x0, #0x0
  4088c4:	b.le	408908 <clear@@Base+0x529c>
  4088c8:	adrp	x1, 43b000 <PC+0x47b8>
  4088cc:	str	w0, [x1, #500]
  4088d0:	b	4088e0 <clear@@Base+0x5274>
  4088d4:	ldr	x0, [x19, #24]
  4088d8:	cmp	x0, #0x0
  4088dc:	b.le	408908 <clear@@Base+0x529c>
  4088e0:	bl	407d2c <clear@@Base+0x46c0>
  4088e4:	adrp	x0, 43b000 <PC+0x47b8>
  4088e8:	ldr	w0, [x0, #580]
  4088ec:	cbnz	w0, 408918 <clear@@Base+0x52ac>
  4088f0:	mov	w2, #0x1                   	// #1
  4088f4:	mov	w1, #0x0                   	// #0
  4088f8:	ldr	w0, [x19, #24]
  4088fc:	bl	40c938 <clear@@Base+0x92cc>
  408900:	mov	w22, #0x65                  	// #101
  408904:	b	408400 <clear@@Base+0x4d94>
  408908:	bl	411a20 <clear@@Base+0xe3b4>
  40890c:	sxtw	x0, w0
  408910:	str	x0, [x19, #24]
  408914:	b	4088e0 <clear@@Base+0x5274>
  408918:	ldr	x0, [x19, #64]
  40891c:	bl	40d540 <clear@@Base+0x9ed4>
  408920:	b	4088f0 <clear@@Base+0x5284>
  408924:	ldr	x0, [x19, #24]
  408928:	cmp	x0, #0x0
  40892c:	b.le	408964 <clear@@Base+0x52f8>
  408930:	adrp	x1, 43b000 <PC+0x47b8>
  408934:	str	w0, [x1, #500]
  408938:	b	408948 <clear@@Base+0x52dc>
  40893c:	ldr	x0, [x19, #24]
  408940:	cmp	x0, #0x0
  408944:	b.le	408964 <clear@@Base+0x52f8>
  408948:	bl	407d2c <clear@@Base+0x46c0>
  40894c:	mov	w2, #0x1                   	// #1
  408950:	mov	w1, #0x0                   	// #0
  408954:	ldr	w0, [x19, #24]
  408958:	bl	40ca40 <clear@@Base+0x93d4>
  40895c:	mov	w22, #0x65                  	// #101
  408960:	b	408400 <clear@@Base+0x4d94>
  408964:	bl	411a20 <clear@@Base+0xe3b4>
  408968:	sxtw	x0, w0
  40896c:	str	x0, [x19, #24]
  408970:	b	408948 <clear@@Base+0x52dc>
  408974:	ldr	x0, [x19, #24]
  408978:	cmp	x0, #0x0
  40897c:	b.le	4089ac <clear@@Base+0x5340>
  408980:	bl	407d2c <clear@@Base+0x46c0>
  408984:	adrp	x0, 43b000 <PC+0x47b8>
  408988:	ldr	w0, [x0, #580]
  40898c:	cmp	w0, #0x2
  408990:	b.eq	4089b8 <clear@@Base+0x534c>  // b.none
  408994:	mov	w2, #0x0                   	// #0
  408998:	mov	w1, #0x0                   	// #0
  40899c:	ldr	w0, [x19, #24]
  4089a0:	bl	40c938 <clear@@Base+0x92cc>
  4089a4:	mov	w22, #0x65                  	// #101
  4089a8:	b	408400 <clear@@Base+0x4d94>
  4089ac:	mov	x0, #0x1                   	// #1
  4089b0:	str	x0, [x19, #24]
  4089b4:	b	408980 <clear@@Base+0x5314>
  4089b8:	ldr	x0, [x19, #24]
  4089bc:	cmp	x0, #0x1
  4089c0:	b.le	408994 <clear@@Base+0x5328>
  4089c4:	ldr	x0, [x19, #64]
  4089c8:	bl	40d540 <clear@@Base+0x9ed4>
  4089cc:	b	408994 <clear@@Base+0x5328>
  4089d0:	ldr	x0, [x19, #24]
  4089d4:	cmp	x0, #0x0
  4089d8:	b.le	4089f8 <clear@@Base+0x538c>
  4089dc:	bl	407d2c <clear@@Base+0x46c0>
  4089e0:	mov	w2, #0x0                   	// #0
  4089e4:	mov	w1, #0x0                   	// #0
  4089e8:	ldr	w0, [x19, #24]
  4089ec:	bl	40ca40 <clear@@Base+0x93d4>
  4089f0:	mov	w22, #0x65                  	// #101
  4089f4:	b	408400 <clear@@Base+0x4d94>
  4089f8:	mov	x0, #0x1                   	// #1
  4089fc:	str	x0, [x19, #24]
  408a00:	b	4089dc <clear@@Base+0x5370>
  408a04:	bl	407d2c <clear@@Base+0x46c0>
  408a08:	mov	w2, #0x0                   	// #0
  408a0c:	mov	w1, #0x0                   	// #0
  408a10:	adrp	x0, 43b000 <PC+0x47b8>
  408a14:	ldr	w0, [x0, #552]
  408a18:	bl	40c938 <clear@@Base+0x92cc>
  408a1c:	mov	w22, #0x65                  	// #101
  408a20:	b	408400 <clear@@Base+0x4d94>
  408a24:	bl	407d2c <clear@@Base+0x46c0>
  408a28:	mov	w2, #0x0                   	// #0
  408a2c:	mov	w1, #0x0                   	// #0
  408a30:	adrp	x0, 43b000 <PC+0x47b8>
  408a34:	ldr	w0, [x0, #552]
  408a38:	bl	40ca40 <clear@@Base+0x93d4>
  408a3c:	mov	w22, #0x65                  	// #101
  408a40:	b	408400 <clear@@Base+0x4d94>
  408a44:	ldr	x0, [x19, #24]
  408a48:	cmp	x0, #0x0
  408a4c:	b.le	408a7c <clear@@Base+0x5410>
  408a50:	bl	407d2c <clear@@Base+0x46c0>
  408a54:	adrp	x0, 43b000 <PC+0x47b8>
  408a58:	ldr	w0, [x0, #580]
  408a5c:	cmp	w0, #0x2
  408a60:	b.eq	408a88 <clear@@Base+0x541c>  // b.none
  408a64:	mov	w2, #0x0                   	// #0
  408a68:	mov	w1, #0x1                   	// #1
  408a6c:	ldr	w0, [x19, #24]
  408a70:	bl	40c938 <clear@@Base+0x92cc>
  408a74:	mov	w22, #0x65                  	// #101
  408a78:	b	408400 <clear@@Base+0x4d94>
  408a7c:	mov	x0, #0x1                   	// #1
  408a80:	str	x0, [x19, #24]
  408a84:	b	408a50 <clear@@Base+0x53e4>
  408a88:	ldr	x0, [x19, #24]
  408a8c:	cmp	x0, #0x1
  408a90:	b.le	408a64 <clear@@Base+0x53f8>
  408a94:	ldr	x0, [x19, #64]
  408a98:	bl	40d540 <clear@@Base+0x9ed4>
  408a9c:	b	408a64 <clear@@Base+0x53f8>
  408aa0:	ldr	x0, [x19, #24]
  408aa4:	cmp	x0, #0x0
  408aa8:	b.le	408ac8 <clear@@Base+0x545c>
  408aac:	bl	407d2c <clear@@Base+0x46c0>
  408ab0:	mov	w2, #0x0                   	// #0
  408ab4:	mov	w1, #0x1                   	// #1
  408ab8:	ldr	w0, [x19, #24]
  408abc:	bl	40ca40 <clear@@Base+0x93d4>
  408ac0:	mov	w22, #0x65                  	// #101
  408ac4:	b	408400 <clear@@Base+0x4d94>
  408ac8:	mov	x0, #0x1                   	// #1
  408acc:	str	x0, [x19, #24]
  408ad0:	b	408aac <clear@@Base+0x5440>
  408ad4:	ldr	x0, [x19, #24]
  408ad8:	cmp	x0, #0x0
  408adc:	b.le	408b0c <clear@@Base+0x54a0>
  408ae0:	bl	407d2c <clear@@Base+0x46c0>
  408ae4:	adrp	x0, 43b000 <PC+0x47b8>
  408ae8:	ldr	w0, [x0, #580]
  408aec:	cmp	w0, #0x2
  408af0:	b.eq	408b1c <clear@@Base+0x54b0>  // b.none
  408af4:	mov	w2, #0x0                   	// #0
  408af8:	mov	w1, #0x1                   	// #1
  408afc:	ldr	w0, [x19, #24]
  408b00:	bl	40c938 <clear@@Base+0x92cc>
  408b04:	mov	w22, #0x65                  	// #101
  408b08:	b	408400 <clear@@Base+0x4d94>
  408b0c:	bl	411a20 <clear@@Base+0xe3b4>
  408b10:	sxtw	x0, w0
  408b14:	str	x0, [x19, #24]
  408b18:	b	408ae0 <clear@@Base+0x5474>
  408b1c:	ldr	x0, [x19, #64]
  408b20:	bl	40d540 <clear@@Base+0x9ed4>
  408b24:	b	408af4 <clear@@Base+0x5488>
  408b28:	adrp	x0, 43b000 <PC+0x47b8>
  408b2c:	ldr	w0, [x0, #580]
  408b30:	cbnz	w0, 408b44 <clear@@Base+0x54d8>
  408b34:	mov	w0, #0x0                   	// #0
  408b38:	bl	407f74 <clear@@Base+0x4908>
  408b3c:	mov	w22, w0
  408b40:	b	408400 <clear@@Base+0x4d94>
  408b44:	ldr	x0, [x19, #64]
  408b48:	bl	40d540 <clear@@Base+0x9ed4>
  408b4c:	b	408b34 <clear@@Base+0x54c8>
  408b50:	mov	w0, #0x1                   	// #1
  408b54:	bl	407f74 <clear@@Base+0x4908>
  408b58:	mov	w22, w0
  408b5c:	b	408400 <clear@@Base+0x4d94>
  408b60:	ldr	x0, [x19, #24]
  408b64:	cmp	x0, #0x0
  408b68:	b.le	408b74 <clear@@Base+0x5508>
  408b6c:	adrp	x1, 43b000 <PC+0x47b8>
  408b70:	str	w0, [x1, #360]
  408b74:	bl	407d2c <clear@@Base+0x46c0>
  408b78:	adrp	x0, 43b000 <PC+0x47b8>
  408b7c:	ldr	w0, [x0, #580]
  408b80:	cmp	w0, #0x2
  408b84:	b.eq	408ba4 <clear@@Base+0x5538>  // b.none
  408b88:	mov	w2, #0x0                   	// #0
  408b8c:	mov	w1, #0x0                   	// #0
  408b90:	adrp	x0, 43b000 <PC+0x47b8>
  408b94:	ldr	w0, [x0, #360]
  408b98:	bl	40c938 <clear@@Base+0x92cc>
  408b9c:	mov	w22, #0x65                  	// #101
  408ba0:	b	408400 <clear@@Base+0x4d94>
  408ba4:	ldr	x0, [x19, #64]
  408ba8:	bl	40d540 <clear@@Base+0x9ed4>
  408bac:	b	408b88 <clear@@Base+0x551c>
  408bb0:	ldr	x0, [x19, #24]
  408bb4:	cmp	x0, #0x0
  408bb8:	b.le	408bc4 <clear@@Base+0x5558>
  408bbc:	adrp	x1, 43b000 <PC+0x47b8>
  408bc0:	str	w0, [x1, #360]
  408bc4:	bl	407d2c <clear@@Base+0x46c0>
  408bc8:	mov	w2, #0x0                   	// #0
  408bcc:	mov	w1, #0x0                   	// #0
  408bd0:	adrp	x0, 43b000 <PC+0x47b8>
  408bd4:	ldr	w0, [x0, #360]
  408bd8:	bl	40ca40 <clear@@Base+0x93d4>
  408bdc:	mov	w22, #0x65                  	// #101
  408be0:	b	408400 <clear@@Base+0x4d94>
  408be4:	bl	4049b0 <clear@@Base+0x1344>
  408be8:	tbnz	w0, #0, 408bfc <clear@@Base+0x5590>
  408bec:	bl	407d2c <clear@@Base+0x46c0>
  408bf0:	bl	40d908 <clear@@Base+0xa29c>
  408bf4:	mov	w22, #0x65                  	// #101
  408bf8:	b	408400 <clear@@Base+0x4d94>
  408bfc:	bl	4046b8 <clear@@Base+0x104c>
  408c00:	bl	40fa90 <clear@@Base+0xc424>
  408c04:	bl	414db4 <error@@Base+0x1ccc>
  408c08:	b	408bec <clear@@Base+0x5580>
  408c0c:	ldr	x0, [x19, #24]
  408c10:	cmp	x0, #0x0
  408c14:	b.le	408c2c <clear@@Base+0x55c0>
  408c18:	bl	407d2c <clear@@Base+0x46c0>
  408c1c:	ldr	x0, [x19, #24]
  408c20:	bl	40d860 <clear@@Base+0xa1f4>
  408c24:	mov	w22, #0x65                  	// #101
  408c28:	b	408400 <clear@@Base+0x4d94>
  408c2c:	mov	x0, #0x1                   	// #1
  408c30:	str	x0, [x19, #24]
  408c34:	b	408c18 <clear@@Base+0x55ac>
  408c38:	ldr	x0, [x19, #24]
  408c3c:	tbnz	x0, #63, 408c6c <clear@@Base+0x5600>
  408c40:	cmp	x0, #0x64
  408c44:	b.le	408c78 <clear@@Base+0x560c>
  408c48:	mov	x0, #0x64                  	// #100
  408c4c:	str	x0, [x19, #24]
  408c50:	str	xzr, [x19, #72]
  408c54:	bl	407d2c <clear@@Base+0x46c0>
  408c58:	ldr	x1, [x19, #72]
  408c5c:	ldr	w0, [x19, #24]
  408c60:	bl	40daac <clear@@Base+0xa440>
  408c64:	mov	w22, #0x65                  	// #101
  408c68:	b	408400 <clear@@Base+0x4d94>
  408c6c:	str	xzr, [x19, #24]
  408c70:	str	xzr, [x19, #72]
  408c74:	b	408c54 <clear@@Base+0x55e8>
  408c78:	b.ne	408c54 <clear@@Base+0x55e8>  // b.any
  408c7c:	ldr	x0, [x19, #72]
  408c80:	cbz	x0, 408c54 <clear@@Base+0x55e8>
  408c84:	b	408c48 <clear@@Base+0x55dc>
  408c88:	bl	407d2c <clear@@Base+0x46c0>
  408c8c:	ldr	x0, [x19, #24]
  408c90:	cmp	x0, #0x0
  408c94:	b.le	408ca4 <clear@@Base+0x5638>
  408c98:	bl	40d860 <clear@@Base+0xa1f4>
  408c9c:	mov	w22, #0x65                  	// #101
  408ca0:	b	408400 <clear@@Base+0x4d94>
  408ca4:	bl	40d94c <clear@@Base+0xa2e0>
  408ca8:	mov	w22, #0x65                  	// #101
  408cac:	b	408400 <clear@@Base+0x4d94>
  408cb0:	bl	407d2c <clear@@Base+0x46c0>
  408cb4:	ldr	x0, [x19, #24]
  408cb8:	cmp	x0, #0x0
  408cbc:	b.le	408ccc <clear@@Base+0x5660>
  408cc0:	bl	40d860 <clear@@Base+0xa1f4>
  408cc4:	mov	w22, #0x65                  	// #101
  408cc8:	b	408400 <clear@@Base+0x4d94>
  408ccc:	bl	40da5c <clear@@Base+0xa3f0>
  408cd0:	mov	w22, #0x65                  	// #101
  408cd4:	b	408400 <clear@@Base+0x4d94>
  408cd8:	bl	407d2c <clear@@Base+0x46c0>
  408cdc:	ldr	x0, [x19, #24]
  408ce0:	tbnz	x0, #63, 408cfc <clear@@Base+0x5690>
  408ce4:	adrp	x0, 43b000 <PC+0x47b8>
  408ce8:	ldr	w1, [x0, #564]
  408cec:	ldr	x0, [x19, #24]
  408cf0:	bl	40d9e8 <clear@@Base+0xa37c>
  408cf4:	mov	w22, #0x65                  	// #101
  408cf8:	b	408400 <clear@@Base+0x4d94>
  408cfc:	str	xzr, [x19, #24]
  408d00:	b	408ce4 <clear@@Base+0x5678>
  408d04:	bl	4049b0 <clear@@Base+0x1344>
  408d08:	mov	w22, #0x65                  	// #101
  408d0c:	tbnz	w0, #3, 408400 <clear@@Base+0x4d94>
  408d10:	bl	407d2c <clear@@Base+0x46c0>
  408d14:	bl	414394 <error@@Base+0x12ac>
  408d18:	str	x0, [sp, #104]
  408d1c:	add	x1, sp, #0x68
  408d20:	adrp	x0, 41b000 <winch@@Base+0x521c>
  408d24:	add	x0, x0, #0x868
  408d28:	bl	4130e8 <error@@Base>
  408d2c:	b	408400 <clear@@Base+0x4d94>
  408d30:	bl	407d2c <clear@@Base+0x46c0>
  408d34:	bl	408090 <clear@@Base+0x4a24>
  408d38:	mov	w22, #0x65                  	// #101
  408d3c:	b	408400 <clear@@Base+0x4d94>
  408d40:	adrp	x0, 436000 <winch@@Base+0x2021c>
  408d44:	ldr	x0, [x0, #2160]
  408d48:	cbz	x0, 408d54 <clear@@Base+0x56e8>
  408d4c:	bl	4049b0 <clear@@Base+0x1344>
  408d50:	tbnz	w0, #3, 408d74 <clear@@Base+0x5708>
  408d54:	ldr	x0, [sp, #120]
  408d58:	cbz	x0, 408d64 <clear@@Base+0x56f8>
  408d5c:	ldrb	w0, [x0]
  408d60:	bl	401e44 <setlocale@plt+0x224>
  408d64:	mov	w0, #0x0                   	// #0
  408d68:	bl	401e44 <setlocale@plt+0x224>
  408d6c:	mov	w22, #0x65                  	// #101
  408d70:	b	408400 <clear@@Base+0x4d94>
  408d74:	ldr	w1, [x19, #80]
  408d78:	adrp	x0, 43b000 <PC+0x47b8>
  408d7c:	str	w1, [x0, #488]
  408d80:	ldr	w1, [x19, #84]
  408d84:	adrp	x0, 43b000 <PC+0x47b8>
  408d88:	str	w1, [x0, #596]
  408d8c:	mov	w0, #0x1                   	// #1
  408d90:	bl	40b0d4 <clear@@Base+0x7a68>
  408d94:	mov	w22, #0x65                  	// #101
  408d98:	cbz	w0, 408400 <clear@@Base+0x4d94>
  408d9c:	b	408d54 <clear@@Base+0x56e8>
  408da0:	mov	w0, #0x1                   	// #1
  408da4:	str	w0, [x19, #12]
  408da8:	ldr	x0, [x19, #24]
  408dac:	cmp	x0, #0x0
  408db0:	b.le	408dc4 <clear@@Base+0x5758>
  408db4:	bl	407928 <clear@@Base+0x42bc>
  408db8:	bl	4080bc <clear@@Base+0x4a50>
  408dbc:	mov	w24, w0
  408dc0:	b	408498 <clear@@Base+0x4e2c>
  408dc4:	mov	x0, #0x1                   	// #1
  408dc8:	str	x0, [x19, #24]
  408dcc:	b	408db4 <clear@@Base+0x5748>
  408dd0:	mov	w0, #0x2                   	// #2
  408dd4:	str	w0, [x19, #12]
  408dd8:	ldr	x0, [x19, #24]
  408ddc:	cmp	x0, #0x0
  408de0:	b.le	408df4 <clear@@Base+0x5788>
  408de4:	bl	407928 <clear@@Base+0x42bc>
  408de8:	bl	4080bc <clear@@Base+0x4a50>
  408dec:	mov	w24, w0
  408df0:	b	408498 <clear@@Base+0x4e2c>
  408df4:	mov	x0, #0x1                   	// #1
  408df8:	str	x0, [x19, #24]
  408dfc:	b	408de4 <clear@@Base+0x5778>
  408e00:	mov	w0, #0x2001                	// #8193
  408e04:	str	w0, [x19, #12]
  408e08:	bl	407928 <clear@@Base+0x42bc>
  408e0c:	bl	4080bc <clear@@Base+0x4a50>
  408e10:	mov	w24, w0
  408e14:	b	408498 <clear@@Base+0x4e2c>
  408e18:	ldr	x0, [x19, #24]
  408e1c:	cmp	x0, #0x0
  408e20:	b.le	408e44 <clear@@Base+0x57d8>
  408e24:	bl	407928 <clear@@Base+0x42bc>
  408e28:	bl	407d2c <clear@@Base+0x46c0>
  408e2c:	mov	w2, #0x0                   	// #0
  408e30:	ldr	w1, [x19, #24]
  408e34:	mov	x0, #0x0                   	// #0
  408e38:	bl	407b50 <clear@@Base+0x44e4>
  408e3c:	mov	w22, #0x65                  	// #101
  408e40:	b	408400 <clear@@Base+0x4d94>
  408e44:	mov	x0, #0x1                   	// #1
  408e48:	str	x0, [x19, #24]
  408e4c:	b	408e24 <clear@@Base+0x57b8>
  408e50:	ldr	w0, [x19, #12]
  408e54:	orr	w0, w0, #0x200
  408e58:	str	w0, [x19, #12]
  408e5c:	ldr	x0, [x19, #24]
  408e60:	cmp	x0, #0x0
  408e64:	b.le	408e88 <clear@@Base+0x581c>
  408e68:	bl	407928 <clear@@Base+0x42bc>
  408e6c:	bl	407d2c <clear@@Base+0x46c0>
  408e70:	mov	w2, #0x0                   	// #0
  408e74:	ldr	w1, [x19, #24]
  408e78:	mov	x0, #0x0                   	// #0
  408e7c:	bl	407b50 <clear@@Base+0x44e4>
  408e80:	mov	w22, #0x65                  	// #101
  408e84:	b	408400 <clear@@Base+0x4d94>
  408e88:	mov	x0, #0x1                   	// #1
  408e8c:	str	x0, [x19, #24]
  408e90:	b	408e68 <clear@@Base+0x57fc>
  408e94:	ldr	w20, [x19, #12]
  408e98:	and	w0, w20, #0xfffffffc
  408e9c:	orr	w1, w0, #0x2
  408ea0:	orr	w0, w0, #0x1
  408ea4:	tst	x20, #0x1
  408ea8:	csel	w0, w0, w1, eq  // eq = none
  408eac:	str	w0, [x19, #12]
  408eb0:	ldr	x0, [x19, #24]
  408eb4:	cmp	x0, #0x0
  408eb8:	b.le	408ee0 <clear@@Base+0x5874>
  408ebc:	bl	407928 <clear@@Base+0x42bc>
  408ec0:	bl	407d2c <clear@@Base+0x46c0>
  408ec4:	mov	w2, #0x0                   	// #0
  408ec8:	ldr	w1, [x19, #24]
  408ecc:	mov	x0, #0x0                   	// #0
  408ed0:	bl	407b50 <clear@@Base+0x44e4>
  408ed4:	str	w20, [x19, #12]
  408ed8:	mov	w22, #0x65                  	// #101
  408edc:	b	408400 <clear@@Base+0x4d94>
  408ee0:	mov	x0, #0x1                   	// #1
  408ee4:	str	x0, [x19, #24]
  408ee8:	b	408ebc <clear@@Base+0x5850>
  408eec:	ldr	w20, [x19, #12]
  408ef0:	and	w0, w20, #0xfffffffc
  408ef4:	orr	w1, w0, #0x2
  408ef8:	orr	w0, w0, #0x1
  408efc:	tst	x20, #0x1
  408f00:	csel	w0, w0, w1, eq  // eq = none
  408f04:	orr	w0, w0, #0x200
  408f08:	str	w0, [x19, #12]
  408f0c:	ldr	x0, [x19, #24]
  408f10:	cmp	x0, #0x0
  408f14:	b.le	408f3c <clear@@Base+0x58d0>
  408f18:	bl	407928 <clear@@Base+0x42bc>
  408f1c:	bl	407d2c <clear@@Base+0x46c0>
  408f20:	mov	w2, #0x0                   	// #0
  408f24:	ldr	w1, [x19, #24]
  408f28:	mov	x0, #0x0                   	// #0
  408f2c:	bl	407b50 <clear@@Base+0x44e4>
  408f30:	str	w20, [x19, #12]
  408f34:	mov	w22, #0x65                  	// #101
  408f38:	b	408400 <clear@@Base+0x4d94>
  408f3c:	mov	x0, #0x1                   	// #1
  408f40:	str	x0, [x19, #24]
  408f44:	b	408f18 <clear@@Base+0x58ac>
  408f48:	bl	414dd4 <error@@Base+0x1cec>
  408f4c:	mov	w22, #0x65                  	// #101
  408f50:	b	408400 <clear@@Base+0x4d94>
  408f54:	bl	4049b0 <clear@@Base+0x1344>
  408f58:	mov	w22, #0x65                  	// #101
  408f5c:	tbnz	w0, #3, 408400 <clear@@Base+0x4d94>
  408f60:	bl	407d2c <clear@@Base+0x46c0>
  408f64:	adrp	x0, 43b000 <PC+0x47b8>
  408f68:	ldr	w1, [x0, #488]
  408f6c:	str	w1, [x19, #80]
  408f70:	str	wzr, [x0, #488]
  408f74:	adrp	x0, 43b000 <PC+0x47b8>
  408f78:	ldr	w1, [x0, #596]
  408f7c:	str	w1, [x19, #84]
  408f80:	str	wzr, [x0, #596]
  408f84:	adrp	x0, 416000 <winch@@Base+0x21c>
  408f88:	add	x0, x0, #0xfa8
  408f8c:	bl	40af70 <clear@@Base+0x7904>
  408f90:	b	408400 <clear@@Base+0x4d94>
  408f94:	adrp	x0, 43b000 <PC+0x47b8>
  408f98:	ldr	w0, [x0, #340]
  408f9c:	cbnz	w0, 408fc8 <clear@@Base+0x595c>
  408fa0:	mov	w3, #0x0                   	// #0
  408fa4:	adrp	x0, 435000 <winch@@Base+0x1f21c>
  408fa8:	ldr	x2, [x0, #1192]
  408fac:	adrp	x1, 417000 <winch@@Base+0x121c>
  408fb0:	add	x1, x1, #0xc10
  408fb4:	mov	w0, #0x9                   	// #9
  408fb8:	bl	407b0c <clear@@Base+0x44a0>
  408fbc:	bl	4080bc <clear@@Base+0x4a50>
  408fc0:	mov	w24, w0
  408fc4:	b	408498 <clear@@Base+0x4e2c>
  408fc8:	mov	x1, #0x0                   	// #0
  408fcc:	adrp	x0, 417000 <winch@@Base+0x121c>
  408fd0:	add	x0, x0, #0xc20
  408fd4:	bl	4130e8 <error@@Base>
  408fd8:	mov	w22, #0x65                  	// #101
  408fdc:	b	408400 <clear@@Base+0x4d94>
  408fe0:	adrp	x0, 43b000 <PC+0x47b8>
  408fe4:	ldr	w0, [x0, #340]
  408fe8:	cbnz	w0, 40908c <clear@@Base+0x5a20>
  408fec:	bl	4049b0 <clear@@Base+0x1344>
  408ff0:	mov	w22, #0x65                  	// #101
  408ff4:	tbnz	w0, #3, 408400 <clear@@Base+0x4d94>
  408ff8:	adrp	x0, 436000 <winch@@Base+0x2021c>
  408ffc:	ldr	x0, [x0, #2160]
  409000:	bl	40cddc <clear@@Base+0x9770>
  409004:	adrp	x1, 416000 <winch@@Base+0x21c>
  409008:	add	x1, x1, #0xff0
  40900c:	bl	401a60 <strcmp@plt>
  409010:	cbnz	w0, 409028 <clear@@Base+0x59bc>
  409014:	mov	x1, #0x0                   	// #0
  409018:	adrp	x0, 417000 <winch@@Base+0x121c>
  40901c:	add	x0, x0, #0xc38
  409020:	bl	4130e8 <error@@Base>
  409024:	b	408400 <clear@@Base+0x4d94>
  409028:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40902c:	ldr	x0, [x0, #2160]
  409030:	bl	40ce84 <clear@@Base+0x9818>
  409034:	cbz	x0, 409048 <clear@@Base+0x59dc>
  409038:	mov	x1, #0x0                   	// #0
  40903c:	adrp	x0, 417000 <winch@@Base+0x121c>
  409040:	add	x0, x0, #0xc58
  409044:	bl	4130e8 <error@@Base>
  409048:	mov	w3, #0x0                   	// #0
  40904c:	adrp	x0, 435000 <winch@@Base+0x1f21c>
  409050:	ldr	x2, [x0, #1216]
  409054:	adrp	x1, 417000 <winch@@Base+0x121c>
  409058:	add	x1, x1, #0xb90
  40905c:	mov	w0, #0x1b                  	// #27
  409060:	bl	407b0c <clear@@Base+0x44a0>
  409064:	bl	407c8c <clear@@Base+0x4620>
  409068:	bl	407d2c <clear@@Base+0x46c0>
  40906c:	mov	w1, #0x0                   	// #0
  409070:	adrp	x0, 43b000 <PC+0x47b8>
  409074:	ldr	x0, [x0, #328]
  409078:	bl	413d04 <error@@Base+0xc1c>
  40907c:	mov	x1, #0x0                   	// #0
  409080:	bl	410084 <clear@@Base+0xca18>
  409084:	mov	w22, #0x65                  	// #101
  409088:	b	408400 <clear@@Base+0x4d94>
  40908c:	mov	x1, #0x0                   	// #0
  409090:	adrp	x0, 417000 <winch@@Base+0x121c>
  409094:	add	x0, x0, #0xc20
  409098:	bl	4130e8 <error@@Base>
  40909c:	mov	w22, #0x65                  	// #101
  4090a0:	b	408400 <clear@@Base+0x4d94>
  4090a4:	bl	416d80 <winch@@Base+0xf9c>
  4090a8:	cbnz	w0, 409108 <clear@@Base+0x5a9c>
  4090ac:	ldr	x0, [x19, #24]
  4090b0:	cmp	x0, #0x0
  4090b4:	b.le	409120 <clear@@Base+0x5ab4>
  4090b8:	ldr	w0, [x19, #24]
  4090bc:	bl	40b080 <clear@@Base+0x7a14>
  4090c0:	mov	w22, #0x65                  	// #101
  4090c4:	cbz	w0, 408400 <clear@@Base+0x4d94>
  4090c8:	bl	41267c <clear@@Base+0xf010>
  4090cc:	cbnz	w0, 40912c <clear@@Base+0x5ac0>
  4090d0:	ldr	x2, [x19, #24]
  4090d4:	adrp	x0, 41b000 <winch@@Base+0x521c>
  4090d8:	add	x1, x0, #0x6a0
  4090dc:	adrp	x0, 417000 <winch@@Base+0x121c>
  4090e0:	add	x0, x0, #0xbc8
  4090e4:	cmp	x2, #0x1
  4090e8:	csel	x0, x0, x1, gt
  4090ec:	str	x0, [sp, #104]
  4090f0:	add	x1, sp, #0x68
  4090f4:	adrp	x0, 417000 <winch@@Base+0x121c>
  4090f8:	add	x0, x0, #0xc98
  4090fc:	bl	4130e8 <error@@Base>
  409100:	mov	w22, #0x65                  	// #101
  409104:	b	408400 <clear@@Base+0x4d94>
  409108:	mov	x1, #0x0                   	// #0
  40910c:	adrp	x0, 417000 <winch@@Base+0x121c>
  409110:	add	x0, x0, #0xc88
  409114:	bl	4130e8 <error@@Base>
  409118:	mov	w22, #0x65                  	// #101
  40911c:	b	408400 <clear@@Base+0x4d94>
  409120:	mov	x0, #0x1                   	// #1
  409124:	str	x0, [x19, #24]
  409128:	b	4090b8 <clear@@Base+0x5a4c>
  40912c:	bl	40c3f4 <clear@@Base+0x8d88>
  409130:	cbz	w0, 4090d0 <clear@@Base+0x5a64>
  409134:	bl	4049b0 <clear@@Base+0x1344>
  409138:	tbnz	w0, #3, 4090d0 <clear@@Base+0x5a64>
  40913c:	mov	w0, #0x0                   	// #0
  409140:	bl	401e44 <setlocale@plt+0x224>
  409144:	b	4090d0 <clear@@Base+0x5a64>
  409148:	bl	416d80 <winch@@Base+0xf9c>
  40914c:	cbnz	w0, 4091a0 <clear@@Base+0x5b34>
  409150:	ldr	x0, [x19, #24]
  409154:	cmp	x0, #0x0
  409158:	b.le	4091b8 <clear@@Base+0x5b4c>
  40915c:	ldr	w0, [x19, #24]
  409160:	bl	40b0d4 <clear@@Base+0x7a68>
  409164:	mov	w22, #0x65                  	// #101
  409168:	cbz	w0, 408400 <clear@@Base+0x4d94>
  40916c:	ldr	x2, [x19, #24]
  409170:	adrp	x0, 41b000 <winch@@Base+0x521c>
  409174:	add	x1, x0, #0x6a0
  409178:	adrp	x0, 417000 <winch@@Base+0x121c>
  40917c:	add	x0, x0, #0xbc8
  409180:	cmp	x2, #0x1
  409184:	csel	x0, x0, x1, gt
  409188:	str	x0, [sp, #104]
  40918c:	add	x1, sp, #0x68
  409190:	adrp	x0, 417000 <winch@@Base+0x121c>
  409194:	add	x0, x0, #0xcc0
  409198:	bl	4130e8 <error@@Base>
  40919c:	b	408400 <clear@@Base+0x4d94>
  4091a0:	mov	x1, #0x0                   	// #0
  4091a4:	adrp	x0, 417000 <winch@@Base+0x121c>
  4091a8:	add	x0, x0, #0xca8
  4091ac:	bl	4130e8 <error@@Base>
  4091b0:	mov	w22, #0x65                  	// #101
  4091b4:	b	408400 <clear@@Base+0x4d94>
  4091b8:	mov	x0, #0x1                   	// #1
  4091bc:	str	x0, [x19, #24]
  4091c0:	b	40915c <clear@@Base+0x5af0>
  4091c4:	ldr	x0, [x19, #24]
  4091c8:	cmp	x0, #0x0
  4091cc:	b.le	409210 <clear@@Base+0x5ba4>
  4091d0:	ldr	w0, [x19, #24]
  4091d4:	bl	416c40 <winch@@Base+0xe5c>
  4091d8:	mov	x20, x0
  4091dc:	cbz	x0, 40921c <clear@@Base+0x5bb0>
  4091e0:	bl	407d2c <clear@@Base+0x46c0>
  4091e4:	mov	x0, x20
  4091e8:	bl	40af70 <clear@@Base+0x7904>
  4091ec:	mov	w22, #0x65                  	// #101
  4091f0:	cbnz	w0, 408400 <clear@@Base+0x4d94>
  4091f4:	bl	416aac <winch@@Base+0xcc8>
  4091f8:	cmn	x0, #0x1
  4091fc:	b.eq	408400 <clear@@Base+0x4d94>  // b.none
  409200:	adrp	x1, 43b000 <PC+0x47b8>
  409204:	ldr	w1, [x1, #564]
  409208:	bl	40d5bc <clear@@Base+0x9f50>
  40920c:	b	408400 <clear@@Base+0x4d94>
  409210:	mov	x0, #0x1                   	// #1
  409214:	str	x0, [x19, #24]
  409218:	b	4091d0 <clear@@Base+0x5b64>
  40921c:	mov	x1, #0x0                   	// #0
  409220:	adrp	x0, 417000 <winch@@Base+0x121c>
  409224:	add	x0, x0, #0xcd8
  409228:	bl	4130e8 <error@@Base>
  40922c:	mov	w22, #0x65                  	// #101
  409230:	b	408400 <clear@@Base+0x4d94>
  409234:	ldr	x0, [x19, #24]
  409238:	cmp	x0, #0x0
  40923c:	b.le	409280 <clear@@Base+0x5c14>
  409240:	ldr	w0, [x19, #24]
  409244:	bl	416ce0 <winch@@Base+0xefc>
  409248:	mov	x20, x0
  40924c:	cbz	x0, 40928c <clear@@Base+0x5c20>
  409250:	bl	407d2c <clear@@Base+0x46c0>
  409254:	mov	x0, x20
  409258:	bl	40af70 <clear@@Base+0x7904>
  40925c:	mov	w22, #0x65                  	// #101
  409260:	cbnz	w0, 408400 <clear@@Base+0x4d94>
  409264:	bl	416aac <winch@@Base+0xcc8>
  409268:	cmn	x0, #0x1
  40926c:	b.eq	408400 <clear@@Base+0x4d94>  // b.none
  409270:	adrp	x1, 43b000 <PC+0x47b8>
  409274:	ldr	w1, [x1, #564]
  409278:	bl	40d5bc <clear@@Base+0x9f50>
  40927c:	b	408400 <clear@@Base+0x4d94>
  409280:	mov	x0, #0x1                   	// #1
  409284:	str	x0, [x19, #24]
  409288:	b	409240 <clear@@Base+0x5bd4>
  40928c:	mov	x1, #0x0                   	// #0
  409290:	adrp	x0, 417000 <winch@@Base+0x121c>
  409294:	add	x0, x0, #0xce8
  409298:	bl	4130e8 <error@@Base>
  40929c:	mov	w22, #0x65                  	// #101
  4092a0:	b	408400 <clear@@Base+0x4d94>
  4092a4:	ldr	x0, [x19, #24]
  4092a8:	cmp	x0, #0x0
  4092ac:	b.le	4092d4 <clear@@Base+0x5c68>
  4092b0:	ldr	w0, [x19, #24]
  4092b4:	bl	40b118 <clear@@Base+0x7aac>
  4092b8:	mov	w22, #0x65                  	// #101
  4092bc:	cbz	w0, 408400 <clear@@Base+0x4d94>
  4092c0:	mov	x1, #0x0                   	// #0
  4092c4:	adrp	x0, 417000 <winch@@Base+0x121c>
  4092c8:	add	x0, x0, #0xcf8
  4092cc:	bl	4130e8 <error@@Base>
  4092d0:	b	408400 <clear@@Base+0x4d94>
  4092d4:	mov	x0, #0x1                   	// #1
  4092d8:	str	x0, [x19, #24]
  4092dc:	b	4092b0 <clear@@Base+0x5c44>
  4092e0:	bl	4049b0 <clear@@Base+0x1344>
  4092e4:	mov	w22, #0x65                  	// #101
  4092e8:	tbnz	w0, #3, 408400 <clear@@Base+0x4d94>
  4092ec:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4092f0:	ldr	x20, [x0, #2160]
  4092f4:	mov	x0, x20
  4092f8:	bl	40cb68 <clear@@Base+0x94fc>
  4092fc:	cbz	x0, 409318 <clear@@Base+0x5cac>
  409300:	bl	40aabc <clear@@Base+0x7450>
  409304:	cbz	w0, 409320 <clear@@Base+0x5cb4>
  409308:	mov	x0, x20
  40930c:	bl	40b164 <clear@@Base+0x7af8>
  409310:	mov	w22, #0x65                  	// #101
  409314:	b	408400 <clear@@Base+0x4d94>
  409318:	bl	40363c <setlocale@plt+0x1a1c>
  40931c:	b	408400 <clear@@Base+0x4d94>
  409320:	mov	x0, x20
  409324:	bl	40cb98 <clear@@Base+0x952c>
  409328:	mov	w22, #0x65                  	// #101
  40932c:	b	408400 <clear@@Base+0x4d94>
  409330:	mov	w0, #0x1                   	// #1
  409334:	str	w0, [x19, #16]
  409338:	str	wzr, [x19, #20]
  40933c:	bl	407a48 <clear@@Base+0x43dc>
  409340:	bl	4080bc <clear@@Base+0x4a50>
  409344:	mov	w24, w0
  409348:	b	408498 <clear@@Base+0x4e2c>
  40934c:	str	wzr, [x19, #16]
  409350:	str	wzr, [x19, #20]
  409354:	bl	407a48 <clear@@Base+0x43dc>
  409358:	bl	4080bc <clear@@Base+0x4a50>
  40935c:	mov	w24, w0
  409360:	b	408498 <clear@@Base+0x4e2c>
  409364:	mov	w3, #0x0                   	// #0
  409368:	mov	x2, #0x0                   	// #0
  40936c:	adrp	x1, 417000 <winch@@Base+0x121c>
  409370:	add	x1, x1, #0xb88
  409374:	mov	w0, #0xa                   	// #10
  409378:	bl	407b0c <clear@@Base+0x44a0>
  40937c:	bl	4080bc <clear@@Base+0x4a50>
  409380:	mov	w24, w0
  409384:	b	408498 <clear@@Base+0x4e2c>
  409388:	adrp	x0, 43b000 <PC+0x47b8>
  40938c:	ldr	w0, [x0, #340]
  409390:	cbnz	w0, 4093bc <clear@@Base+0x5d50>
  409394:	mov	w3, #0x0                   	// #0
  409398:	adrp	x0, 435000 <winch@@Base+0x1f21c>
  40939c:	ldr	x2, [x0, #1216]
  4093a0:	adrp	x1, 417000 <winch@@Base+0x121c>
  4093a4:	add	x1, x1, #0xb90
  4093a8:	mov	w0, #0x1b                  	// #27
  4093ac:	bl	407b0c <clear@@Base+0x44a0>
  4093b0:	bl	4080bc <clear@@Base+0x4a50>
  4093b4:	mov	w24, w0
  4093b8:	b	408498 <clear@@Base+0x4e2c>
  4093bc:	mov	x1, #0x0                   	// #0
  4093c0:	adrp	x0, 417000 <winch@@Base+0x121c>
  4093c4:	add	x0, x0, #0xc20
  4093c8:	bl	4130e8 <error@@Base>
  4093cc:	mov	w22, #0x65                  	// #101
  4093d0:	b	408400 <clear@@Base+0x4d94>
  4093d4:	bl	4049b0 <clear@@Base+0x1344>
  4093d8:	tbz	w0, #3, 4093e4 <clear@@Base+0x5d78>
  4093dc:	mov	w22, #0x65                  	// #101
  4093e0:	b	408400 <clear@@Base+0x4d94>
  4093e4:	mov	w3, #0x0                   	// #0
  4093e8:	mov	x2, #0x0                   	// #0
  4093ec:	adrp	x1, 417000 <winch@@Base+0x121c>
  4093f0:	add	x1, x1, #0xd08
  4093f4:	mov	w0, #0x1a                  	// #26
  4093f8:	bl	407b0c <clear@@Base+0x44a0>
  4093fc:	bl	4080bc <clear@@Base+0x4a50>
  409400:	mov	w24, w0
  409404:	bl	4077fc <clear@@Base+0x4190>
  409408:	cbnz	w0, 408244 <clear@@Base+0x4bd8>
  40940c:	cmp	w24, #0xa
  409410:	ccmp	w24, #0xd, #0x4, ne  // ne = any
  409414:	b.eq	40824c <clear@@Base+0x4be0>  // b.none
  409418:	cmp	w22, #0x3f
  40941c:	csetm	w1, eq  // eq = none
  409420:	mov	w0, w24
  409424:	bl	410774 <clear@@Base+0xd108>
  409428:	bl	40d908 <clear@@Base+0xa29c>
  40942c:	mov	w22, #0x65                  	// #101
  409430:	b	408400 <clear@@Base+0x4d94>
  409434:	mov	w3, #0x0                   	// #0
  409438:	mov	x2, #0x0                   	// #0
  40943c:	adrp	x1, 417000 <winch@@Base+0x121c>
  409440:	add	x1, x1, #0xd18
  409444:	mov	w0, #0x3e                  	// #62
  409448:	bl	407b0c <clear@@Base+0x44a0>
  40944c:	bl	4080bc <clear@@Base+0x4a50>
  409450:	mov	w24, w0
  409454:	bl	4077fc <clear@@Base+0x4190>
  409458:	mov	w22, #0x65                  	// #101
  40945c:	cbnz	w0, 408400 <clear@@Base+0x4d94>
  409460:	cmp	w24, #0xa
  409464:	ccmp	w24, #0xd, #0x4, ne  // ne = any
  409468:	b.eq	408400 <clear@@Base+0x4d94>  // b.none
  40946c:	mov	w0, w24
  409470:	bl	4107e4 <clear@@Base+0xd178>
  409474:	bl	40d908 <clear@@Base+0xa29c>
  409478:	b	408400 <clear@@Base+0x4d94>
  40947c:	mov	w3, #0x0                   	// #0
  409480:	mov	x2, #0x0                   	// #0
  409484:	adrp	x1, 417000 <winch@@Base+0x121c>
  409488:	add	x1, x1, #0xd28
  40948c:	mov	w0, #0x12                  	// #18
  409490:	bl	407b0c <clear@@Base+0x44a0>
  409494:	bl	4080bc <clear@@Base+0x4a50>
  409498:	mov	w24, w0
  40949c:	bl	4077fc <clear@@Base+0x4190>
  4094a0:	mov	w22, #0x65                  	// #101
  4094a4:	cbnz	w0, 408400 <clear@@Base+0x4d94>
  4094a8:	cmp	w24, #0xa
  4094ac:	ccmp	w24, #0xd, #0x4, ne  // ne = any
  4094b0:	b.eq	408400 <clear@@Base+0x4d94>  // b.none
  4094b4:	bl	407d2c <clear@@Base+0x46c0>
  4094b8:	mov	w0, w24
  4094bc:	bl	41087c <clear@@Base+0xd210>
  4094c0:	b	408400 <clear@@Base+0x4d94>
  4094c4:	adrp	x0, 43b000 <PC+0x47b8>
  4094c8:	ldr	w0, [x0, #340]
  4094cc:	cbnz	w0, 409540 <clear@@Base+0x5ed4>
  4094d0:	mov	w3, #0x0                   	// #0
  4094d4:	mov	x2, #0x0                   	// #0
  4094d8:	adrp	x1, 417000 <winch@@Base+0x121c>
  4094dc:	add	x1, x1, #0xd38
  4094e0:	mov	w0, #0x25                  	// #37
  4094e4:	bl	407b0c <clear@@Base+0x44a0>
  4094e8:	bl	4080bc <clear@@Base+0x4a50>
  4094ec:	mov	w24, w0
  4094f0:	bl	4077fc <clear@@Base+0x4190>
  4094f4:	cbnz	w0, 408254 <clear@@Base+0x4be8>
  4094f8:	cmp	w24, #0xa
  4094fc:	ccmp	w24, #0xd, #0x4, ne  // ne = any
  409500:	mov	w0, #0x2e                  	// #46
  409504:	csel	w24, w24, w0, ne  // ne = any
  409508:	mov	w0, w24
  40950c:	bl	410758 <clear@@Base+0xd0ec>
  409510:	cbnz	w0, 40825c <clear@@Base+0x4bf0>
  409514:	strb	w24, [x19, #56]
  409518:	mov	w3, #0x0                   	// #0
  40951c:	adrp	x0, 435000 <winch@@Base+0x1f21c>
  409520:	ldr	x2, [x0, #1216]
  409524:	adrp	x1, 417000 <winch@@Base+0x121c>
  409528:	add	x1, x1, #0xb90
  40952c:	mov	w0, #0x25                  	// #37
  409530:	bl	407b0c <clear@@Base+0x44a0>
  409534:	bl	4080bc <clear@@Base+0x4a50>
  409538:	mov	w24, w0
  40953c:	b	408498 <clear@@Base+0x4e2c>
  409540:	mov	x1, #0x0                   	// #0
  409544:	adrp	x0, 417000 <winch@@Base+0x121c>
  409548:	add	x0, x0, #0xc20
  40954c:	bl	4130e8 <error@@Base>
  409550:	mov	w22, #0x65                  	// #101
  409554:	b	408400 <clear@@Base+0x4d94>
  409558:	mov	w3, #0x0                   	// #0
  40955c:	mov	x2, #0x0                   	// #0
  409560:	adrp	x1, 417000 <winch@@Base+0x121c>
  409564:	add	x1, x1, #0xd40
  409568:	mov	w0, w22
  40956c:	bl	407b0c <clear@@Base+0x44a0>
  409570:	bl	4080bc <clear@@Base+0x4a50>
  409574:	mov	w24, w0
  409578:	b	408498 <clear@@Base+0x4e2c>
  40957c:	ldr	x0, [x19, #24]
  409580:	cmp	x0, #0x0
  409584:	b.le	4095d0 <clear@@Base+0x5f64>
  409588:	adrp	x1, 43b000 <PC+0x47b8>
  40958c:	str	w0, [x1, #540]
  409590:	adrp	x0, 43b000 <PC+0x47b8>
  409594:	ldr	w0, [x0, #488]
  409598:	sxtw	x2, w0
  40959c:	ldr	x1, [x19, #24]
  4095a0:	cmp	x1, w0, sxtw
  4095a4:	b.le	4095ac <clear@@Base+0x5f40>
  4095a8:	str	x2, [x19, #24]
  4095ac:	ldr	x1, [x19, #24]
  4095b0:	sub	w0, w0, w1
  4095b4:	adrp	x1, 43b000 <PC+0x47b8>
  4095b8:	str	w0, [x1, #488]
  4095bc:	adrp	x0, 43b000 <PC+0x47b8>
  4095c0:	mov	w1, #0x1                   	// #1
  4095c4:	str	w1, [x0, #468]
  4095c8:	mov	w22, #0x65                  	// #101
  4095cc:	b	408400 <clear@@Base+0x4d94>
  4095d0:	adrp	x0, 43b000 <PC+0x47b8>
  4095d4:	ldr	w1, [x0, #540]
  4095d8:	sxtw	x0, w1
  4095dc:	cmp	w1, #0x0
  4095e0:	b.le	4095ec <clear@@Base+0x5f80>
  4095e4:	str	x0, [x19, #24]
  4095e8:	b	409590 <clear@@Base+0x5f24>
  4095ec:	adrp	x0, 43b000 <PC+0x47b8>
  4095f0:	ldr	w0, [x0, #396]
  4095f4:	add	w0, w0, w0, lsr #31
  4095f8:	asr	w0, w0, #1
  4095fc:	sxtw	x0, w0
  409600:	b	4095e4 <clear@@Base+0x5f78>
  409604:	ldr	x0, [x19, #24]
  409608:	cmp	x0, #0x0
  40960c:	b.le	409640 <clear@@Base+0x5fd4>
  409610:	adrp	x1, 43b000 <PC+0x47b8>
  409614:	str	w0, [x1, #540]
  409618:	adrp	x1, 43b000 <PC+0x47b8>
  40961c:	ldr	x2, [x19, #24]
  409620:	ldr	w0, [x1, #488]
  409624:	add	w0, w0, w2
  409628:	str	w0, [x1, #488]
  40962c:	adrp	x0, 43b000 <PC+0x47b8>
  409630:	mov	w1, #0x1                   	// #1
  409634:	str	w1, [x0, #468]
  409638:	mov	w22, #0x65                  	// #101
  40963c:	b	408400 <clear@@Base+0x4d94>
  409640:	adrp	x0, 43b000 <PC+0x47b8>
  409644:	ldr	w1, [x0, #540]
  409648:	sxtw	x0, w1
  40964c:	cmp	w1, #0x0
  409650:	b.le	40965c <clear@@Base+0x5ff0>
  409654:	str	x0, [x19, #24]
  409658:	b	409618 <clear@@Base+0x5fac>
  40965c:	adrp	x0, 43b000 <PC+0x47b8>
  409660:	ldr	w0, [x0, #396]
  409664:	add	w0, w0, w0, lsr #31
  409668:	asr	w0, w0, #1
  40966c:	sxtw	x0, w0
  409670:	b	409654 <clear@@Base+0x5fe8>
  409674:	adrp	x0, 43b000 <PC+0x47b8>
  409678:	str	wzr, [x0, #488]
  40967c:	adrp	x0, 43b000 <PC+0x47b8>
  409680:	mov	w1, #0x1                   	// #1
  409684:	str	w1, [x0, #468]
  409688:	mov	w22, #0x65                  	// #101
  40968c:	b	408400 <clear@@Base+0x4d94>
  409690:	bl	40f8d8 <clear@@Base+0xc26c>
  409694:	adrp	x1, 43b000 <PC+0x47b8>
  409698:	str	w0, [x1, #488]
  40969c:	adrp	x0, 43b000 <PC+0x47b8>
  4096a0:	mov	w1, #0x1                   	// #1
  4096a4:	str	w1, [x0, #468]
  4096a8:	mov	w22, #0x65                  	// #101
  4096ac:	b	408400 <clear@@Base+0x4d94>
  4096b0:	bl	4067dc <clear@@Base+0x3170>
  4096b4:	mov	w3, #0x1                   	// #1
  4096b8:	mov	x2, #0x0                   	// #0
  4096bc:	mov	x1, x20
  4096c0:	mov	w0, #0x16                  	// #22
  4096c4:	bl	407b0c <clear@@Base+0x44a0>
  4096c8:	mov	w0, w24
  4096cc:	bl	406b4c <clear@@Base+0x34e0>
  4096d0:	b	4083e0 <clear@@Base+0x4d74>
  4096d4:	bl	40363c <setlocale@plt+0x1a1c>
  4096d8:	mov	w22, #0x65                  	// #101
  4096dc:	b	408400 <clear@@Base+0x4d94>
  4096e0:	ldr	w0, [x19, #8]
  4096e4:	cmp	w0, #0x37
  4096e8:	b.eq	408470 <clear@@Base+0x4e04>  // b.none
  4096ec:	mov	w0, #0x200                 	// #512
  4096f0:	b	40882c <clear@@Base+0x51c0>
  4096f4:	ldr	w0, [x19, #20]
  4096f8:	cbnz	w0, 408694 <clear@@Base+0x5028>
  4096fc:	mov	w0, w24
  409700:	bl	4077fc <clear@@Base+0x4190>
  409704:	cbnz	w0, 408464 <clear@@Base+0x4df8>
  409708:	ldr	x0, [x19, #40]
  40970c:	cbnz	x0, 408464 <clear@@Base+0x4df8>
  409710:	mov	w0, w24
  409714:	bl	412730 <clear@@Base+0xf0c4>
  409718:	str	x0, [x19, #40]
  40971c:	cbz	x0, 4087a4 <clear@@Base+0x5138>
  409720:	sub	w0, w24, #0x61
  409724:	cmp	w0, #0x19
  409728:	cset	w0, ls  // ls = plast
  40972c:	str	w0, [x19, #32]
  409730:	b	4085a4 <clear@@Base+0x4f38>
  409734:	adrp	x1, 436000 <winch@@Base+0x2021c>
  409738:	ldr	w2, [x1, #3824]
  40973c:	lsl	w1, w0, #2
  409740:	cmp	w2, #0x0
  409744:	csel	w0, w1, w0, ne  // ne = any
  409748:	add	w0, w0, #0x1
  40974c:	ret
  409750:	stp	x29, x30, [sp, #-32]!
  409754:	mov	x29, sp
  409758:	str	x19, [sp, #16]
  40975c:	mov	w19, w0
  409760:	mov	w1, w0
  409764:	mov	w0, #0x4                   	// #4
  409768:	bl	401ec0 <setlocale@plt+0x2a0>
  40976c:	cmp	w19, #0x0
  409770:	b.le	40978c <clear@@Base+0x6120>
  409774:	mov	x1, #0x0                   	// #0
  409778:	mov	w2, #0xffffffff            	// #-1
  40977c:	str	w2, [x0, x1, lsl #2]
  409780:	add	x1, x1, #0x1
  409784:	cmp	w19, w1
  409788:	b.gt	40977c <clear@@Base+0x6110>
  40978c:	ldr	x19, [sp, #16]
  409790:	ldp	x29, x30, [sp], #32
  409794:	ret
  409798:	stp	x29, x30, [sp, #-128]!
  40979c:	mov	x29, sp
  4097a0:	stp	x21, x22, [sp, #32]
  4097a4:	stp	x23, x24, [sp, #48]
  4097a8:	stp	x25, x26, [sp, #64]
  4097ac:	stp	x27, x28, [sp, #80]
  4097b0:	mov	x21, x0
  4097b4:	mov	x27, x1
  4097b8:	mov	x26, x2
  4097bc:	str	x3, [sp, #96]
  4097c0:	mov	w24, w4
  4097c4:	cbz	x3, 409800 <clear@@Base+0x6194>
  4097c8:	ldrsw	x22, [x3]
  4097cc:	add	x22, x1, x22
  4097d0:	str	x1, [sp, #112]
  4097d4:	str	x21, [sp, #120]
  4097d8:	cmp	x1, x22
  4097dc:	b.cs	40999c <clear@@Base+0x6330>  // b.hs, b.nlast
  4097e0:	stp	x19, x20, [sp, #16]
  4097e4:	mov	x23, x21
  4097e8:	mov	x20, x27
  4097ec:	mov	w28, #0x1                   	// #1
  4097f0:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4097f4:	add	x0, x0, #0xef0
  4097f8:	str	x0, [sp, #104]
  4097fc:	b	4098e0 <clear@@Base+0x6274>
  409800:	mov	x0, x1
  409804:	bl	4017b0 <strlen@plt>
  409808:	add	x22, x27, x0
  40980c:	str	x27, [sp, #112]
  409810:	str	x21, [sp, #120]
  409814:	cmp	x27, x22
  409818:	b.cc	4097e0 <clear@@Base+0x6174>  // b.lo, b.ul, b.last
  40981c:	strb	wzr, [x21]
  409820:	b	409984 <clear@@Base+0x6318>
  409824:	sub	x1, x0, #0x1
  409828:	str	x1, [sp, #120]
  40982c:	cmp	x21, x1
  409830:	b.cs	4098c8 <clear@@Base+0x625c>  // b.hs, b.nlast
  409834:	ldr	x1, [sp, #104]
  409838:	ldr	w2, [x1]
  40983c:	b	409854 <clear@@Base+0x61e8>
  409840:	ldr	x0, [sp, #120]
  409844:	sub	x1, x0, #0x1
  409848:	str	x1, [sp, #120]
  40984c:	cmp	x1, x21
  409850:	b.ls	4098c8 <clear@@Base+0x625c>  // b.plast
  409854:	cbz	w2, 4098c8 <clear@@Base+0x625c>
  409858:	ldurb	w0, [x0, #-1]
  40985c:	tbz	w0, #7, 4098c8 <clear@@Base+0x625c>
  409860:	and	w1, w0, #0xc0
  409864:	cmp	w1, #0xc0
  409868:	b.ne	409840 <clear@@Base+0x61d4>  // b.any
  40986c:	and	w0, w0, #0xfe
  409870:	cmp	w0, #0xfe
  409874:	b.eq	409840 <clear@@Base+0x61d4>  // b.none
  409878:	b	4098c8 <clear@@Base+0x625c>
  40987c:	ldr	x0, [sp, #112]
  409880:	add	x0, x0, #0x1
  409884:	str	x0, [sp, #112]
  409888:	ldr	x0, [sp, #112]
  40988c:	cmp	x0, x22
  409890:	b.cs	409950 <clear@@Base+0x62e4>  // b.hs, b.nlast
  409894:	add	x1, x0, #0x1
  409898:	str	x1, [sp, #112]
  40989c:	ldrb	w0, [x0]
  4098a0:	bl	40e1c4 <clear@@Base+0xab58>
  4098a4:	cbnz	w0, 409888 <clear@@Base+0x621c>
  4098a8:	b	4098c8 <clear@@Base+0x625c>
  4098ac:	mov	x1, x19
  4098b0:	add	x0, sp, #0x78
  4098b4:	bl	40538c <clear@@Base+0x1d20>
  4098b8:	cbz	x26, 4098c8 <clear@@Base+0x625c>
  4098bc:	sub	x25, x25, x21
  4098c0:	sub	x20, x20, x27
  4098c4:	str	w20, [x26, w25, sxtw #2]
  4098c8:	ldr	x0, [sp, #120]
  4098cc:	cmp	x23, x0
  4098d0:	csel	x23, x23, x0, cs  // cs = hs, nlast
  4098d4:	ldr	x20, [sp, #112]
  4098d8:	cmp	x20, x22
  4098dc:	b.cs	40995c <clear@@Base+0x62f0>  // b.hs, b.nlast
  4098e0:	ldr	x25, [sp, #120]
  4098e4:	mov	x2, x22
  4098e8:	mov	w1, w28
  4098ec:	add	x0, sp, #0x70
  4098f0:	bl	4055d4 <clear@@Base+0x1f68>
  4098f4:	mov	x19, x0
  4098f8:	tbz	w24, #1, 40990c <clear@@Base+0x62a0>
  4098fc:	ldr	x0, [sp, #120]
  409900:	cmp	x19, #0x8
  409904:	ccmp	x0, x21, #0x0, eq  // eq = none
  409908:	b.hi	409824 <clear@@Base+0x61b8>  // b.pmore
  40990c:	tbz	w24, #3, 40991c <clear@@Base+0x62b0>
  409910:	and	x0, x19, #0xffffffffffffff7f
  409914:	cmp	x0, #0x1b
  409918:	b.eq	40987c <clear@@Base+0x6210>  // b.none
  40991c:	tbz	w24, #0, 4098ac <clear@@Base+0x6240>
  409920:	mov	w0, w19
  409924:	bl	401b00 <iswupper@plt>
  409928:	cbz	w0, 4098ac <clear@@Base+0x6240>
  40992c:	mov	w0, w19
  409930:	bl	401bd0 <towlower@plt>
  409934:	mov	w19, w0
  409938:	b	4098ac <clear@@Base+0x6240>
  40993c:	ldurb	w0, [x23, #-1]
  409940:	cmp	w0, #0xd
  409944:	cset	x0, eq  // eq = none
  409948:	sub	x23, x23, x0
  40994c:	b	409968 <clear@@Base+0x62fc>
  409950:	ldr	x0, [sp, #120]
  409954:	cmp	x23, x0
  409958:	csel	x23, x23, x0, cs  // cs = hs, nlast
  40995c:	tst	x24, #0x4
  409960:	ccmp	x21, x23, #0x2, ne  // ne = any
  409964:	b.cc	40993c <clear@@Base+0x62d0>  // b.lo, b.ul, b.last
  409968:	strb	wzr, [x23]
  40996c:	ldr	x0, [sp, #96]
  409970:	cbz	x0, 4099a8 <clear@@Base+0x633c>
  409974:	ldp	x19, x20, [sp, #16]
  409978:	sub	x21, x23, x21
  40997c:	ldr	x0, [sp, #96]
  409980:	str	w21, [x0]
  409984:	ldp	x21, x22, [sp, #32]
  409988:	ldp	x23, x24, [sp, #48]
  40998c:	ldp	x25, x26, [sp, #64]
  409990:	ldp	x27, x28, [sp, #80]
  409994:	ldp	x29, x30, [sp], #128
  409998:	ret
  40999c:	strb	wzr, [x21]
  4099a0:	mov	x23, x21
  4099a4:	b	409978 <clear@@Base+0x630c>
  4099a8:	ldp	x19, x20, [sp, #16]
  4099ac:	b	409984 <clear@@Base+0x6318>
  4099b0:	ldr	x1, [x0]
  4099b4:	add	x2, x1, #0x1
  4099b8:	str	x2, [x0]
  4099bc:	mov	x2, x1
  4099c0:	ldrb	w3, [x2], #2
  4099c4:	str	x2, [x0]
  4099c8:	ldrb	w0, [x1, #1]
  4099cc:	add	w0, w3, w0, lsl #6
  4099d0:	ret
  4099d4:	cbz	x0, 409b10 <clear@@Base+0x64a4>
  4099d8:	stp	x29, x30, [sp, #-96]!
  4099dc:	mov	x29, sp
  4099e0:	stp	x19, x20, [sp, #16]
  4099e4:	stp	x21, x22, [sp, #32]
  4099e8:	stp	x23, x24, [sp, #48]
  4099ec:	stp	x25, x26, [sp, #64]
  4099f0:	mov	x23, x0
  4099f4:	adrp	x25, 417000 <winch@@Base+0x121c>
  4099f8:	mov	w24, #0xff                  	// #255
  4099fc:	b	409ad8 <clear@@Base+0x646c>
  409a00:	ldrb	w0, [x19, #1]
  409a04:	bl	402a58 <setlocale@plt+0xe38>
  409a08:	mov	x20, x0
  409a0c:	ldrb	w27, [x19, #2]
  409a10:	add	x19, x19, w27, uxtb
  409a14:	cbz	x0, 409a30 <clear@@Base+0x63c4>
  409a18:	bl	4017b0 <strlen@plt>
  409a1c:	cmp	w27, w0
  409a20:	b.lt	409a3c <clear@@Base+0x63d0>  // b.tstop
  409a24:	ldrb	w1, [x20]
  409a28:	cbnz	w1, 409a44 <clear@@Base+0x63d8>
  409a2c:	b	409a50 <clear@@Base+0x63e4>
  409a30:	mov	w1, w24
  409a34:	add	x20, x25, #0xe18
  409a38:	b	409a44 <clear@@Base+0x63d8>
  409a3c:	mov	w1, w24
  409a40:	add	x20, x25, #0xe18
  409a44:	strb	w1, [x21], #1
  409a48:	ldrb	w1, [x20, #1]!
  409a4c:	cbnz	w1, 409a44 <clear@@Base+0x63d8>
  409a50:	ldrb	w0, [x19]
  409a54:	cbz	w0, 409a74 <clear@@Base+0x6408>
  409a58:	cmp	w0, #0xb
  409a5c:	b.eq	409a00 <clear@@Base+0x6394>  // b.none
  409a60:	add	x19, x19, #0x1
  409a64:	mov	x1, x21
  409a68:	strb	w0, [x1], #1
  409a6c:	mov	x21, x1
  409a70:	b	409a50 <clear@@Base+0x63e4>
  409a74:	ldr	x27, [sp, #80]
  409a78:	mov	x1, x21
  409a7c:	strb	wzr, [x1], #1
  409a80:	cmp	x1, x19
  409a84:	b.hi	409a98 <clear@@Base+0x642c>  // b.pmore
  409a88:	add	x0, x19, #0x1
  409a8c:	strb	w26, [x1], #1
  409a90:	cmp	x1, x0
  409a94:	b.ne	409a8c <clear@@Base+0x6420>  // b.any
  409a98:	add	x0, x19, #0x2
  409a9c:	ldrsb	w1, [x19, #1]
  409aa0:	tbnz	w1, #31, 409ac4 <clear@@Base+0x6458>
  409aa4:	cmp	x0, x22
  409aa8:	b.cs	409ad0 <clear@@Base+0x6464>  // b.hs, b.nlast
  409aac:	mov	x19, x0
  409ab0:	ldrb	w0, [x19]
  409ab4:	mov	x21, x19
  409ab8:	cbz	w0, 409a78 <clear@@Base+0x640c>
  409abc:	str	x27, [sp, #80]
  409ac0:	b	409a58 <clear@@Base+0x63ec>
  409ac4:	ldrb	w1, [x0], #1
  409ac8:	cbz	w1, 409aa4 <clear@@Base+0x6438>
  409acc:	b	409ac4 <clear@@Base+0x6458>
  409ad0:	ldr	x23, [x23]
  409ad4:	cbz	x23, 409af8 <clear@@Base+0x648c>
  409ad8:	ldr	x19, [x23, #8]
  409adc:	ldr	x22, [x23, #16]
  409ae0:	sub	x22, x22, x19
  409ae4:	add	x22, x19, w22, sxtw
  409ae8:	mov	w26, #0x7f                  	// #127
  409aec:	cmp	x19, x22
  409af0:	b.cc	409ab0 <clear@@Base+0x6444>  // b.lo, b.ul, b.last
  409af4:	b	409ad0 <clear@@Base+0x6464>
  409af8:	ldp	x19, x20, [sp, #16]
  409afc:	ldp	x21, x22, [sp, #32]
  409b00:	ldp	x23, x24, [sp, #48]
  409b04:	ldp	x25, x26, [sp, #64]
  409b08:	ldp	x29, x30, [sp], #96
  409b0c:	ret
  409b10:	ret
  409b14:	stp	x29, x30, [sp, #-48]!
  409b18:	mov	x29, sp
  409b1c:	stp	x19, x20, [sp, #16]
  409b20:	mov	w19, w2
  409b24:	cbnz	w2, 409b38 <clear@@Base+0x64cc>
  409b28:	mov	w0, w19
  409b2c:	ldp	x19, x20, [sp, #16]
  409b30:	ldp	x29, x30, [sp], #48
  409b34:	ret
  409b38:	str	x21, [sp, #32]
  409b3c:	mov	x20, x0
  409b40:	mov	x21, x1
  409b44:	mov	x1, #0x18                  	// #24
  409b48:	mov	x0, #0x1                   	// #1
  409b4c:	bl	4019d0 <calloc@plt>
  409b50:	cbz	x0, 409b78 <clear@@Base+0x650c>
  409b54:	str	x21, [x0, #8]
  409b58:	add	x19, x21, w19, sxtw
  409b5c:	str	x19, [x0, #16]
  409b60:	ldr	x1, [x20]
  409b64:	str	x1, [x0]
  409b68:	str	x0, [x20]
  409b6c:	mov	w19, #0x0                   	// #0
  409b70:	ldr	x21, [sp, #32]
  409b74:	b	409b28 <clear@@Base+0x64bc>
  409b78:	mov	w19, #0xffffffff            	// #-1
  409b7c:	ldr	x21, [sp, #32]
  409b80:	b	409b28 <clear@@Base+0x64bc>
  409b84:	stp	x29, x30, [sp, #-48]!
  409b88:	mov	x29, sp
  409b8c:	stp	x19, x20, [sp, #16]
  409b90:	str	x21, [sp, #32]
  409b94:	mov	x21, x0
  409b98:	mov	w20, #0x0                   	// #0
  409b9c:	mov	w19, #0x0                   	// #0
  409ba0:	bl	4080bc <clear@@Base+0x4a50>
  409ba4:	and	w2, w0, #0xff
  409ba8:	sub	w1, w2, #0x30
  409bac:	and	w1, w1, #0xff
  409bb0:	cmp	w1, #0x9
  409bb4:	b.hi	409bd0 <clear@@Base+0x6564>  // b.pmore
  409bb8:	add	w19, w19, w19, lsl #2
  409bbc:	and	w0, w0, #0xff
  409bc0:	sub	w1, w0, #0x30
  409bc4:	add	w19, w1, w19, lsl #1
  409bc8:	add	w20, w20, #0x1
  409bcc:	b	409ba0 <clear@@Base+0x6534>
  409bd0:	cbz	x21, 409bd8 <clear@@Base+0x656c>
  409bd4:	strb	w2, [x21]
  409bd8:	cmp	w20, #0x0
  409bdc:	csinv	w19, w19, wzr, ne  // ne = any
  409be0:	mov	w0, w19
  409be4:	ldp	x19, x20, [sp, #16]
  409be8:	ldr	x21, [sp, #32]
  409bec:	ldp	x29, x30, [sp], #48
  409bf0:	ret
  409bf4:	cbz	x0, 409ec0 <clear@@Base+0x6854>
  409bf8:	stp	x29, x30, [sp, #-80]!
  409bfc:	mov	x29, sp
  409c00:	stp	x19, x20, [sp, #16]
  409c04:	stp	x21, x22, [sp, #32]
  409c08:	stp	x23, x24, [sp, #48]
  409c0c:	mov	x19, x0
  409c10:	mov	x20, x1
  409c14:	mov	x21, x2
  409c18:	adrp	x22, 43b000 <PC+0x47b8>
  409c1c:	add	x22, x22, #0x200
  409c20:	adrp	x23, 43b000 <PC+0x47b8>
  409c24:	add	x23, x23, #0x180
  409c28:	b	409c84 <clear@@Base+0x6618>
  409c2c:	cbnz	w1, 409e48 <clear@@Base+0x67dc>
  409c30:	add	x1, x3, #0x1
  409c34:	ldrb	w0, [x3, #1]
  409c38:	cmp	w0, #0x7f
  409c3c:	b.ne	409c4c <clear@@Base+0x65e0>  // b.any
  409c40:	ldrb	w0, [x1, #1]!
  409c44:	cmp	w0, #0x7f
  409c48:	b.eq	409c40 <clear@@Base+0x65d4>  // b.none
  409c4c:	cmp	w0, #0x67
  409c50:	b.eq	409e90 <clear@@Base+0x6824>  // b.none
  409c54:	tbz	w0, #7, 409c64 <clear@@Base+0x65f8>
  409c58:	add	x1, x1, #0x1
  409c5c:	str	x1, [x21]
  409c60:	and	w0, w0, #0xffffff7f
  409c64:	cmp	w0, #0x40
  409c68:	b.eq	409ca0 <clear@@Base+0x6634>  // b.none
  409c6c:	cmp	w0, #0x44
  409c70:	b.eq	409d44 <clear@@Base+0x66d8>  // b.none
  409c74:	cmp	w0, #0x64
  409c78:	b.ne	409ccc <clear@@Base+0x6660>  // b.any
  409c7c:	ldr	x19, [x19]
  409c80:	cbz	x19, 409ea0 <clear@@Base+0x6834>
  409c84:	ldr	x3, [x19, #8]
  409c88:	ldr	x5, [x19, #16]
  409c8c:	str	xzr, [x21]
  409c90:	cmp	x3, x5
  409c94:	b.cs	409c7c <clear@@Base+0x6610>  // b.hs, b.nlast
  409c98:	mov	x0, x20
  409c9c:	b	409e58 <clear@@Base+0x67ec>
  409ca0:	bl	4080bc <clear@@Base+0x4a50>
  409ca4:	sub	w19, w0, #0x20
  409ca8:	bl	4080bc <clear@@Base+0x4a50>
  409cac:	bl	4080bc <clear@@Base+0x4a50>
  409cb0:	cmp	w19, #0x40
  409cb4:	b.eq	409cf4 <clear@@Base+0x6688>  // b.none
  409cb8:	cmp	w19, #0x41
  409cbc:	b.eq	409cdc <clear@@Base+0x6670>  // b.none
  409cc0:	cmp	w19, #0x3
  409cc4:	b.eq	409d0c <clear@@Base+0x66a0>  // b.none
  409cc8:	mov	w0, #0x65                  	// #101
  409ccc:	cmp	w0, #0x66
  409cd0:	mov	w1, #0x64                  	// #100
  409cd4:	csel	w0, w0, w1, ne  // ne = any
  409cd8:	b	409eac <clear@@Base+0x6840>
  409cdc:	adrp	x0, 43b000 <PC+0x47b8>
  409ce0:	ldr	w0, [x0, #512]
  409ce4:	cmp	w0, #0x2
  409ce8:	cset	w0, eq  // eq = none
  409cec:	add	w0, w0, #0x42
  409cf0:	b	409eac <clear@@Base+0x6840>
  409cf4:	adrp	x0, 43b000 <PC+0x47b8>
  409cf8:	ldr	w0, [x0, #512]
  409cfc:	cmp	w0, #0x2
  409d00:	cset	w0, ne  // ne = any
  409d04:	add	w0, w0, #0x42
  409d08:	b	409eac <clear@@Base+0x6840>
  409d0c:	sub	w1, w0, #0x21
  409d10:	adrp	x0, 43b000 <PC+0x47b8>
  409d14:	ldr	w2, [x0, #384]
  409d18:	sub	w2, w2, #0x1
  409d1c:	mov	w0, #0x65                  	// #101
  409d20:	cmp	w1, w2
  409d24:	b.ge	409eac <clear@@Base+0x6840>  // b.tcont
  409d28:	mov	w0, #0x23                  	// #35
  409d2c:	bl	410774 <clear@@Base+0xd108>
  409d30:	adrp	x0, 43b000 <PC+0x47b8>
  409d34:	mov	w1, #0x1                   	// #1
  409d38:	str	w1, [x0, #468]
  409d3c:	mov	w0, #0x65                  	// #101
  409d40:	b	409eac <clear@@Base+0x6840>
  409d44:	add	x0, sp, #0x4f
  409d48:	bl	409b84 <clear@@Base+0x6518>
  409d4c:	mov	w24, w0
  409d50:	tbnz	w0, #31, 409e08 <clear@@Base+0x679c>
  409d54:	ldrb	w1, [sp, #79]
  409d58:	mov	w0, #0x65                  	// #101
  409d5c:	cmp	w1, #0x3b
  409d60:	b.ne	409c74 <clear@@Base+0x6608>  // b.any
  409d64:	add	x0, sp, #0x4f
  409d68:	bl	409b84 <clear@@Base+0x6518>
  409d6c:	cmp	w0, #0x0
  409d70:	b.le	409e10 <clear@@Base+0x67a4>
  409d74:	ldrb	w1, [sp, #79]
  409d78:	mov	w0, #0x65                  	// #101
  409d7c:	cmp	w1, #0x3b
  409d80:	b.ne	409c74 <clear@@Base+0x6608>  // b.any
  409d84:	add	x0, sp, #0x4f
  409d88:	bl	409b84 <clear@@Base+0x6518>
  409d8c:	mov	w2, w0
  409d90:	subs	w1, w0, #0x1
  409d94:	b.mi	409e18 <clear@@Base+0x67ac>  // b.first
  409d98:	cmp	w24, #0x40
  409d9c:	b.eq	409dbc <clear@@Base+0x6750>  // b.none
  409da0:	cmp	w24, #0x41
  409da4:	b.ne	409dd0 <clear@@Base+0x6764>  // b.any
  409da8:	ldr	w0, [x22]
  409dac:	cmp	w0, #0x2
  409db0:	cset	w0, eq  // eq = none
  409db4:	add	w0, w0, #0x42
  409db8:	b	409c74 <clear@@Base+0x6608>
  409dbc:	ldr	w0, [x22]
  409dc0:	cmp	w0, #0x2
  409dc4:	cset	w0, ne  // ne = any
  409dc8:	add	w0, w0, #0x42
  409dcc:	b	409c74 <clear@@Base+0x6608>
  409dd0:	ldrb	w3, [sp, #79]
  409dd4:	mov	w0, #0x65                  	// #101
  409dd8:	cmp	w3, #0x6d
  409ddc:	b.ne	409c74 <clear@@Base+0x6608>  // b.any
  409de0:	ldr	w3, [x23]
  409de4:	cmp	w2, w3
  409de8:	b.ge	409c74 <clear@@Base+0x6608>  // b.tcont
  409dec:	mov	w0, #0x23                  	// #35
  409df0:	bl	410774 <clear@@Base+0xd108>
  409df4:	adrp	x0, 43b000 <PC+0x47b8>
  409df8:	mov	w1, #0x1                   	// #1
  409dfc:	str	w1, [x0, #468]
  409e00:	mov	w0, #0x65                  	// #101
  409e04:	b	409c74 <clear@@Base+0x6608>
  409e08:	mov	w0, #0x65                  	// #101
  409e0c:	b	409c74 <clear@@Base+0x6608>
  409e10:	mov	w0, #0x65                  	// #101
  409e14:	b	409c74 <clear@@Base+0x6608>
  409e18:	mov	w0, #0x65                  	// #101
  409e1c:	b	409c74 <clear@@Base+0x6608>
  409e20:	ldrb	w0, [x3], #1
  409e24:	cbnz	w0, 409e20 <clear@@Base+0x67b4>
  409e28:	ldrb	w4, [x3]
  409e2c:	cmp	w4, #0x7f
  409e30:	b.ne	409e40 <clear@@Base+0x67d4>  // b.any
  409e34:	ldrb	w4, [x3, #1]!
  409e38:	cmp	w4, #0x7f
  409e3c:	b.eq	409e34 <clear@@Base+0x67c8>  // b.none
  409e40:	tbnz	w4, #7, 409e84 <clear@@Base+0x6818>
  409e44:	sub	x0, x20, #0x1
  409e48:	add	x3, x3, #0x1
  409e4c:	add	x0, x0, #0x1
  409e50:	cmp	x5, x3
  409e54:	b.ls	409c7c <clear@@Base+0x6610>  // b.plast
  409e58:	ldrb	w1, [x3]
  409e5c:	ldrb	w2, [x0]
  409e60:	cmp	w1, w2
  409e64:	b.eq	409c2c <clear@@Base+0x65c0>  // b.none
  409e68:	cbz	w2, 409ea8 <clear@@Base+0x683c>
  409e6c:	cbnz	w1, 409e20 <clear@@Base+0x67b4>
  409e70:	ldrb	w0, [x3, #1]
  409e74:	cmp	w0, #0x67
  409e78:	b.eq	409e98 <clear@@Base+0x682c>  // b.none
  409e7c:	add	x3, x3, #0x1
  409e80:	b	409e28 <clear@@Base+0x67bc>
  409e84:	ldrb	w0, [x3, #1]!
  409e88:	cbz	w0, 409e44 <clear@@Base+0x67d8>
  409e8c:	b	409e84 <clear@@Base+0x6818>
  409e90:	mov	w0, #0x64                  	// #100
  409e94:	b	409eac <clear@@Base+0x6840>
  409e98:	mov	w0, #0x64                  	// #100
  409e9c:	b	409eac <clear@@Base+0x6840>
  409ea0:	mov	w0, #0x64                  	// #100
  409ea4:	b	409eac <clear@@Base+0x6840>
  409ea8:	mov	w0, #0x16                  	// #22
  409eac:	ldp	x19, x20, [sp, #16]
  409eb0:	ldp	x21, x22, [sp, #32]
  409eb4:	ldp	x23, x24, [sp, #48]
  409eb8:	ldp	x29, x30, [sp], #80
  409ebc:	ret
  409ec0:	mov	w0, #0x64                  	// #100
  409ec4:	ret
  409ec8:	stp	x29, x30, [sp, #-32]!
  409ecc:	mov	x29, sp
  409ed0:	str	x19, [sp, #16]
  409ed4:	adrp	x0, 437000 <PC+0x7b8>
  409ed8:	add	x19, x0, #0x808
  409edc:	ldr	x0, [x0, #2056]
  409ee0:	bl	4099d4 <clear@@Base+0x6368>
  409ee4:	ldr	x0, [x19, #8]
  409ee8:	bl	4099d4 <clear@@Base+0x6368>
  409eec:	ldr	x0, [x19, #16]
  409ef0:	bl	4099d4 <clear@@Base+0x6368>
  409ef4:	ldr	x0, [x19, #24]
  409ef8:	bl	4099d4 <clear@@Base+0x6368>
  409efc:	ldr	x19, [sp, #16]
  409f00:	ldp	x29, x30, [sp], #32
  409f04:	ret
  409f08:	stp	x29, x30, [sp, #-16]!
  409f0c:	mov	x29, sp
  409f10:	mov	w2, w1
  409f14:	mov	x1, x0
  409f18:	adrp	x0, 437000 <PC+0x7b8>
  409f1c:	add	x0, x0, #0x808
  409f20:	bl	409b14 <clear@@Base+0x64a8>
  409f24:	tbnz	w0, #31, 409f30 <clear@@Base+0x68c4>
  409f28:	ldp	x29, x30, [sp], #16
  409f2c:	ret
  409f30:	mov	x1, #0x0                   	// #0
  409f34:	adrp	x0, 417000 <winch@@Base+0x121c>
  409f38:	add	x0, x0, #0xe20
  409f3c:	bl	4130e8 <error@@Base>
  409f40:	b	409f28 <clear@@Base+0x68bc>
  409f44:	stp	x29, x30, [sp, #-16]!
  409f48:	mov	x29, sp
  409f4c:	mov	w2, w1
  409f50:	mov	x1, x0
  409f54:	adrp	x0, 437000 <PC+0x7b8>
  409f58:	add	x0, x0, #0x808
  409f5c:	add	x0, x0, #0x8
  409f60:	bl	409b14 <clear@@Base+0x64a8>
  409f64:	tbnz	w0, #31, 409f70 <clear@@Base+0x6904>
  409f68:	ldp	x29, x30, [sp], #16
  409f6c:	ret
  409f70:	mov	x1, #0x0                   	// #0
  409f74:	adrp	x0, 417000 <winch@@Base+0x121c>
  409f78:	add	x0, x0, #0xe40
  409f7c:	bl	4130e8 <error@@Base>
  409f80:	b	409f68 <clear@@Base+0x68fc>
  409f84:	stp	x29, x30, [sp, #-16]!
  409f88:	mov	x29, sp
  409f8c:	mov	x2, x1
  409f90:	mov	x1, x0
  409f94:	adrp	x0, 437000 <PC+0x7b8>
  409f98:	ldr	x0, [x0, #2056]
  409f9c:	bl	409bf4 <clear@@Base+0x6588>
  409fa0:	ldp	x29, x30, [sp], #16
  409fa4:	ret
  409fa8:	stp	x29, x30, [sp, #-16]!
  409fac:	mov	x29, sp
  409fb0:	mov	x2, x1
  409fb4:	mov	x1, x0
  409fb8:	adrp	x0, 437000 <PC+0x7b8>
  409fbc:	ldr	x0, [x0, #2064]
  409fc0:	bl	409bf4 <clear@@Base+0x6588>
  409fc4:	ldp	x29, x30, [sp], #16
  409fc8:	ret
  409fcc:	stp	x29, x30, [sp, #-48]!
  409fd0:	mov	x29, sp
  409fd4:	str	x19, [sp, #16]
  409fd8:	mov	x19, x0
  409fdc:	add	x2, sp, #0x28
  409fe0:	mov	x1, x0
  409fe4:	adrp	x0, 437000 <PC+0x7b8>
  409fe8:	ldr	x0, [x0, #2072]
  409fec:	bl	409bf4 <clear@@Base+0x6588>
  409ff0:	cmp	w0, #0x1
  409ff4:	b.eq	40a03c <clear@@Base+0x69d0>  // b.none
  409ff8:	mov	x0, x19
  409ffc:	bl	401bb0 <getenv@plt>
  40a000:	str	x0, [sp, #40]
  40a004:	cbz	x0, 40a010 <clear@@Base+0x69a4>
  40a008:	ldrb	w1, [x0]
  40a00c:	cbnz	w1, 40a030 <clear@@Base+0x69c4>
  40a010:	add	x2, sp, #0x28
  40a014:	mov	x1, x19
  40a018:	adrp	x0, 437000 <PC+0x7b8>
  40a01c:	ldr	x0, [x0, #2080]
  40a020:	bl	409bf4 <clear@@Base+0x6588>
  40a024:	cmp	w0, #0x1
  40a028:	ldr	x0, [sp, #40]
  40a02c:	csel	x0, x0, xzr, eq  // eq = none
  40a030:	ldr	x19, [sp, #16]
  40a034:	ldp	x29, x30, [sp], #48
  40a038:	ret
  40a03c:	ldr	x0, [sp, #40]
  40a040:	b	40a030 <clear@@Base+0x69c4>
  40a044:	cbz	x0, 40a058 <clear@@Base+0x69ec>
  40a048:	ldrb	w0, [x0]
  40a04c:	cmp	w0, #0x0
  40a050:	cset	w0, eq  // eq = none
  40a054:	ret
  40a058:	mov	w0, #0x1                   	// #1
  40a05c:	b	40a054 <clear@@Base+0x69e8>
  40a060:	stp	x29, x30, [sp, #-96]!
  40a064:	mov	x29, sp
  40a068:	stp	x19, x20, [sp, #16]
  40a06c:	adrp	x2, 43b000 <PC+0x47b8>
  40a070:	ldr	w19, [x2, #340]
  40a074:	cbz	w19, 40a08c <clear@@Base+0x6a20>
  40a078:	mov	w19, #0x1                   	// #1
  40a07c:	mov	w0, w19
  40a080:	ldp	x19, x20, [sp, #16]
  40a084:	ldp	x29, x30, [sp], #96
  40a088:	ret
  40a08c:	stp	x21, x22, [sp, #32]
  40a090:	mov	w22, w1
  40a094:	mov	w1, #0x0                   	// #0
  40a098:	bl	401920 <open@plt>
  40a09c:	mov	w20, w0
  40a0a0:	tbnz	w0, #31, 40a360 <clear@@Base+0x6cf4>
  40a0a4:	stp	x23, x24, [sp, #48]
  40a0a8:	bl	40c32c <clear@@Base+0x8cc0>
  40a0ac:	mov	x24, x0
  40a0b0:	cmp	x0, #0x2
  40a0b4:	b.le	40a170 <clear@@Base+0x6b04>
  40a0b8:	str	x25, [sp, #64]
  40a0bc:	sxtw	x25, w0
  40a0c0:	mov	x1, #0x1                   	// #1
  40a0c4:	mov	x0, x25
  40a0c8:	bl	4019d0 <calloc@plt>
  40a0cc:	mov	x21, x0
  40a0d0:	cbz	x0, 40a188 <clear@@Base+0x6b1c>
  40a0d4:	mov	w2, #0x0                   	// #0
  40a0d8:	mov	x1, #0x0                   	// #0
  40a0dc:	mov	w0, w20
  40a0e0:	bl	401850 <lseek@plt>
  40a0e4:	cmn	x0, #0x1
  40a0e8:	b.eq	40a1a4 <clear@@Base+0x6b38>  // b.none
  40a0ec:	mov	w2, w24
  40a0f0:	mov	x1, x21
  40a0f4:	mov	w0, w20
  40a0f8:	bl	401ad0 <read@plt>
  40a0fc:	mov	x23, x0
  40a100:	mov	w0, w20
  40a104:	bl	401a20 <close@plt>
  40a108:	cmp	x24, x23
  40a10c:	b.ne	40a1c8 <clear@@Base+0x6b5c>  // b.any
  40a110:	ldrb	w0, [x21]
  40a114:	cbnz	w0, 40a13c <clear@@Base+0x6ad0>
  40a118:	ldrb	w0, [x21, #1]
  40a11c:	cmp	w0, #0x4d
  40a120:	b.ne	40a13c <clear@@Base+0x6ad0>  // b.any
  40a124:	ldrb	w0, [x21, #2]
  40a128:	cmp	w0, #0x2b
  40a12c:	b.ne	40a13c <clear@@Base+0x6ad0>  // b.any
  40a130:	ldrb	w0, [x21, #3]
  40a134:	cmp	w0, #0x47
  40a138:	b.eq	40a1e4 <clear@@Base+0x6b78>  // b.none
  40a13c:	add	x0, x21, x25
  40a140:	ldurb	w0, [x0, #-1]
  40a144:	cbz	w0, 40a154 <clear@@Base+0x6ae8>
  40a148:	add	x0, x21, x25
  40a14c:	ldurb	w0, [x0, #-2]
  40a150:	cbnz	w0, 40a36c <clear@@Base+0x6d00>
  40a154:	mov	w1, w24
  40a158:	mov	x0, x21
  40a15c:	bl	409f08 <clear@@Base+0x689c>
  40a160:	ldp	x21, x22, [sp, #32]
  40a164:	ldp	x23, x24, [sp, #48]
  40a168:	ldr	x25, [sp, #64]
  40a16c:	b	40a07c <clear@@Base+0x6a10>
  40a170:	mov	w0, w20
  40a174:	bl	401a20 <close@plt>
  40a178:	mov	w19, #0xffffffff            	// #-1
  40a17c:	ldp	x21, x22, [sp, #32]
  40a180:	ldp	x23, x24, [sp, #48]
  40a184:	b	40a07c <clear@@Base+0x6a10>
  40a188:	mov	w0, w20
  40a18c:	bl	401a20 <close@plt>
  40a190:	mov	w19, #0xffffffff            	// #-1
  40a194:	ldp	x21, x22, [sp, #32]
  40a198:	ldp	x23, x24, [sp, #48]
  40a19c:	ldr	x25, [sp, #64]
  40a1a0:	b	40a07c <clear@@Base+0x6a10>
  40a1a4:	mov	x0, x21
  40a1a8:	bl	401a90 <free@plt>
  40a1ac:	mov	w0, w20
  40a1b0:	bl	401a20 <close@plt>
  40a1b4:	mov	w19, #0xffffffff            	// #-1
  40a1b8:	ldp	x21, x22, [sp, #32]
  40a1bc:	ldp	x23, x24, [sp, #48]
  40a1c0:	ldr	x25, [sp, #64]
  40a1c4:	b	40a07c <clear@@Base+0x6a10>
  40a1c8:	mov	x0, x21
  40a1cc:	bl	401a90 <free@plt>
  40a1d0:	mov	w19, #0xffffffff            	// #-1
  40a1d4:	ldp	x21, x22, [sp, #32]
  40a1d8:	ldp	x23, x24, [sp, #48]
  40a1dc:	ldr	x25, [sp, #64]
  40a1e0:	b	40a07c <clear@@Base+0x6a10>
  40a1e4:	add	x0, x21, x25
  40a1e8:	ldurb	w0, [x0, #-3]
  40a1ec:	cmp	w0, #0x45
  40a1f0:	b.ne	40a324 <clear@@Base+0x6cb8>  // b.any
  40a1f4:	add	x0, x21, x25
  40a1f8:	ldurb	w0, [x0, #-2]
  40a1fc:	cmp	w0, #0x6e
  40a200:	b.ne	40a338 <clear@@Base+0x6ccc>  // b.any
  40a204:	add	x0, x21, x25
  40a208:	ldurb	w0, [x0, #-1]
  40a20c:	cmp	w0, #0x64
  40a210:	b.ne	40a34c <clear@@Base+0x6ce0>  // b.any
  40a214:	add	x21, x21, #0x4
  40a218:	str	x21, [sp, #88]
  40a21c:	adrp	x0, 437000 <PC+0x7b8>
  40a220:	add	x0, x0, #0x808
  40a224:	add	x19, x0, #0x18
  40a228:	add	x0, x0, #0x10
  40a22c:	cmp	w22, #0x0
  40a230:	csel	x19, x19, x0, ne  // ne = any
  40a234:	adrp	x21, 417000 <winch@@Base+0x121c>
  40a238:	add	x21, x21, #0xe68
  40a23c:	ldr	x0, [sp, #88]
  40a240:	add	x1, x0, #0x1
  40a244:	str	x1, [sp, #88]
  40a248:	ldrb	w0, [x0]
  40a24c:	cmp	w0, #0x76
  40a250:	b.eq	40a2e4 <clear@@Base+0x6c78>  // b.none
  40a254:	b.hi	40a2a4 <clear@@Base+0x6c38>  // b.pmore
  40a258:	cmp	w0, #0x63
  40a25c:	b.eq	40a2bc <clear@@Base+0x6c50>  // b.none
  40a260:	cmp	w0, #0x65
  40a264:	b.ne	40a290 <clear@@Base+0x6c24>  // b.any
  40a268:	add	x0, sp, #0x58
  40a26c:	bl	4099b0 <clear@@Base+0x6344>
  40a270:	mov	w20, w0
  40a274:	mov	w1, w0
  40a278:	ldr	x0, [sp, #88]
  40a27c:	bl	409f44 <clear@@Base+0x68d8>
  40a280:	ldr	x0, [sp, #88]
  40a284:	add	x20, x0, w20, sxtw
  40a288:	str	x20, [sp, #88]
  40a28c:	b	40a23c <clear@@Base+0x6bd0>
  40a290:	mov	w19, #0xffffffff            	// #-1
  40a294:	ldp	x21, x22, [sp, #32]
  40a298:	ldp	x23, x24, [sp, #48]
  40a29c:	ldr	x25, [sp, #64]
  40a2a0:	b	40a07c <clear@@Base+0x6a10>
  40a2a4:	cmp	w0, #0x78
  40a2a8:	csetm	w19, ne  // ne = any
  40a2ac:	ldp	x21, x22, [sp, #32]
  40a2b0:	ldp	x23, x24, [sp, #48]
  40a2b4:	ldr	x25, [sp, #64]
  40a2b8:	b	40a07c <clear@@Base+0x6a10>
  40a2bc:	add	x0, sp, #0x58
  40a2c0:	bl	4099b0 <clear@@Base+0x6344>
  40a2c4:	mov	w20, w0
  40a2c8:	mov	w1, w0
  40a2cc:	ldr	x0, [sp, #88]
  40a2d0:	bl	409f08 <clear@@Base+0x689c>
  40a2d4:	ldr	x0, [sp, #88]
  40a2d8:	add	x20, x0, w20, sxtw
  40a2dc:	str	x20, [sp, #88]
  40a2e0:	b	40a23c <clear@@Base+0x6bd0>
  40a2e4:	add	x0, sp, #0x58
  40a2e8:	bl	4099b0 <clear@@Base+0x6344>
  40a2ec:	mov	w20, w0
  40a2f0:	mov	w2, w0
  40a2f4:	ldr	x1, [sp, #88]
  40a2f8:	mov	x0, x19
  40a2fc:	bl	409b14 <clear@@Base+0x64a8>
  40a300:	tbnz	w0, #31, 40a314 <clear@@Base+0x6ca8>
  40a304:	ldr	x0, [sp, #88]
  40a308:	add	x20, x0, w20, sxtw
  40a30c:	str	x20, [sp, #88]
  40a310:	b	40a23c <clear@@Base+0x6bd0>
  40a314:	mov	x1, #0x0                   	// #0
  40a318:	mov	x0, x21
  40a31c:	bl	4130e8 <error@@Base>
  40a320:	b	40a304 <clear@@Base+0x6c98>
  40a324:	mov	w19, #0xffffffff            	// #-1
  40a328:	ldp	x21, x22, [sp, #32]
  40a32c:	ldp	x23, x24, [sp, #48]
  40a330:	ldr	x25, [sp, #64]
  40a334:	b	40a07c <clear@@Base+0x6a10>
  40a338:	mov	w19, #0xffffffff            	// #-1
  40a33c:	ldp	x21, x22, [sp, #32]
  40a340:	ldp	x23, x24, [sp, #48]
  40a344:	ldr	x25, [sp, #64]
  40a348:	b	40a07c <clear@@Base+0x6a10>
  40a34c:	mov	w19, #0xffffffff            	// #-1
  40a350:	ldp	x21, x22, [sp, #32]
  40a354:	ldp	x23, x24, [sp, #48]
  40a358:	ldr	x25, [sp, #64]
  40a35c:	b	40a07c <clear@@Base+0x6a10>
  40a360:	mov	w19, #0x1                   	// #1
  40a364:	ldp	x21, x22, [sp, #32]
  40a368:	b	40a07c <clear@@Base+0x6a10>
  40a36c:	mov	w19, #0xffffffff            	// #-1
  40a370:	ldp	x21, x22, [sp, #32]
  40a374:	ldp	x23, x24, [sp, #48]
  40a378:	ldr	x25, [sp, #64]
  40a37c:	b	40a07c <clear@@Base+0x6a10>
  40a380:	stp	x29, x30, [sp, #-48]!
  40a384:	mov	x29, sp
  40a388:	stp	x19, x20, [sp, #16]
  40a38c:	mov	x19, x1
  40a390:	mov	w20, w2
  40a394:	cbz	x0, 40a3ac <clear@@Base+0x6d40>
  40a398:	bl	409fcc <clear@@Base+0x6960>
  40a39c:	cbz	x0, 40a3ac <clear@@Base+0x6d40>
  40a3a0:	bl	401ef8 <setlocale@plt+0x2d8>
  40a3a4:	mov	x19, x0
  40a3a8:	b	40a3bc <clear@@Base+0x6d50>
  40a3ac:	cbz	w20, 40a3e4 <clear@@Base+0x6d78>
  40a3b0:	mov	x0, x19
  40a3b4:	bl	401ef8 <setlocale@plt+0x2d8>
  40a3b8:	mov	x19, x0
  40a3bc:	cbz	x19, 40a3d8 <clear@@Base+0x6d6c>
  40a3c0:	mov	w1, w20
  40a3c4:	mov	x0, x19
  40a3c8:	bl	40a060 <clear@@Base+0x69f4>
  40a3cc:	tbnz	w0, #31, 40a3f4 <clear@@Base+0x6d88>
  40a3d0:	mov	x0, x19
  40a3d4:	bl	401a90 <free@plt>
  40a3d8:	ldp	x19, x20, [sp, #16]
  40a3dc:	ldp	x29, x30, [sp], #48
  40a3e0:	ret
  40a3e4:	mov	x0, x19
  40a3e8:	bl	40b8a4 <clear@@Base+0x8238>
  40a3ec:	mov	x19, x0
  40a3f0:	b	40a3bc <clear@@Base+0x6d50>
  40a3f4:	str	x19, [sp, #40]
  40a3f8:	add	x1, sp, #0x28
  40a3fc:	adrp	x0, 417000 <winch@@Base+0x121c>
  40a400:	add	x0, x0, #0xea8
  40a404:	bl	4130e8 <error@@Base>
  40a408:	b	40a3d0 <clear@@Base+0x6d64>
  40a40c:	stp	x29, x30, [sp, #-32]!
  40a410:	mov	x29, sp
  40a414:	str	x19, [sp, #16]
  40a418:	adrp	x19, 435000 <winch@@Base+0x1f21c>
  40a41c:	add	x19, x19, #0x4f0
  40a420:	mov	w1, #0x1f1                 	// #497
  40a424:	mov	x0, x19
  40a428:	bl	409f08 <clear@@Base+0x689c>
  40a42c:	mov	w1, #0xc9                  	// #201
  40a430:	add	x0, x19, #0x1f8
  40a434:	bl	409f44 <clear@@Base+0x68d8>
  40a438:	mov	w2, #0x1                   	// #1
  40a43c:	adrp	x1, 417000 <winch@@Base+0x121c>
  40a440:	add	x1, x1, #0xec8
  40a444:	mov	x0, #0x0                   	// #0
  40a448:	bl	40a380 <clear@@Base+0x6d14>
  40a44c:	mov	w2, #0x1                   	// #1
  40a450:	adrp	x1, 417000 <winch@@Base+0x121c>
  40a454:	add	x1, x1, #0xee0
  40a458:	adrp	x0, 417000 <winch@@Base+0x121c>
  40a45c:	add	x0, x0, #0xef0
  40a460:	bl	40a380 <clear@@Base+0x6d14>
  40a464:	mov	w2, #0x0                   	// #0
  40a468:	adrp	x1, 417000 <winch@@Base+0x121c>
  40a46c:	add	x1, x1, #0xf00
  40a470:	adrp	x0, 417000 <winch@@Base+0x121c>
  40a474:	add	x0, x0, #0xf08
  40a478:	bl	40a380 <clear@@Base+0x6d14>
  40a47c:	ldr	x19, [sp, #16]
  40a480:	ldp	x29, x30, [sp], #32
  40a484:	ret
  40a488:	stp	x29, x30, [sp, #-96]!
  40a48c:	mov	x29, sp
  40a490:	stp	x21, x22, [sp, #32]
  40a494:	mov	w22, w0
  40a498:	adrp	x0, 43b000 <PC+0x47b8>
  40a49c:	ldr	w0, [x0, #380]
  40a4a0:	mov	w21, #0x1                   	// #1
  40a4a4:	cmp	w0, w22
  40a4a8:	b.eq	40a598 <clear@@Base+0x6f2c>  // b.none
  40a4ac:	str	x23, [sp, #48]
  40a4b0:	mov	w23, w1
  40a4b4:	adrp	x0, 43b000 <PC+0x47b8>
  40a4b8:	ldr	w0, [x0, #404]
  40a4bc:	mov	w21, #0x1                   	// #1
  40a4c0:	cmp	w0, w22
  40a4c4:	b.eq	40a5f4 <clear@@Base+0x6f88>  // b.none
  40a4c8:	adrp	x0, 43b000 <PC+0x47b8>
  40a4cc:	ldr	w0, [x0, #376]
  40a4d0:	cmp	w0, w22
  40a4d4:	b.eq	40a5d8 <clear@@Base+0x6f6c>  // b.none
  40a4d8:	stp	x19, x20, [sp, #16]
  40a4dc:	add	x20, sp, #0x40
  40a4e0:	mov	w19, #0x0                   	// #0
  40a4e4:	b	40a4f4 <clear@@Base+0x6e88>
  40a4e8:	cmp	w19, #0x0
  40a4ec:	b.gt	40a540 <clear@@Base+0x6ed4>
  40a4f0:	add	x20, x20, #0x1
  40a4f4:	strb	w22, [x20]
  40a4f8:	add	w19, w19, #0x1
  40a4fc:	strb	wzr, [x20, #1]
  40a500:	add	x1, sp, #0x58
  40a504:	add	x0, sp, #0x40
  40a508:	bl	409fa8 <clear@@Base+0x693c>
  40a50c:	mov	w21, w0
  40a510:	cmp	w0, #0x16
  40a514:	b.eq	40a4e8 <clear@@Base+0x6e7c>  // b.none
  40a518:	tbz	w23, #3, 40a528 <clear@@Base+0x6ebc>
  40a51c:	sub	w0, w0, #0x3
  40a520:	cmp	w0, #0x1
  40a524:	b.ls	40a5e4 <clear@@Base+0x6f78>  // b.plast
  40a528:	tbz	w23, #1, 40a54c <clear@@Base+0x6ee0>
  40a52c:	sub	w0, w21, #0xd
  40a530:	cmp	w0, #0x1
  40a534:	b.hi	40a54c <clear@@Base+0x6ee0>  // b.pmore
  40a538:	mov	w21, #0x64                  	// #100
  40a53c:	b	40a568 <clear@@Base+0x6efc>
  40a540:	bl	4080bc <clear@@Base+0x4a50>
  40a544:	mov	w22, w0
  40a548:	b	40a4f0 <clear@@Base+0x6e84>
  40a54c:	tbz	w23, #2, 40a5a8 <clear@@Base+0x6f3c>
  40a550:	cmp	w21, #0xf
  40a554:	b.eq	40a5d0 <clear@@Base+0x6f64>  // b.none
  40a558:	sub	w0, w21, #0x11
  40a55c:	cmp	w0, #0x1
  40a560:	b.hi	40a5a8 <clear@@Base+0x6f3c>  // b.pmore
  40a564:	mov	w21, #0x64                  	// #100
  40a568:	cmp	w19, #0x1
  40a56c:	b.le	40a5fc <clear@@Base+0x6f90>
  40a570:	sxtw	x19, w19
  40a574:	add	x0, sp, #0x40
  40a578:	add	x0, x19, x0
  40a57c:	ldurb	w0, [x0, #-1]
  40a580:	bl	4078c8 <clear@@Base+0x425c>
  40a584:	sub	x19, x19, #0x1
  40a588:	cmp	w19, #0x1
  40a58c:	b.gt	40a574 <clear@@Base+0x6f08>
  40a590:	ldp	x19, x20, [sp, #16]
  40a594:	ldr	x23, [sp, #48]
  40a598:	mov	w0, w21
  40a59c:	ldp	x21, x22, [sp, #32]
  40a5a0:	ldp	x29, x30, [sp], #96
  40a5a4:	ret
  40a5a8:	and	w23, w23, #0x1
  40a5ac:	cmp	w21, #0x64
  40a5b0:	ccmp	w23, #0x0, #0x0, ne  // ne = any
  40a5b4:	b.ne	40a568 <clear@@Base+0x6efc>  // b.any
  40a5b8:	ldr	x0, [sp, #88]
  40a5bc:	cbz	x0, 40a608 <clear@@Base+0x6f9c>
  40a5c0:	bl	408188 <clear@@Base+0x4b1c>
  40a5c4:	ldp	x19, x20, [sp, #16]
  40a5c8:	ldr	x23, [sp, #48]
  40a5cc:	b	40a598 <clear@@Base+0x6f2c>
  40a5d0:	mov	w21, #0x64                  	// #100
  40a5d4:	b	40a568 <clear@@Base+0x6efc>
  40a5d8:	mov	w21, #0x2                   	// #2
  40a5dc:	ldr	x23, [sp, #48]
  40a5e0:	b	40a598 <clear@@Base+0x6f2c>
  40a5e4:	mov	w21, #0x64                  	// #100
  40a5e8:	tbz	w23, #2, 40a5a8 <clear@@Base+0x6f3c>
  40a5ec:	mov	w21, #0x64                  	// #100
  40a5f0:	b	40a558 <clear@@Base+0x6eec>
  40a5f4:	ldr	x23, [sp, #48]
  40a5f8:	b	40a598 <clear@@Base+0x6f2c>
  40a5fc:	ldp	x19, x20, [sp, #16]
  40a600:	ldr	x23, [sp, #48]
  40a604:	b	40a598 <clear@@Base+0x6f2c>
  40a608:	ldp	x19, x20, [sp, #16]
  40a60c:	ldr	x23, [sp, #48]
  40a610:	b	40a598 <clear@@Base+0x6f2c>
  40a614:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40a618:	ldr	x0, [x0, #2160]
  40a61c:	cbz	x0, 40a6f0 <clear@@Base+0x7084>
  40a620:	stp	x29, x30, [sp, #-48]!
  40a624:	mov	x29, sp
  40a628:	stp	x19, x20, [sp, #16]
  40a62c:	mov	w1, #0x0                   	// #0
  40a630:	add	x0, sp, #0x20
  40a634:	bl	413834 <error@@Base+0x74c>
  40a638:	ldr	x0, [sp, #32]
  40a63c:	cmn	x0, #0x1
  40a640:	b.ne	40a6c0 <clear@@Base+0x7054>  // b.any
  40a644:	bl	4049b0 <clear@@Base+0x1344>
  40a648:	mov	w20, w0
  40a64c:	bl	4048c0 <clear@@Base+0x1254>
  40a650:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40a654:	ldr	x0, [x0, #2160]
  40a658:	bl	40ce84 <clear@@Base+0x9818>
  40a65c:	mov	x19, x0
  40a660:	cbz	x0, 40a69c <clear@@Base+0x7030>
  40a664:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40a668:	ldr	x0, [x0, #2160]
  40a66c:	bl	40ce4c <clear@@Base+0x97e0>
  40a670:	cbz	x0, 40a678 <clear@@Base+0x700c>
  40a674:	tbz	w20, #1, 40a6d8 <clear@@Base+0x706c>
  40a678:	adrp	x20, 436000 <winch@@Base+0x2021c>
  40a67c:	ldr	x0, [x20, #2160]
  40a680:	bl	40cddc <clear@@Base+0x9770>
  40a684:	mov	x1, x0
  40a688:	mov	x0, x19
  40a68c:	bl	40c118 <clear@@Base+0x8aac>
  40a690:	mov	x1, #0x0                   	// #0
  40a694:	ldr	x0, [x20, #2160]
  40a698:	bl	40ce54 <clear@@Base+0x97e8>
  40a69c:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40a6a0:	str	xzr, [x0, #2160]
  40a6a4:	adrp	x0, 43b000 <PC+0x47b8>
  40a6a8:	str	xzr, [x0, #456]
  40a6ac:	adrp	x0, 43b000 <PC+0x47b8>
  40a6b0:	str	xzr, [x0, #448]
  40a6b4:	ldp	x19, x20, [sp, #16]
  40a6b8:	ldp	x29, x30, [sp], #48
  40a6bc:	ret
  40a6c0:	add	x1, sp, #0x20
  40a6c4:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40a6c8:	ldr	x0, [x0, #2160]
  40a6cc:	bl	40cdf0 <clear@@Base+0x9784>
  40a6d0:	bl	410824 <clear@@Base+0xd1b8>
  40a6d4:	b	40a644 <clear@@Base+0x6fd8>
  40a6d8:	bl	401b90 <pclose@plt>
  40a6dc:	mov	x1, #0x0                   	// #0
  40a6e0:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40a6e4:	ldr	x0, [x0, #2160]
  40a6e8:	bl	40ce44 <clear@@Base+0x97d8>
  40a6ec:	b	40a678 <clear@@Base+0x700c>
  40a6f0:	ret
  40a6f4:	stp	x29, x30, [sp, #-112]!
  40a6f8:	mov	x29, sp
  40a6fc:	stp	x19, x20, [sp, #16]
  40a700:	stp	x21, x22, [sp, #32]
  40a704:	stp	x23, x24, [sp, #48]
  40a708:	mov	x21, x0
  40a70c:	mov	x19, x1
  40a710:	bl	40b4c8 <clear@@Base+0x7e5c>
  40a714:	str	x0, [sp, #104]
  40a718:	bl	4017b0 <strlen@plt>
  40a71c:	mov	w23, w0
  40a720:	mov	x0, x19
  40a724:	bl	401d80 <setlocale@plt+0x160>
  40a728:	mov	x20, x0
  40a72c:	str	x0, [x21]
  40a730:	bl	4017b0 <strlen@plt>
  40a734:	add	x0, x20, x0
  40a738:	str	x0, [x21, #8]
  40a73c:	cmp	x0, x19
  40a740:	b.ls	40a810 <clear@@Base+0x71a4>  // b.plast
  40a744:	stp	x25, x26, [sp, #64]
  40a748:	stp	x27, x28, [sp, #80]
  40a74c:	mov	w22, #0x0                   	// #0
  40a750:	mov	w20, #0x0                   	// #0
  40a754:	mov	w25, #0x0                   	// #0
  40a758:	adrp	x27, 435000 <winch@@Base+0x1f21c>
  40a75c:	add	x27, x27, #0x4b8
  40a760:	adrp	x26, 435000 <winch@@Base+0x1f21c>
  40a764:	add	x26, x26, #0x4b9
  40a768:	sxtw	x24, w23
  40a76c:	sub	x28, x24, #0x1
  40a770:	b	40a7c4 <clear@@Base+0x7158>
  40a774:	cbz	w22, 40a78c <clear@@Base+0x7120>
  40a778:	ldrb	w1, [x19]
  40a77c:	ldrb	w0, [x26]
  40a780:	cmp	w1, w0
  40a784:	cset	w22, ne  // ne = any
  40a788:	b	40a7b4 <clear@@Base+0x7148>
  40a78c:	ldrb	w0, [x19]
  40a790:	ldrb	w1, [x27]
  40a794:	cmp	w1, w0
  40a798:	b.eq	40a7fc <clear@@Base+0x7190>  // b.none
  40a79c:	mov	w20, w22
  40a7a0:	cmp	w0, #0x20
  40a7a4:	b.ne	40a7b4 <clear@@Base+0x7148>  // b.any
  40a7a8:	strb	wzr, [x19]
  40a7ac:	b	40a7b4 <clear@@Base+0x7148>
  40a7b0:	mov	w20, w25
  40a7b4:	add	x19, x19, #0x1
  40a7b8:	ldr	x0, [x21, #8]
  40a7bc:	cmp	x0, x19
  40a7c0:	b.ls	40a808 <clear@@Base+0x719c>  // b.plast
  40a7c4:	cbnz	w20, 40a7b0 <clear@@Base+0x7144>
  40a7c8:	cmp	w23, #0x0
  40a7cc:	b.le	40a774 <clear@@Base+0x7108>
  40a7d0:	add	x1, x19, x24
  40a7d4:	cmp	x0, x1
  40a7d8:	b.ls	40a774 <clear@@Base+0x7108>  // b.plast
  40a7dc:	mov	x2, x24
  40a7e0:	ldr	x1, [sp, #104]
  40a7e4:	mov	x0, x19
  40a7e8:	bl	401950 <strncmp@plt>
  40a7ec:	cbnz	w0, 40a774 <clear@@Base+0x7108>
  40a7f0:	add	x19, x19, x28
  40a7f4:	mov	w20, #0x1                   	// #1
  40a7f8:	b	40a7b4 <clear@@Base+0x7148>
  40a7fc:	mov	w20, w22
  40a800:	mov	w22, #0x1                   	// #1
  40a804:	b	40a7b4 <clear@@Base+0x7148>
  40a808:	ldp	x25, x26, [sp, #64]
  40a80c:	ldp	x27, x28, [sp, #80]
  40a810:	ldp	x19, x20, [sp, #16]
  40a814:	ldp	x21, x22, [sp, #32]
  40a818:	ldp	x23, x24, [sp, #48]
  40a81c:	ldp	x29, x30, [sp], #112
  40a820:	ret
  40a824:	stp	x29, x30, [sp, #-32]!
  40a828:	mov	x29, sp
  40a82c:	stp	x19, x20, [sp, #16]
  40a830:	mov	x20, x0
  40a834:	cbz	x1, 40a878 <clear@@Base+0x720c>
  40a838:	mov	x19, x1
  40a83c:	mov	x0, x1
  40a840:	bl	4017b0 <strlen@plt>
  40a844:	add	x0, x19, x0
  40a848:	ldr	x2, [x20, #8]
  40a84c:	cmp	x2, x0
  40a850:	b.ls	40a880 <clear@@Base+0x7214>  // b.plast
  40a854:	ldrb	w1, [x0]
  40a858:	cbnz	w1, 40a86c <clear@@Base+0x7200>
  40a85c:	ldrb	w1, [x0, #1]!
  40a860:	cbz	w1, 40a85c <clear@@Base+0x71f0>
  40a864:	cmp	x2, x0
  40a868:	csel	x0, x0, xzr, hi  // hi = pmore
  40a86c:	ldp	x19, x20, [sp, #16]
  40a870:	ldp	x29, x30, [sp], #32
  40a874:	ret
  40a878:	ldr	x0, [x0]
  40a87c:	b	40a848 <clear@@Base+0x71dc>
  40a880:	mov	x0, #0x0                   	// #0
  40a884:	b	40a86c <clear@@Base+0x7200>
  40a888:	mov	x2, x0
  40a88c:	cbz	x1, 40a8dc <clear@@Base+0x7270>
  40a890:	ldr	x0, [x0]
  40a894:	cmp	x0, x1
  40a898:	b.cs	40a8e4 <clear@@Base+0x7278>  // b.hs, b.nlast
  40a89c:	sub	x0, x1, #0x1
  40a8a0:	ldrb	w1, [x0]
  40a8a4:	cbnz	w1, 40a8b0 <clear@@Base+0x7244>
  40a8a8:	ldrb	w1, [x0, #-1]!
  40a8ac:	cbz	w1, 40a8a8 <clear@@Base+0x723c>
  40a8b0:	ldr	x2, [x2]
  40a8b4:	cmp	x2, x0
  40a8b8:	b.cs	40a8ec <clear@@Base+0x7280>  // b.hs, b.nlast
  40a8bc:	ldurb	w1, [x0, #-1]
  40a8c0:	cbz	w1, 40a8d8 <clear@@Base+0x726c>
  40a8c4:	sub	x0, x0, #0x1
  40a8c8:	ldurb	w1, [x0, #-1]
  40a8cc:	cmp	w1, #0x0
  40a8d0:	ccmp	x2, x0, #0x2, ne  // ne = any
  40a8d4:	b.cc	40a8c4 <clear@@Base+0x7258>  // b.lo, b.ul, b.last
  40a8d8:	ret
  40a8dc:	ldr	x0, [x0, #8]
  40a8e0:	b	40a8a0 <clear@@Base+0x7234>
  40a8e4:	mov	x0, #0x0                   	// #0
  40a8e8:	b	40a8d8 <clear@@Base+0x726c>
  40a8ec:	mov	x0, #0x0                   	// #0
  40a8f0:	b	40a8d8 <clear@@Base+0x726c>
  40a8f4:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40a8f8:	ldr	x0, [x0, #2160]
  40a8fc:	cbz	x0, 40a920 <clear@@Base+0x72b4>
  40a900:	stp	x29, x30, [sp, #-16]!
  40a904:	mov	x29, sp
  40a908:	mov	w1, #0x1                   	// #1
  40a90c:	bl	40ce1c <clear@@Base+0x97b0>
  40a910:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40a914:	ldr	x0, [x0, #2160]
  40a918:	ldp	x29, x30, [sp], #16
  40a91c:	ret
  40a920:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40a924:	ldr	x0, [x0, #2160]
  40a928:	ret
  40a92c:	cbz	x0, 40a948 <clear@@Base+0x72dc>
  40a930:	stp	x29, x30, [sp, #-16]!
  40a934:	mov	x29, sp
  40a938:	mov	w1, #0xffffffff            	// #-1
  40a93c:	bl	40ce1c <clear@@Base+0x97b0>
  40a940:	ldp	x29, x30, [sp], #16
  40a944:	ret
  40a948:	ret
  40a94c:	stp	x29, x30, [sp, #-16]!
  40a950:	mov	x29, sp
  40a954:	bl	4041e4 <clear@@Base+0xb78>
  40a958:	cmn	w0, #0x1
  40a95c:	b.eq	40a968 <clear@@Base+0x72fc>  // b.none
  40a960:	bl	412c4c <clear@@Base+0xf5e0>
  40a964:	b	40a954 <clear@@Base+0x72e8>
  40a968:	bl	412bcc <clear@@Base+0xf560>
  40a96c:	ldp	x29, x30, [sp], #16
  40a970:	ret
  40a974:	stp	x29, x30, [sp, #-48]!
  40a978:	mov	x29, sp
  40a97c:	stp	x19, x20, [sp, #16]
  40a980:	mov	x19, x0
  40a984:	bl	4049b0 <clear@@Base+0x1344>
  40a988:	tbz	w0, #0, 40a998 <clear@@Base+0x732c>
  40a98c:	ldp	x19, x20, [sp, #16]
  40a990:	ldp	x29, x30, [sp], #48
  40a994:	ret
  40a998:	mov	w1, #0x0                   	// #0
  40a99c:	mov	x0, x19
  40a9a0:	bl	401920 <open@plt>
  40a9a4:	tbz	w0, #31, 40a9cc <clear@@Base+0x7360>
  40a9a8:	mov	w1, #0x1a4                 	// #420
  40a9ac:	mov	x0, x19
  40a9b0:	bl	401c00 <creat@plt>
  40a9b4:	adrp	x1, 433000 <winch@@Base+0x1d21c>
  40a9b8:	str	w0, [x1, #600]
  40a9bc:	adrp	x0, 433000 <winch@@Base+0x1d21c>
  40a9c0:	ldr	w0, [x0, #600]
  40a9c4:	tbz	w0, #31, 40a98c <clear@@Base+0x7320>
  40a9c8:	b	40aa54 <clear@@Base+0x73e8>
  40a9cc:	bl	401a20 <close@plt>
  40a9d0:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40a9d4:	ldr	w0, [x0, #2144]
  40a9d8:	cbnz	w0, 40a9a8 <clear@@Base+0x733c>
  40a9dc:	str	x19, [sp, #40]
  40a9e0:	add	x1, sp, #0x28
  40a9e4:	adrp	x0, 417000 <winch@@Base+0x121c>
  40a9e8:	add	x0, x0, #0xf10
  40a9ec:	bl	41324c <error@@Base+0x164>
  40a9f0:	mov	w1, w0
  40a9f4:	adrp	x20, 417000 <winch@@Base+0x121c>
  40a9f8:	add	x20, x20, #0xf48
  40a9fc:	b	40aa84 <clear@@Base+0x7418>
  40aa00:	cmp	w1, #0x44
  40aa04:	b.eq	40aaa4 <clear@@Base+0x7438>  // b.none
  40aa08:	cmp	w1, #0x4f
  40aa0c:	b.eq	40a9a8 <clear@@Base+0x733c>  // b.none
  40aa10:	cmp	w1, #0x41
  40aa14:	b.ne	40aa74 <clear@@Base+0x7408>  // b.any
  40aa18:	mov	w1, #0x401                 	// #1025
  40aa1c:	mov	x0, x19
  40aa20:	bl	401920 <open@plt>
  40aa24:	adrp	x1, 433000 <winch@@Base+0x1d21c>
  40aa28:	str	w0, [x1, #600]
  40aa2c:	mov	w2, #0x2                   	// #2
  40aa30:	mov	x1, #0x0                   	// #0
  40aa34:	bl	401850 <lseek@plt>
  40aa38:	cmn	x0, #0x1
  40aa3c:	b.ne	40a9bc <clear@@Base+0x7350>  // b.any
  40aa40:	adrp	x20, 433000 <winch@@Base+0x1d21c>
  40aa44:	ldr	w0, [x20, #600]
  40aa48:	bl	401a20 <close@plt>
  40aa4c:	mov	w0, #0xffffffff            	// #-1
  40aa50:	str	w0, [x20, #600]
  40aa54:	str	x19, [sp, #40]
  40aa58:	add	x1, sp, #0x28
  40aa5c:	adrp	x0, 417000 <winch@@Base+0x121c>
  40aa60:	add	x0, x0, #0xf88
  40aa64:	bl	4130e8 <error@@Base>
  40aa68:	b	40a98c <clear@@Base+0x7320>
  40aa6c:	cmp	w1, #0x6f
  40aa70:	b.eq	40a9a8 <clear@@Base+0x733c>  // b.none
  40aa74:	mov	x1, #0x0                   	// #0
  40aa78:	mov	x0, x20
  40aa7c:	bl	41324c <error@@Base+0x164>
  40aa80:	mov	w1, w0
  40aa84:	cmp	w1, #0x61
  40aa88:	b.eq	40aa18 <clear@@Base+0x73ac>  // b.none
  40aa8c:	b.le	40aa00 <clear@@Base+0x7394>
  40aa90:	cmp	w1, #0x71
  40aa94:	b.eq	40aab0 <clear@@Base+0x7444>  // b.none
  40aa98:	b.gt	40aa74 <clear@@Base+0x7408>
  40aa9c:	cmp	w1, #0x64
  40aaa0:	b.ne	40aa6c <clear@@Base+0x7400>  // b.any
  40aaa4:	mov	x0, x19
  40aaa8:	bl	401a90 <free@plt>
  40aaac:	b	40a98c <clear@@Base+0x7320>
  40aab0:	mov	w0, #0x0                   	// #0
  40aab4:	bl	401e44 <setlocale@plt+0x224>
  40aab8:	b	40aa74 <clear@@Base+0x7408>
  40aabc:	stp	x29, x30, [sp, #-224]!
  40aac0:	mov	x29, sp
  40aac4:	stp	x19, x20, [sp, #16]
  40aac8:	mov	x19, x0
  40aacc:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40aad0:	ldr	x0, [x0, #2160]
  40aad4:	cmp	x0, x19
  40aad8:	b.eq	40af68 <clear@@Base+0x78fc>  // b.none
  40aadc:	stp	x21, x22, [sp, #32]
  40aae0:	bl	404254 <clear@@Base+0xbe8>
  40aae4:	bl	40a8f4 <clear@@Base+0x7288>
  40aae8:	mov	x21, x0
  40aaec:	adrp	x1, 436000 <winch@@Base+0x2021c>
  40aaf0:	ldr	x1, [x1, #2160]
  40aaf4:	cbz	x1, 40ab08 <clear@@Base+0x749c>
  40aaf8:	bl	4049b0 <clear@@Base+0x1344>
  40aafc:	mov	w20, w0
  40ab00:	bl	40a614 <clear@@Base+0x6fa8>
  40ab04:	tbnz	w20, #3, 40ac48 <clear@@Base+0x75dc>
  40ab08:	cbz	x19, 40ac6c <clear@@Base+0x7600>
  40ab0c:	stp	x23, x24, [sp, #48]
  40ab10:	mov	x0, x19
  40ab14:	bl	40cddc <clear@@Base+0x9770>
  40ab18:	bl	401ef8 <setlocale@plt+0x2d8>
  40ab1c:	mov	x22, x0
  40ab20:	mov	x0, x19
  40ab24:	bl	40ce4c <clear@@Base+0x97e0>
  40ab28:	mov	x20, x0
  40ab2c:	str	x0, [sp, #208]
  40ab30:	cbz	x0, 40ac80 <clear@@Base+0x7614>
  40ab34:	mov	w0, #0xffffffff            	// #-1
  40ab38:	str	w0, [sp, #220]
  40ab3c:	mov	x0, x19
  40ab40:	bl	40ce84 <clear@@Base+0x9818>
  40ab44:	mov	x20, x0
  40ab48:	cmp	x0, #0x0
  40ab4c:	csel	x23, x0, x22, ne  // ne = any
  40ab50:	mov	w24, #0x0                   	// #0
  40ab54:	cbz	x21, 40ab68 <clear@@Base+0x74fc>
  40ab58:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40ab5c:	str	x21, [x0, #2152]
  40ab60:	mov	x0, x21
  40ab64:	bl	40a92c <clear@@Base+0x72c0>
  40ab68:	adrp	x21, 436000 <winch@@Base+0x2021c>
  40ab6c:	str	x19, [x21, #2160]
  40ab70:	mov	x1, x20
  40ab74:	mov	x0, x19
  40ab78:	bl	40ce54 <clear@@Base+0x97e8>
  40ab7c:	ldr	x1, [sp, #208]
  40ab80:	ldr	x0, [x21, #2160]
  40ab84:	bl	40ce44 <clear@@Base+0x97d8>
  40ab88:	ldr	x0, [x21, #2160]
  40ab8c:	bl	40ce08 <clear@@Base+0x979c>
  40ab90:	adrp	x1, 43b000 <PC+0x47b8>
  40ab94:	add	x1, x1, #0x130
  40ab98:	ldr	x0, [x21, #2160]
  40ab9c:	bl	40cdfc <clear@@Base+0x9790>
  40aba0:	adrp	x0, 43b000 <PC+0x47b8>
  40aba4:	mov	w1, #0x1                   	// #1
  40aba8:	str	w1, [x0, #344]
  40abac:	mov	w1, w24
  40abb0:	ldr	w0, [sp, #220]
  40abb4:	bl	4047d4 <clear@@Base+0x1168>
  40abb8:	tbnz	w24, #3, 40ac08 <clear@@Base+0x759c>
  40abbc:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40abc0:	ldr	x0, [x0, #2136]
  40abc4:	cbz	x0, 40abd4 <clear@@Base+0x7568>
  40abc8:	adrp	x1, 43b000 <PC+0x47b8>
  40abcc:	ldr	w1, [x1, #324]
  40abd0:	cbnz	w1, 40aea4 <clear@@Base+0x7838>
  40abd4:	adrp	x1, 416000 <winch@@Base+0x21c>
  40abd8:	add	x1, x1, #0xff0
  40abdc:	mov	x0, x23
  40abe0:	bl	401a60 <strcmp@plt>
  40abe4:	cbnz	w0, 40aeac <clear@@Base+0x7840>
  40abe8:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40abec:	ldr	x0, [x0, #2168]
  40abf0:	cbz	x0, 40ac08 <clear@@Base+0x759c>
  40abf4:	mov	x0, #0x40000000            	// #1073741824
  40abf8:	bl	4078c8 <clear@@Base+0x425c>
  40abfc:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40ac00:	ldr	x0, [x0, #2168]
  40ac04:	bl	408188 <clear@@Base+0x4b1c>
  40ac08:	adrp	x19, 436000 <winch@@Base+0x2021c>
  40ac0c:	ldr	w20, [x19, #2132]
  40ac10:	bl	412bcc <clear@@Base+0xf560>
  40ac14:	mov	w0, #0x1                   	// #1
  40ac18:	str	w0, [x19, #2132]
  40ac1c:	adrp	x0, 43b000 <PC+0x47b8>
  40ac20:	ldr	w0, [x0, #324]
  40ac24:	cbnz	w0, 40aedc <clear@@Base+0x7870>
  40ac28:	mov	x0, x22
  40ac2c:	bl	401a90 <free@plt>
  40ac30:	mov	w0, #0x0                   	// #0
  40ac34:	ldp	x21, x22, [sp, #32]
  40ac38:	ldp	x23, x24, [sp, #48]
  40ac3c:	ldp	x19, x20, [sp, #16]
  40ac40:	ldp	x29, x30, [sp], #224
  40ac44:	ret
  40ac48:	mov	x0, x21
  40ac4c:	bl	40ce2c <clear@@Base+0x97c0>
  40ac50:	cmp	w0, #0x1
  40ac54:	b.gt	40ab08 <clear@@Base+0x749c>
  40ac58:	mov	x0, x21
  40ac5c:	bl	40cb98 <clear@@Base+0x952c>
  40ac60:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40ac64:	ldr	x21, [x0, #2152]
  40ac68:	b	40ab08 <clear@@Base+0x749c>
  40ac6c:	mov	x0, x21
  40ac70:	bl	40a92c <clear@@Base+0x72c0>
  40ac74:	mov	w0, #0x0                   	// #0
  40ac78:	ldp	x21, x22, [sp, #32]
  40ac7c:	b	40ac3c <clear@@Base+0x75d0>
  40ac80:	adrp	x1, 416000 <winch@@Base+0x21c>
  40ac84:	add	x1, x1, #0xfa8
  40ac88:	mov	x0, x22
  40ac8c:	bl	401a60 <strcmp@plt>
  40ac90:	cbz	w0, 40ad1c <clear@@Base+0x76b0>
  40ac94:	adrp	x1, 417000 <winch@@Base+0x121c>
  40ac98:	add	x1, x1, #0xfa0
  40ac9c:	mov	x0, x22
  40aca0:	bl	401a60 <strcmp@plt>
  40aca4:	cbnz	w0, 40acd4 <clear@@Base+0x7668>
  40aca8:	adrp	x1, 416000 <winch@@Base+0x21c>
  40acac:	add	x1, x1, #0xff0
  40acb0:	mov	x0, x22
  40acb4:	bl	401a60 <strcmp@plt>
  40acb8:	mov	x23, x22
  40acbc:	cbnz	w0, 40ad6c <clear@@Base+0x7700>
  40acc0:	adrp	x0, 437000 <PC+0x7b8>
  40acc4:	ldr	w0, [x0, #2088]
  40acc8:	str	w0, [sp, #220]
  40accc:	mov	w24, #0x2                   	// #2
  40acd0:	b	40ab54 <clear@@Base+0x74e8>
  40acd4:	add	x2, sp, #0xd0
  40acd8:	add	x1, sp, #0xdc
  40acdc:	mov	x0, x22
  40ace0:	bl	40bedc <clear@@Base+0x8870>
  40ace4:	mov	x20, x0
  40ace8:	cmp	x0, #0x0
  40acec:	csel	x23, x0, x22, ne  // ne = any
  40acf0:	ldr	x0, [sp, #208]
  40acf4:	cbz	x0, 40ad20 <clear@@Base+0x76b4>
  40acf8:	adrp	x1, 416000 <winch@@Base+0x21c>
  40acfc:	add	x1, x1, #0xff0
  40ad00:	mov	x0, x22
  40ad04:	bl	401a60 <strcmp@plt>
  40ad08:	cmp	w0, #0x0
  40ad0c:	mov	w24, #0x4                   	// #4
  40ad10:	mov	w0, #0x6                   	// #6
  40ad14:	csel	w24, w24, w0, ne  // ne = any
  40ad18:	b	40ab54 <clear@@Base+0x74e8>
  40ad1c:	mov	x23, x22
  40ad20:	adrp	x1, 416000 <winch@@Base+0x21c>
  40ad24:	add	x1, x1, #0xff0
  40ad28:	mov	x0, x22
  40ad2c:	bl	401a60 <strcmp@plt>
  40ad30:	cbz	w0, 40acc0 <clear@@Base+0x7654>
  40ad34:	adrp	x1, 417000 <winch@@Base+0x121c>
  40ad38:	add	x1, x1, #0xfa0
  40ad3c:	mov	x0, x23
  40ad40:	bl	401a60 <strcmp@plt>
  40ad44:	cbz	w0, 40ad6c <clear@@Base+0x7700>
  40ad48:	adrp	x1, 416000 <winch@@Base+0x21c>
  40ad4c:	add	x1, x1, #0xfa8
  40ad50:	mov	x0, x23
  40ad54:	bl	401a60 <strcmp@plt>
  40ad58:	cbnz	w0, 40ad7c <clear@@Base+0x7710>
  40ad5c:	mov	w0, #0xffffffff            	// #-1
  40ad60:	str	w0, [sp, #220]
  40ad64:	mov	w24, #0x8                   	// #8
  40ad68:	b	40ab54 <clear@@Base+0x74e8>
  40ad6c:	mov	w0, #0xffffffff            	// #-1
  40ad70:	str	w0, [sp, #220]
  40ad74:	mov	w24, #0x10                  	// #16
  40ad78:	b	40ab54 <clear@@Base+0x74e8>
  40ad7c:	mov	x0, x23
  40ad80:	bl	40c248 <clear@@Base+0x8bdc>
  40ad84:	str	x0, [sp, #200]
  40ad88:	cbz	x0, 40ae04 <clear@@Base+0x7798>
  40ad8c:	add	x1, sp, #0xc8
  40ad90:	adrp	x0, 41b000 <winch@@Base+0x521c>
  40ad94:	add	x0, x0, #0x868
  40ad98:	bl	4130e8 <error@@Base>
  40ad9c:	ldr	x0, [sp, #200]
  40ada0:	bl	401a90 <free@plt>
  40ada4:	cbz	x20, 40adc8 <clear@@Base+0x775c>
  40ada8:	ldr	x0, [sp, #208]
  40adac:	cbz	x0, 40adb4 <clear@@Base+0x7748>
  40adb0:	bl	401b90 <pclose@plt>
  40adb4:	mov	x1, x22
  40adb8:	mov	x0, x20
  40adbc:	bl	40c118 <clear@@Base+0x8aac>
  40adc0:	mov	x0, x20
  40adc4:	bl	401a90 <free@plt>
  40adc8:	mov	x0, x19
  40adcc:	bl	40cb98 <clear@@Base+0x952c>
  40add0:	mov	x0, x22
  40add4:	bl	401a90 <free@plt>
  40add8:	cmp	x21, x19
  40addc:	b.eq	40adf8 <clear@@Base+0x778c>  // b.none
  40ade0:	mov	x0, x21
  40ade4:	bl	40b164 <clear@@Base+0x7af8>
  40ade8:	mov	w0, #0x1                   	// #1
  40adec:	ldp	x21, x22, [sp, #32]
  40adf0:	ldp	x23, x24, [sp, #48]
  40adf4:	b	40ac3c <clear@@Base+0x75d0>
  40adf8:	mov	w0, #0x1                   	// #1
  40adfc:	bl	401e44 <setlocale@plt+0x224>
  40ae00:	b	40ade0 <clear@@Base+0x7774>
  40ae04:	mov	w1, #0x0                   	// #0
  40ae08:	mov	x0, x23
  40ae0c:	bl	401920 <open@plt>
  40ae10:	str	w0, [sp, #220]
  40ae14:	tbnz	w0, #31, 40ae3c <clear@@Base+0x77d0>
  40ae18:	adrp	x0, 43b000 <PC+0x47b8>
  40ae1c:	ldr	w0, [x0, #572]
  40ae20:	mov	w24, #0x1                   	// #1
  40ae24:	cbnz	w0, 40ab54 <clear@@Base+0x74e8>
  40ae28:	mov	x0, x19
  40ae2c:	bl	40ce14 <clear@@Base+0x97a8>
  40ae30:	cbz	w0, 40ae64 <clear@@Base+0x77f8>
  40ae34:	mov	w24, #0x1                   	// #1
  40ae38:	b	40ab54 <clear@@Base+0x74e8>
  40ae3c:	mov	x0, x22
  40ae40:	bl	412ac8 <clear@@Base+0xf45c>
  40ae44:	str	x0, [sp, #200]
  40ae48:	add	x1, sp, #0xc8
  40ae4c:	adrp	x0, 41b000 <winch@@Base+0x521c>
  40ae50:	add	x0, x0, #0x868
  40ae54:	bl	4130e8 <error@@Base>
  40ae58:	ldr	x0, [sp, #200]
  40ae5c:	bl	401a90 <free@plt>
  40ae60:	b	40ada4 <clear@@Base+0x7738>
  40ae64:	ldr	w0, [sp, #220]
  40ae68:	bl	40baf8 <clear@@Base+0x848c>
  40ae6c:	cbnz	w0, 40ae78 <clear@@Base+0x780c>
  40ae70:	mov	w24, #0x1                   	// #1
  40ae74:	b	40ab54 <clear@@Base+0x74e8>
  40ae78:	str	x22, [sp, #200]
  40ae7c:	add	x1, sp, #0xc8
  40ae80:	adrp	x0, 417000 <winch@@Base+0x121c>
  40ae84:	add	x0, x0, #0xfb8
  40ae88:	bl	41324c <error@@Base+0x164>
  40ae8c:	and	w0, w0, #0xffffffdf
  40ae90:	cmp	w0, #0x59
  40ae94:	b.eq	40ab54 <clear@@Base+0x74e8>  // b.none
  40ae98:	ldr	w0, [sp, #220]
  40ae9c:	bl	401a20 <close@plt>
  40aea0:	b	40ada4 <clear@@Base+0x7738>
  40aea4:	bl	40a974 <clear@@Base+0x7308>
  40aea8:	b	40abd4 <clear@@Base+0x7568>
  40aeac:	add	x2, sp, #0x48
  40aeb0:	mov	x1, x23
  40aeb4:	mov	w0, #0x0                   	// #0
  40aeb8:	bl	401bc0 <__xstat@plt>
  40aebc:	cbnz	w0, 40abe8 <clear@@Base+0x757c>
  40aec0:	adrp	x0, 43b000 <PC+0x47b8>
  40aec4:	ldr	x1, [sp, #80]
  40aec8:	str	x1, [x0, #448]
  40aecc:	adrp	x0, 43b000 <PC+0x47b8>
  40aed0:	ldr	x1, [sp, #72]
  40aed4:	str	x1, [x0, #456]
  40aed8:	b	40abe8 <clear@@Base+0x757c>
  40aedc:	bl	413728 <error@@Base+0x640>
  40aee0:	bl	40fa90 <clear@@Base+0xc424>
  40aee4:	bl	414db4 <error@@Base+0x1ccc>
  40aee8:	adrp	x1, 416000 <winch@@Base+0x21c>
  40aeec:	add	x1, x1, #0xfa8
  40aef0:	mov	x0, x22
  40aef4:	bl	401a60 <strcmp@plt>
  40aef8:	cbz	w0, 40af10 <clear@@Base+0x78a4>
  40aefc:	adrp	x1, 417000 <winch@@Base+0x121c>
  40af00:	add	x1, x1, #0xfa0
  40af04:	mov	x0, x22
  40af08:	bl	401a60 <strcmp@plt>
  40af0c:	cbnz	w0, 40af3c <clear@@Base+0x78d0>
  40af10:	cbnz	w20, 40ac28 <clear@@Base+0x75bc>
  40af14:	adrp	x0, 43b000 <PC+0x47b8>
  40af18:	ldr	w0, [x0, #652]
  40af1c:	cmp	w0, #0x0
  40af20:	b.le	40ac28 <clear@@Base+0x75bc>
  40af24:	str	x22, [sp, #200]
  40af28:	add	x1, sp, #0xc8
  40af2c:	adrp	x0, 41b000 <winch@@Base+0x521c>
  40af30:	add	x0, x0, #0x868
  40af34:	bl	4130e8 <error@@Base>
  40af38:	b	40ac28 <clear@@Base+0x75bc>
  40af3c:	mov	x0, x22
  40af40:	bl	40b61c <clear@@Base+0x7fb0>
  40af44:	mov	x19, x0
  40af48:	mov	w2, #0x1                   	// #1
  40af4c:	mov	x1, x0
  40af50:	adrp	x0, 435000 <winch@@Base+0x1f21c>
  40af54:	ldr	x0, [x0, #1192]
  40af58:	bl	4069d4 <clear@@Base+0x3368>
  40af5c:	mov	x0, x19
  40af60:	bl	401a90 <free@plt>
  40af64:	b	40af10 <clear@@Base+0x78a4>
  40af68:	mov	w0, #0x0                   	// #0
  40af6c:	b	40ac3c <clear@@Base+0x75d0>
  40af70:	stp	x29, x30, [sp, #-16]!
  40af74:	mov	x29, sp
  40af78:	cbz	x0, 40af94 <clear@@Base+0x7928>
  40af7c:	adrp	x1, 436000 <winch@@Base+0x2021c>
  40af80:	ldr	x1, [x1, #2160]
  40af84:	bl	40cc50 <clear@@Base+0x95e4>
  40af88:	bl	40aabc <clear@@Base+0x7450>
  40af8c:	ldp	x29, x30, [sp], #16
  40af90:	ret
  40af94:	bl	40aabc <clear@@Base+0x7450>
  40af98:	b	40af8c <clear@@Base+0x7920>
  40af9c:	stp	x29, x30, [sp, #-16]!
  40afa0:	mov	x29, sp
  40afa4:	adrp	x0, 437000 <PC+0x7b8>
  40afa8:	ldr	w0, [x0, #2088]
  40afac:	bl	401af0 <isatty@plt>
  40afb0:	cbnz	w0, 40afc8 <clear@@Base+0x795c>
  40afb4:	adrp	x0, 416000 <winch@@Base+0x21c>
  40afb8:	add	x0, x0, #0xff0
  40afbc:	bl	40af70 <clear@@Base+0x7904>
  40afc0:	ldp	x29, x30, [sp], #16
  40afc4:	ret
  40afc8:	mov	x1, #0x0                   	// #0
  40afcc:	adrp	x0, 417000 <winch@@Base+0x121c>
  40afd0:	add	x0, x0, #0xfe8
  40afd4:	bl	4130e8 <error@@Base>
  40afd8:	mov	w0, #0x0                   	// #0
  40afdc:	bl	401e44 <setlocale@plt+0x224>
  40afe0:	b	40afb4 <clear@@Base+0x7948>
  40afe4:	stp	x29, x30, [sp, #-64]!
  40afe8:	mov	x29, sp
  40afec:	stp	x19, x20, [sp, #16]
  40aff0:	stp	x21, x22, [sp, #32]
  40aff4:	str	x23, [sp, #48]
  40aff8:	mov	x21, x0
  40affc:	mov	w20, w1
  40b000:	mov	w22, w2
  40b004:	adrp	x23, 43b000 <PC+0x47b8>
  40b008:	add	x23, x23, #0x2b8
  40b00c:	b	40b038 <clear@@Base+0x79cc>
  40b010:	mov	x0, x21
  40b014:	bl	40cb40 <clear@@Base+0x94d4>
  40b018:	mov	x19, x0
  40b01c:	subs	w20, w20, #0x1
  40b020:	b.mi	40b050 <clear@@Base+0x79e4>  // b.first
  40b024:	cbz	x19, 40b068 <clear@@Base+0x79fc>
  40b028:	ldr	w0, [x23]
  40b02c:	tst	x0, #0x3
  40b030:	b.ne	40b060 <clear@@Base+0x79f4>  // b.any
  40b034:	mov	x21, x19
  40b038:	cmp	w22, #0x0
  40b03c:	b.le	40b010 <clear@@Base+0x79a4>
  40b040:	mov	x0, x21
  40b044:	bl	40cb18 <clear@@Base+0x94ac>
  40b048:	mov	x19, x0
  40b04c:	b	40b01c <clear@@Base+0x79b0>
  40b050:	mov	x0, x21
  40b054:	bl	40aabc <clear@@Base+0x7450>
  40b058:	cbnz	w0, 40b024 <clear@@Base+0x79b8>
  40b05c:	b	40b06c <clear@@Base+0x7a00>
  40b060:	mov	w0, #0x1                   	// #1
  40b064:	b	40b06c <clear@@Base+0x7a00>
  40b068:	mov	w0, #0x1                   	// #1
  40b06c:	ldp	x19, x20, [sp, #16]
  40b070:	ldp	x21, x22, [sp, #32]
  40b074:	ldr	x23, [sp, #48]
  40b078:	ldp	x29, x30, [sp], #64
  40b07c:	ret
  40b080:	stp	x29, x30, [sp, #-16]!
  40b084:	mov	x29, sp
  40b088:	mov	w2, #0x1                   	// #1
  40b08c:	mov	w1, w0
  40b090:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40b094:	ldr	x0, [x0, #2160]
  40b098:	bl	40afe4 <clear@@Base+0x7978>
  40b09c:	ldp	x29, x30, [sp], #16
  40b0a0:	ret
  40b0a4:	stp	x29, x30, [sp, #-16]!
  40b0a8:	mov	x29, sp
  40b0ac:	bl	40cc44 <clear@@Base+0x95d8>
  40b0b0:	cbz	w0, 40b0cc <clear@@Base+0x7a60>
  40b0b4:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40b0b8:	str	xzr, [x0, #2160]
  40b0bc:	mov	w0, #0x1                   	// #1
  40b0c0:	bl	40b080 <clear@@Base+0x7a14>
  40b0c4:	ldp	x29, x30, [sp], #16
  40b0c8:	ret
  40b0cc:	bl	40af9c <clear@@Base+0x7930>
  40b0d0:	b	40b0c4 <clear@@Base+0x7a58>
  40b0d4:	stp	x29, x30, [sp, #-16]!
  40b0d8:	mov	x29, sp
  40b0dc:	mov	w2, #0xffffffff            	// #-1
  40b0e0:	mov	w1, w0
  40b0e4:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40b0e8:	ldr	x0, [x0, #2160]
  40b0ec:	bl	40afe4 <clear@@Base+0x7978>
  40b0f0:	ldp	x29, x30, [sp], #16
  40b0f4:	ret
  40b0f8:	stp	x29, x30, [sp, #-16]!
  40b0fc:	mov	x29, sp
  40b100:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40b104:	str	xzr, [x0, #2160]
  40b108:	mov	w0, #0x1                   	// #1
  40b10c:	bl	40b0d4 <clear@@Base+0x7a68>
  40b110:	ldp	x29, x30, [sp], #16
  40b114:	ret
  40b118:	stp	x29, x30, [sp, #-32]!
  40b11c:	mov	x29, sp
  40b120:	stp	x19, x20, [sp, #16]
  40b124:	mov	w20, w0
  40b128:	mov	x19, #0x0                   	// #0
  40b12c:	mov	x0, x19
  40b130:	bl	40cb18 <clear@@Base+0x94ac>
  40b134:	mov	x19, x0
  40b138:	cbz	x0, 40b154 <clear@@Base+0x7ae8>
  40b13c:	bl	40cde8 <clear@@Base+0x977c>
  40b140:	cmp	w0, w20
  40b144:	b.ne	40b12c <clear@@Base+0x7ac0>  // b.any
  40b148:	mov	x0, x19
  40b14c:	bl	40aabc <clear@@Base+0x7450>
  40b150:	b	40b158 <clear@@Base+0x7aec>
  40b154:	mov	w0, #0x1                   	// #1
  40b158:	ldp	x19, x20, [sp, #16]
  40b15c:	ldp	x29, x30, [sp], #32
  40b160:	ret
  40b164:	stp	x29, x30, [sp, #-48]!
  40b168:	mov	x29, sp
  40b16c:	stp	x19, x20, [sp, #16]
  40b170:	str	x21, [sp, #32]
  40b174:	mov	x19, x0
  40b178:	bl	40a92c <clear@@Base+0x72c0>
  40b17c:	mov	x0, x19
  40b180:	bl	40cb18 <clear@@Base+0x94ac>
  40b184:	mov	x20, x0
  40b188:	mov	x0, x19
  40b18c:	bl	40cb40 <clear@@Base+0x94d4>
  40b190:	mov	x21, x0
  40b194:	mov	x0, x19
  40b198:	bl	40aabc <clear@@Base+0x7450>
  40b19c:	cbz	w0, 40b1d8 <clear@@Base+0x7b6c>
  40b1a0:	cbz	x20, 40b1b8 <clear@@Base+0x7b4c>
  40b1a4:	mov	w2, #0x1                   	// #1
  40b1a8:	mov	w1, #0x0                   	// #0
  40b1ac:	mov	x0, x20
  40b1b0:	bl	40afe4 <clear@@Base+0x7978>
  40b1b4:	cbz	w0, 40b1d8 <clear@@Base+0x7b6c>
  40b1b8:	cbz	x21, 40b1d0 <clear@@Base+0x7b64>
  40b1bc:	mov	w2, #0xffffffff            	// #-1
  40b1c0:	mov	w1, #0x0                   	// #0
  40b1c4:	mov	x0, x21
  40b1c8:	bl	40afe4 <clear@@Base+0x7978>
  40b1cc:	cbz	w0, 40b1d8 <clear@@Base+0x7b6c>
  40b1d0:	mov	w0, #0x1                   	// #1
  40b1d4:	bl	401e44 <setlocale@plt+0x224>
  40b1d8:	ldp	x19, x20, [sp, #16]
  40b1dc:	ldr	x21, [sp, #32]
  40b1e0:	ldp	x29, x30, [sp], #48
  40b1e4:	ret
  40b1e8:	stp	x29, x30, [sp, #-112]!
  40b1ec:	mov	x29, sp
  40b1f0:	stp	x19, x20, [sp, #16]
  40b1f4:	stp	x21, x22, [sp, #32]
  40b1f8:	stp	x23, x24, [sp, #48]
  40b1fc:	stp	x25, x26, [sp, #64]
  40b200:	mov	x19, x0
  40b204:	bl	40a8f4 <clear@@Base+0x7288>
  40b208:	mov	x26, x0
  40b20c:	mov	x1, x19
  40b210:	add	x0, sp, #0x60
  40b214:	bl	40a6f4 <clear@@Base+0x7088>
  40b218:	mov	x22, #0x0                   	// #0
  40b21c:	mov	x21, #0x0                   	// #0
  40b220:	mov	x24, #0x0                   	// #0
  40b224:	adrp	x25, 436000 <winch@@Base+0x2021c>
  40b228:	b	40b27c <clear@@Base+0x7c10>
  40b22c:	mov	x0, x20
  40b230:	bl	401a90 <free@plt>
  40b234:	mov	x1, x19
  40b238:	add	x0, sp, #0x50
  40b23c:	bl	40a824 <clear@@Base+0x71b8>
  40b240:	mov	x19, x0
  40b244:	cbz	x0, 40b274 <clear@@Base+0x7c08>
  40b248:	mov	x0, x19
  40b24c:	bl	40b4f4 <clear@@Base+0x7e88>
  40b250:	mov	x20, x0
  40b254:	bl	40af70 <clear@@Base+0x7904>
  40b258:	cmp	x21, #0x0
  40b25c:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  40b260:	b.ne	40b22c <clear@@Base+0x7bc0>  // b.any
  40b264:	ldr	x0, [x25, #2160]
  40b268:	bl	40cddc <clear@@Base+0x9770>
  40b26c:	mov	x21, x0
  40b270:	b	40b22c <clear@@Base+0x7bc0>
  40b274:	mov	x0, x23
  40b278:	bl	401a90 <free@plt>
  40b27c:	mov	x1, x22
  40b280:	add	x0, sp, #0x60
  40b284:	bl	40a824 <clear@@Base+0x71b8>
  40b288:	mov	x22, x0
  40b28c:	cbz	x0, 40b2b0 <clear@@Base+0x7c44>
  40b290:	mov	x0, x22
  40b294:	bl	40bc34 <clear@@Base+0x85c8>
  40b298:	mov	x23, x0
  40b29c:	mov	x1, x0
  40b2a0:	add	x0, sp, #0x50
  40b2a4:	bl	40a6f4 <clear@@Base+0x7088>
  40b2a8:	mov	x19, x24
  40b2ac:	b	40b234 <clear@@Base+0x7bc8>
  40b2b0:	cbz	x21, 40b2f8 <clear@@Base+0x7c8c>
  40b2b4:	adrp	x19, 436000 <winch@@Base+0x2021c>
  40b2b8:	ldr	x1, [x19, #2160]
  40b2bc:	mov	x0, x21
  40b2c0:	bl	40cc50 <clear@@Base+0x95e4>
  40b2c4:	ldr	x1, [x19, #2160]
  40b2c8:	cmp	x1, x0
  40b2cc:	b.eq	40b308 <clear@@Base+0x7c9c>  // b.none
  40b2d0:	mov	x0, x26
  40b2d4:	bl	40b164 <clear@@Base+0x7af8>
  40b2d8:	mov	x0, x21
  40b2dc:	bl	40af70 <clear@@Base+0x7904>
  40b2e0:	ldp	x19, x20, [sp, #16]
  40b2e4:	ldp	x21, x22, [sp, #32]
  40b2e8:	ldp	x23, x24, [sp, #48]
  40b2ec:	ldp	x25, x26, [sp, #64]
  40b2f0:	ldp	x29, x30, [sp], #112
  40b2f4:	ret
  40b2f8:	mov	x0, x26
  40b2fc:	bl	40a92c <clear@@Base+0x72c0>
  40b300:	mov	w0, #0x1                   	// #1
  40b304:	b	40b2e0 <clear@@Base+0x7c74>
  40b308:	mov	x0, x26
  40b30c:	bl	40a92c <clear@@Base+0x72c0>
  40b310:	mov	w0, #0x0                   	// #0
  40b314:	b	40b2e0 <clear@@Base+0x7c74>
  40b318:	stp	x29, x30, [sp, #-32]!
  40b31c:	mov	x29, sp
  40b320:	str	x19, [sp, #16]
  40b324:	bl	40a8f4 <clear@@Base+0x7288>
  40b328:	mov	x19, x0
  40b32c:	bl	40a614 <clear@@Base+0x6fa8>
  40b330:	mov	x0, x19
  40b334:	bl	40b164 <clear@@Base+0x7af8>
  40b338:	ldr	x19, [sp, #16]
  40b33c:	ldp	x29, x30, [sp], #32
  40b340:	ret
  40b344:	mov	x1, x0
  40b348:	ldrb	w2, [x0]
  40b34c:	cbz	w2, 40b398 <clear@@Base+0x7d2c>
  40b350:	mov	w0, #0x0                   	// #0
  40b354:	b	40b36c <clear@@Base+0x7d00>
  40b358:	add	x1, x1, #0x1
  40b35c:	add	x3, x1, #0x1
  40b360:	ldrb	w2, [x1, #1]
  40b364:	cbz	w2, 40b3a4 <clear@@Base+0x7d38>
  40b368:	mov	x1, x3
  40b36c:	cmp	w2, #0x25
  40b370:	b.ne	40b35c <clear@@Base+0x7cf0>  // b.any
  40b374:	ldrb	w2, [x1, #1]
  40b378:	cmp	w2, #0x25
  40b37c:	b.eq	40b358 <clear@@Base+0x7cec>  // b.none
  40b380:	cmp	w2, #0x73
  40b384:	b.ne	40b3a0 <clear@@Base+0x7d34>  // b.any
  40b388:	add	w0, w0, #0x1
  40b38c:	add	x3, x1, #0x1
  40b390:	ldrb	w2, [x1, #1]
  40b394:	b	40b368 <clear@@Base+0x7cfc>
  40b398:	mov	w0, #0x0                   	// #0
  40b39c:	b	40b3a4 <clear@@Base+0x7d38>
  40b3a0:	mov	w0, #0x3e7                 	// #999
  40b3a4:	ret
  40b3a8:	adrp	x0, 437000 <PC+0x7b8>
  40b3ac:	ldr	x0, [x0, #2096]
  40b3b0:	cbz	x0, 40b3c0 <clear@@Base+0x7d54>
  40b3b4:	adrp	x0, 437000 <PC+0x7b8>
  40b3b8:	ldr	x0, [x0, #2096]
  40b3bc:	ret
  40b3c0:	stp	x29, x30, [sp, #-16]!
  40b3c4:	mov	x29, sp
  40b3c8:	adrp	x0, 418000 <winch@@Base+0x221c>
  40b3cc:	add	x0, x0, #0x18
  40b3d0:	bl	409fcc <clear@@Base+0x6960>
  40b3d4:	cbz	x0, 40b3f0 <clear@@Base+0x7d84>
  40b3d8:	adrp	x1, 437000 <PC+0x7b8>
  40b3dc:	str	x0, [x1, #2096]
  40b3e0:	adrp	x0, 437000 <PC+0x7b8>
  40b3e4:	ldr	x0, [x0, #2096]
  40b3e8:	ldp	x29, x30, [sp], #16
  40b3ec:	ret
  40b3f0:	adrp	x1, 437000 <PC+0x7b8>
  40b3f4:	adrp	x0, 418000 <winch@@Base+0x221c>
  40b3f8:	add	x0, x0, #0x28
  40b3fc:	str	x0, [x1, #2096]
  40b400:	b	40b3e0 <clear@@Base+0x7d74>
  40b404:	stp	x29, x30, [sp, #-80]!
  40b408:	mov	x29, sp
  40b40c:	stp	x19, x20, [sp, #16]
  40b410:	stp	x21, x22, [sp, #32]
  40b414:	stp	x23, x24, [sp, #48]
  40b418:	str	x25, [sp, #64]
  40b41c:	mov	x23, x0
  40b420:	mov	w1, #0x1                   	// #1
  40b424:	mov	w0, #0x64                  	// #100
  40b428:	bl	401ec0 <setlocale@plt+0x2a0>
  40b42c:	mov	x21, x0
  40b430:	mov	x20, x0
  40b434:	mov	w22, #0x64                  	// #100
  40b438:	mov	w24, #0x1                   	// #1
  40b43c:	b	40b47c <clear@@Base+0x7e10>
  40b440:	lsl	w22, w22, #1
  40b444:	strb	wzr, [x20]
  40b448:	mov	w1, w24
  40b44c:	mov	w0, w22
  40b450:	bl	401ec0 <setlocale@plt+0x2a0>
  40b454:	mov	x25, x0
  40b458:	mov	x1, x21
  40b45c:	bl	401ac0 <strcpy@plt>
  40b460:	mov	x0, x21
  40b464:	bl	401a90 <free@plt>
  40b468:	mov	x0, x25
  40b46c:	bl	4017b0 <strlen@plt>
  40b470:	add	x20, x25, x0
  40b474:	mov	x21, x25
  40b478:	strb	w19, [x20], #1
  40b47c:	mov	x0, x23
  40b480:	bl	4019f0 <getc@plt>
  40b484:	mov	w19, w0
  40b488:	cmp	w0, #0xa
  40b48c:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  40b490:	b.eq	40b4a8 <clear@@Base+0x7e3c>  // b.none
  40b494:	sub	x1, x20, x21
  40b498:	sub	w2, w22, #0x1
  40b49c:	cmp	x1, w2, sxtw
  40b4a0:	b.lt	40b478 <clear@@Base+0x7e0c>  // b.tstop
  40b4a4:	b	40b440 <clear@@Base+0x7dd4>
  40b4a8:	strb	wzr, [x20]
  40b4ac:	mov	x0, x21
  40b4b0:	ldp	x19, x20, [sp, #16]
  40b4b4:	ldp	x21, x22, [sp, #32]
  40b4b8:	ldp	x23, x24, [sp, #48]
  40b4bc:	ldr	x25, [sp, #64]
  40b4c0:	ldp	x29, x30, [sp], #80
  40b4c4:	ret
  40b4c8:	stp	x29, x30, [sp, #-16]!
  40b4cc:	mov	x29, sp
  40b4d0:	adrp	x0, 418000 <winch@@Base+0x221c>
  40b4d4:	add	x0, x0, #0x50
  40b4d8:	bl	409fcc <clear@@Base+0x6960>
  40b4dc:	adrp	x1, 418000 <winch@@Base+0x221c>
  40b4e0:	add	x1, x1, #0x48
  40b4e4:	cmp	x0, #0x0
  40b4e8:	csel	x0, x1, x0, eq  // eq = none
  40b4ec:	ldp	x29, x30, [sp], #16
  40b4f0:	ret
  40b4f4:	stp	x29, x30, [sp, #-64]!
  40b4f8:	mov	x29, sp
  40b4fc:	stp	x19, x20, [sp, #16]
  40b500:	stp	x21, x22, [sp, #32]
  40b504:	mov	x19, x0
  40b508:	bl	4017b0 <strlen@plt>
  40b50c:	mov	w1, #0x1                   	// #1
  40b510:	add	w0, w0, w1
  40b514:	bl	401ec0 <setlocale@plt+0x2a0>
  40b518:	mov	x21, x0
  40b51c:	ldrb	w1, [x19]
  40b520:	adrp	x0, 435000 <winch@@Base+0x1f21c>
  40b524:	ldrb	w0, [x0, #1208]
  40b528:	cmp	w1, w0
  40b52c:	b.ne	40b584 <clear@@Base+0x7f18>  // b.any
  40b530:	add	x1, x19, #0x1
  40b534:	ldrb	w3, [x19, #1]
  40b538:	cbz	w3, 40b608 <clear@@Base+0x7f9c>
  40b53c:	mov	x20, x21
  40b540:	adrp	x0, 435000 <winch@@Base+0x1f21c>
  40b544:	add	x0, x0, #0x4b9
  40b548:	b	40b560 <clear@@Base+0x7ef4>
  40b54c:	mov	x1, x2
  40b550:	ldrb	w3, [x1], #1
  40b554:	strb	w3, [x20], #1
  40b558:	ldrb	w3, [x2, #1]
  40b55c:	cbz	w3, 40b5f0 <clear@@Base+0x7f84>
  40b560:	ldrb	w4, [x0]
  40b564:	mov	x2, x1
  40b568:	cmp	w4, w3
  40b56c:	b.ne	40b54c <clear@@Base+0x7ee0>  // b.any
  40b570:	ldrb	w2, [x1, #1]
  40b574:	cmp	w2, w4
  40b578:	b.ne	40b5f0 <clear@@Base+0x7f84>  // b.any
  40b57c:	add	x2, x1, #0x1
  40b580:	b	40b54c <clear@@Base+0x7ee0>
  40b584:	stp	x23, x24, [sp, #48]
  40b588:	bl	40b4c8 <clear@@Base+0x7e5c>
  40b58c:	mov	x24, x0
  40b590:	bl	4017b0 <strlen@plt>
  40b594:	mov	w22, w0
  40b598:	ldrb	w0, [x19]
  40b59c:	cbz	w0, 40b610 <clear@@Base+0x7fa4>
  40b5a0:	mov	x20, x21
  40b5a4:	sxtw	x23, w22
  40b5a8:	b	40b5c0 <clear@@Base+0x7f54>
  40b5ac:	mov	x19, x1
  40b5b0:	ldrb	w2, [x19], #1
  40b5b4:	strb	w2, [x20], #1
  40b5b8:	ldrb	w1, [x1, #1]
  40b5bc:	cbz	w1, 40b5ec <clear@@Base+0x7f80>
  40b5c0:	mov	x1, x19
  40b5c4:	cmp	w22, #0x0
  40b5c8:	b.le	40b5ac <clear@@Base+0x7f40>
  40b5cc:	mov	x2, x23
  40b5d0:	mov	x1, x24
  40b5d4:	mov	x0, x19
  40b5d8:	bl	401950 <strncmp@plt>
  40b5dc:	add	x1, x19, x23
  40b5e0:	cmp	w0, #0x0
  40b5e4:	csel	x1, x1, x19, eq  // eq = none
  40b5e8:	b	40b5ac <clear@@Base+0x7f40>
  40b5ec:	ldp	x23, x24, [sp, #48]
  40b5f0:	strb	wzr, [x20]
  40b5f4:	mov	x0, x21
  40b5f8:	ldp	x19, x20, [sp, #16]
  40b5fc:	ldp	x21, x22, [sp, #32]
  40b600:	ldp	x29, x30, [sp], #64
  40b604:	ret
  40b608:	mov	x20, x21
  40b60c:	b	40b5f0 <clear@@Base+0x7f84>
  40b610:	mov	x20, x21
  40b614:	ldp	x23, x24, [sp, #48]
  40b618:	b	40b5f0 <clear@@Base+0x7f84>
  40b61c:	stp	x29, x30, [sp, #-112]!
  40b620:	mov	x29, sp
  40b624:	stp	x19, x20, [sp, #16]
  40b628:	stp	x21, x22, [sp, #32]
  40b62c:	stp	x23, x24, [sp, #48]
  40b630:	mov	x21, x0
  40b634:	bl	40b4c8 <clear@@Base+0x7e5c>
  40b638:	str	x0, [sp, #104]
  40b63c:	bl	4017b0 <strlen@plt>
  40b640:	mov	w24, w0
  40b644:	ldrb	w19, [x21]
  40b648:	cbz	w19, 40b768 <clear@@Base+0x80fc>
  40b64c:	stp	x25, x26, [sp, #64]
  40b650:	stp	x27, x28, [sp, #80]
  40b654:	mov	x22, x21
  40b658:	mov	w23, #0x0                   	// #0
  40b65c:	mov	w28, #0x0                   	// #0
  40b660:	mov	w20, #0x1                   	// #1
  40b664:	adrp	x25, 435000 <winch@@Base+0x1f21c>
  40b668:	add	x25, x25, #0x4b8
  40b66c:	adrp	x27, 435000 <winch@@Base+0x1f21c>
  40b670:	add	x27, x27, #0x4b9
  40b674:	mov	w26, w20
  40b678:	b	40b690 <clear@@Base+0x8024>
  40b67c:	mov	w23, #0x1                   	// #1
  40b680:	b	40b6ac <clear@@Base+0x8040>
  40b684:	mov	w28, w26
  40b688:	ldrb	w19, [x22, #1]!
  40b68c:	cbz	w19, 40b6c8 <clear@@Base+0x805c>
  40b690:	add	w20, w20, #0x1
  40b694:	ldrb	w0, [x25]
  40b698:	cmp	w0, w19
  40b69c:	b.eq	40b67c <clear@@Base+0x8010>  // b.none
  40b6a0:	ldrb	w0, [x27]
  40b6a4:	cmp	w0, w19
  40b6a8:	csel	w23, w23, w26, ne  // ne = any
  40b6ac:	bl	40b3a8 <clear@@Base+0x7d3c>
  40b6b0:	mov	w1, w19
  40b6b4:	bl	401aa0 <strchr@plt>
  40b6b8:	cbz	x0, 40b688 <clear@@Base+0x801c>
  40b6bc:	cbz	w24, 40b684 <clear@@Base+0x8018>
  40b6c0:	add	w20, w20, w24
  40b6c4:	b	40b688 <clear@@Base+0x801c>
  40b6c8:	cbz	w28, 40b770 <clear@@Base+0x8104>
  40b6cc:	cbnz	w23, 40b758 <clear@@Base+0x80ec>
  40b6d0:	mov	x0, x21
  40b6d4:	bl	4017b0 <strlen@plt>
  40b6d8:	add	w19, w0, #0x3
  40b6dc:	mov	w1, #0x1                   	// #1
  40b6e0:	mov	w0, w19
  40b6e4:	bl	401ec0 <setlocale@plt+0x2a0>
  40b6e8:	mov	x22, x0
  40b6ec:	adrp	x1, 435000 <winch@@Base+0x1f21c>
  40b6f0:	ldrb	w5, [x1, #1209]
  40b6f4:	mov	x4, x21
  40b6f8:	adrp	x1, 435000 <winch@@Base+0x1f21c>
  40b6fc:	ldrb	w3, [x1, #1208]
  40b700:	adrp	x2, 418000 <winch@@Base+0x221c>
  40b704:	add	x2, x2, #0x60
  40b708:	sxtw	x1, w19
  40b70c:	bl	401870 <snprintf@plt>
  40b710:	ldp	x25, x26, [sp, #64]
  40b714:	ldp	x27, x28, [sp, #80]
  40b718:	b	40b79c <clear@@Base+0x8130>
  40b71c:	ldr	x1, [sp, #104]
  40b720:	mov	x0, x19
  40b724:	bl	401ac0 <strcpy@plt>
  40b728:	add	x1, x19, x24
  40b72c:	mov	x19, x1
  40b730:	ldrb	w1, [x21], #1
  40b734:	strb	w1, [x19], #1
  40b738:	ldrb	w20, [x21]
  40b73c:	cbz	w20, 40b798 <clear@@Base+0x812c>
  40b740:	bl	40b3a8 <clear@@Base+0x7d3c>
  40b744:	mov	w1, w20
  40b748:	bl	401aa0 <strchr@plt>
  40b74c:	mov	x1, x19
  40b750:	cbz	x0, 40b72c <clear@@Base+0x80c0>
  40b754:	b	40b71c <clear@@Base+0x80b0>
  40b758:	mov	x22, #0x0                   	// #0
  40b75c:	ldp	x25, x26, [sp, #64]
  40b760:	ldp	x27, x28, [sp, #80]
  40b764:	b	40b79c <clear@@Base+0x8130>
  40b768:	mov	w20, #0x1                   	// #1
  40b76c:	b	40b778 <clear@@Base+0x810c>
  40b770:	ldp	x25, x26, [sp, #64]
  40b774:	ldp	x27, x28, [sp, #80]
  40b778:	mov	w1, #0x1                   	// #1
  40b77c:	mov	w0, w20
  40b780:	bl	401ec0 <setlocale@plt+0x2a0>
  40b784:	mov	x22, x0
  40b788:	ldrb	w20, [x21]
  40b78c:	mov	x19, x0
  40b790:	sxtw	x24, w24
  40b794:	cbnz	w20, 40b740 <clear@@Base+0x80d4>
  40b798:	strb	wzr, [x19]
  40b79c:	mov	x0, x22
  40b7a0:	ldp	x19, x20, [sp, #16]
  40b7a4:	ldp	x21, x22, [sp, #32]
  40b7a8:	ldp	x23, x24, [sp, #48]
  40b7ac:	ldp	x29, x30, [sp], #112
  40b7b0:	ret
  40b7b4:	stp	x29, x30, [sp, #-48]!
  40b7b8:	mov	x29, sp
  40b7bc:	stp	x19, x20, [sp, #16]
  40b7c0:	stp	x21, x22, [sp, #32]
  40b7c4:	mov	x19, x0
  40b7c8:	adrp	x0, 418000 <winch@@Base+0x221c>
  40b7cc:	add	x0, x0, #0x68
  40b7d0:	bl	409fcc <clear@@Base+0x6960>
  40b7d4:	mov	x21, x0
  40b7d8:	bl	40a044 <clear@@Base+0x69d8>
  40b7dc:	cbnz	w0, 40b87c <clear@@Base+0x8210>
  40b7e0:	mov	x0, x19
  40b7e4:	bl	40b61c <clear@@Base+0x7fb0>
  40b7e8:	mov	x20, x0
  40b7ec:	cbz	x0, 40b864 <clear@@Base+0x81f8>
  40b7f0:	mov	x0, x21
  40b7f4:	bl	4017b0 <strlen@plt>
  40b7f8:	mov	x19, x0
  40b7fc:	mov	x0, x20
  40b800:	bl	4017b0 <strlen@plt>
  40b804:	add	w19, w19, w0
  40b808:	add	w19, w19, #0x5
  40b80c:	mov	w1, #0x1                   	// #1
  40b810:	mov	w0, w19
  40b814:	bl	401ec0 <setlocale@plt+0x2a0>
  40b818:	mov	x22, x0
  40b81c:	mov	x5, x20
  40b820:	adrp	x4, 418000 <winch@@Base+0x221c>
  40b824:	add	x4, x4, #0x70
  40b828:	mov	x3, x21
  40b82c:	adrp	x2, 418000 <winch@@Base+0x221c>
  40b830:	add	x2, x2, #0x78
  40b834:	sxtw	x1, w19
  40b838:	bl	401870 <snprintf@plt>
  40b83c:	mov	x0, x20
  40b840:	bl	401a90 <free@plt>
  40b844:	adrp	x1, 41c000 <winch@@Base+0x621c>
  40b848:	add	x1, x1, #0x368
  40b84c:	mov	x0, x22
  40b850:	bl	401930 <popen@plt>
  40b854:	mov	x19, x0
  40b858:	mov	x0, x22
  40b85c:	bl	401a90 <free@plt>
  40b860:	b	40b890 <clear@@Base+0x8224>
  40b864:	adrp	x1, 41c000 <winch@@Base+0x621c>
  40b868:	add	x1, x1, #0x368
  40b86c:	mov	x0, x19
  40b870:	bl	401930 <popen@plt>
  40b874:	mov	x19, x0
  40b878:	b	40b890 <clear@@Base+0x8224>
  40b87c:	adrp	x1, 41c000 <winch@@Base+0x621c>
  40b880:	add	x1, x1, #0x368
  40b884:	mov	x0, x19
  40b888:	bl	401930 <popen@plt>
  40b88c:	mov	x19, x0
  40b890:	mov	x0, x19
  40b894:	ldp	x19, x20, [sp, #16]
  40b898:	ldp	x21, x22, [sp, #32]
  40b89c:	ldp	x29, x30, [sp], #48
  40b8a0:	ret
  40b8a4:	stp	x29, x30, [sp, #-48]!
  40b8a8:	mov	x29, sp
  40b8ac:	stp	x19, x20, [sp, #16]
  40b8b0:	stp	x21, x22, [sp, #32]
  40b8b4:	mov	x22, x0
  40b8b8:	adrp	x0, 417000 <winch@@Base+0x121c>
  40b8bc:	add	x0, x0, #0x9c0
  40b8c0:	bl	409fcc <clear@@Base+0x6960>
  40b8c4:	mov	x20, x0
  40b8c8:	cbz	x0, 40b964 <clear@@Base+0x82f8>
  40b8cc:	ldrb	w0, [x0]
  40b8d0:	mov	x21, #0x0                   	// #0
  40b8d4:	cbz	w0, 40b940 <clear@@Base+0x82d4>
  40b8d8:	mov	x0, x20
  40b8dc:	bl	4017b0 <strlen@plt>
  40b8e0:	mov	x19, x0
  40b8e4:	mov	x0, x22
  40b8e8:	bl	4017b0 <strlen@plt>
  40b8ec:	add	w19, w19, w0
  40b8f0:	add	w19, w19, #0x2
  40b8f4:	sxtw	x19, w19
  40b8f8:	mov	x1, #0x1                   	// #1
  40b8fc:	mov	x0, x19
  40b900:	bl	4019d0 <calloc@plt>
  40b904:	mov	x21, x0
  40b908:	cbz	x0, 40b940 <clear@@Base+0x82d4>
  40b90c:	mov	x5, x22
  40b910:	adrp	x4, 417000 <winch@@Base+0x121c>
  40b914:	add	x4, x4, #0xa20
  40b918:	mov	x3, x20
  40b91c:	adrp	x2, 418000 <winch@@Base+0x221c>
  40b920:	add	x2, x2, #0x88
  40b924:	mov	x1, x19
  40b928:	bl	401870 <snprintf@plt>
  40b92c:	mov	w1, #0x0                   	// #0
  40b930:	mov	x0, x21
  40b934:	bl	401920 <open@plt>
  40b938:	tbnz	w0, #31, 40b954 <clear@@Base+0x82e8>
  40b93c:	bl	401a20 <close@plt>
  40b940:	mov	x0, x21
  40b944:	ldp	x19, x20, [sp, #16]
  40b948:	ldp	x21, x22, [sp, #32]
  40b94c:	ldp	x29, x30, [sp], #48
  40b950:	ret
  40b954:	mov	x0, x21
  40b958:	bl	401a90 <free@plt>
  40b95c:	mov	x21, #0x0                   	// #0
  40b960:	b	40b940 <clear@@Base+0x82d4>
  40b964:	mov	x21, x0
  40b968:	b	40b940 <clear@@Base+0x82d4>
  40b96c:	stp	x29, x30, [sp, #-64]!
  40b970:	mov	x29, sp
  40b974:	stp	x19, x20, [sp, #16]
  40b978:	stp	x21, x22, [sp, #32]
  40b97c:	stp	x23, x24, [sp, #48]
  40b980:	mov	x20, x0
  40b984:	ldrb	w1, [x0]
  40b988:	cbz	w1, 40ba1c <clear@@Base+0x83b0>
  40b98c:	mov	x19, x0
  40b990:	mov	w21, #0x0                   	// #0
  40b994:	adrp	x22, 436000 <winch@@Base+0x2021c>
  40b998:	adrp	x23, 436000 <winch@@Base+0x2021c>
  40b99c:	b	40b9dc <clear@@Base+0x8370>
  40b9a0:	cmp	x20, x19
  40b9a4:	b.cs	40b9b4 <clear@@Base+0x8348>  // b.hs, b.nlast
  40b9a8:	ldurb	w0, [x19, #-1]
  40b9ac:	cmp	w0, w1
  40b9b0:	b.eq	40b9f4 <clear@@Base+0x8388>  // b.none
  40b9b4:	ldrb	w0, [x19, #1]
  40b9b8:	cmp	w0, w1
  40b9bc:	b.eq	40b9d4 <clear@@Base+0x8368>  // b.none
  40b9c0:	cmp	w1, #0x25
  40b9c4:	b.eq	40ba04 <clear@@Base+0x8398>  // b.none
  40b9c8:	cmp	w1, #0x23
  40b9cc:	b.eq	40b9fc <clear@@Base+0x8390>  // b.none
  40b9d0:	add	w21, w21, #0x1
  40b9d4:	ldrb	w1, [x19, #1]!
  40b9d8:	cbz	w1, 40ba20 <clear@@Base+0x83b4>
  40b9dc:	sub	w2, w1, #0x23
  40b9e0:	and	w2, w2, #0xfffffffd
  40b9e4:	tst	w2, #0xff
  40b9e8:	b.eq	40b9a0 <clear@@Base+0x8334>  // b.none
  40b9ec:	add	w21, w21, #0x1
  40b9f0:	b	40b9d4 <clear@@Base+0x8368>
  40b9f4:	add	w21, w21, #0x1
  40b9f8:	b	40b9d4 <clear@@Base+0x8368>
  40b9fc:	ldr	x0, [x23, #2152]
  40ba00:	b	40ba08 <clear@@Base+0x839c>
  40ba04:	ldr	x0, [x22, #2160]
  40ba08:	cbz	x0, 40b9d0 <clear@@Base+0x8364>
  40ba0c:	bl	40cddc <clear@@Base+0x9770>
  40ba10:	bl	4017b0 <strlen@plt>
  40ba14:	add	w21, w21, w0
  40ba18:	b	40b9d4 <clear@@Base+0x8368>
  40ba1c:	mov	w21, #0x0                   	// #0
  40ba20:	mov	w1, #0x1                   	// #1
  40ba24:	add	w0, w21, w1
  40ba28:	bl	401ec0 <setlocale@plt+0x2a0>
  40ba2c:	mov	x22, x0
  40ba30:	ldrb	w1, [x20]
  40ba34:	cbz	w1, 40bad8 <clear@@Base+0x846c>
  40ba38:	mov	x19, x0
  40ba3c:	mov	x21, x20
  40ba40:	adrp	x23, 436000 <winch@@Base+0x2021c>
  40ba44:	adrp	x24, 436000 <winch@@Base+0x2021c>
  40ba48:	b	40ba88 <clear@@Base+0x841c>
  40ba4c:	cmp	x20, x21
  40ba50:	b.cs	40ba60 <clear@@Base+0x83f4>  // b.hs, b.nlast
  40ba54:	ldurb	w0, [x21, #-1]
  40ba58:	cmp	w0, w1
  40ba5c:	b.eq	40baa0 <clear@@Base+0x8434>  // b.none
  40ba60:	ldrb	w0, [x21, #1]
  40ba64:	cmp	w0, w1
  40ba68:	b.eq	40ba80 <clear@@Base+0x8414>  // b.none
  40ba6c:	cmp	w1, #0x25
  40ba70:	b.eq	40bab0 <clear@@Base+0x8444>  // b.none
  40ba74:	cmp	w1, #0x23
  40ba78:	b.eq	40baa8 <clear@@Base+0x843c>  // b.none
  40ba7c:	strb	w1, [x19], #1
  40ba80:	ldrb	w1, [x21, #1]!
  40ba84:	cbz	w1, 40badc <clear@@Base+0x8470>
  40ba88:	sub	w2, w1, #0x23
  40ba8c:	and	w2, w2, #0xfffffffd
  40ba90:	tst	w2, #0xff
  40ba94:	b.eq	40ba4c <clear@@Base+0x83e0>  // b.none
  40ba98:	strb	w1, [x19], #1
  40ba9c:	b	40ba80 <clear@@Base+0x8414>
  40baa0:	strb	w1, [x19], #1
  40baa4:	b	40ba80 <clear@@Base+0x8414>
  40baa8:	ldr	x0, [x24, #2152]
  40baac:	b	40bab4 <clear@@Base+0x8448>
  40bab0:	ldr	x0, [x23, #2160]
  40bab4:	cbz	x0, 40ba7c <clear@@Base+0x8410>
  40bab8:	bl	40cddc <clear@@Base+0x9770>
  40babc:	mov	x1, x0
  40bac0:	mov	x0, x19
  40bac4:	bl	401ac0 <strcpy@plt>
  40bac8:	mov	x0, x19
  40bacc:	bl	4017b0 <strlen@plt>
  40bad0:	add	x19, x19, x0
  40bad4:	b	40ba80 <clear@@Base+0x8414>
  40bad8:	mov	x19, x0
  40badc:	strb	wzr, [x19]
  40bae0:	mov	x0, x22
  40bae4:	ldp	x19, x20, [sp, #16]
  40bae8:	ldp	x21, x22, [sp, #32]
  40baec:	ldp	x23, x24, [sp, #48]
  40baf0:	ldp	x29, x30, [sp], #64
  40baf4:	ret
  40baf8:	stp	x29, x30, [sp, #-336]!
  40bafc:	mov	x29, sp
  40bb00:	stp	x19, x20, [sp, #16]
  40bb04:	mov	w19, w0
  40bb08:	bl	404798 <clear@@Base+0x112c>
  40bb0c:	cbnz	w0, 40bb1c <clear@@Base+0x84b0>
  40bb10:	ldp	x19, x20, [sp, #16]
  40bb14:	ldp	x29, x30, [sp], #336
  40bb18:	ret
  40bb1c:	mov	w2, #0x0                   	// #0
  40bb20:	mov	x1, #0x0                   	// #0
  40bb24:	mov	w0, w19
  40bb28:	bl	401850 <lseek@plt>
  40bb2c:	mov	x1, x0
  40bb30:	mov	w0, #0x0                   	// #0
  40bb34:	cmn	x1, #0x1
  40bb38:	b.eq	40bb10 <clear@@Base+0x84a4>  // b.none
  40bb3c:	stp	x23, x24, [sp, #48]
  40bb40:	mov	x2, #0x100                 	// #256
  40bb44:	add	x1, sp, #0x50
  40bb48:	mov	w0, w19
  40bb4c:	bl	401ad0 <read@plt>
  40bb50:	mov	x19, x0
  40bb54:	mov	w23, w0
  40bb58:	mov	w0, #0x0                   	// #0
  40bb5c:	cmp	w19, #0x0
  40bb60:	b.le	40bc2c <clear@@Base+0x85c0>
  40bb64:	add	x0, sp, #0x50
  40bb68:	add	x19, x0, w19, sxtw
  40bb6c:	str	x0, [sp, #72]
  40bb70:	cmp	x19, x0
  40bb74:	b.ls	40bc24 <clear@@Base+0x85b8>  // b.plast
  40bb78:	stp	x21, x22, [sp, #32]
  40bb7c:	mov	w20, #0x0                   	// #0
  40bb80:	adrp	x21, 436000 <winch@@Base+0x2021c>
  40bb84:	add	x21, x21, #0xef0
  40bb88:	mov	w24, #0x1                   	// #1
  40bb8c:	adrp	x22, 43b000 <PC+0x47b8>
  40bb90:	add	x22, x22, #0x258
  40bb94:	b	40bbc4 <clear@@Base+0x8558>
  40bb98:	add	w20, w20, #0x1
  40bb9c:	mov	x1, x19
  40bba0:	add	x0, sp, #0x48
  40bba4:	bl	405204 <clear@@Base+0x1b98>
  40bba8:	b	40bbb8 <clear@@Base+0x854c>
  40bbac:	bl	40578c <clear@@Base+0x2120>
  40bbb0:	cmp	w0, #0x0
  40bbb4:	cinc	w20, w20, ne  // ne = any
  40bbb8:	ldr	x0, [sp, #72]
  40bbbc:	cmp	x0, x19
  40bbc0:	b.cs	40bc10 <clear@@Base+0x85a4>  // b.hs, b.nlast
  40bbc4:	ldr	w1, [x21]
  40bbc8:	cbz	w1, 40bbd8 <clear@@Base+0x856c>
  40bbcc:	mov	w1, w23
  40bbd0:	bl	405118 <clear@@Base+0x1aac>
  40bbd4:	cbz	w0, 40bb98 <clear@@Base+0x852c>
  40bbd8:	mov	x2, x19
  40bbdc:	mov	w1, w24
  40bbe0:	add	x0, sp, #0x48
  40bbe4:	bl	4055d4 <clear@@Base+0x1f68>
  40bbe8:	ldr	w1, [x22]
  40bbec:	cmp	w1, #0x2
  40bbf0:	b.ne	40bbac <clear@@Base+0x8540>  // b.any
  40bbf4:	and	x1, x0, #0xffffffffffffff7f
  40bbf8:	cmp	x1, #0x1b
  40bbfc:	b.ne	40bbac <clear@@Base+0x8540>  // b.any
  40bc00:	mov	x1, x19
  40bc04:	add	x0, sp, #0x48
  40bc08:	bl	40f048 <clear@@Base+0xb9dc>
  40bc0c:	b	40bbb8 <clear@@Base+0x854c>
  40bc10:	ldp	x21, x22, [sp, #32]
  40bc14:	cmp	w20, #0x5
  40bc18:	cset	w0, gt
  40bc1c:	ldp	x23, x24, [sp, #48]
  40bc20:	b	40bb10 <clear@@Base+0x84a4>
  40bc24:	mov	w20, #0x0                   	// #0
  40bc28:	b	40bc14 <clear@@Base+0x85a8>
  40bc2c:	ldp	x23, x24, [sp, #48]
  40bc30:	b	40bb10 <clear@@Base+0x84a4>
  40bc34:	stp	x29, x30, [sp, #-64]!
  40bc38:	mov	x29, sp
  40bc3c:	stp	x21, x22, [sp, #32]
  40bc40:	bl	40b96c <clear@@Base+0x8300>
  40bc44:	mov	x22, x0
  40bc48:	adrp	x0, 43b000 <PC+0x47b8>
  40bc4c:	ldr	w0, [x0, #340]
  40bc50:	cbz	w0, 40bc64 <clear@@Base+0x85f8>
  40bc54:	mov	x0, x22
  40bc58:	ldp	x21, x22, [sp, #32]
  40bc5c:	ldp	x29, x30, [sp], #64
  40bc60:	ret
  40bc64:	bl	40b4c8 <clear@@Base+0x7e5c>
  40bc68:	ldrb	w2, [x0]
  40bc6c:	adrp	x1, 416000 <winch@@Base+0x21c>
  40bc70:	add	x1, x1, #0xff0
  40bc74:	cmp	w2, #0x0
  40bc78:	csel	x0, x1, x0, eq  // eq = none
  40bc7c:	bl	40b61c <clear@@Base+0x7fb0>
  40bc80:	mov	x21, x0
  40bc84:	cbz	x0, 40bc54 <clear@@Base+0x85e8>
  40bc88:	stp	x19, x20, [sp, #16]
  40bc8c:	str	x23, [sp, #48]
  40bc90:	adrp	x0, 418000 <winch@@Base+0x221c>
  40bc94:	add	x0, x0, #0xa0
  40bc98:	bl	409fcc <clear@@Base+0x6960>
  40bc9c:	mov	x23, x0
  40bca0:	bl	40a044 <clear@@Base+0x69d8>
  40bca4:	adrp	x1, 418000 <winch@@Base+0x221c>
  40bca8:	add	x1, x1, #0x90
  40bcac:	cmp	w0, #0x0
  40bcb0:	csel	x23, x1, x23, ne  // ne = any
  40bcb4:	mov	x0, x23
  40bcb8:	bl	4017b0 <strlen@plt>
  40bcbc:	mov	x20, x0
  40bcc0:	mov	x0, x22
  40bcc4:	bl	4017b0 <strlen@plt>
  40bcc8:	add	w20, w20, w0
  40bccc:	bl	40b3a8 <clear@@Base+0x7d3c>
  40bcd0:	bl	4017b0 <strlen@plt>
  40bcd4:	lsl	w1, w0, #3
  40bcd8:	sub	w19, w1, w0
  40bcdc:	add	w19, w19, #0x18
  40bce0:	add	w19, w19, w20
  40bce4:	mov	w1, #0x1                   	// #1
  40bce8:	mov	w0, w19
  40bcec:	bl	401ec0 <setlocale@plt+0x2a0>
  40bcf0:	mov	x20, x0
  40bcf4:	mov	x6, x21
  40bcf8:	adrp	x1, 435000 <winch@@Base+0x1f21c>
  40bcfc:	ldrb	w5, [x1, #1209]
  40bd00:	adrp	x1, 435000 <winch@@Base+0x1f21c>
  40bd04:	ldrb	w4, [x1, #1208]
  40bd08:	mov	x3, x23
  40bd0c:	adrp	x2, 418000 <winch@@Base+0x221c>
  40bd10:	add	x2, x2, #0xb0
  40bd14:	sxtw	x1, w19
  40bd18:	bl	401870 <snprintf@plt>
  40bd1c:	mov	x0, x21
  40bd20:	bl	401a90 <free@plt>
  40bd24:	bl	40b3a8 <clear@@Base+0x7d3c>
  40bd28:	mov	x21, x0
  40bd2c:	ldrb	w19, [x0]
  40bd30:	cbz	w19, 40bd5c <clear@@Base+0x86f0>
  40bd34:	adrp	x23, 418000 <winch@@Base+0x221c>
  40bd38:	add	x23, x23, #0xc8
  40bd3c:	mov	x0, x20
  40bd40:	bl	4017b0 <strlen@plt>
  40bd44:	mov	w2, w19
  40bd48:	mov	x1, x23
  40bd4c:	add	x0, x20, x0
  40bd50:	bl	401820 <sprintf@plt>
  40bd54:	ldrb	w19, [x21, #1]!
  40bd58:	cbnz	w19, 40bd3c <clear@@Base+0x86d0>
  40bd5c:	mov	x0, x20
  40bd60:	bl	4017b0 <strlen@plt>
  40bd64:	mov	x2, x22
  40bd68:	adrp	x1, 418000 <winch@@Base+0x221c>
  40bd6c:	add	x1, x1, #0xd0
  40bd70:	add	x0, x20, x0
  40bd74:	bl	401820 <sprintf@plt>
  40bd78:	mov	x0, x20
  40bd7c:	bl	40b7b4 <clear@@Base+0x8148>
  40bd80:	mov	x19, x0
  40bd84:	mov	x0, x20
  40bd88:	bl	401a90 <free@plt>
  40bd8c:	cbz	x19, 40bdd8 <clear@@Base+0x876c>
  40bd90:	mov	x0, x19
  40bd94:	bl	40b404 <clear@@Base+0x7d98>
  40bd98:	mov	x20, x0
  40bd9c:	mov	x0, x19
  40bda0:	bl	401b90 <pclose@plt>
  40bda4:	ldrb	w0, [x20]
  40bda8:	cbz	w0, 40bdc4 <clear@@Base+0x8758>
  40bdac:	mov	x0, x22
  40bdb0:	bl	401a90 <free@plt>
  40bdb4:	mov	x22, x20
  40bdb8:	ldp	x19, x20, [sp, #16]
  40bdbc:	ldr	x23, [sp, #48]
  40bdc0:	b	40bc54 <clear@@Base+0x85e8>
  40bdc4:	mov	x0, x20
  40bdc8:	bl	401a90 <free@plt>
  40bdcc:	ldp	x19, x20, [sp, #16]
  40bdd0:	ldr	x23, [sp, #48]
  40bdd4:	b	40bc54 <clear@@Base+0x85e8>
  40bdd8:	ldp	x19, x20, [sp, #16]
  40bddc:	ldr	x23, [sp, #48]
  40bde0:	b	40bc54 <clear@@Base+0x85e8>
  40bde4:	stp	x29, x30, [sp, #-48]!
  40bde8:	mov	x29, sp
  40bdec:	stp	x19, x20, [sp, #16]
  40bdf0:	mov	x19, x0
  40bdf4:	adrp	x0, 43b000 <PC+0x47b8>
  40bdf8:	ldr	w0, [x0, #340]
  40bdfc:	cbnz	w0, 40be88 <clear@@Base+0x881c>
  40be00:	str	x21, [sp, #32]
  40be04:	mov	x0, x19
  40be08:	bl	4017b0 <strlen@plt>
  40be0c:	add	w21, w0, #0x2
  40be10:	mov	w1, #0x1                   	// #1
  40be14:	mov	w0, w21
  40be18:	bl	401ec0 <setlocale@plt+0x2a0>
  40be1c:	mov	x20, x0
  40be20:	mov	x3, x19
  40be24:	adrp	x2, 418000 <winch@@Base+0x221c>
  40be28:	add	x2, x2, #0xd8
  40be2c:	sxtw	x1, w21
  40be30:	bl	401870 <snprintf@plt>
  40be34:	mov	x0, x20
  40be38:	bl	40bc34 <clear@@Base+0x85c8>
  40be3c:	mov	x19, x0
  40be40:	bl	40b4f4 <clear@@Base+0x7e88>
  40be44:	mov	x21, x0
  40be48:	mov	x1, x20
  40be4c:	bl	401a60 <strcmp@plt>
  40be50:	cbz	w0, 40be78 <clear@@Base+0x880c>
  40be54:	mov	x0, x21
  40be58:	bl	401a90 <free@plt>
  40be5c:	mov	x0, x20
  40be60:	bl	401a90 <free@plt>
  40be64:	ldr	x21, [sp, #32]
  40be68:	mov	x0, x19
  40be6c:	ldp	x19, x20, [sp, #16]
  40be70:	ldp	x29, x30, [sp], #48
  40be74:	ret
  40be78:	mov	x0, x19
  40be7c:	bl	401a90 <free@plt>
  40be80:	mov	x19, #0x0                   	// #0
  40be84:	b	40be54 <clear@@Base+0x87e8>
  40be88:	mov	x19, #0x0                   	// #0
  40be8c:	b	40be68 <clear@@Base+0x87fc>
  40be90:	mov	x12, #0x1020                	// #4128
  40be94:	sub	sp, sp, x12
  40be98:	stp	x29, x30, [sp]
  40be9c:	mov	x29, sp
  40bea0:	str	x19, [sp, #16]
  40bea4:	mov	x19, x0
  40bea8:	add	x1, sp, #0x20
  40beac:	bl	401b40 <realpath@plt>
  40beb0:	cbz	x0, 40bed0 <clear@@Base+0x8864>
  40beb4:	add	x0, sp, #0x20
  40beb8:	bl	401ef8 <setlocale@plt+0x2d8>
  40bebc:	ldr	x19, [sp, #16]
  40bec0:	ldp	x29, x30, [sp]
  40bec4:	mov	x12, #0x1020                	// #4128
  40bec8:	add	sp, sp, x12
  40becc:	ret
  40bed0:	mov	x0, x19
  40bed4:	bl	401ef8 <setlocale@plt+0x2d8>
  40bed8:	b	40bebc <clear@@Base+0x8850>
  40bedc:	stp	x29, x30, [sp, #-96]!
  40bee0:	mov	x29, sp
  40bee4:	stp	x19, x20, [sp, #16]
  40bee8:	stp	x21, x22, [sp, #32]
  40beec:	mov	x21, x1
  40bef0:	adrp	x1, 43b000 <PC+0x47b8>
  40bef4:	ldr	w1, [x1, #640]
  40bef8:	cbz	w1, 40c0d4 <clear@@Base+0x8a68>
  40befc:	stp	x23, x24, [sp, #48]
  40bf00:	mov	x23, x0
  40bf04:	mov	x22, x2
  40bf08:	adrp	x0, 43b000 <PC+0x47b8>
  40bf0c:	ldr	w20, [x0, #340]
  40bf10:	mov	x19, #0x0                   	// #0
  40bf14:	cbnz	w20, 40c0f8 <clear@@Base+0x8a8c>
  40bf18:	mov	w0, #0xffffffff            	// #-1
  40bf1c:	bl	403ad0 <clear@@Base+0x464>
  40bf20:	adrp	x0, 418000 <winch@@Base+0x221c>
  40bf24:	add	x0, x0, #0xe0
  40bf28:	bl	409fcc <clear@@Base+0x6960>
  40bf2c:	mov	x19, x0
  40bf30:	cbz	x0, 40c110 <clear@@Base+0x8aa4>
  40bf34:	ldrb	w3, [x0]
  40bf38:	cmp	w3, #0x7c
  40bf3c:	b.ne	40bf50 <clear@@Base+0x88e4>  // b.any
  40bf40:	add	w20, w20, #0x1
  40bf44:	ldrb	w3, [x19, #1]!
  40bf48:	cmp	w3, #0x7c
  40bf4c:	b.eq	40bf40 <clear@@Base+0x88d4>  // b.none
  40bf50:	cmp	w3, #0x2d
  40bf54:	b.eq	40c030 <clear@@Base+0x89c4>  // b.none
  40bf58:	adrp	x1, 416000 <winch@@Base+0x21c>
  40bf5c:	add	x1, x1, #0xff0
  40bf60:	mov	x0, x23
  40bf64:	bl	401a60 <strcmp@plt>
  40bf68:	cbz	w0, 40c0dc <clear@@Base+0x8a70>
  40bf6c:	mov	x0, x19
  40bf70:	bl	40b344 <clear@@Base+0x7cd8>
  40bf74:	cmp	w0, #0x1
  40bf78:	b.ne	40c038 <clear@@Base+0x89cc>  // b.any
  40bf7c:	str	x25, [sp, #64]
  40bf80:	mov	x0, x23
  40bf84:	bl	40b61c <clear@@Base+0x7fb0>
  40bf88:	mov	x24, x0
  40bf8c:	mov	x0, x19
  40bf90:	bl	4017b0 <strlen@plt>
  40bf94:	mov	x23, x0
  40bf98:	mov	x0, x24
  40bf9c:	bl	4017b0 <strlen@plt>
  40bfa0:	add	w23, w23, w0
  40bfa4:	add	w23, w23, #0x2
  40bfa8:	mov	w1, #0x1                   	// #1
  40bfac:	mov	w0, w23
  40bfb0:	bl	401ec0 <setlocale@plt+0x2a0>
  40bfb4:	mov	x25, x0
  40bfb8:	mov	x3, x24
  40bfbc:	mov	x2, x19
  40bfc0:	sxtw	x1, w23
  40bfc4:	bl	401870 <snprintf@plt>
  40bfc8:	mov	x0, x24
  40bfcc:	bl	401a90 <free@plt>
  40bfd0:	mov	x0, x25
  40bfd4:	bl	40b7b4 <clear@@Base+0x8148>
  40bfd8:	mov	x23, x0
  40bfdc:	mov	x0, x25
  40bfe0:	bl	401a90 <free@plt>
  40bfe4:	cbz	x23, 40c0e8 <clear@@Base+0x8a7c>
  40bfe8:	cbz	w20, 40c0a8 <clear@@Base+0x8a3c>
  40bfec:	mov	x0, x23
  40bff0:	bl	401890 <fileno@plt>
  40bff4:	mov	w19, w0
  40bff8:	mov	x2, #0x1                   	// #1
  40bffc:	add	x1, sp, #0x5f
  40c000:	bl	401ad0 <read@plt>
  40c004:	cmp	x0, #0x1
  40c008:	b.eq	40c07c <clear@@Base+0x8a10>  // b.none
  40c00c:	mov	x0, x23
  40c010:	bl	401b90 <pclose@plt>
  40c014:	cmp	w0, #0x0
  40c018:	mov	x19, #0x0                   	// #0
  40c01c:	ccmp	w20, #0x1, #0x4, eq  // eq = none
  40c020:	b.gt	40c054 <clear@@Base+0x89e8>
  40c024:	ldp	x23, x24, [sp, #48]
  40c028:	ldr	x25, [sp, #64]
  40c02c:	b	40c0fc <clear@@Base+0x8a90>
  40c030:	add	x19, x19, #0x1
  40c034:	b	40bf6c <clear@@Base+0x8900>
  40c038:	mov	x1, #0x0                   	// #0
  40c03c:	adrp	x0, 418000 <winch@@Base+0x221c>
  40c040:	add	x0, x0, #0xf0
  40c044:	bl	4130e8 <error@@Base>
  40c048:	mov	x19, #0x0                   	// #0
  40c04c:	ldp	x23, x24, [sp, #48]
  40c050:	b	40c0fc <clear@@Base+0x8a90>
  40c054:	str	xzr, [x22]
  40c058:	mov	w0, #0xffffffff            	// #-1
  40c05c:	str	w0, [x21]
  40c060:	adrp	x0, 417000 <winch@@Base+0x121c>
  40c064:	add	x0, x0, #0xfa0
  40c068:	bl	401ef8 <setlocale@plt+0x2d8>
  40c06c:	mov	x19, x0
  40c070:	ldp	x23, x24, [sp, #48]
  40c074:	ldr	x25, [sp, #64]
  40c078:	b	40c0fc <clear@@Base+0x8a90>
  40c07c:	ldrb	w0, [sp, #95]
  40c080:	bl	403ad0 <clear@@Base+0x464>
  40c084:	str	x23, [x22]
  40c088:	str	w19, [x21]
  40c08c:	adrp	x0, 416000 <winch@@Base+0x21c>
  40c090:	add	x0, x0, #0xff0
  40c094:	bl	401ef8 <setlocale@plt+0x2d8>
  40c098:	mov	x19, x0
  40c09c:	ldp	x23, x24, [sp, #48]
  40c0a0:	ldr	x25, [sp, #64]
  40c0a4:	b	40c0fc <clear@@Base+0x8a90>
  40c0a8:	mov	x0, x23
  40c0ac:	bl	40b404 <clear@@Base+0x7d98>
  40c0b0:	mov	x19, x0
  40c0b4:	mov	x0, x23
  40c0b8:	bl	401b90 <pclose@plt>
  40c0bc:	ldrb	w0, [x19]
  40c0c0:	cmp	w0, #0x0
  40c0c4:	csel	x19, x19, xzr, ne  // ne = any
  40c0c8:	ldp	x23, x24, [sp, #48]
  40c0cc:	ldr	x25, [sp, #64]
  40c0d0:	b	40c0fc <clear@@Base+0x8a90>
  40c0d4:	mov	x19, #0x0                   	// #0
  40c0d8:	b	40c0fc <clear@@Base+0x8a90>
  40c0dc:	mov	x19, #0x0                   	// #0
  40c0e0:	ldp	x23, x24, [sp, #48]
  40c0e4:	b	40c0fc <clear@@Base+0x8a90>
  40c0e8:	mov	x19, x23
  40c0ec:	ldp	x23, x24, [sp, #48]
  40c0f0:	ldr	x25, [sp, #64]
  40c0f4:	b	40c0fc <clear@@Base+0x8a90>
  40c0f8:	ldp	x23, x24, [sp, #48]
  40c0fc:	mov	x0, x19
  40c100:	ldp	x19, x20, [sp, #16]
  40c104:	ldp	x21, x22, [sp, #32]
  40c108:	ldp	x29, x30, [sp], #96
  40c10c:	ret
  40c110:	ldp	x23, x24, [sp, #48]
  40c114:	b	40c0fc <clear@@Base+0x8a90>
  40c118:	adrp	x2, 43b000 <PC+0x47b8>
  40c11c:	ldr	w2, [x2, #340]
  40c120:	cbz	w2, 40c128 <clear@@Base+0x8abc>
  40c124:	ret
  40c128:	stp	x29, x30, [sp, #-64]!
  40c12c:	mov	x29, sp
  40c130:	stp	x19, x20, [sp, #16]
  40c134:	stp	x21, x22, [sp, #32]
  40c138:	mov	x21, x0
  40c13c:	mov	x20, x1
  40c140:	mov	w0, #0xffffffff            	// #-1
  40c144:	bl	403ad0 <clear@@Base+0x464>
  40c148:	adrp	x0, 418000 <winch@@Base+0x221c>
  40c14c:	add	x0, x0, #0x120
  40c150:	bl	409fcc <clear@@Base+0x6960>
  40c154:	mov	x19, x0
  40c158:	cbz	x0, 40c1e0 <clear@@Base+0x8b74>
  40c15c:	bl	40b344 <clear@@Base+0x7cd8>
  40c160:	cmp	w0, #0x2
  40c164:	b.gt	40c1f0 <clear@@Base+0x8b84>
  40c168:	str	x23, [sp, #48]
  40c16c:	mov	x0, x19
  40c170:	bl	4017b0 <strlen@plt>
  40c174:	mov	x23, x0
  40c178:	mov	x0, x20
  40c17c:	bl	4017b0 <strlen@plt>
  40c180:	mov	x22, x0
  40c184:	mov	x0, x21
  40c188:	bl	4017b0 <strlen@plt>
  40c18c:	add	w23, w23, w22
  40c190:	add	w22, w0, #0x2
  40c194:	add	w22, w23, w22
  40c198:	mov	w1, #0x1                   	// #1
  40c19c:	mov	w0, w22
  40c1a0:	bl	401ec0 <setlocale@plt+0x2a0>
  40c1a4:	mov	x23, x0
  40c1a8:	mov	x4, x21
  40c1ac:	mov	x3, x20
  40c1b0:	mov	x2, x19
  40c1b4:	sxtw	x1, w22
  40c1b8:	bl	401870 <snprintf@plt>
  40c1bc:	mov	x0, x23
  40c1c0:	bl	40b7b4 <clear@@Base+0x8148>
  40c1c4:	mov	x19, x0
  40c1c8:	mov	x0, x23
  40c1cc:	bl	401a90 <free@plt>
  40c1d0:	cbz	x19, 40c204 <clear@@Base+0x8b98>
  40c1d4:	mov	x0, x19
  40c1d8:	bl	401b90 <pclose@plt>
  40c1dc:	ldr	x23, [sp, #48]
  40c1e0:	ldp	x19, x20, [sp, #16]
  40c1e4:	ldp	x21, x22, [sp, #32]
  40c1e8:	ldp	x29, x30, [sp], #64
  40c1ec:	ret
  40c1f0:	mov	x1, #0x0                   	// #0
  40c1f4:	adrp	x0, 418000 <winch@@Base+0x221c>
  40c1f8:	add	x0, x0, #0x130
  40c1fc:	bl	4130e8 <error@@Base>
  40c200:	b	40c1e0 <clear@@Base+0x8b74>
  40c204:	ldr	x23, [sp, #48]
  40c208:	b	40c1e0 <clear@@Base+0x8b74>
  40c20c:	stp	x29, x30, [sp, #-144]!
  40c210:	mov	x29, sp
  40c214:	add	x2, sp, #0x10
  40c218:	mov	x1, x0
  40c21c:	mov	w0, #0x0                   	// #0
  40c220:	bl	401bc0 <__xstat@plt>
  40c224:	tbnz	w0, #31, 40c240 <clear@@Base+0x8bd4>
  40c228:	ldr	w0, [sp, #32]
  40c22c:	and	w0, w0, #0xf000
  40c230:	cmp	w0, #0x4, lsl #12
  40c234:	cset	w0, eq  // eq = none
  40c238:	ldp	x29, x30, [sp], #144
  40c23c:	ret
  40c240:	mov	w0, #0x0                   	// #0
  40c244:	b	40c238 <clear@@Base+0x8bcc>
  40c248:	stp	x29, x30, [sp, #-160]!
  40c24c:	mov	x29, sp
  40c250:	stp	x19, x20, [sp, #16]
  40c254:	mov	x19, x0
  40c258:	adrp	x0, 43b000 <PC+0x47b8>
  40c25c:	ldr	w0, [x0, #572]
  40c260:	cbnz	w0, 40c270 <clear@@Base+0x8c04>
  40c264:	mov	x0, x19
  40c268:	bl	40c20c <clear@@Base+0x8ba0>
  40c26c:	cbnz	w0, 40c2dc <clear@@Base+0x8c70>
  40c270:	add	x2, sp, #0x20
  40c274:	mov	x1, x19
  40c278:	mov	w0, #0x0                   	// #0
  40c27c:	bl	401bc0 <__xstat@plt>
  40c280:	tbnz	w0, #31, 40c310 <clear@@Base+0x8ca4>
  40c284:	adrp	x0, 43b000 <PC+0x47b8>
  40c288:	ldr	w0, [x0, #572]
  40c28c:	mov	x20, #0x0                   	// #0
  40c290:	cbnz	w0, 40c31c <clear@@Base+0x8cb0>
  40c294:	ldr	w0, [sp, #48]
  40c298:	and	w0, w0, #0xf000
  40c29c:	cmp	w0, #0x8, lsl #12
  40c2a0:	b.eq	40c31c <clear@@Base+0x8cb0>  // b.none
  40c2a4:	mov	x0, x19
  40c2a8:	bl	4017b0 <strlen@plt>
  40c2ac:	mov	w1, #0x1                   	// #1
  40c2b0:	add	w0, w0, #0x2a
  40c2b4:	bl	401ec0 <setlocale@plt+0x2a0>
  40c2b8:	mov	x20, x0
  40c2bc:	mov	x1, x19
  40c2c0:	bl	401ac0 <strcpy@plt>
  40c2c4:	adrp	x1, 435000 <winch@@Base+0x1f21c>
  40c2c8:	add	x1, x1, #0x7b8
  40c2cc:	add	x1, x1, #0x10
  40c2d0:	mov	x0, x20
  40c2d4:	bl	401970 <strcat@plt>
  40c2d8:	b	40c31c <clear@@Base+0x8cb0>
  40c2dc:	mov	x0, x19
  40c2e0:	bl	4017b0 <strlen@plt>
  40c2e4:	mov	w1, #0x1                   	// #1
  40c2e8:	add	w0, w0, #0x10
  40c2ec:	bl	401ec0 <setlocale@plt+0x2a0>
  40c2f0:	mov	x20, x0
  40c2f4:	mov	x1, x19
  40c2f8:	bl	401ac0 <strcpy@plt>
  40c2fc:	adrp	x1, 435000 <winch@@Base+0x1f21c>
  40c300:	add	x1, x1, #0x7b8
  40c304:	mov	x0, x20
  40c308:	bl	401970 <strcat@plt>
  40c30c:	b	40c31c <clear@@Base+0x8cb0>
  40c310:	mov	x0, x19
  40c314:	bl	412ac8 <clear@@Base+0xf45c>
  40c318:	mov	x20, x0
  40c31c:	mov	x0, x20
  40c320:	ldp	x19, x20, [sp, #16]
  40c324:	ldp	x29, x30, [sp], #160
  40c328:	ret
  40c32c:	stp	x29, x30, [sp, #-160]!
  40c330:	mov	x29, sp
  40c334:	str	x19, [sp, #16]
  40c338:	mov	w19, w0
  40c33c:	add	x2, sp, #0x20
  40c340:	mov	w1, w0
  40c344:	mov	w0, #0x0                   	// #0
  40c348:	bl	401b20 <__fxstat@plt>
  40c34c:	tbnz	w0, #31, 40c360 <clear@@Base+0x8cf4>
  40c350:	ldr	x0, [sp, #80]
  40c354:	ldr	x19, [sp, #16]
  40c358:	ldp	x29, x30, [sp], #160
  40c35c:	ret
  40c360:	mov	w2, #0x2                   	// #2
  40c364:	mov	x1, #0x0                   	// #0
  40c368:	mov	w0, w19
  40c36c:	bl	401850 <lseek@plt>
  40c370:	b	40c354 <clear@@Base+0x8ce8>
  40c374:	adrp	x0, 418000 <winch@@Base+0x221c>
  40c378:	add	x0, x0, #0x70
  40c37c:	ret
  40c380:	stp	x29, x30, [sp, #-32]!
  40c384:	mov	x29, sp
  40c388:	str	x19, [sp, #16]
  40c38c:	mov	x19, x0
  40c390:	bl	4017b0 <strlen@plt>
  40c394:	add	x1, x19, x0
  40c398:	cmp	x1, x19
  40c39c:	b.ls	40c3bc <clear@@Base+0x8d50>  // b.plast
  40c3a0:	sub	x3, x1, #0x1
  40c3a4:	ldurb	w2, [x1, #-1]
  40c3a8:	cmp	w2, #0x2f
  40c3ac:	b.eq	40c3b8 <clear@@Base+0x8d4c>  // b.none
  40c3b0:	mov	x1, x3
  40c3b4:	b	40c398 <clear@@Base+0x8d2c>
  40c3b8:	mov	x19, x1
  40c3bc:	mov	x0, x19
  40c3c0:	ldr	x19, [sp, #16]
  40c3c4:	ldp	x29, x30, [sp], #32
  40c3c8:	ret
  40c3cc:	stp	x29, x30, [sp, #-16]!
  40c3d0:	mov	x29, sp
  40c3d4:	adrp	x0, 43b000 <PC+0x47b8>
  40c3d8:	ldr	w0, [x0, #556]
  40c3dc:	cbnz	w0, 40c3ec <clear@@Base+0x8d80>
  40c3e0:	bl	40363c <setlocale@plt+0x1a1c>
  40c3e4:	ldp	x29, x30, [sp], #16
  40c3e8:	ret
  40c3ec:	bl	403604 <setlocale@plt+0x19e4>
  40c3f0:	b	40c3e4 <clear@@Base+0x8d78>
  40c3f4:	stp	x29, x30, [sp, #-32]!
  40c3f8:	mov	x29, sp
  40c3fc:	stp	x19, x20, [sp, #16]
  40c400:	adrp	x0, 43b000 <PC+0x47b8>
  40c404:	ldr	w19, [x0, #444]
  40c408:	cbz	w19, 40c420 <clear@@Base+0x8db4>
  40c40c:	mov	w19, #0x0                   	// #0
  40c410:	mov	w0, w19
  40c414:	ldp	x19, x20, [sp, #16]
  40c418:	ldp	x29, x30, [sp], #32
  40c41c:	ret
  40c420:	bl	403bf4 <clear@@Base+0x588>
  40c424:	cmn	x0, #0x1
  40c428:	b.eq	40c410 <clear@@Base+0x8da4>  // b.none
  40c42c:	mov	w0, #0xfffffffe            	// #-2
  40c430:	bl	41362c <error@@Base+0x544>
  40c434:	mov	x20, x0
  40c438:	mov	w19, #0x1                   	// #1
  40c43c:	cmn	x0, #0x1
  40c440:	b.eq	40c410 <clear@@Base+0x8da4>  // b.none
  40c444:	bl	403bf4 <clear@@Base+0x588>
  40c448:	cmp	x0, x20
  40c44c:	cset	w19, eq  // eq = none
  40c450:	b	40c410 <clear@@Base+0x8da4>
  40c454:	stp	x29, x30, [sp, #-16]!
  40c458:	mov	x29, sp
  40c45c:	bl	40c3f4 <clear@@Base+0x8d88>
  40c460:	cbnz	w0, 40c46c <clear@@Base+0x8e00>
  40c464:	ldp	x29, x30, [sp], #16
  40c468:	ret
  40c46c:	mov	w0, #0x0                   	// #0
  40c470:	bl	41362c <error@@Base+0x544>
  40c474:	add	x0, x0, #0x1
  40c478:	cmp	x0, #0x1
  40c47c:	cset	w0, ls  // ls = plast
  40c480:	b	40c464 <clear@@Base+0x8df8>
  40c484:	adrp	x0, 43b000 <PC+0x47b8>
  40c488:	ldr	w0, [x0, #464]
  40c48c:	cbnz	w0, 40c494 <clear@@Base+0x8e28>
  40c490:	ret
  40c494:	stp	x29, x30, [sp, #-16]!
  40c498:	mov	x29, sp
  40c49c:	adrp	x0, 43b000 <PC+0x47b8>
  40c4a0:	str	wzr, [x0, #464]
  40c4a4:	bl	40d908 <clear@@Base+0xa29c>
  40c4a8:	ldp	x29, x30, [sp], #16
  40c4ac:	ret
  40c4b0:	stp	x29, x30, [sp, #-96]!
  40c4b4:	mov	x29, sp
  40c4b8:	stp	x19, x20, [sp, #16]
  40c4bc:	stp	x21, x22, [sp, #32]
  40c4c0:	stp	x23, x24, [sp, #48]
  40c4c4:	stp	x27, x28, [sp, #80]
  40c4c8:	mov	w23, w0
  40c4cc:	mov	x20, x1
  40c4d0:	mov	w28, w2
  40c4d4:	mov	w19, w3
  40c4d8:	mov	w21, w4
  40c4dc:	bl	40c484 <clear@@Base+0x8e18>
  40c4e0:	cbz	w19, 40c4f8 <clear@@Base+0x8e8c>
  40c4e4:	adrp	x0, 43b000 <PC+0x47b8>
  40c4e8:	ldr	w0, [x0, #384]
  40c4ec:	mov	w24, #0x1                   	// #1
  40c4f0:	cmp	w0, w23
  40c4f4:	b.le	40c510 <clear@@Base+0x8ea4>
  40c4f8:	adrp	x0, 43b000 <PC+0x47b8>
  40c4fc:	ldr	w0, [x0, #628]
  40c500:	cmp	w0, #0x0
  40c504:	mov	w24, #0x0                   	// #0
  40c508:	ccmp	w0, w23, #0x0, ge  // ge = tcont
  40c50c:	b.lt	40c5dc <clear@@Base+0x8f70>  // b.tstop
  40c510:	adrp	x0, 43b000 <PC+0x47b8>
  40c514:	ldr	w0, [x0, #636]
  40c518:	cmp	w0, #0x2
  40c51c:	b.ne	40c5f4 <clear@@Base+0x8f88>  // b.any
  40c520:	adrp	x0, 437000 <PC+0x7b8>
  40c524:	ldr	w1, [x0, #2140]
  40c528:	lsl	w1, w1, #2
  40c52c:	adrp	x0, 43b000 <PC+0x47b8>
  40c530:	ldr	w0, [x0, #444]
  40c534:	mov	w2, #0xffffffff            	// #-1
  40c538:	cmp	w0, #0x0
  40c53c:	cneg	w2, w2, ne  // ne = any
  40c540:	add	x1, x20, w1, sxtw
  40c544:	mov	x0, x20
  40c548:	bl	415614 <error@@Base+0x252c>
  40c54c:	mov	x0, x20
  40c550:	bl	4153b0 <error@@Base+0x22c8>
  40c554:	mov	x20, x0
  40c558:	cbnz	w24, 40c5b4 <clear@@Base+0x8f48>
  40c55c:	adrp	x0, 43b000 <PC+0x47b8>
  40c560:	ldr	w0, [x0, #524]
  40c564:	cbz	w0, 40c57c <clear@@Base+0x8f10>
  40c568:	adrp	x0, 43b000 <PC+0x47b8>
  40c56c:	ldr	w0, [x0, #384]
  40c570:	sub	w0, w0, #0x1
  40c574:	cmp	w0, w23
  40c578:	b.le	40c60c <clear@@Base+0x8fa0>
  40c57c:	mov	w0, #0xfffffffe            	// #-2
  40c580:	bl	41362c <error@@Base+0x544>
  40c584:	cmp	x0, x20
  40c588:	b.eq	40c634 <clear@@Base+0x8fc8>  // b.none
  40c58c:	bl	413728 <error@@Base+0x640>
  40c590:	mov	x0, x20
  40c594:	bl	41368c <error@@Base+0x5a4>
  40c598:	adrp	x0, 43b000 <PC+0x47b8>
  40c59c:	ldr	w0, [x0, #524]
  40c5a0:	cbnz	w0, 40c640 <clear@@Base+0x8fd4>
  40c5a4:	adrp	x0, 435000 <winch@@Base+0x1f21c>
  40c5a8:	ldr	w0, [x0, #2036]
  40c5ac:	mov	w28, #0x1                   	// #1
  40c5b0:	cbz	w0, 40c650 <clear@@Base+0x8fe4>
  40c5b4:	cmp	w23, #0x0
  40c5b8:	b.le	40c6fc <clear@@Base+0x9090>
  40c5bc:	stp	x25, x26, [sp, #64]
  40c5c0:	mov	w19, #0x0                   	// #0
  40c5c4:	adrp	x25, 43b000 <PC+0x47b8>
  40c5c8:	add	x25, x25, #0x1d8
  40c5cc:	mov	w26, #0x1                   	// #1
  40c5d0:	adrp	x27, 435000 <winch@@Base+0x1f21c>
  40c5d4:	add	x27, x27, #0x7f4
  40c5d8:	b	40c74c <clear@@Base+0x90e0>
  40c5dc:	adrp	x0, 43b000 <PC+0x47b8>
  40c5e0:	ldr	w0, [x0, #384]
  40c5e4:	sub	w0, w0, #0x1
  40c5e8:	cmp	w0, w23
  40c5ec:	cset	w24, ne  // ne = any
  40c5f0:	b	40c510 <clear@@Base+0x8ea4>
  40c5f4:	bl	4155e0 <error@@Base+0x24f8>
  40c5f8:	adrp	x1, 43b000 <PC+0x47b8>
  40c5fc:	ldr	w1, [x1, #528]
  40c600:	orr	w0, w0, w1
  40c604:	cbz	w0, 40c558 <clear@@Base+0x8eec>
  40c608:	b	40c520 <clear@@Base+0x8eb4>
  40c60c:	bl	403bf4 <clear@@Base+0x588>
  40c610:	cmp	x0, x20
  40c614:	b.eq	40c57c <clear@@Base+0x8f10>  // b.none
  40c618:	bl	413728 <error@@Base+0x640>
  40c61c:	mov	x0, x20
  40c620:	bl	41368c <error@@Base+0x5a4>
  40c624:	bl	40366c <clear@@Base>
  40c628:	bl	40342c <setlocale@plt+0x180c>
  40c62c:	mov	w28, #0x1                   	// #1
  40c630:	b	40c57c <clear@@Base+0x8f10>
  40c634:	bl	413810 <error@@Base+0x728>
  40c638:	cbz	w0, 40c5b4 <clear@@Base+0x8f48>
  40c63c:	b	40c58c <clear@@Base+0x8f20>
  40c640:	bl	40366c <clear@@Base>
  40c644:	bl	40342c <setlocale@plt+0x180c>
  40c648:	mov	w28, #0x1                   	// #1
  40c64c:	b	40c5b4 <clear@@Base+0x8f48>
  40c650:	adrp	x0, 418000 <winch@@Base+0x221c>
  40c654:	add	x0, x0, #0x168
  40c658:	bl	412d5c <clear@@Base+0xf6f0>
  40c65c:	b	40c5b4 <clear@@Base+0x8f48>
  40c660:	mov	x0, x20
  40c664:	bl	40ce8c <clear@@Base+0x9820>
  40c668:	bl	4153b0 <error@@Base+0x22c8>
  40c66c:	mov	x20, x0
  40c670:	cmn	x0, #0x1
  40c674:	b.ne	40c728 <clear@@Base+0x90bc>  // b.any
  40c678:	cbnz	w28, 40c68c <clear@@Base+0x9020>
  40c67c:	mov	w0, #0x0                   	// #0
  40c680:	bl	41362c <error@@Base+0x544>
  40c684:	cmn	x0, #0x1
  40c688:	b.ne	40c6c4 <clear@@Base+0x9058>  // b.any
  40c68c:	mov	w1, #0x0                   	// #0
  40c690:	mov	w0, #0x0                   	// #0
  40c694:	bl	4137c8 <error@@Base+0x6e0>
  40c698:	cbnz	w0, 40c760 <clear@@Base+0x90f4>
  40c69c:	mov	w1, w26
  40c6a0:	mov	w0, w26
  40c6a4:	bl	4137c8 <error@@Base+0x6e0>
  40c6a8:	cbnz	w0, 40c760 <clear@@Base+0x90f4>
  40c6ac:	adrp	x0, 43b000 <PC+0x47b8>
  40c6b0:	ldr	w1, [x0, #384]
  40c6b4:	sub	w1, w1, #0x1
  40c6b8:	mov	w0, #0x2                   	// #2
  40c6bc:	bl	4137c8 <error@@Base+0x6e0>
  40c6c0:	cbz	w0, 40c760 <clear@@Base+0x90f4>
  40c6c4:	cbz	w22, 40c6f8 <clear@@Base+0x908c>
  40c6c8:	ldp	x25, x26, [sp, #64]
  40c6cc:	cbnz	w24, 40c71c <clear@@Base+0x90b0>
  40c6d0:	adrp	x0, 435000 <winch@@Base+0x1f21c>
  40c6d4:	str	wzr, [x0, #2036]
  40c6d8:	mov	w0, #0xffffffff            	// #-1
  40c6dc:	bl	40ffec <clear@@Base+0xc980>
  40c6e0:	ldp	x19, x20, [sp, #16]
  40c6e4:	ldp	x21, x22, [sp, #32]
  40c6e8:	ldp	x23, x24, [sp, #48]
  40c6ec:	ldp	x27, x28, [sp, #80]
  40c6f0:	ldp	x29, x30, [sp], #96
  40c6f4:	ret
  40c6f8:	ldp	x25, x26, [sp, #64]
  40c6fc:	adrp	x0, 43b000 <PC+0x47b8>
  40c700:	ldr	w0, [x0, #444]
  40c704:	cbnz	w0, 40c6cc <clear@@Base+0x9060>
  40c708:	adrp	x0, 435000 <winch@@Base+0x1f21c>
  40c70c:	ldr	w0, [x0, #2040]
  40c710:	cbz	w0, 40c6cc <clear@@Base+0x9060>
  40c714:	bl	40c3cc <clear@@Base+0x8d60>
  40c718:	b	40c6d0 <clear@@Base+0x9064>
  40c71c:	bl	40d908 <clear@@Base+0xa29c>
  40c720:	b	40c6d0 <clear@@Base+0x9064>
  40c724:	mov	x20, #0x0                   	// #0
  40c728:	mov	x0, x20
  40c72c:	bl	41368c <error@@Base+0x5a4>
  40c730:	add	w22, w19, #0x1
  40c734:	cbnz	w24, 40c740 <clear@@Base+0x90d4>
  40c738:	bl	412cc8 <clear@@Base+0xf65c>
  40c73c:	str	w26, [x25]
  40c740:	add	w19, w19, #0x1
  40c744:	cmp	w19, w23
  40c748:	b.eq	40c6c4 <clear@@Base+0x9058>  // b.none
  40c74c:	mov	w22, w19
  40c750:	cmp	w21, #0x0
  40c754:	b.le	40c660 <clear@@Base+0x8ff4>
  40c758:	subs	w21, w21, #0x1
  40c75c:	b.eq	40c724 <clear@@Base+0x90b8>  // b.none
  40c760:	mov	x0, x20
  40c764:	bl	41368c <error@@Base+0x5a4>
  40c768:	add	w22, w19, #0x1
  40c76c:	cbnz	w24, 40c740 <clear@@Base+0x90d4>
  40c770:	ldr	w0, [x27]
  40c774:	cmp	w0, #0x0
  40c778:	ccmn	x20, #0x1, #0x0, ne  // ne = any
  40c77c:	b.ne	40c738 <clear@@Base+0x90cc>  // b.any
  40c780:	adrp	x0, 43a000 <PC+0x37b8>
  40c784:	ldr	x0, [x0, #736]
  40c788:	mov	x20, #0xffffffffffffffff    	// #-1
  40c78c:	cbnz	x0, 40c738 <clear@@Base+0x90cc>
  40c790:	adrp	x0, 43b000 <PC+0x47b8>
  40c794:	ldr	w0, [x0, #524]
  40c798:	adrp	x1, 43a000 <PC+0x37b8>
  40c79c:	ldr	w1, [x1, #808]
  40c7a0:	orr	w0, w0, w1
  40c7a4:	cbnz	w0, 40c738 <clear@@Base+0x90cc>
  40c7a8:	adrp	x0, 43b000 <PC+0x47b8>
  40c7ac:	str	w26, [x0, #464]
  40c7b0:	b	40c740 <clear@@Base+0x90d4>
  40c7b4:	adrp	x0, 437000 <PC+0x7b8>
  40c7b8:	ldr	w1, [x0, #2104]
  40c7bc:	mov	w0, #0x0                   	// #0
  40c7c0:	cbnz	w1, 40c7e0 <clear@@Base+0x9174>
  40c7c4:	adrp	x0, 43b000 <PC+0x47b8>
  40c7c8:	ldr	w0, [x0, #516]
  40c7cc:	tbz	w0, #31, 40c7e0 <clear@@Base+0x9174>
  40c7d0:	adrp	x0, 43b000 <PC+0x47b8>
  40c7d4:	ldr	w1, [x0, #524]
  40c7d8:	mov	w0, #0x2710                	// #10000
  40c7dc:	cbnz	w1, 40c7e4 <clear@@Base+0x9178>
  40c7e0:	ret
  40c7e4:	adrp	x0, 43b000 <PC+0x47b8>
  40c7e8:	ldr	w0, [x0, #384]
  40c7ec:	sub	w0, w0, #0x2
  40c7f0:	b	40c7e0 <clear@@Base+0x9174>
  40c7f4:	stp	x29, x30, [sp, #-64]!
  40c7f8:	mov	x29, sp
  40c7fc:	stp	x19, x20, [sp, #16]
  40c800:	stp	x21, x22, [sp, #32]
  40c804:	str	x23, [sp, #48]
  40c808:	mov	w21, w0
  40c80c:	mov	x19, x1
  40c810:	mov	w23, w2
  40c814:	mov	w22, w3
  40c818:	bl	40c484 <clear@@Base+0x8e18>
  40c81c:	bl	40c7b4 <clear@@Base+0x9148>
  40c820:	cmp	w0, w21
  40c824:	b.lt	40c840 <clear@@Base+0x91d4>  // b.tstop
  40c828:	cbz	w22, 40c844 <clear@@Base+0x91d8>
  40c82c:	adrp	x0, 43b000 <PC+0x47b8>
  40c830:	ldr	w0, [x0, #384]
  40c834:	cmp	w0, w21
  40c838:	cset	w22, le
  40c83c:	b	40c844 <clear@@Base+0x91d8>
  40c840:	mov	w22, #0x1                   	// #1
  40c844:	adrp	x0, 43b000 <PC+0x47b8>
  40c848:	ldr	w0, [x0, #636]
  40c84c:	cmp	w0, #0x2
  40c850:	b.ne	40c88c <clear@@Base+0x9220>  // b.any
  40c854:	adrp	x0, 437000 <PC+0x7b8>
  40c858:	ldr	w1, [x0, #2140]
  40c85c:	add	w1, w1, w1, lsl #1
  40c860:	sxtw	x1, w1
  40c864:	sub	x0, x19, x1
  40c868:	cmp	x1, x19
  40c86c:	mov	w2, #0xffffffff            	// #-1
  40c870:	mov	x1, x19
  40c874:	csel	x0, x0, xzr, le
  40c878:	bl	415614 <error@@Base+0x252c>
  40c87c:	cmp	w21, #0x0
  40c880:	b.le	40c914 <clear@@Base+0x92a8>
  40c884:	mov	w20, #0x0                   	// #0
  40c888:	b	40c8b8 <clear@@Base+0x924c>
  40c88c:	bl	4155e0 <error@@Base+0x24f8>
  40c890:	adrp	x1, 43b000 <PC+0x47b8>
  40c894:	ldr	w1, [x1, #528]
  40c898:	orr	w0, w0, w1
  40c89c:	cbz	w0, 40c87c <clear@@Base+0x9210>
  40c8a0:	b	40c854 <clear@@Base+0x91e8>
  40c8a4:	bl	40342c <setlocale@plt+0x180c>
  40c8a8:	bl	403454 <setlocale@plt+0x1834>
  40c8ac:	bl	412cc8 <clear@@Base+0xf65c>
  40c8b0:	cmp	w21, w20
  40c8b4:	b.eq	40c8e4 <clear@@Base+0x9278>  // b.none
  40c8b8:	mov	x0, x19
  40c8bc:	bl	415410 <error@@Base+0x2328>
  40c8c0:	bl	40d240 <clear@@Base+0x9bd4>
  40c8c4:	mov	x19, x0
  40c8c8:	cmp	w23, #0x0
  40c8cc:	ccmn	x0, #0x1, #0x0, eq  // eq = none
  40c8d0:	b.eq	40c8e4 <clear@@Base+0x9278>  // b.none
  40c8d4:	bl	4136e0 <error@@Base+0x5f8>
  40c8d8:	add	w20, w20, #0x1
  40c8dc:	cbnz	w22, 40c8b0 <clear@@Base+0x9244>
  40c8e0:	b	40c8a4 <clear@@Base+0x9238>
  40c8e4:	cbz	w20, 40c914 <clear@@Base+0x92a8>
  40c8e8:	cbnz	w22, 40c928 <clear@@Base+0x92bc>
  40c8ec:	adrp	x0, 43b000 <PC+0x47b8>
  40c8f0:	ldr	w0, [x0, #624]
  40c8f4:	cbz	w0, 40c930 <clear@@Base+0x92c4>
  40c8f8:	mov	w0, #0xffffffff            	// #-1
  40c8fc:	bl	40ffec <clear@@Base+0xc980>
  40c900:	ldp	x19, x20, [sp, #16]
  40c904:	ldp	x21, x22, [sp, #32]
  40c908:	ldr	x23, [sp, #48]
  40c90c:	ldp	x29, x30, [sp], #64
  40c910:	ret
  40c914:	adrp	x0, 435000 <winch@@Base+0x1f21c>
  40c918:	ldr	w0, [x0, #2040]
  40c91c:	cbz	w0, 40c8e8 <clear@@Base+0x927c>
  40c920:	bl	40c3cc <clear@@Base+0x8d60>
  40c924:	b	40c8f8 <clear@@Base+0x928c>
  40c928:	bl	40d908 <clear@@Base+0xa29c>
  40c92c:	b	40c8f8 <clear@@Base+0x928c>
  40c930:	bl	403480 <setlocale@plt+0x1860>
  40c934:	b	40c8f8 <clear@@Base+0x928c>
  40c938:	stp	x29, x30, [sp, #-64]!
  40c93c:	mov	x29, sp
  40c940:	stp	x19, x20, [sp, #16]
  40c944:	stp	x21, x22, [sp, #32]
  40c948:	mov	w22, w0
  40c94c:	mov	w20, w1
  40c950:	mov	w21, w2
  40c954:	bl	41267c <clear@@Base+0xf010>
  40c958:	cbz	w0, 40c964 <clear@@Base+0x92f8>
  40c95c:	bl	40c3f4 <clear@@Base+0x8d88>
  40c960:	cbnz	w0, 40c9fc <clear@@Base+0x9390>
  40c964:	mov	w0, #0xfffffffe            	// #-2
  40c968:	bl	41362c <error@@Base+0x544>
  40c96c:	mov	x19, x0
  40c970:	cmn	x0, #0x1
  40c974:	b.ne	40c9d4 <clear@@Base+0x9368>  // b.any
  40c978:	cbnz	w20, 40ca1c <clear@@Base+0x93b0>
  40c97c:	adrp	x0, 43b000 <PC+0x47b8>
  40c980:	ldr	w0, [x0, #444]
  40c984:	cbz	w0, 40ca38 <clear@@Base+0x93cc>
  40c988:	bl	413810 <error@@Base+0x728>
  40c98c:	mov	x19, #0x0                   	// #0
  40c990:	cbnz	w0, 40c9d4 <clear@@Base+0x9368>
  40c994:	stp	x23, x24, [sp, #48]
  40c998:	mov	w24, #0x1                   	// #1
  40c99c:	mov	w23, #0xfffffffe            	// #-2
  40c9a0:	mov	w0, #0x0                   	// #0
  40c9a4:	bl	41362c <error@@Base+0x544>
  40c9a8:	mov	x1, x0
  40c9ac:	mov	w3, #0x0                   	// #0
  40c9b0:	mov	w2, w24
  40c9b4:	mov	w0, w24
  40c9b8:	bl	40c7f4 <clear@@Base+0x9188>
  40c9bc:	mov	w0, w23
  40c9c0:	bl	41362c <error@@Base+0x544>
  40c9c4:	mov	x19, x0
  40c9c8:	cmn	x0, #0x1
  40c9cc:	b.eq	40c9a0 <clear@@Base+0x9334>  // b.none
  40c9d0:	ldp	x23, x24, [sp, #48]
  40c9d4:	mov	w4, #0x0                   	// #0
  40c9d8:	mov	w3, w21
  40c9dc:	mov	w2, w20
  40c9e0:	mov	x1, x19
  40c9e4:	mov	w0, w22
  40c9e8:	bl	40c4b0 <clear@@Base+0x8e44>
  40c9ec:	ldp	x19, x20, [sp, #16]
  40c9f0:	ldp	x21, x22, [sp, #32]
  40c9f4:	ldp	x29, x30, [sp], #64
  40c9f8:	ret
  40c9fc:	bl	4049b0 <clear@@Base+0x1344>
  40ca00:	tbnz	w0, #3, 40c964 <clear@@Base+0x92f8>
  40ca04:	mov	w0, #0x1                   	// #1
  40ca08:	bl	40b080 <clear@@Base+0x7a14>
  40ca0c:	cbz	w0, 40c9ec <clear@@Base+0x9380>
  40ca10:	mov	w0, #0x0                   	// #0
  40ca14:	bl	401e44 <setlocale@plt+0x224>
  40ca18:	b	40c9ec <clear@@Base+0x9380>
  40ca1c:	adrp	x0, 43b000 <PC+0x47b8>
  40ca20:	ldr	w1, [x0, #384]
  40ca24:	sub	w1, w1, #0x1
  40ca28:	mov	w0, #0x2                   	// #2
  40ca2c:	bl	4137c8 <error@@Base+0x6e0>
  40ca30:	cbz	w0, 40c9d4 <clear@@Base+0x9368>
  40ca34:	b	40c97c <clear@@Base+0x9310>
  40ca38:	bl	40c3cc <clear@@Base+0x8d60>
  40ca3c:	b	40c9ec <clear@@Base+0x9380>
  40ca40:	stp	x29, x30, [sp, #-48]!
  40ca44:	mov	x29, sp
  40ca48:	stp	x19, x20, [sp, #16]
  40ca4c:	stp	x21, x22, [sp, #32]
  40ca50:	mov	w21, w0
  40ca54:	mov	w20, w1
  40ca58:	mov	w22, w2
  40ca5c:	mov	w0, #0x0                   	// #0
  40ca60:	bl	41362c <error@@Base+0x544>
  40ca64:	mov	x19, x0
  40ca68:	cmn	x0, #0x1
  40ca6c:	b.ne	40ca80 <clear@@Base+0x9414>  // b.any
  40ca70:	cbz	w20, 40caa4 <clear@@Base+0x9438>
  40ca74:	mov	w0, #0xffffffff            	// #-1
  40ca78:	bl	41362c <error@@Base+0x544>
  40ca7c:	cbz	x0, 40caa4 <clear@@Base+0x9438>
  40ca80:	mov	w3, w22
  40ca84:	mov	w2, w20
  40ca88:	mov	x1, x19
  40ca8c:	mov	w0, w21
  40ca90:	bl	40c7f4 <clear@@Base+0x9188>
  40ca94:	ldp	x19, x20, [sp, #16]
  40ca98:	ldp	x21, x22, [sp, #32]
  40ca9c:	ldp	x29, x30, [sp], #48
  40caa0:	ret
  40caa4:	bl	40c3cc <clear@@Base+0x8d60>
  40caa8:	b	40ca94 <clear@@Base+0x9428>
  40caac:	stp	x29, x30, [sp, #-32]!
  40cab0:	mov	x29, sp
  40cab4:	stp	x19, x20, [sp, #16]
  40cab8:	adrp	x0, 43b000 <PC+0x47b8>
  40cabc:	ldr	w0, [x0, #384]
  40cac0:	cmp	w0, #0x0
  40cac4:	b.le	40cb10 <clear@@Base+0x94a4>
  40cac8:	mov	x0, #0x0                   	// #0
  40cacc:	mov	w19, #0x0                   	// #0
  40cad0:	adrp	x20, 43b000 <PC+0x47b8>
  40cad4:	add	x20, x20, #0x180
  40cad8:	bl	40ce8c <clear@@Base+0x9820>
  40cadc:	cmn	x0, #0x1
  40cae0:	b.eq	40caf4 <clear@@Base+0x9488>  // b.none
  40cae4:	add	w19, w19, #0x1
  40cae8:	ldr	w1, [x20]
  40caec:	cmp	w1, w19
  40caf0:	b.gt	40cad8 <clear@@Base+0x946c>
  40caf4:	adrp	x0, 43b000 <PC+0x47b8>
  40caf8:	ldr	w0, [x0, #384]
  40cafc:	cmp	w0, w19
  40cb00:	cset	w0, gt
  40cb04:	ldp	x19, x20, [sp, #16]
  40cb08:	ldp	x29, x30, [sp], #32
  40cb0c:	ret
  40cb10:	mov	w19, #0x0                   	// #0
  40cb14:	b	40caf4 <clear@@Base+0x9488>
  40cb18:	adrp	x1, 435000 <winch@@Base+0x1f21c>
  40cb1c:	add	x1, x1, #0x800
  40cb20:	cmp	x0, #0x0
  40cb24:	csel	x0, x1, x0, eq  // eq = none
  40cb28:	ldr	x0, [x0]
  40cb2c:	adrp	x1, 435000 <winch@@Base+0x1f21c>
  40cb30:	add	x1, x1, #0x800
  40cb34:	cmp	x0, x1
  40cb38:	csel	x0, x0, xzr, ne  // ne = any
  40cb3c:	ret
  40cb40:	adrp	x1, 435000 <winch@@Base+0x1f21c>
  40cb44:	add	x1, x1, #0x800
  40cb48:	cmp	x0, #0x0
  40cb4c:	csel	x0, x1, x0, eq  // eq = none
  40cb50:	ldr	x0, [x0, #8]
  40cb54:	adrp	x1, 435000 <winch@@Base+0x1f21c>
  40cb58:	add	x1, x1, #0x800
  40cb5c:	cmp	x0, x1
  40cb60:	csel	x0, x0, xzr, ne  // ne = any
  40cb64:	ret
  40cb68:	stp	x29, x30, [sp, #-32]!
  40cb6c:	mov	x29, sp
  40cb70:	str	x19, [sp, #16]
  40cb74:	mov	x19, x0
  40cb78:	bl	40cb40 <clear@@Base+0x94d4>
  40cb7c:	cbz	x0, 40cb8c <clear@@Base+0x9520>
  40cb80:	ldr	x19, [sp, #16]
  40cb84:	ldp	x29, x30, [sp], #32
  40cb88:	ret
  40cb8c:	mov	x0, x19
  40cb90:	bl	40cb18 <clear@@Base+0x94ac>
  40cb94:	b	40cb80 <clear@@Base+0x9514>
  40cb98:	cbz	x0, 40cc40 <clear@@Base+0x95d4>
  40cb9c:	stp	x29, x30, [sp, #-32]!
  40cba0:	mov	x29, sp
  40cba4:	str	x19, [sp, #16]
  40cba8:	mov	x19, x0
  40cbac:	bl	410a28 <clear@@Base+0xd3bc>
  40cbb0:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40cbb4:	ldr	x0, [x0, #2160]
  40cbb8:	cmp	x0, x19
  40cbbc:	b.eq	40cc2c <clear@@Base+0x95c0>  // b.none
  40cbc0:	ldr	x0, [x19]
  40cbc4:	ldr	x1, [x19, #8]
  40cbc8:	str	x1, [x0, #8]
  40cbcc:	ldr	x0, [x19]
  40cbd0:	str	x0, [x1]
  40cbd4:	adrp	x1, 435000 <winch@@Base+0x1f21c>
  40cbd8:	add	x1, x1, #0x800
  40cbdc:	cmp	x0, x1
  40cbe0:	b.eq	40cc00 <clear@@Base+0x9594>  // b.none
  40cbe4:	mov	x2, x1
  40cbe8:	ldr	w1, [x0, #32]
  40cbec:	sub	w1, w1, #0x1
  40cbf0:	str	w1, [x0, #32]
  40cbf4:	ldr	x0, [x0]
  40cbf8:	cmp	x0, x2
  40cbfc:	b.ne	40cbe8 <clear@@Base+0x957c>  // b.any
  40cc00:	adrp	x1, 437000 <PC+0x7b8>
  40cc04:	ldr	w0, [x1, #2108]
  40cc08:	sub	w0, w0, #0x1
  40cc0c:	str	w0, [x1, #2108]
  40cc10:	ldr	x0, [x19, #16]
  40cc14:	bl	401a90 <free@plt>
  40cc18:	mov	x0, x19
  40cc1c:	bl	401a90 <free@plt>
  40cc20:	ldr	x19, [sp, #16]
  40cc24:	ldp	x29, x30, [sp], #32
  40cc28:	ret
  40cc2c:	mov	x0, x19
  40cc30:	bl	40cb68 <clear@@Base+0x94fc>
  40cc34:	adrp	x1, 436000 <winch@@Base+0x2021c>
  40cc38:	str	x0, [x1, #2160]
  40cc3c:	b	40cbc0 <clear@@Base+0x9554>
  40cc40:	ret
  40cc44:	adrp	x0, 437000 <PC+0x7b8>
  40cc48:	ldr	w0, [x0, #2108]
  40cc4c:	ret
  40cc50:	stp	x29, x30, [sp, #-64]!
  40cc54:	mov	x29, sp
  40cc58:	stp	x19, x20, [sp, #16]
  40cc5c:	stp	x21, x22, [sp, #32]
  40cc60:	mov	x20, x0
  40cc64:	mov	x22, x1
  40cc68:	bl	40be90 <clear@@Base+0x8824>
  40cc6c:	mov	x21, x0
  40cc70:	adrp	x0, 435000 <winch@@Base+0x1f21c>
  40cc74:	add	x1, x0, #0x800
  40cc78:	ldr	x19, [x0, #2048]
  40cc7c:	cmp	x19, x1
  40cc80:	b.eq	40ccc0 <clear@@Base+0x9654>  // b.none
  40cc84:	stp	x23, x24, [sp, #48]
  40cc88:	mov	x23, x1
  40cc8c:	ldr	x24, [x19, #16]
  40cc90:	mov	x1, x24
  40cc94:	mov	x0, x20
  40cc98:	bl	401a60 <strcmp@plt>
  40cc9c:	cbz	w0, 40cd78 <clear@@Base+0x970c>
  40cca0:	mov	x1, x24
  40cca4:	mov	x0, x21
  40cca8:	bl	401a60 <strcmp@plt>
  40ccac:	cbz	w0, 40cd78 <clear@@Base+0x970c>
  40ccb0:	ldr	x19, [x19]
  40ccb4:	cmp	x19, x23
  40ccb8:	b.ne	40cc8c <clear@@Base+0x9620>  // b.any
  40ccbc:	ldp	x23, x24, [sp, #48]
  40ccc0:	mov	x0, x21
  40ccc4:	bl	401a90 <free@plt>
  40ccc8:	mov	w1, #0x50                  	// #80
  40cccc:	mov	w0, #0x1                   	// #1
  40ccd0:	bl	401ec0 <setlocale@plt+0x2a0>
  40ccd4:	mov	x19, x0
  40ccd8:	mov	x0, x20
  40ccdc:	bl	401ef8 <setlocale@plt+0x2d8>
  40cce0:	str	x0, [x19, #16]
  40cce4:	mov	x0, #0xffffffffffffffff    	// #-1
  40cce8:	str	x0, [x19, #48]
  40ccec:	strb	wzr, [x19, #40]
  40ccf0:	str	wzr, [x19, #36]
  40ccf4:	str	xzr, [x19, #24]
  40ccf8:	adrp	x0, 435000 <winch@@Base+0x1f21c>
  40ccfc:	add	x0, x0, #0x800
  40cd00:	cmp	x22, #0x0
  40cd04:	csel	x22, x0, x22, eq  // eq = none
  40cd08:	ldr	x0, [x22]
  40cd0c:	str	x0, [x19]
  40cd10:	str	x22, [x19, #8]
  40cd14:	ldr	x0, [x22]
  40cd18:	str	x19, [x0, #8]
  40cd1c:	str	x19, [x22]
  40cd20:	ldr	w0, [x22, #32]
  40cd24:	add	w0, w0, #0x1
  40cd28:	str	w0, [x19, #32]
  40cd2c:	ldr	x0, [x19]
  40cd30:	adrp	x1, 435000 <winch@@Base+0x1f21c>
  40cd34:	add	x1, x1, #0x800
  40cd38:	cmp	x0, x1
  40cd3c:	b.eq	40cd5c <clear@@Base+0x96f0>  // b.none
  40cd40:	mov	x2, x1
  40cd44:	ldr	w1, [x0, #32]
  40cd48:	add	w1, w1, #0x1
  40cd4c:	str	w1, [x0, #32]
  40cd50:	ldr	x0, [x0]
  40cd54:	cmp	x0, x2
  40cd58:	b.ne	40cd44 <clear@@Base+0x96d8>  // b.any
  40cd5c:	adrp	x1, 437000 <PC+0x7b8>
  40cd60:	ldr	w0, [x1, #2108]
  40cd64:	add	w0, w0, #0x1
  40cd68:	str	w0, [x1, #2108]
  40cd6c:	mov	x0, x19
  40cd70:	bl	410a64 <clear@@Base+0xd3f8>
  40cd74:	b	40cdb0 <clear@@Base+0x9744>
  40cd78:	mov	x0, x20
  40cd7c:	bl	4017b0 <strlen@plt>
  40cd80:	mov	x23, x0
  40cd84:	mov	x0, x24
  40cd88:	bl	4017b0 <strlen@plt>
  40cd8c:	cmp	x23, x0
  40cd90:	b.cc	40cdc4 <clear@@Base+0x9758>  // b.lo, b.ul, b.last
  40cd94:	mov	x0, x21
  40cd98:	bl	401a90 <free@plt>
  40cd9c:	adrp	x0, 435000 <winch@@Base+0x1f21c>
  40cda0:	add	x0, x0, #0x800
  40cda4:	cmp	x19, x0
  40cda8:	b.eq	40cdd4 <clear@@Base+0x9768>  // b.none
  40cdac:	ldp	x23, x24, [sp, #48]
  40cdb0:	mov	x0, x19
  40cdb4:	ldp	x19, x20, [sp, #16]
  40cdb8:	ldp	x21, x22, [sp, #32]
  40cdbc:	ldp	x29, x30, [sp], #64
  40cdc0:	ret
  40cdc4:	mov	x1, x20
  40cdc8:	mov	x0, x24
  40cdcc:	bl	401ac0 <strcpy@plt>
  40cdd0:	b	40cd94 <clear@@Base+0x9728>
  40cdd4:	ldp	x23, x24, [sp, #48]
  40cdd8:	b	40ccc8 <clear@@Base+0x965c>
  40cddc:	cbz	x0, 40cde4 <clear@@Base+0x9778>
  40cde0:	ldr	x0, [x0, #16]
  40cde4:	ret
  40cde8:	ldr	w0, [x0, #32]
  40cdec:	ret
  40cdf0:	ldp	x2, x3, [x1]
  40cdf4:	stp	x2, x3, [x0, #48]
  40cdf8:	ret
  40cdfc:	ldp	x2, x3, [x0, #48]
  40ce00:	stp	x2, x3, [x1]
  40ce04:	ret
  40ce08:	mov	w1, #0x1                   	// #1
  40ce0c:	strb	w1, [x0, #40]
  40ce10:	ret
  40ce14:	ldrb	w0, [x0, #40]
  40ce18:	ret
  40ce1c:	ldr	w2, [x0, #36]
  40ce20:	add	w2, w2, w1
  40ce24:	str	w2, [x0, #36]
  40ce28:	ret
  40ce2c:	ldr	w0, [x0, #36]
  40ce30:	ret
  40ce34:	ldr	x0, [x0, #24]
  40ce38:	ret
  40ce3c:	str	x1, [x0, #24]
  40ce40:	ret
  40ce44:	str	x1, [x0, #64]
  40ce48:	ret
  40ce4c:	ldr	x0, [x0, #64]
  40ce50:	ret
  40ce54:	stp	x29, x30, [sp, #-32]!
  40ce58:	mov	x29, sp
  40ce5c:	stp	x19, x20, [sp, #16]
  40ce60:	mov	x19, x0
  40ce64:	mov	x20, x1
  40ce68:	ldr	x0, [x0, #72]
  40ce6c:	cbz	x0, 40ce74 <clear@@Base+0x9808>
  40ce70:	bl	401a90 <free@plt>
  40ce74:	str	x20, [x19, #72]
  40ce78:	ldp	x19, x20, [sp, #16]
  40ce7c:	ldp	x29, x30, [sp], #32
  40ce80:	ret
  40ce84:	ldr	x0, [x0, #72]
  40ce88:	ret
  40ce8c:	stp	x29, x30, [sp, #-80]!
  40ce90:	mov	x29, sp
  40ce94:	stp	x21, x22, [sp, #32]
  40ce98:	stp	x23, x24, [sp, #48]
  40ce9c:	mov	x22, x0
  40cea0:	adrp	x24, 43b000 <PC+0x47b8>
  40cea4:	adrp	x21, 43b000 <PC+0x47b8>
  40cea8:	add	x21, x21, #0x2b8
  40ceac:	cmn	x22, #0x1
  40ceb0:	b.eq	40cf50 <clear@@Base+0x98e4>  // b.none
  40ceb4:	ldr	w0, [x24, #636]
  40ceb8:	cmp	w0, #0x2
  40cebc:	b.ne	40cf5c <clear@@Base+0x98f0>  // b.any
  40cec0:	adrp	x0, 437000 <PC+0x7b8>
  40cec4:	ldr	w1, [x0, #2140]
  40cec8:	add	w1, w1, w1, lsl #1
  40cecc:	adrp	x0, 43b000 <PC+0x47b8>
  40ced0:	ldr	w0, [x0, #444]
  40ced4:	mov	w2, #0xffffffff            	// #-1
  40ced8:	cmp	w0, #0x0
  40cedc:	cneg	w2, w2, ne  // ne = any
  40cee0:	add	x1, x22, w1, sxtw
  40cee4:	mov	x0, x22
  40cee8:	bl	415614 <error@@Base+0x252c>
  40ceec:	mov	x0, x22
  40cef0:	bl	4153b0 <error@@Base+0x22c8>
  40cef4:	mov	x22, x0
  40cef8:	mov	x0, x22
  40cefc:	bl	4042fc <clear@@Base+0xc90>
  40cf00:	cbnz	w0, 40cf74 <clear@@Base+0x9908>
  40cf04:	ldr	w0, [x21]
  40cf08:	tst	x0, #0x3
  40cf0c:	b.ne	40cf38 <clear@@Base+0x98cc>  // b.any
  40cf10:	mov	x23, x22
  40cf14:	bl	4045a0 <clear@@Base+0xf34>
  40cf18:	cmn	w0, #0x1
  40cf1c:	b.eq	40cf8c <clear@@Base+0x9920>  // b.none
  40cf20:	cmp	w0, #0xa
  40cf24:	b.eq	40cf80 <clear@@Base+0x9914>  // b.none
  40cf28:	sub	x23, x23, #0x1
  40cf2c:	ldr	w0, [x21]
  40cf30:	tst	x0, #0x3
  40cf34:	b.eq	40cf14 <clear@@Base+0x98a8>  // b.none
  40cf38:	bl	40f62c <clear@@Base+0xbfc0>
  40cf3c:	mov	x0, #0xffffffffffffffff    	// #-1
  40cf40:	ldp	x21, x22, [sp, #32]
  40cf44:	ldp	x23, x24, [sp, #48]
  40cf48:	ldp	x29, x30, [sp], #80
  40cf4c:	ret
  40cf50:	bl	40f62c <clear@@Base+0xbfc0>
  40cf54:	mov	x0, x22
  40cf58:	b	40cf40 <clear@@Base+0x98d4>
  40cf5c:	bl	4155e0 <error@@Base+0x24f8>
  40cf60:	adrp	x1, 43b000 <PC+0x47b8>
  40cf64:	ldr	w1, [x1, #528]
  40cf68:	orr	w0, w0, w1
  40cf6c:	cbz	w0, 40cef8 <clear@@Base+0x988c>
  40cf70:	b	40cec0 <clear@@Base+0x9854>
  40cf74:	bl	40f62c <clear@@Base+0xbfc0>
  40cf78:	mov	x0, #0xffffffffffffffff    	// #-1
  40cf7c:	b	40cf40 <clear@@Base+0x98d4>
  40cf80:	stp	x19, x20, [sp, #16]
  40cf84:	bl	4041e4 <clear@@Base+0xb78>
  40cf88:	b	40cf90 <clear@@Base+0x9924>
  40cf8c:	stp	x19, x20, [sp, #16]
  40cf90:	bl	40df08 <clear@@Base+0xa89c>
  40cf94:	mov	x0, x23
  40cf98:	bl	40df58 <clear@@Base+0xa8ec>
  40cf9c:	mov	x0, x23
  40cfa0:	bl	4042fc <clear@@Base+0xc90>
  40cfa4:	mov	x20, x23
  40cfa8:	cmp	x22, x20
  40cfac:	b.le	40d004 <clear@@Base+0x9998>
  40cfb0:	ldr	w0, [x21]
  40cfb4:	tst	x0, #0x3
  40cfb8:	b.ne	40cff4 <clear@@Base+0x9988>  // b.any
  40cfbc:	bl	4041e4 <clear@@Base+0xb78>
  40cfc0:	mov	x1, x20
  40cfc4:	bl	40f098 <clear@@Base+0xba2c>
  40cfc8:	mov	w19, w0
  40cfcc:	add	x20, x20, #0x1
  40cfd0:	cmp	w0, #0x0
  40cfd4:	b.le	40cfa8 <clear@@Base+0x993c>
  40cfd8:	bl	40e640 <clear@@Base+0xafd4>
  40cfdc:	sub	x20, x20, w19, sxtw
  40cfe0:	sub	w19, w19, #0x1
  40cfe4:	bl	4045a0 <clear@@Base+0xf34>
  40cfe8:	subs	w19, w19, #0x1
  40cfec:	b.pl	40cfe4 <clear@@Base+0x9978>  // b.nfrst
  40cff0:	b	40cfa8 <clear@@Base+0x993c>
  40cff4:	bl	40f62c <clear@@Base+0xbfc0>
  40cff8:	mov	x0, #0xffffffffffffffff    	// #-1
  40cffc:	ldp	x19, x20, [sp, #16]
  40d000:	b	40cf40 <clear@@Base+0x98d4>
  40d004:	bl	40f36c <clear@@Base+0xbd00>
  40d008:	bl	40e640 <clear@@Base+0xafd4>
  40d00c:	bl	4041e4 <clear@@Base+0xb78>
  40d010:	mov	w19, w0
  40d014:	cmn	w0, #0x1
  40d018:	b.eq	40d0c8 <clear@@Base+0x9a5c>  // b.none
  40d01c:	stp	x25, x26, [sp, #64]
  40d020:	cmp	w0, #0xa
  40d024:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  40d028:	cset	w20, eq  // eq = none
  40d02c:	ldr	w25, [x21]
  40d030:	ands	w25, w25, #0x3
  40d034:	b.ne	40d0d8 <clear@@Base+0x9a6c>  // b.any
  40d038:	cmp	w0, #0xa
  40d03c:	b.eq	40d084 <clear@@Base+0x9a18>  // b.none
  40d040:	cmp	w19, #0xd
  40d044:	csel	w20, w20, w25, eq  // eq = none
  40d048:	bl	403c48 <clear@@Base+0x5dc>
  40d04c:	sub	x1, x0, #0x1
  40d050:	mov	w0, w19
  40d054:	bl	40f098 <clear@@Base+0xba2c>
  40d058:	mov	w22, w0
  40d05c:	cmp	w0, #0x0
  40d060:	b.gt	40d0ec <clear@@Base+0x9a80>
  40d064:	bl	4041e4 <clear@@Base+0xb78>
  40d068:	mov	w19, w0
  40d06c:	ldr	w0, [x21]
  40d070:	tst	x0, #0x3
  40d074:	b.ne	40d0d8 <clear@@Base+0x9a6c>  // b.any
  40d078:	cmp	w19, #0xa
  40d07c:	ccmn	w19, #0x1, #0x4, ne  // ne = any
  40d080:	b.ne	40d040 <clear@@Base+0x99d4>  // b.any
  40d084:	bl	40f36c <clear@@Base+0xbd00>
  40d088:	mov	w26, w0
  40d08c:	bl	403c48 <clear@@Base+0x5dc>
  40d090:	mov	x22, x0
  40d094:	mov	w19, #0x1                   	// #1
  40d098:	cmp	w26, #0x0
  40d09c:	b.le	40d160 <clear@@Base+0x9af4>
  40d0a0:	adrp	x0, 43b000 <PC+0x47b8>
  40d0a4:	ldr	w19, [x0, #544]
  40d0a8:	adrp	x0, 43b000 <PC+0x47b8>
  40d0ac:	ldr	w0, [x0, #488]
  40d0b0:	orr	w19, w19, w0
  40d0b4:	cbnz	w19, 40d188 <clear@@Base+0x9b1c>
  40d0b8:	add	w26, w26, #0x1
  40d0bc:	sub	x22, x22, w26, sxtw
  40d0c0:	mov	w25, w19
  40d0c4:	b	40d160 <clear@@Base+0x9af4>
  40d0c8:	bl	40f62c <clear@@Base+0xbfc0>
  40d0cc:	mov	x0, #0xffffffffffffffff    	// #-1
  40d0d0:	ldp	x19, x20, [sp, #16]
  40d0d4:	b	40cf40 <clear@@Base+0x98d4>
  40d0d8:	bl	40f62c <clear@@Base+0xbfc0>
  40d0dc:	mov	x0, #0xffffffffffffffff    	// #-1
  40d0e0:	ldp	x19, x20, [sp, #16]
  40d0e4:	ldp	x25, x26, [sp, #64]
  40d0e8:	b	40cf40 <clear@@Base+0x98d4>
  40d0ec:	adrp	x0, 43b000 <PC+0x47b8>
  40d0f0:	ldr	w19, [x0, #544]
  40d0f4:	cbnz	w19, 40d108 <clear@@Base+0x9a9c>
  40d0f8:	adrp	x0, 43b000 <PC+0x47b8>
  40d0fc:	ldr	w0, [x0, #488]
  40d100:	cmp	w0, #0x0
  40d104:	b.le	40d154 <clear@@Base+0x9ae8>
  40d108:	ldr	w0, [x21]
  40d10c:	tst	x0, #0x3
  40d110:	b.ne	40d140 <clear@@Base+0x9ad4>  // b.any
  40d114:	bl	4041e4 <clear@@Base+0xb78>
  40d118:	cmp	w0, #0xa
  40d11c:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  40d120:	b.ne	40d108 <clear@@Base+0x9a9c>  // b.any
  40d124:	bl	403c48 <clear@@Base+0x5dc>
  40d128:	mov	x22, x0
  40d12c:	adrp	x0, 43b000 <PC+0x47b8>
  40d130:	str	wzr, [x0, #532]
  40d134:	mov	w25, #0x1                   	// #1
  40d138:	mov	w19, w25
  40d13c:	b	40d160 <clear@@Base+0x9af4>
  40d140:	bl	40f62c <clear@@Base+0xbfc0>
  40d144:	mov	x0, #0xffffffffffffffff    	// #-1
  40d148:	ldp	x19, x20, [sp, #16]
  40d14c:	ldp	x25, x26, [sp, #64]
  40d150:	b	40cf40 <clear@@Base+0x98d4>
  40d154:	bl	403c48 <clear@@Base+0x5dc>
  40d158:	sub	x22, x0, w22, sxtw
  40d15c:	mov	w25, w19
  40d160:	mov	w2, #0x1                   	// #1
  40d164:	mov	w1, w25
  40d168:	mov	w0, w19
  40d16c:	bl	40f3b0 <clear@@Base+0xbd44>
  40d170:	mov	x0, x23
  40d174:	bl	414f68 <error@@Base+0x1e80>
  40d178:	cbz	w0, 40d190 <clear@@Base+0x9b24>
  40d17c:	ldp	x19, x20, [sp, #16]
  40d180:	ldp	x25, x26, [sp, #64]
  40d184:	b	40ceac <clear@@Base+0x9840>
  40d188:	mov	w19, #0x1                   	// #1
  40d18c:	b	40d160 <clear@@Base+0x9af4>
  40d190:	adrp	x0, 43b000 <PC+0x47b8>
  40d194:	ldr	w0, [x0, #528]
  40d198:	cbnz	w0, 40d1c8 <clear@@Base+0x9b5c>
  40d19c:	adrp	x0, 43b000 <PC+0x47b8>
  40d1a0:	ldr	w0, [x0, #492]
  40d1a4:	cmp	w0, #0x0
  40d1a8:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  40d1ac:	adrp	x19, 43b000 <PC+0x47b8>
  40d1b0:	add	x19, x19, #0x2b8
  40d1b4:	b.ne	40d1f0 <clear@@Base+0x9b84>  // b.any
  40d1b8:	mov	x0, x22
  40d1bc:	ldp	x19, x20, [sp, #16]
  40d1c0:	ldp	x25, x26, [sp, #64]
  40d1c4:	b	40cf40 <clear@@Base+0x98d4>
  40d1c8:	bl	403c48 <clear@@Base+0x5dc>
  40d1cc:	mov	x3, #0x0                   	// #0
  40d1d0:	mov	w2, #0x1                   	// #1
  40d1d4:	sub	x1, x0, #0x1
  40d1d8:	mov	x0, x23
  40d1dc:	bl	41547c <error@@Base+0x2394>
  40d1e0:	cbz	w0, 40d19c <clear@@Base+0x9b30>
  40d1e4:	mov	w0, #0x2a                  	// #42
  40d1e8:	bl	40f5a8 <clear@@Base+0xbf3c>
  40d1ec:	b	40d19c <clear@@Base+0x9b30>
  40d1f0:	bl	4041e4 <clear@@Base+0xb78>
  40d1f4:	cmp	w0, #0xd
  40d1f8:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  40d1fc:	b.ne	40d220 <clear@@Base+0x9bb4>  // b.any
  40d200:	ldr	w0, [x19]
  40d204:	tst	x0, #0x3
  40d208:	b.eq	40d1f0 <clear@@Base+0x9b84>  // b.none
  40d20c:	bl	40f62c <clear@@Base+0xbfc0>
  40d210:	mov	x0, #0xffffffffffffffff    	// #-1
  40d214:	ldp	x19, x20, [sp, #16]
  40d218:	ldp	x25, x26, [sp, #64]
  40d21c:	b	40cf40 <clear@@Base+0x98d4>
  40d220:	cmn	w0, #0x1
  40d224:	b.ne	40d238 <clear@@Base+0x9bcc>  // b.any
  40d228:	bl	403c48 <clear@@Base+0x5dc>
  40d22c:	ldp	x19, x20, [sp, #16]
  40d230:	ldp	x25, x26, [sp, #64]
  40d234:	b	40cf40 <clear@@Base+0x98d4>
  40d238:	bl	4045a0 <clear@@Base+0xf34>
  40d23c:	b	40d228 <clear@@Base+0x9bbc>
  40d240:	stp	x29, x30, [sp, #-112]!
  40d244:	mov	x29, sp
  40d248:	stp	x19, x20, [sp, #16]
  40d24c:	stp	x21, x22, [sp, #32]
  40d250:	stp	x23, x24, [sp, #48]
  40d254:	stp	x25, x26, [sp, #64]
  40d258:	stp	x27, x28, [sp, #80]
  40d25c:	mov	x24, x0
  40d260:	adrp	x28, 43b000 <PC+0x47b8>
  40d264:	adrp	x22, 43b000 <PC+0x47b8>
  40d268:	add	x22, x22, #0x2b8
  40d26c:	cmp	x24, #0x0
  40d270:	b.le	40d2f0 <clear@@Base+0x9c84>
  40d274:	ldr	w0, [x28, #636]
  40d278:	cmp	w0, #0x2
  40d27c:	b.ne	40d2fc <clear@@Base+0x9c90>  // b.any
  40d280:	adrp	x0, 437000 <PC+0x7b8>
  40d284:	ldr	w1, [x0, #2140]
  40d288:	add	w1, w1, w1, lsl #1
  40d28c:	sxtw	x1, w1
  40d290:	sub	x0, x24, x1
  40d294:	cmp	x1, x24
  40d298:	mov	w2, #0xffffffff            	// #-1
  40d29c:	mov	x1, x24
  40d2a0:	csel	x0, x0, xzr, le
  40d2a4:	bl	415614 <error@@Base+0x252c>
  40d2a8:	sub	x27, x24, #0x1
  40d2ac:	mov	x0, x27
  40d2b0:	bl	4042fc <clear@@Base+0xc90>
  40d2b4:	cbnz	w0, 40d314 <clear@@Base+0x9ca8>
  40d2b8:	adrp	x0, 43b000 <PC+0x47b8>
  40d2bc:	ldr	w0, [x0, #492]
  40d2c0:	cbnz	w0, 40d320 <clear@@Base+0x9cb4>
  40d2c4:	ldr	w0, [x22]
  40d2c8:	tst	x0, #0x3
  40d2cc:	b.ne	40d384 <clear@@Base+0x9d18>  // b.any
  40d2d0:	bl	4045a0 <clear@@Base+0xf34>
  40d2d4:	cmp	w0, #0xa
  40d2d8:	b.eq	40d390 <clear@@Base+0x9d24>  // b.none
  40d2dc:	cmn	w0, #0x1
  40d2e0:	b.ne	40d2c4 <clear@@Base+0x9c58>  // b.any
  40d2e4:	bl	403c48 <clear@@Base+0x5dc>
  40d2e8:	mov	x26, x0
  40d2ec:	b	40d398 <clear@@Base+0x9d2c>
  40d2f0:	bl	40f62c <clear@@Base+0xbfc0>
  40d2f4:	mov	x25, #0xffffffffffffffff    	// #-1
  40d2f8:	b	40d458 <clear@@Base+0x9dec>
  40d2fc:	bl	4155e0 <error@@Base+0x24f8>
  40d300:	adrp	x1, 43b000 <PC+0x47b8>
  40d304:	ldr	w1, [x1, #528]
  40d308:	orr	w0, w0, w1
  40d30c:	cbz	w0, 40d2a8 <clear@@Base+0x9c3c>
  40d310:	b	40d280 <clear@@Base+0x9c14>
  40d314:	bl	40f62c <clear@@Base+0xbfc0>
  40d318:	mov	x25, #0xffffffffffffffff    	// #-1
  40d31c:	b	40d458 <clear@@Base+0x9dec>
  40d320:	bl	4041e4 <clear@@Base+0xb78>
  40d324:	bl	4041e4 <clear@@Base+0xb78>
  40d328:	mov	w19, w0
  40d32c:	bl	4045a0 <clear@@Base+0xf34>
  40d330:	bl	4045a0 <clear@@Base+0xf34>
  40d334:	cmp	w19, #0xa
  40d338:	ccmp	w19, #0xd, #0x4, ne  // ne = any
  40d33c:	b.ne	40d2c4 <clear@@Base+0x9c58>  // b.any
  40d340:	bl	4045a0 <clear@@Base+0xf34>
  40d344:	cmp	w0, #0xd
  40d348:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  40d34c:	b.ne	40d368 <clear@@Base+0x9cfc>  // b.any
  40d350:	ldr	w0, [x22]
  40d354:	tst	x0, #0x3
  40d358:	b.eq	40d340 <clear@@Base+0x9cd4>  // b.none
  40d35c:	bl	40f62c <clear@@Base+0xbfc0>
  40d360:	mov	x25, #0xffffffffffffffff    	// #-1
  40d364:	b	40d458 <clear@@Base+0x9dec>
  40d368:	cmn	w0, #0x1
  40d36c:	b.eq	40d378 <clear@@Base+0x9d0c>  // b.none
  40d370:	bl	4041e4 <clear@@Base+0xb78>
  40d374:	b	40d2c4 <clear@@Base+0x9c58>
  40d378:	bl	40f62c <clear@@Base+0xbfc0>
  40d37c:	mov	x25, #0xffffffffffffffff    	// #-1
  40d380:	b	40d458 <clear@@Base+0x9dec>
  40d384:	bl	40f62c <clear@@Base+0xbfc0>
  40d388:	mov	x25, #0xffffffffffffffff    	// #-1
  40d38c:	b	40d458 <clear@@Base+0x9dec>
  40d390:	bl	403c48 <clear@@Base+0x5dc>
  40d394:	add	x26, x0, #0x1
  40d398:	mov	x0, x26
  40d39c:	bl	4042fc <clear@@Base+0xc90>
  40d3a0:	cbnz	w0, 40d3d0 <clear@@Base+0x9d64>
  40d3a4:	bl	40df08 <clear@@Base+0xa89c>
  40d3a8:	mov	x0, x26
  40d3ac:	bl	40df58 <clear@@Base+0xa8ec>
  40d3b0:	mov	x25, x26
  40d3b4:	adrp	x0, 43b000 <PC+0x47b8>
  40d3b8:	add	x0, x0, #0x220
  40d3bc:	str	x0, [sp, #104]
  40d3c0:	mov	x0, x25
  40d3c4:	bl	4042fc <clear@@Base+0xc90>
  40d3c8:	mov	x23, x25
  40d3cc:	b	40d3e0 <clear@@Base+0x9d74>
  40d3d0:	bl	40f62c <clear@@Base+0xbfc0>
  40d3d4:	mov	x25, #0xffffffffffffffff    	// #-1
  40d3d8:	b	40d458 <clear@@Base+0x9dec>
  40d3dc:	mov	x23, x21
  40d3e0:	bl	4041e4 <clear@@Base+0xb78>
  40d3e4:	mov	w19, w0
  40d3e8:	cmn	w0, #0x1
  40d3ec:	b.eq	40d450 <clear@@Base+0x9de4>  // b.none
  40d3f0:	ldr	w20, [x22]
  40d3f4:	ands	w20, w20, #0x3
  40d3f8:	b.ne	40d450 <clear@@Base+0x9de4>  // b.any
  40d3fc:	add	x21, x23, #0x1
  40d400:	cmp	w0, #0xa
  40d404:	b.eq	40d478 <clear@@Base+0x9e0c>  // b.none
  40d408:	bl	403c48 <clear@@Base+0x5dc>
  40d40c:	sub	x1, x0, #0x1
  40d410:	mov	w0, w19
  40d414:	bl	40f098 <clear@@Base+0xba2c>
  40d418:	mov	w19, w0
  40d41c:	cmp	w0, #0x0
  40d420:	b.gt	40d4d0 <clear@@Base+0x9e64>
  40d424:	cmp	x24, x21
  40d428:	b.gt	40d3dc <clear@@Base+0x9d70>
  40d42c:	mov	w0, w20
  40d430:	mov	w2, #0x0                   	// #0
  40d434:	mov	w1, w20
  40d438:	bl	40f3b0 <clear@@Base+0xbd44>
  40d43c:	mov	x0, x26
  40d440:	bl	414f68 <error@@Base+0x1e80>
  40d444:	cbz	w0, 40d510 <clear@@Base+0x9ea4>
  40d448:	mov	x24, x25
  40d44c:	b	40d26c <clear@@Base+0x9c00>
  40d450:	bl	40f62c <clear@@Base+0xbfc0>
  40d454:	mov	x25, #0xffffffffffffffff    	// #-1
  40d458:	mov	x0, x25
  40d45c:	ldp	x19, x20, [sp, #16]
  40d460:	ldp	x21, x22, [sp, #32]
  40d464:	ldp	x23, x24, [sp, #48]
  40d468:	ldp	x25, x26, [sp, #64]
  40d46c:	ldp	x27, x28, [sp, #80]
  40d470:	ldp	x29, x30, [sp], #112
  40d474:	ret
  40d478:	bl	40f36c <clear@@Base+0xbd00>
  40d47c:	cmp	w0, #0x0
  40d480:	b.le	40d500 <clear@@Base+0x9e94>
  40d484:	ldr	x1, [sp, #104]
  40d488:	ldr	w1, [x1]
  40d48c:	adrp	x2, 43b000 <PC+0x47b8>
  40d490:	ldr	w2, [x2, #488]
  40d494:	orr	w1, w1, w2
  40d498:	cbnz	w1, 40d508 <clear@@Base+0x9e9c>
  40d49c:	add	w19, w0, #0x1
  40d4a0:	bl	40e640 <clear@@Base+0xafd4>
  40d4a4:	sub	w25, w19, #0x1
  40d4a8:	mov	w20, w19
  40d4ac:	bl	4045a0 <clear@@Base+0xf34>
  40d4b0:	sub	w20, w20, #0x1
  40d4b4:	cmp	w20, #0x0
  40d4b8:	b.gt	40d4ac <clear@@Base+0x9e40>
  40d4bc:	mov	w25, w25
  40d4c0:	cmp	w19, #0x0
  40d4c4:	csneg	x25, xzr, x25, le
  40d4c8:	add	x25, x25, x23
  40d4cc:	b	40d3c0 <clear@@Base+0x9d54>
  40d4d0:	ldr	x0, [sp, #104]
  40d4d4:	ldr	w0, [x0]
  40d4d8:	cbnz	w0, 40d4ec <clear@@Base+0x9e80>
  40d4dc:	adrp	x0, 43b000 <PC+0x47b8>
  40d4e0:	ldr	w0, [x0, #488]
  40d4e4:	cmp	w0, #0x0
  40d4e8:	b.le	40d4a0 <clear@@Base+0x9e34>
  40d4ec:	adrp	x0, 43b000 <PC+0x47b8>
  40d4f0:	str	wzr, [x0, #532]
  40d4f4:	mov	w20, #0x1                   	// #1
  40d4f8:	mov	w0, w20
  40d4fc:	b	40d430 <clear@@Base+0x9dc4>
  40d500:	mov	w0, #0x1                   	// #1
  40d504:	b	40d430 <clear@@Base+0x9dc4>
  40d508:	mov	w0, #0x1                   	// #1
  40d50c:	b	40d430 <clear@@Base+0x9dc4>
  40d510:	adrp	x0, 43b000 <PC+0x47b8>
  40d514:	ldr	w0, [x0, #528]
  40d518:	cbz	w0, 40d458 <clear@@Base+0x9dec>
  40d51c:	mov	x3, #0x0                   	// #0
  40d520:	mov	w2, #0x1                   	// #1
  40d524:	mov	x1, x27
  40d528:	mov	x0, x26
  40d52c:	bl	41547c <error@@Base+0x2394>
  40d530:	cbz	w0, 40d458 <clear@@Base+0x9dec>
  40d534:	mov	w0, #0x2a                  	// #42
  40d538:	bl	40f5a8 <clear@@Base+0xbf3c>
  40d53c:	b	40d458 <clear@@Base+0x9dec>
  40d540:	stp	x29, x30, [sp, #-32]!
  40d544:	mov	x29, sp
  40d548:	str	x19, [sp, #16]
  40d54c:	mov	x19, x0
  40d550:	cmn	x0, #0x1
  40d554:	b.ne	40d56c <clear@@Base+0x9f00>  // b.any
  40d558:	adrp	x0, 433000 <winch@@Base+0x1d21c>
  40d55c:	str	x19, [x0, #616]
  40d560:	ldr	x19, [sp, #16]
  40d564:	ldp	x29, x30, [sp], #32
  40d568:	ret
  40d56c:	bl	4042fc <clear@@Base+0xc90>
  40d570:	cbnz	w0, 40d560 <clear@@Base+0x9ef4>
  40d574:	bl	4041e4 <clear@@Base+0xb78>
  40d578:	cmn	w0, #0x1
  40d57c:	b.eq	40d598 <clear@@Base+0x9f2c>  // b.none
  40d580:	cmp	w0, #0xa
  40d584:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  40d588:	b.eq	40d594 <clear@@Base+0x9f28>  // b.none
  40d58c:	add	x19, x19, #0x1
  40d590:	b	40d574 <clear@@Base+0x9f08>
  40d594:	bl	4045a0 <clear@@Base+0xf34>
  40d598:	adrp	x0, 433000 <winch@@Base+0x1d21c>
  40d59c:	str	x19, [x0, #608]
  40d5a0:	bl	4045a0 <clear@@Base+0xf34>
  40d5a4:	cmp	w0, #0xa
  40d5a8:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  40d5ac:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  40d5b0:	b.eq	40d558 <clear@@Base+0x9eec>  // b.none
  40d5b4:	sub	x19, x19, #0x1
  40d5b8:	b	40d5a0 <clear@@Base+0x9f34>
  40d5bc:	stp	x29, x30, [sp, #-64]!
  40d5c0:	mov	x29, sp
  40d5c4:	stp	x19, x20, [sp, #16]
  40d5c8:	stp	x21, x22, [sp, #32]
  40d5cc:	mov	x19, x0
  40d5d0:	mov	w0, w1
  40d5d4:	bl	4139a4 <error@@Base+0x8bc>
  40d5d8:	mov	w22, w0
  40d5dc:	mov	x0, x19
  40d5e0:	bl	413768 <error@@Base+0x680>
  40d5e4:	tbnz	w0, #31, 40d668 <clear@@Base+0x9ffc>
  40d5e8:	sub	w19, w0, w22
  40d5ec:	cmp	w19, #0x0
  40d5f0:	b.gt	40d614 <clear@@Base+0x9fa8>
  40d5f4:	tbnz	w19, #31, 40d638 <clear@@Base+0x9fcc>
  40d5f8:	adrp	x0, 43b000 <PC+0x47b8>
  40d5fc:	ldr	w0, [x0, #580]
  40d600:	cbnz	w0, 40d65c <clear@@Base+0x9ff0>
  40d604:	ldp	x19, x20, [sp, #16]
  40d608:	ldp	x21, x22, [sp, #32]
  40d60c:	ldp	x29, x30, [sp], #64
  40d610:	ret
  40d614:	mov	w0, #0xfffffffe            	// #-2
  40d618:	bl	41362c <error@@Base+0x544>
  40d61c:	mov	w4, #0x0                   	// #0
  40d620:	mov	w3, #0x0                   	// #0
  40d624:	mov	w2, #0x1                   	// #1
  40d628:	mov	x1, x0
  40d62c:	mov	w0, w19
  40d630:	bl	40c4b0 <clear@@Base+0x8e44>
  40d634:	b	40d5f8 <clear@@Base+0x9f8c>
  40d638:	sub	w22, w22, w0
  40d63c:	mov	w0, #0x0                   	// #0
  40d640:	bl	41362c <error@@Base+0x544>
  40d644:	mov	w3, #0x0                   	// #0
  40d648:	mov	w2, #0x1                   	// #1
  40d64c:	mov	x1, x0
  40d650:	mov	w0, w22
  40d654:	bl	40c7f4 <clear@@Base+0x9188>
  40d658:	b	40d5f8 <clear@@Base+0x9f8c>
  40d65c:	mov	w0, #0x1                   	// #1
  40d660:	bl	414b50 <error@@Base+0x1a68>
  40d664:	b	40d604 <clear@@Base+0x9f98>
  40d668:	mov	x0, x19
  40d66c:	bl	4042fc <clear@@Base+0xc90>
  40d670:	mov	w20, w0
  40d674:	cbnz	w0, 40d73c <clear@@Base+0xa0d0>
  40d678:	str	x23, [sp, #48]
  40d67c:	mov	w0, #0x0                   	// #0
  40d680:	bl	41362c <error@@Base+0x544>
  40d684:	mov	x21, x0
  40d688:	mov	w0, #0xfffffffe            	// #-2
  40d68c:	bl	41362c <error@@Base+0x544>
  40d690:	mov	x23, x0
  40d694:	cmp	x19, x21
  40d698:	ccmn	x21, #0x1, #0x4, lt  // lt = tstop
  40d69c:	b.eq	40d750 <clear@@Base+0xa0e4>  // b.none
  40d6a0:	adrp	x0, 43b000 <PC+0x47b8>
  40d6a4:	ldr	w0, [x0, #384]
  40d6a8:	sub	w0, w0, #0x1
  40d6ac:	adrp	x20, 43b000 <PC+0x47b8>
  40d6b0:	add	x20, x20, #0x180
  40d6b4:	cmp	w22, w0
  40d6b8:	b.ge	40d6f4 <clear@@Base+0xa088>  // b.tcont
  40d6bc:	mov	x0, x19
  40d6c0:	bl	40ce8c <clear@@Base+0x9820>
  40d6c4:	mov	x19, x0
  40d6c8:	cmn	x0, #0x1
  40d6cc:	b.eq	40d6f4 <clear@@Base+0xa088>  // b.none
  40d6d0:	bl	4153b0 <error@@Base+0x22c8>
  40d6d4:	mov	x19, x0
  40d6d8:	cmp	x21, x0
  40d6dc:	b.le	40d820 <clear@@Base+0xa1b4>
  40d6e0:	add	w22, w22, #0x1
  40d6e4:	ldr	w1, [x20]
  40d6e8:	sub	w1, w1, #0x1
  40d6ec:	cmp	w1, w22
  40d6f0:	b.gt	40d6bc <clear@@Base+0xa050>
  40d6f4:	bl	410824 <clear@@Base+0xd1b8>
  40d6f8:	adrp	x0, 43b000 <PC+0x47b8>
  40d6fc:	ldr	w0, [x0, #524]
  40d700:	cbnz	w0, 40d858 <clear@@Base+0xa1ec>
  40d704:	bl	40366c <clear@@Base>
  40d708:	adrp	x0, 43b000 <PC+0x47b8>
  40d70c:	str	wzr, [x0, #468]
  40d710:	mov	x0, x19
  40d714:	bl	4136e0 <error@@Base+0x5f8>
  40d718:	adrp	x0, 43b000 <PC+0x47b8>
  40d71c:	ldr	w0, [x0, #384]
  40d720:	mov	w3, #0x0                   	// #0
  40d724:	mov	w2, #0x1                   	// #1
  40d728:	mov	x1, x19
  40d72c:	sub	w0, w0, #0x1
  40d730:	bl	40c7f4 <clear@@Base+0x9188>
  40d734:	ldr	x23, [sp, #48]
  40d738:	b	40d604 <clear@@Base+0x9f98>
  40d73c:	mov	x1, #0x0                   	// #0
  40d740:	adrp	x0, 41b000 <winch@@Base+0x521c>
  40d744:	add	x0, x0, #0x248
  40d748:	bl	4130e8 <error@@Base>
  40d74c:	b	40d604 <clear@@Base+0x9f98>
  40d750:	cmp	w22, #0x0
  40d754:	b.le	40d7e4 <clear@@Base+0xa178>
  40d758:	cmn	x0, #0x1
  40d75c:	cset	w21, ne  // ne = any
  40d760:	cmp	w21, #0x0
  40d764:	ccmp	x19, x0, #0x0, ne  // ne = any
  40d768:	b.le	40d798 <clear@@Base+0xa12c>
  40d76c:	mov	x0, x19
  40d770:	bl	40d240 <clear@@Base+0x9bd4>
  40d774:	mov	x19, x0
  40d778:	cmn	x0, #0x1
  40d77c:	b.eq	40d7e4 <clear@@Base+0xa178>  // b.none
  40d780:	add	w20, w20, #0x1
  40d784:	cmp	w22, w20
  40d788:	b.eq	40d7e4 <clear@@Base+0xa178>  // b.none
  40d78c:	cmp	w21, #0x0
  40d790:	ccmp	x23, x19, #0x1, ne  // ne = any
  40d794:	b.lt	40d76c <clear@@Base+0xa100>  // b.tstop
  40d798:	adrp	x0, 43b000 <PC+0x47b8>
  40d79c:	ldr	w0, [x0, #384]
  40d7a0:	sub	w0, w0, w22
  40d7a4:	add	w0, w0, w20
  40d7a8:	mov	w4, #0x0                   	// #0
  40d7ac:	mov	w3, #0x0                   	// #0
  40d7b0:	mov	w2, #0x1                   	// #1
  40d7b4:	mov	x1, x23
  40d7b8:	sub	w0, w0, #0x1
  40d7bc:	bl	40c4b0 <clear@@Base+0x8e44>
  40d7c0:	adrp	x0, 43b000 <PC+0x47b8>
  40d7c4:	ldr	w0, [x0, #580]
  40d7c8:	cbnz	w0, 40d7d4 <clear@@Base+0xa168>
  40d7cc:	ldr	x23, [sp, #48]
  40d7d0:	b	40d604 <clear@@Base+0x9f98>
  40d7d4:	mov	w0, #0x1                   	// #1
  40d7d8:	bl	414b50 <error@@Base+0x1a68>
  40d7dc:	ldr	x23, [sp, #48]
  40d7e0:	b	40d604 <clear@@Base+0x9f98>
  40d7e4:	bl	410824 <clear@@Base+0xd1b8>
  40d7e8:	adrp	x0, 43b000 <PC+0x47b8>
  40d7ec:	str	wzr, [x0, #464]
  40d7f0:	adrp	x0, 43b000 <PC+0x47b8>
  40d7f4:	str	wzr, [x0, #468]
  40d7f8:	adrp	x0, 43b000 <PC+0x47b8>
  40d7fc:	ldr	w0, [x0, #384]
  40d800:	sub	w4, w22, w20
  40d804:	mov	w3, #0x0                   	// #0
  40d808:	mov	w2, #0x1                   	// #1
  40d80c:	mov	x1, x19
  40d810:	sub	w0, w0, #0x1
  40d814:	bl	40c4b0 <clear@@Base+0x8e44>
  40d818:	ldr	x23, [sp, #48]
  40d81c:	b	40d604 <clear@@Base+0x9f98>
  40d820:	mov	w3, #0x0                   	// #0
  40d824:	mov	w2, #0x1                   	// #1
  40d828:	mov	x1, x21
  40d82c:	add	w0, w22, w2
  40d830:	bl	40c7f4 <clear@@Base+0x9188>
  40d834:	adrp	x0, 43b000 <PC+0x47b8>
  40d838:	ldr	w0, [x0, #580]
  40d83c:	cbnz	w0, 40d848 <clear@@Base+0xa1dc>
  40d840:	ldr	x23, [sp, #48]
  40d844:	b	40d604 <clear@@Base+0x9f98>
  40d848:	mov	w0, #0x1                   	// #1
  40d84c:	bl	414b50 <error@@Base+0x1a68>
  40d850:	ldr	x23, [sp, #48]
  40d854:	b	40d604 <clear@@Base+0x9f98>
  40d858:	bl	40342c <setlocale@plt+0x180c>
  40d85c:	b	40d708 <clear@@Base+0xa09c>
  40d860:	stp	x29, x30, [sp, #-48]!
  40d864:	mov	x29, sp
  40d868:	stp	x19, x20, [sp, #16]
  40d86c:	mov	x20, x0
  40d870:	bl	40fe40 <clear@@Base+0xc7d4>
  40d874:	cmn	x0, #0x1
  40d878:	b.ne	40d8a4 <clear@@Base+0xa238>  // b.any
  40d87c:	cmp	x20, #0x1
  40d880:	b.le	40d8dc <clear@@Base+0xa270>
  40d884:	str	x20, [sp, #40]
  40d888:	add	x1, sp, #0x28
  40d88c:	adrp	x0, 41b000 <winch@@Base+0x521c>
  40d890:	add	x0, x0, #0x298
  40d894:	bl	4130e8 <error@@Base>
  40d898:	ldp	x19, x20, [sp, #16]
  40d89c:	ldp	x29, x30, [sp], #48
  40d8a0:	ret
  40d8a4:	mov	x19, x0
  40d8a8:	bl	4042fc <clear@@Base+0xc90>
  40d8ac:	cbnz	w0, 40d87c <clear@@Base+0xa210>
  40d8b0:	adrp	x0, 43b000 <PC+0x47b8>
  40d8b4:	ldr	w0, [x0, #580]
  40d8b8:	cbnz	w0, 40d8d0 <clear@@Base+0xa264>
  40d8bc:	adrp	x0, 43b000 <PC+0x47b8>
  40d8c0:	ldr	w1, [x0, #564]
  40d8c4:	mov	x0, x19
  40d8c8:	bl	40d5bc <clear@@Base+0x9f50>
  40d8cc:	b	40d898 <clear@@Base+0xa22c>
  40d8d0:	mov	x0, x19
  40d8d4:	bl	40d540 <clear@@Base+0x9ed4>
  40d8d8:	b	40d8bc <clear@@Base+0xa250>
  40d8dc:	bl	404434 <clear@@Base+0xdc8>
  40d8e0:	cbnz	w0, 40d884 <clear@@Base+0xa218>
  40d8e4:	bl	403c48 <clear@@Base+0x5dc>
  40d8e8:	adrp	x1, 43b000 <PC+0x47b8>
  40d8ec:	ldr	w1, [x1, #564]
  40d8f0:	bl	40d5bc <clear@@Base+0x9f50>
  40d8f4:	mov	x1, #0x0                   	// #0
  40d8f8:	adrp	x0, 41b000 <winch@@Base+0x521c>
  40d8fc:	add	x0, x0, #0x270
  40d900:	bl	4130e8 <error@@Base>
  40d904:	b	40d898 <clear@@Base+0xa22c>
  40d908:	stp	x29, x30, [sp, #-32]!
  40d90c:	mov	x29, sp
  40d910:	mov	w1, #0x0                   	// #0
  40d914:	add	x0, sp, #0x10
  40d918:	bl	413834 <error@@Base+0x74c>
  40d91c:	bl	413728 <error@@Base+0x640>
  40d920:	ldr	x0, [sp, #16]
  40d924:	cmn	x0, #0x1
  40d928:	b.eq	40d93c <clear@@Base+0xa2d0>  // b.none
  40d92c:	ldr	w1, [sp, #24]
  40d930:	bl	40d5bc <clear@@Base+0x9f50>
  40d934:	ldp	x29, x30, [sp], #32
  40d938:	ret
  40d93c:	mov	w1, #0x1                   	// #1
  40d940:	mov	x0, #0x0                   	// #0
  40d944:	bl	40d5bc <clear@@Base+0x9f50>
  40d948:	b	40d934 <clear@@Base+0xa2c8>
  40d94c:	stp	x29, x30, [sp, #-32]!
  40d950:	mov	x29, sp
  40d954:	bl	4044a4 <clear@@Base+0xe38>
  40d958:	cbnz	w0, 40d9a8 <clear@@Base+0xa33c>
  40d95c:	stp	x19, x20, [sp, #16]
  40d960:	bl	410824 <clear@@Base+0xd1b8>
  40d964:	bl	413728 <error@@Base+0x640>
  40d968:	bl	403c48 <clear@@Base+0x5dc>
  40d96c:	mov	x19, x0
  40d970:	bl	40d240 <clear@@Base+0x9bd4>
  40d974:	cmn	x0, #0x1
  40d978:	b.eq	40d9c0 <clear@@Base+0xa354>  // b.none
  40d97c:	adrp	x20, 43b000 <PC+0x47b8>
  40d980:	ldr	w1, [x20, #384]
  40d984:	sub	w1, w1, #0x1
  40d988:	bl	40d5bc <clear@@Base+0x9f50>
  40d98c:	ldr	w0, [x20, #384]
  40d990:	sub	w0, w0, #0x1
  40d994:	bl	41362c <error@@Base+0x544>
  40d998:	cmp	x0, x19
  40d99c:	b.ne	40d9dc <clear@@Base+0xa370>  // b.any
  40d9a0:	ldp	x19, x20, [sp, #16]
  40d9a4:	b	40d9b8 <clear@@Base+0xa34c>
  40d9a8:	mov	x1, #0x0                   	// #0
  40d9ac:	adrp	x0, 41b000 <winch@@Base+0x521c>
  40d9b0:	add	x0, x0, #0x2b8
  40d9b4:	bl	4130e8 <error@@Base>
  40d9b8:	ldp	x29, x30, [sp], #32
  40d9bc:	ret
  40d9c0:	adrp	x0, 43b000 <PC+0x47b8>
  40d9c4:	ldr	w1, [x0, #384]
  40d9c8:	sub	w1, w1, #0x1
  40d9cc:	mov	x0, #0x0                   	// #0
  40d9d0:	bl	40d5bc <clear@@Base+0x9f50>
  40d9d4:	ldp	x19, x20, [sp, #16]
  40d9d8:	b	40d9b8 <clear@@Base+0xa34c>
  40d9dc:	bl	40d908 <clear@@Base+0xa29c>
  40d9e0:	ldp	x19, x20, [sp, #16]
  40d9e4:	b	40d9b8 <clear@@Base+0xa34c>
  40d9e8:	stp	x29, x30, [sp, #-32]!
  40d9ec:	mov	x29, sp
  40d9f0:	stp	x19, x20, [sp, #16]
  40d9f4:	mov	x19, x0
  40d9f8:	mov	w20, w1
  40d9fc:	bl	4042fc <clear@@Base+0xc90>
  40da00:	cbnz	w0, 40da24 <clear@@Base+0xa3b8>
  40da04:	bl	4045a0 <clear@@Base+0xf34>
  40da08:	cmp	w0, #0xa
  40da0c:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  40da10:	b.ne	40da04 <clear@@Base+0xa398>  // b.any
  40da14:	cmp	w0, #0xa
  40da18:	b.eq	40da48 <clear@@Base+0xa3dc>  // b.none
  40da1c:	bl	403c48 <clear@@Base+0x5dc>
  40da20:	mov	x19, x0
  40da24:	adrp	x0, 43b000 <PC+0x47b8>
  40da28:	ldr	w0, [x0, #580]
  40da2c:	cbnz	w0, 40da50 <clear@@Base+0xa3e4>
  40da30:	mov	w1, w20
  40da34:	mov	x0, x19
  40da38:	bl	40d5bc <clear@@Base+0x9f50>
  40da3c:	ldp	x19, x20, [sp, #16]
  40da40:	ldp	x29, x30, [sp], #32
  40da44:	ret
  40da48:	bl	4041e4 <clear@@Base+0xb78>
  40da4c:	b	40da1c <clear@@Base+0xa3b0>
  40da50:	mov	x0, x19
  40da54:	bl	40d540 <clear@@Base+0x9ed4>
  40da58:	b	40da30 <clear@@Base+0xa3c4>
  40da5c:	stp	x29, x30, [sp, #-16]!
  40da60:	mov	x29, sp
  40da64:	bl	404530 <clear@@Base+0xec4>
  40da68:	cbnz	w0, 40da80 <clear@@Base+0xa414>
  40da6c:	bl	403c48 <clear@@Base+0x5dc>
  40da70:	cmp	x0, #0x0
  40da74:	b.gt	40da94 <clear@@Base+0xa428>
  40da78:	ldp	x29, x30, [sp], #16
  40da7c:	ret
  40da80:	mov	x1, #0x0                   	// #0
  40da84:	adrp	x0, 41b000 <winch@@Base+0x521c>
  40da88:	add	x0, x0, #0x2d8
  40da8c:	bl	4130e8 <error@@Base>
  40da90:	b	40da78 <clear@@Base+0xa40c>
  40da94:	adrp	x1, 43b000 <PC+0x47b8>
  40da98:	ldr	w1, [x1, #384]
  40da9c:	sub	w1, w1, #0x1
  40daa0:	sub	x0, x0, #0x1
  40daa4:	bl	40d9e8 <clear@@Base+0xa37c>
  40daa8:	b	40da78 <clear@@Base+0xa40c>
  40daac:	stp	x29, x30, [sp, #-48]!
  40dab0:	mov	x29, sp
  40dab4:	stp	x19, x20, [sp, #16]
  40dab8:	str	x21, [sp, #32]
  40dabc:	mov	w20, w0
  40dac0:	mov	x21, x1
  40dac4:	bl	403bf4 <clear@@Base+0x588>
  40dac8:	cmn	x0, #0x1
  40dacc:	b.eq	40db14 <clear@@Base+0xa4a8>  // b.none
  40dad0:	bl	403bf4 <clear@@Base+0x588>
  40dad4:	mov	x19, x0
  40dad8:	cmn	x0, #0x1
  40dadc:	b.eq	40db2c <clear@@Base+0xa4c0>  // b.none
  40dae0:	mov	x2, x21
  40dae4:	mov	w1, w20
  40dae8:	bl	412b6c <clear@@Base+0xf500>
  40daec:	sub	x2, x19, #0x1
  40daf0:	cmp	x19, x0
  40daf4:	adrp	x1, 43b000 <PC+0x47b8>
  40daf8:	ldr	w1, [x1, #564]
  40dafc:	csel	x0, x2, x0, le
  40db00:	bl	40d9e8 <clear@@Base+0xa37c>
  40db04:	ldp	x19, x20, [sp, #16]
  40db08:	ldr	x21, [sp, #32]
  40db0c:	ldp	x29, x30, [sp], #48
  40db10:	ret
  40db14:	mov	x1, #0x0                   	// #0
  40db18:	adrp	x0, 41b000 <winch@@Base+0x521c>
  40db1c:	add	x0, x0, #0x2f8
  40db20:	bl	4131ec <error@@Base+0x104>
  40db24:	bl	4044a4 <clear@@Base+0xe38>
  40db28:	b	40dad0 <clear@@Base+0xa464>
  40db2c:	mov	x1, #0x0                   	// #0
  40db30:	adrp	x0, 41b000 <winch@@Base+0x521c>
  40db34:	add	x0, x0, #0x318
  40db38:	bl	4130e8 <error@@Base>
  40db3c:	b	40db04 <clear@@Base+0xa498>
  40db40:	adrp	x5, 437000 <PC+0x7b8>
  40db44:	add	x3, x5, #0x840
  40db48:	ldr	w4, [x5, #2112]
  40db4c:	add	w6, w4, #0x1
  40db50:	str	w6, [x5, #2112]
  40db54:	ldr	x5, [x3, #8]
  40db58:	strb	w0, [x5, w4, sxtw]
  40db5c:	ldr	x0, [x3, #16]
  40db60:	strb	w1, [x0, w4, sxtw]
  40db64:	ldr	w0, [x3, #24]
  40db68:	add	w0, w0, w2
  40db6c:	str	w0, [x3, #24]
  40db70:	ret
  40db74:	stp	x29, x30, [sp, #-16]!
  40db78:	mov	x29, sp
  40db7c:	bl	403778 <clear@@Base+0x10c>
  40db80:	mov	w1, w0
  40db84:	adrp	x0, 43b000 <PC+0x47b8>
  40db88:	ldr	w2, [x0, #424]
  40db8c:	ands	w0, w1, #0x1
  40db90:	csel	w0, w2, w0, ne  // ne = any
  40db94:	tbz	w1, #1, 40dba4 <clear@@Base+0xa538>
  40db98:	adrp	x2, 43b000 <PC+0x47b8>
  40db9c:	ldr	w2, [x2, #388]
  40dba0:	add	w0, w0, w2
  40dba4:	tbz	w1, #2, 40dbb4 <clear@@Base+0xa548>
  40dba8:	adrp	x2, 43b000 <PC+0x47b8>
  40dbac:	ldr	w2, [x2, #392]
  40dbb0:	add	w0, w0, w2
  40dbb4:	tbz	w1, #3, 40dbc4 <clear@@Base+0xa558>
  40dbb8:	adrp	x1, 43b000 <PC+0x47b8>
  40dbbc:	ldr	w1, [x1, #400]
  40dbc0:	add	w0, w0, w1
  40dbc4:	ldp	x29, x30, [sp], #16
  40dbc8:	ret
  40dbcc:	stp	x29, x30, [sp, #-16]!
  40dbd0:	mov	x29, sp
  40dbd4:	bl	403778 <clear@@Base+0x10c>
  40dbd8:	mov	w1, w0
  40dbdc:	adrp	x0, 43b000 <PC+0x47b8>
  40dbe0:	ldr	w2, [x0, #436]
  40dbe4:	ands	w0, w1, #0x1
  40dbe8:	csel	w0, w2, w0, ne  // ne = any
  40dbec:	tbz	w1, #1, 40dbfc <clear@@Base+0xa590>
  40dbf0:	adrp	x2, 43b000 <PC+0x47b8>
  40dbf4:	ldr	w2, [x2, #432]
  40dbf8:	add	w0, w0, w2
  40dbfc:	tbz	w1, #2, 40dc0c <clear@@Base+0xa5a0>
  40dc00:	adrp	x2, 43b000 <PC+0x47b8>
  40dc04:	ldr	w2, [x2, #420]
  40dc08:	add	w0, w0, w2
  40dc0c:	tbz	w1, #3, 40dc1c <clear@@Base+0xa5b0>
  40dc10:	adrp	x1, 43b000 <PC+0x47b8>
  40dc14:	ldr	w1, [x1, #372]
  40dc18:	add	w0, w0, w1
  40dc1c:	ldp	x29, x30, [sp], #16
  40dc20:	ret
  40dc24:	stp	x29, x30, [sp, #-80]!
  40dc28:	mov	x29, sp
  40dc2c:	stp	x19, x20, [sp, #16]
  40dc30:	stp	x21, x22, [sp, #32]
  40dc34:	stp	x23, x24, [sp, #48]
  40dc38:	adrp	x0, 437000 <PC+0x7b8>
  40dc3c:	ldr	w22, [x0, #2140]
  40dc40:	lsl	w23, w22, #1
  40dc44:	sxtw	x19, w23
  40dc48:	mov	x1, #0x1                   	// #1
  40dc4c:	mov	x0, x19
  40dc50:	bl	4019d0 <calloc@plt>
  40dc54:	mov	x21, x0
  40dc58:	mov	x1, #0x1                   	// #1
  40dc5c:	mov	x0, x19
  40dc60:	bl	4019d0 <calloc@plt>
  40dc64:	mov	x20, x0
  40dc68:	cmp	x21, #0x0
  40dc6c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40dc70:	b.eq	40dce4 <clear@@Base+0xa678>  // b.none
  40dc74:	str	x25, [sp, #64]
  40dc78:	adrp	x19, 437000 <PC+0x7b8>
  40dc7c:	add	x19, x19, #0x840
  40dc80:	ldr	x24, [x19, #8]
  40dc84:	sxtw	x22, w22
  40dc88:	mov	x2, x22
  40dc8c:	mov	x1, x24
  40dc90:	mov	x0, x21
  40dc94:	bl	4017a0 <memcpy@plt>
  40dc98:	ldr	x25, [x19, #16]
  40dc9c:	mov	x2, x22
  40dca0:	mov	x1, x25
  40dca4:	mov	x0, x20
  40dca8:	bl	4017a0 <memcpy@plt>
  40dcac:	mov	x0, x25
  40dcb0:	bl	401a90 <free@plt>
  40dcb4:	mov	x0, x24
  40dcb8:	bl	401a90 <free@plt>
  40dcbc:	str	x21, [x19, #8]
  40dcc0:	str	x20, [x19, #16]
  40dcc4:	str	w23, [x19, #28]
  40dcc8:	mov	w0, #0x0                   	// #0
  40dccc:	ldr	x25, [sp, #64]
  40dcd0:	ldp	x19, x20, [sp, #16]
  40dcd4:	ldp	x21, x22, [sp, #32]
  40dcd8:	ldp	x23, x24, [sp, #48]
  40dcdc:	ldp	x29, x30, [sp], #80
  40dce0:	ret
  40dce4:	cbz	x0, 40dcec <clear@@Base+0xa680>
  40dce8:	bl	401a90 <free@plt>
  40dcec:	cbz	x21, 40dd00 <clear@@Base+0xa694>
  40dcf0:	mov	x0, x21
  40dcf4:	bl	401a90 <free@plt>
  40dcf8:	mov	w0, #0x1                   	// #1
  40dcfc:	b	40dcd0 <clear@@Base+0xa664>
  40dd00:	mov	w0, #0x1                   	// #1
  40dd04:	b	40dcd0 <clear@@Base+0xa664>
  40dd08:	stp	x29, x30, [sp, #-48]!
  40dd0c:	mov	x29, sp
  40dd10:	stp	x19, x20, [sp, #16]
  40dd14:	stp	x21, x22, [sp, #32]
  40dd18:	mov	x20, x2
  40dd1c:	cmp	x0, #0x8
  40dd20:	b.eq	40ddc8 <clear@@Base+0xa75c>  // b.none
  40dd24:	mov	x19, x0
  40dd28:	mov	w22, w1
  40dd2c:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40dd30:	ldr	w0, [x0, #3824]
  40dd34:	cmp	x19, #0x7f
  40dd38:	ccmp	w0, #0x0, #0x4, hi  // hi = pmore
  40dd3c:	b.ne	40ddf0 <clear@@Base+0xa784>  // b.any
  40dd40:	and	x0, x19, #0xff
  40dd44:	bl	404fac <clear@@Base+0x1940>
  40dd48:	mov	w21, #0x0                   	// #0
  40dd4c:	cbnz	w0, 40ddb4 <clear@@Base+0xa748>
  40dd50:	mov	x0, x19
  40dd54:	bl	405908 <clear@@Base+0x229c>
  40dd58:	cmp	w0, #0x0
  40dd5c:	cset	w21, ne  // ne = any
  40dd60:	add	w21, w21, #0x1
  40dd64:	adrp	x0, 437000 <PC+0x7b8>
  40dd68:	ldr	w0, [x0, #2112]
  40dd6c:	cmp	w0, #0x0
  40dd70:	b.gt	40de1c <clear@@Base+0xa7b0>
  40dd74:	mov	w0, w22
  40dd78:	bl	403778 <clear@@Base+0x10c>
  40dd7c:	cbz	w0, 40ddb4 <clear@@Base+0xa748>
  40dd80:	adrp	x0, 437000 <PC+0x7b8>
  40dd84:	ldr	w0, [x0, #2112]
  40dd88:	cbz	w0, 40dda8 <clear@@Base+0xa73c>
  40dd8c:	adrp	x1, 437000 <PC+0x7b8>
  40dd90:	ldr	x1, [x1, #2128]
  40dd94:	add	x0, x1, w0, sxtw
  40dd98:	mov	w1, w22
  40dd9c:	ldurb	w0, [x0, #-1]
  40dda0:	bl	4038dc <clear@@Base+0x270>
  40dda4:	cbnz	w0, 40ddb4 <clear@@Base+0xa748>
  40dda8:	mov	w0, w22
  40ddac:	bl	40dbcc <clear@@Base+0xa560>
  40ddb0:	add	w21, w21, w0
  40ddb4:	mov	w0, w21
  40ddb8:	ldp	x19, x20, [sp, #16]
  40ddbc:	ldp	x21, x22, [sp, #32]
  40ddc0:	ldp	x29, x30, [sp], #48
  40ddc4:	ret
  40ddc8:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40ddcc:	ldr	w0, [x0, #3824]
  40ddd0:	mov	w21, #0xffffffff            	// #-1
  40ddd4:	cbz	w0, 40ddb4 <clear@@Base+0xa748>
  40ddd8:	mov	x0, x2
  40dddc:	bl	405908 <clear@@Base+0x229c>
  40dde0:	cmp	w0, #0x0
  40dde4:	cset	w21, eq  // eq = none
  40dde8:	sub	w21, w21, #0x2
  40ddec:	b	40ddb4 <clear@@Base+0xa748>
  40ddf0:	mov	x0, x19
  40ddf4:	bl	4056c4 <clear@@Base+0x2058>
  40ddf8:	mov	w21, w0
  40ddfc:	cbz	w0, 40de08 <clear@@Base+0xa79c>
  40de00:	mov	w21, #0x0                   	// #0
  40de04:	b	40ddb4 <clear@@Base+0xa748>
  40de08:	mov	x1, x19
  40de0c:	mov	x0, x20
  40de10:	bl	405928 <clear@@Base+0x22bc>
  40de14:	cbz	w0, 40dd50 <clear@@Base+0xa6e4>
  40de18:	b	40ddb4 <clear@@Base+0xa748>
  40de1c:	adrp	x1, 437000 <PC+0x7b8>
  40de20:	ldr	x1, [x1, #2128]
  40de24:	add	x0, x1, w0, sxtw
  40de28:	mov	w1, w22
  40de2c:	ldurb	w0, [x0, #-1]
  40de30:	bl	4038dc <clear@@Base+0x270>
  40de34:	cbnz	w0, 40dd74 <clear@@Base+0xa708>
  40de38:	adrp	x0, 437000 <PC+0x7b8>
  40de3c:	add	x2, x0, #0x840
  40de40:	ldrsw	x1, [x0, #2112]
  40de44:	ldr	x0, [x2, #16]
  40de48:	add	x0, x0, x1
  40de4c:	ldurb	w0, [x0, #-1]
  40de50:	bl	40db74 <clear@@Base+0xa508>
  40de54:	add	w21, w21, w0
  40de58:	b	40dd74 <clear@@Base+0xa708>
  40de5c:	stp	x29, x30, [sp, #-32]!
  40de60:	mov	x29, sp
  40de64:	str	x19, [sp, #16]
  40de68:	adrp	x0, 41b000 <winch@@Base+0x521c>
  40de6c:	add	x0, x0, #0x338
  40de70:	bl	409fcc <clear@@Base+0x6960>
  40de74:	adrp	x1, 437000 <PC+0x7b8>
  40de78:	str	x0, [x1, #2144]
  40de7c:	bl	40a044 <clear@@Base+0x69d8>
  40de80:	cbz	w0, 40de94 <clear@@Base+0xa828>
  40de84:	adrp	x0, 437000 <PC+0x7b8>
  40de88:	adrp	x1, 41b000 <winch@@Base+0x521c>
  40de8c:	add	x1, x1, #0x350
  40de90:	str	x1, [x0, #2144]
  40de94:	adrp	x0, 41b000 <winch@@Base+0x521c>
  40de98:	add	x0, x0, #0x358
  40de9c:	bl	409fcc <clear@@Base+0x6960>
  40dea0:	adrp	x1, 437000 <PC+0x7b8>
  40dea4:	str	x0, [x1, #2152]
  40dea8:	bl	40a044 <clear@@Base+0x69d8>
  40deac:	cbz	w0, 40dec0 <clear@@Base+0xa854>
  40deb0:	adrp	x0, 437000 <PC+0x7b8>
  40deb4:	adrp	x1, 41b000 <winch@@Base+0x521c>
  40deb8:	add	x1, x1, #0x370
  40debc:	str	x1, [x0, #2152]
  40dec0:	mov	w1, #0x1                   	// #1
  40dec4:	mov	w0, #0x400                 	// #1024
  40dec8:	bl	401ec0 <setlocale@plt+0x2a0>
  40decc:	adrp	x19, 437000 <PC+0x7b8>
  40ded0:	add	x19, x19, #0x840
  40ded4:	str	x0, [x19, #8]
  40ded8:	mov	w1, #0x1                   	// #1
  40dedc:	mov	w0, #0x400                 	// #1024
  40dee0:	bl	401ec0 <setlocale@plt+0x2a0>
  40dee4:	str	x0, [x19, #16]
  40dee8:	mov	w0, #0x400                 	// #1024
  40deec:	str	w0, [x19, #28]
  40def0:	ldr	x19, [sp, #16]
  40def4:	ldp	x29, x30, [sp], #32
  40def8:	ret
  40defc:	cmp	x0, #0x7f
  40df00:	cset	w0, ls  // ls = plast
  40df04:	ret
  40df08:	adrp	x1, 437000 <PC+0x7b8>
  40df0c:	add	x0, x1, #0x840
  40df10:	str	wzr, [x1, #2112]
  40df14:	str	wzr, [x0, #24]
  40df18:	str	wzr, [x0, #48]
  40df1c:	str	wzr, [x0, #52]
  40df20:	str	wzr, [x0, #56]
  40df24:	str	wzr, [x0, #60]
  40df28:	str	wzr, [x0, #64]
  40df2c:	str	wzr, [x0, #68]
  40df30:	str	wzr, [x0, #72]
  40df34:	str	xzr, [x0, #80]
  40df38:	str	wzr, [x0, #88]
  40df3c:	adrp	x0, 43b000 <PC+0x47b8>
  40df40:	ldr	w0, [x0, #528]
  40df44:	cbz	w0, 40df54 <clear@@Base+0xa8e8>
  40df48:	adrp	x0, 437000 <PC+0x7b8>
  40df4c:	mov	w1, #0x2                   	// #2
  40df50:	str	w1, [x0, #2200]
  40df54:	ret
  40df58:	stp	x29, x30, [sp, #-96]!
  40df5c:	mov	x29, sp
  40df60:	stp	x19, x20, [sp, #16]
  40df64:	stp	x21, x22, [sp, #32]
  40df68:	mov	x19, x0
  40df6c:	adrp	x1, 43b000 <PC+0x47b8>
  40df70:	ldr	w1, [x1, #508]
  40df74:	cmp	w1, #0x2
  40df78:	b.eq	40dfdc <clear@@Base+0xa970>  // b.none
  40df7c:	adrp	x0, 43b000 <PC+0x47b8>
  40df80:	ldr	w0, [x0, #528]
  40df84:	cbnz	w0, 40dff4 <clear@@Base+0xa988>
  40df88:	adrp	x0, 437000 <PC+0x7b8>
  40df8c:	add	x0, x0, #0x840
  40df90:	ldr	w20, [x0, #88]
  40df94:	ldr	w0, [x0, #24]
  40df98:	cmp	w0, w20
  40df9c:	b.ge	40dfcc <clear@@Base+0xa960>  // b.tcont
  40dfa0:	mov	w22, #0x1                   	// #1
  40dfa4:	mov	w21, #0x20                  	// #32
  40dfa8:	adrp	x19, 437000 <PC+0x7b8>
  40dfac:	add	x19, x19, #0x840
  40dfb0:	mov	w2, w22
  40dfb4:	mov	w1, #0x0                   	// #0
  40dfb8:	mov	w0, w21
  40dfbc:	bl	40db40 <clear@@Base+0xa4d4>
  40dfc0:	ldr	w0, [x19, #24]
  40dfc4:	cmp	w0, w20
  40dfc8:	b.lt	40dfb0 <clear@@Base+0xa944>  // b.tstop
  40dfcc:	ldp	x19, x20, [sp, #16]
  40dfd0:	ldp	x21, x22, [sp, #32]
  40dfd4:	ldp	x29, x30, [sp], #96
  40dfd8:	ret
  40dfdc:	bl	40fc38 <clear@@Base+0xc5cc>
  40dfe0:	mov	x20, x0
  40dfe4:	adrp	x0, 43b000 <PC+0x47b8>
  40dfe8:	ldr	w0, [x0, #528]
  40dfec:	cbz	w0, 40e040 <clear@@Base+0xa9d4>
  40dff0:	b	40dff8 <clear@@Base+0xa98c>
  40dff4:	mov	x20, #0x0                   	// #0
  40dff8:	mov	x0, x19
  40dffc:	bl	4109b4 <clear@@Base+0xd348>
  40e000:	mov	w1, #0x40                  	// #64
  40e004:	ands	w0, w0, #0xff
  40e008:	b.ne	40e028 <clear@@Base+0xa9bc>  // b.any
  40e00c:	adrp	x0, 433000 <winch@@Base+0x1d21c>
  40e010:	ldr	x2, [x0, #616]
  40e014:	cmp	x2, x19
  40e018:	mov	w0, #0x20                  	// #32
  40e01c:	mov	w1, #0x0                   	// #0
  40e020:	ccmn	x2, #0x1, #0x4, le
  40e024:	b.ne	40e114 <clear@@Base+0xaaa8>  // b.any
  40e028:	mov	w2, #0x1                   	// #1
  40e02c:	bl	40db40 <clear@@Base+0xa4d4>
  40e030:	mov	w2, #0x1                   	// #1
  40e034:	mov	w1, #0x0                   	// #0
  40e038:	mov	w0, #0x20                  	// #32
  40e03c:	bl	40db40 <clear@@Base+0xa4d4>
  40e040:	adrp	x0, 43b000 <PC+0x47b8>
  40e044:	ldr	w0, [x0, #508]
  40e048:	cmp	w0, #0x2
  40e04c:	b.ne	40df88 <clear@@Base+0xa91c>  // b.any
  40e050:	stp	x23, x24, [sp, #48]
  40e054:	add	x1, sp, #0x48
  40e058:	mov	x0, x20
  40e05c:	bl	412dfc <clear@@Base+0xf790>
  40e060:	add	x0, sp, #0x48
  40e064:	bl	4017b0 <strlen@plt>
  40e068:	mov	x24, x0
  40e06c:	mov	w20, #0x0                   	// #0
  40e070:	cmp	w0, #0x6
  40e074:	b.gt	40e0a8 <clear@@Base+0xaa3c>
  40e078:	mov	w20, #0x7                   	// #7
  40e07c:	sub	w20, w20, w0
  40e080:	mov	w19, #0x0                   	// #0
  40e084:	mov	w22, #0x1                   	// #1
  40e088:	mov	w21, #0x20                  	// #32
  40e08c:	mov	w2, w22
  40e090:	mov	w1, #0x0                   	// #0
  40e094:	mov	w0, w21
  40e098:	bl	40db40 <clear@@Base+0xa4d4>
  40e09c:	add	w19, w19, #0x1
  40e0a0:	cmp	w20, w19
  40e0a4:	b.ne	40e08c <clear@@Base+0xaa20>  // b.any
  40e0a8:	cmp	w24, #0x0
  40e0ac:	b.le	40e0e0 <clear@@Base+0xaa74>
  40e0b0:	add	x19, sp, #0x48
  40e0b4:	sub	w21, w24, #0x1
  40e0b8:	add	x0, x19, #0x1
  40e0bc:	add	x21, x21, x0
  40e0c0:	mov	w23, #0x1                   	// #1
  40e0c4:	mov	w22, #0x2                   	// #2
  40e0c8:	mov	w2, w23
  40e0cc:	mov	w1, w22
  40e0d0:	ldrb	w0, [x19], #1
  40e0d4:	bl	40db40 <clear@@Base+0xa4d4>
  40e0d8:	cmp	x21, x19
  40e0dc:	b.ne	40e0c8 <clear@@Base+0xaa5c>  // b.any
  40e0e0:	mov	w2, #0x1                   	// #1
  40e0e4:	mov	w1, #0x0                   	// #0
  40e0e8:	mov	w0, #0x20                  	// #32
  40e0ec:	bl	40db40 <clear@@Base+0xa4d4>
  40e0f0:	adrp	x1, 437000 <PC+0x7b8>
  40e0f4:	add	x1, x1, #0x840
  40e0f8:	add	w0, w20, w24
  40e0fc:	add	w0, w0, #0x1
  40e100:	ldr	w2, [x1, #88]
  40e104:	add	w0, w0, w2
  40e108:	str	w0, [x1, #88]
  40e10c:	ldp	x23, x24, [sp, #48]
  40e110:	b	40df88 <clear@@Base+0xa91c>
  40e114:	adrp	x0, 433000 <winch@@Base+0x1d21c>
  40e118:	ldr	x1, [x0, #608]
  40e11c:	mov	w0, #0x20                  	// #32
  40e120:	cmp	x1, x19
  40e124:	mov	w1, #0x40                  	// #64
  40e128:	csel	w1, w1, wzr, ge  // ge = tcont
  40e12c:	b	40e028 <clear@@Base+0xa9bc>
  40e130:	cmp	x0, #0x7f
  40e134:	b.hi	40e160 <clear@@Base+0xaaf4>  // b.pmore
  40e138:	stp	x29, x30, [sp, #-16]!
  40e13c:	mov	x29, sp
  40e140:	and	w1, w0, #0xff
  40e144:	adrp	x0, 437000 <PC+0x7b8>
  40e148:	ldr	x0, [x0, #2144]
  40e14c:	bl	401aa0 <strchr@plt>
  40e150:	cmp	x0, #0x0
  40e154:	cset	w0, ne  // ne = any
  40e158:	ldp	x29, x30, [sp], #16
  40e15c:	ret
  40e160:	mov	w0, #0x0                   	// #0
  40e164:	ret
  40e168:	adrp	x0, 43b000 <PC+0x47b8>
  40e16c:	ldr	w0, [x0, #600]
  40e170:	cmp	w0, #0x2
  40e174:	b.ne	40e1c0 <clear@@Base+0xab54>  // b.any
  40e178:	stp	x29, x30, [sp, #-32]!
  40e17c:	mov	x29, sp
  40e180:	mov	x0, #0x6d                  	// #109
  40e184:	bl	40e130 <clear@@Base+0xaac4>
  40e188:	cbz	w0, 40e1b8 <clear@@Base+0xab4c>
  40e18c:	stp	x19, x20, [sp, #16]
  40e190:	adrp	x19, 41b000 <winch@@Base+0x521c>
  40e194:	add	x19, x19, #0x390
  40e198:	mov	w0, #0x1b                  	// #27
  40e19c:	mov	w20, #0x10                  	// #16
  40e1a0:	mov	w2, #0x0                   	// #0
  40e1a4:	mov	w1, w20
  40e1a8:	bl	40db40 <clear@@Base+0xa4d4>
  40e1ac:	ldrb	w0, [x19, #1]!
  40e1b0:	cbnz	w0, 40e1a0 <clear@@Base+0xab34>
  40e1b4:	ldp	x19, x20, [sp, #16]
  40e1b8:	ldp	x29, x30, [sp], #32
  40e1bc:	ret
  40e1c0:	ret
  40e1c4:	cmp	x0, #0x7f
  40e1c8:	b.hi	40e210 <clear@@Base+0xaba4>  // b.pmore
  40e1cc:	stp	x29, x30, [sp, #-32]!
  40e1d0:	mov	x29, sp
  40e1d4:	str	x19, [sp, #16]
  40e1d8:	mov	x19, x0
  40e1dc:	bl	40e130 <clear@@Base+0xaac4>
  40e1e0:	mov	w1, w0
  40e1e4:	mov	w0, #0x0                   	// #0
  40e1e8:	cbnz	w1, 40e204 <clear@@Base+0xab98>
  40e1ec:	and	w1, w19, #0xff
  40e1f0:	adrp	x0, 437000 <PC+0x7b8>
  40e1f4:	ldr	x0, [x0, #2152]
  40e1f8:	bl	401aa0 <strchr@plt>
  40e1fc:	cmp	x0, #0x0
  40e200:	cset	w0, ne  // ne = any
  40e204:	ldr	x19, [sp, #16]
  40e208:	ldp	x29, x30, [sp], #32
  40e20c:	ret
  40e210:	mov	w0, #0x0                   	// #0
  40e214:	ret
  40e218:	stp	x29, x30, [sp, #-128]!
  40e21c:	mov	x29, sp
  40e220:	stp	x19, x20, [sp, #16]
  40e224:	stp	x23, x24, [sp, #48]
  40e228:	stp	x25, x26, [sp, #64]
  40e22c:	adrp	x1, 437000 <PC+0x7b8>
  40e230:	add	x2, x1, #0x840
  40e234:	ldr	w24, [x2, #88]
  40e238:	ldr	w26, [x2, #24]
  40e23c:	sub	w26, w26, w24
  40e240:	ldr	w1, [x1, #2112]
  40e244:	sub	w1, w1, w24
  40e248:	cmp	w26, w1
  40e24c:	csel	w26, w26, w1, le
  40e250:	cmp	w26, w0
  40e254:	csel	w26, w26, w0, le
  40e258:	str	xzr, [sp, #112]
  40e25c:	tbnz	w26, #31, 40e28c <clear@@Base+0xac20>
  40e260:	stp	x21, x22, [sp, #32]
  40e264:	stp	x27, x28, [sp, #80]
  40e268:	mov	w20, w24
  40e26c:	mov	w19, #0x0                   	// #0
  40e270:	adrp	x21, 437000 <PC+0x7b8>
  40e274:	adrp	x28, 43b000 <PC+0x47b8>
  40e278:	add	x28, x28, #0x258
  40e27c:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40e280:	add	x0, x0, #0xef0
  40e284:	str	x0, [sp, #120]
  40e288:	b	40e3b8 <clear@@Base+0xad4c>
  40e28c:	mov	w20, w24
  40e290:	mov	w19, #0x0                   	// #0
  40e294:	b	40e590 <clear@@Base+0xaf24>
  40e298:	and	w1, w0, #0x7f
  40e29c:	cmp	w1, #0x1b
  40e2a0:	b.ne	40e3e0 <clear@@Base+0xad74>  // b.any
  40e2a4:	strb	w0, [x23, w24, sxtw]
  40e2a8:	add	x0, x21, #0x840
  40e2ac:	ldr	x1, [x0, #16]
  40e2b0:	str	x1, [sp, #104]
  40e2b4:	ldrb	w0, [x1, x27]
  40e2b8:	strb	w0, [x1, w24, sxtw]
  40e2bc:	add	w24, w24, #0x1
  40e2c0:	sxtw	x27, w24
  40e2c4:	add	w20, w20, #0x1
  40e2c8:	sxtw	x22, w20
  40e2cc:	mov	w2, w22
  40e2d0:	mov	w20, w22
  40e2d4:	mov	w1, w27
  40e2d8:	mov	w24, w27
  40e2dc:	cmp	w25, w22
  40e2e0:	b.le	40e3b0 <clear@@Base+0xad44>
  40e2e4:	ldrb	w0, [x23, x22]
  40e2e8:	cbz	w0, 40e3b0 <clear@@Base+0xad44>
  40e2ec:	strb	w0, [x23, x27]
  40e2f0:	add	w24, w1, #0x1
  40e2f4:	ldr	x1, [sp, #104]
  40e2f8:	ldrb	w0, [x1, x22]
  40e2fc:	strb	w0, [x1, x27]
  40e300:	add	w20, w2, #0x1
  40e304:	ldrb	w0, [x23, x22]
  40e308:	bl	40e1c4 <clear@@Base+0xab58>
  40e30c:	add	x27, x27, #0x1
  40e310:	add	x22, x22, #0x1
  40e314:	cbnz	w0, 40e2cc <clear@@Base+0xac60>
  40e318:	b	40e3b0 <clear@@Base+0xad44>
  40e31c:	ldr	x1, [sp, #120]
  40e320:	ldr	w1, [x1]
  40e324:	cbnz	w1, 40e408 <clear@@Base+0xad9c>
  40e328:	and	x0, x0, #0xff
  40e32c:	bl	404fac <clear@@Base+0x1940>
  40e330:	cmp	w0, #0x0
  40e334:	cset	w23, eq  // eq = none
  40e338:	mov	w22, #0x1                   	// #1
  40e33c:	str	xzr, [sp, #112]
  40e340:	mov	w25, #0x0                   	// #0
  40e344:	cmp	w24, #0x0
  40e348:	b.le	40e35c <clear@@Base+0xacf0>
  40e34c:	add	x0, x21, #0x840
  40e350:	ldr	x0, [x0, #16]
  40e354:	add	x0, x0, w24, sxtw
  40e358:	ldurb	w25, [x0, #-1]
  40e35c:	add	w22, w22, w20
  40e360:	ldr	w0, [x21, #2112]
  40e364:	str	w25, [sp, #104]
  40e368:	cmp	w22, w0
  40e36c:	b.ge	40e380 <clear@@Base+0xad14>  // b.tcont
  40e370:	add	x0, x21, #0x840
  40e374:	ldr	x0, [x0, #16]
  40e378:	ldrb	w0, [x0, w22, sxtw]
  40e37c:	str	w0, [sp, #104]
  40e380:	add	x0, x21, #0x840
  40e384:	ldr	x0, [x0, #16]
  40e388:	mov	w1, w25
  40e38c:	ldrb	w0, [x0, x27]
  40e390:	bl	4038dc <clear@@Base+0x270>
  40e394:	cbz	w0, 40e4dc <clear@@Base+0xae70>
  40e398:	sub	w0, w26, w19
  40e39c:	cmp	w0, w23
  40e3a0:	b.lt	40e57c <clear@@Base+0xaf10>  // b.tstop
  40e3a4:	adds	w19, w19, w23
  40e3a8:	csel	w19, w19, wzr, pl  // pl = nfrst
  40e3ac:	mov	w20, w22
  40e3b0:	cmp	w26, w19
  40e3b4:	b.lt	40e588 <clear@@Base+0xaf1c>  // b.tstop
  40e3b8:	ldr	w25, [x21, #2112]
  40e3bc:	cmp	w25, w20
  40e3c0:	b.le	40e564 <clear@@Base+0xaef8>
  40e3c4:	add	x0, x21, #0x840
  40e3c8:	ldr	x23, [x0, #8]
  40e3cc:	sxtw	x27, w20
  40e3d0:	ldrb	w0, [x23, w20, sxtw]
  40e3d4:	ldr	w1, [x28]
  40e3d8:	cmp	w1, #0x2
  40e3dc:	b.eq	40e298 <clear@@Base+0xac2c>  // b.none
  40e3e0:	tbnz	w0, #7, 40e31c <clear@@Base+0xacb0>
  40e3e4:	cmp	w0, #0x8
  40e3e8:	b.ne	40e328 <clear@@Base+0xacbc>  // b.any
  40e3ec:	ldr	x0, [sp, #120]
  40e3f0:	ldr	w0, [x0]
  40e3f4:	cbnz	w0, 40e484 <clear@@Base+0xae18>
  40e3f8:	mov	w23, #0xffffffff            	// #-1
  40e3fc:	mov	w22, #0x1                   	// #1
  40e400:	str	xzr, [sp, #112]
  40e404:	b	40e340 <clear@@Base+0xacd4>
  40e408:	bl	4050a0 <clear@@Base+0x1a34>
  40e40c:	mov	w22, w0
  40e410:	add	w25, w0, w20
  40e414:	ldr	w0, [x21, #2112]
  40e418:	cmp	w25, w0
  40e41c:	b.gt	40e570 <clear@@Base+0xaf04>
  40e420:	add	x0, x21, #0x840
  40e424:	ldr	x0, [x0, #8]
  40e428:	add	x0, x0, x27
  40e42c:	bl	405240 <clear@@Base+0x1bd4>
  40e430:	str	x0, [sp, #104]
  40e434:	bl	4056c4 <clear@@Base+0x2058>
  40e438:	mov	w23, w0
  40e43c:	cbz	w0, 40e450 <clear@@Base+0xade4>
  40e440:	ldr	x0, [sp, #104]
  40e444:	str	x0, [sp, #112]
  40e448:	mov	w23, #0x0                   	// #0
  40e44c:	b	40e340 <clear@@Base+0xacd4>
  40e450:	ldr	x1, [sp, #104]
  40e454:	ldr	x0, [sp, #112]
  40e458:	bl	405928 <clear@@Base+0x22bc>
  40e45c:	ldr	x1, [sp, #104]
  40e460:	str	x1, [sp, #112]
  40e464:	cbnz	w0, 40e340 <clear@@Base+0xacd4>
  40e468:	mov	x23, x1
  40e46c:	mov	x0, x1
  40e470:	bl	405908 <clear@@Base+0x229c>
  40e474:	cbnz	w0, 40e624 <clear@@Base+0xafb8>
  40e478:	str	x23, [sp, #112]
  40e47c:	mov	w23, #0x1                   	// #1
  40e480:	b	40e340 <clear@@Base+0xacd4>
  40e484:	ldr	x0, [sp, #112]
  40e488:	bl	405908 <clear@@Base+0x229c>
  40e48c:	cmp	w0, #0x0
  40e490:	mov	w23, #0xfffffffe            	// #-2
  40e494:	csinv	w23, w23, wzr, ne  // ne = any
  40e498:	mov	w22, #0x1                   	// #1
  40e49c:	str	xzr, [sp, #112]
  40e4a0:	b	40e340 <clear@@Base+0xacd4>
  40e4a4:	add	x1, x21, #0x840
  40e4a8:	ldr	x2, [x1, #16]
  40e4ac:	sxtw	x0, w24
  40e4b0:	ldrb	w3, [x2, x27]
  40e4b4:	strb	w3, [x2, w24, sxtw]
  40e4b8:	ldr	x1, [x1, #8]
  40e4bc:	mov	w2, #0x20                  	// #32
  40e4c0:	strb	w2, [x1, x0]
  40e4c4:	add	w24, w24, #0x1
  40e4c8:	add	w19, w19, #0x1
  40e4cc:	mov	w20, w25
  40e4d0:	mov	x0, #0x20                  	// #32
  40e4d4:	str	x0, [sp, #112]
  40e4d8:	b	40e3b0 <clear@@Base+0xad44>
  40e4dc:	add	x0, x21, #0x840
  40e4e0:	ldr	x0, [x0, #16]
  40e4e4:	ldr	w1, [sp, #104]
  40e4e8:	ldrb	w0, [x0, x27]
  40e4ec:	bl	4038dc <clear@@Base+0x270>
  40e4f0:	cbnz	w0, 40e398 <clear@@Base+0xad2c>
  40e4f4:	add	x0, x21, #0x840
  40e4f8:	ldr	x0, [x0, #16]
  40e4fc:	ldrb	w0, [x0, x27]
  40e500:	bl	40dbcc <clear@@Base+0xa560>
  40e504:	add	w23, w23, w0
  40e508:	ldr	w0, [x21, #2112]
  40e50c:	cmp	w22, w0
  40e510:	b.lt	40e54c <clear@@Base+0xaee0>  // b.tstop
  40e514:	ldr	w1, [sp, #104]
  40e518:	mov	w0, w25
  40e51c:	bl	4038dc <clear@@Base+0x270>
  40e520:	cbz	w0, 40e398 <clear@@Base+0xad2c>
  40e524:	mov	w0, w25
  40e528:	bl	40db74 <clear@@Base+0xa508>
  40e52c:	add	w23, w23, w0
  40e530:	ldr	w0, [x21, #2112]
  40e534:	cmp	w22, w0
  40e538:	b.ge	40e398 <clear@@Base+0xad2c>  // b.tcont
  40e53c:	ldr	w0, [sp, #104]
  40e540:	bl	40dbcc <clear@@Base+0xa560>
  40e544:	add	w23, w23, w0
  40e548:	b	40e398 <clear@@Base+0xad2c>
  40e54c:	add	x0, x21, #0x840
  40e550:	ldr	x0, [x0, #16]
  40e554:	ldrb	w0, [x0, x27]
  40e558:	bl	40db74 <clear@@Base+0xa508>
  40e55c:	add	w23, w23, w0
  40e560:	b	40e514 <clear@@Base+0xaea8>
  40e564:	ldp	x21, x22, [sp, #32]
  40e568:	ldp	x27, x28, [sp, #80]
  40e56c:	b	40e5ec <clear@@Base+0xaf80>
  40e570:	ldp	x21, x22, [sp, #32]
  40e574:	ldp	x27, x28, [sp, #80]
  40e578:	b	40e590 <clear@@Base+0xaf24>
  40e57c:	ldp	x21, x22, [sp, #32]
  40e580:	ldp	x27, x28, [sp, #80]
  40e584:	b	40e590 <clear@@Base+0xaf24>
  40e588:	ldp	x21, x22, [sp, #32]
  40e58c:	ldp	x27, x28, [sp, #80]
  40e590:	adrp	x0, 437000 <PC+0x7b8>
  40e594:	ldr	w3, [x0, #2112]
  40e598:	cmp	w20, w3
  40e59c:	b.ge	40e5ec <clear@@Base+0xaf80>  // b.tcont
  40e5a0:	adrp	x0, 437000 <PC+0x7b8>
  40e5a4:	add	x0, x0, #0x840
  40e5a8:	ldr	x5, [x0, #8]
  40e5ac:	ldr	x4, [x0, #16]
  40e5b0:	sxtw	x1, w20
  40e5b4:	mov	x0, x1
  40e5b8:	sxtw	x2, w24
  40e5bc:	sub	x2, x2, x1
  40e5c0:	add	x6, x5, x2
  40e5c4:	add	x2, x4, x2
  40e5c8:	ldrb	w1, [x5, x0]
  40e5cc:	strb	w1, [x6, x0]
  40e5d0:	ldrb	w1, [x4, x0]
  40e5d4:	strb	w1, [x2, x0]
  40e5d8:	add	x0, x0, #0x1
  40e5dc:	cmp	w3, w0
  40e5e0:	b.gt	40e5c8 <clear@@Base+0xaf5c>
  40e5e4:	add	w24, w24, w3
  40e5e8:	sub	w24, w24, w20
  40e5ec:	adrp	x1, 437000 <PC+0x7b8>
  40e5f0:	add	x0, x1, #0x840
  40e5f4:	str	w24, [x1, #2112]
  40e5f8:	ldr	w1, [x0, #24]
  40e5fc:	sub	w1, w1, w19
  40e600:	str	w1, [x0, #24]
  40e604:	ldr	w1, [x0, #56]
  40e608:	add	w19, w1, w19
  40e60c:	str	w19, [x0, #56]
  40e610:	ldp	x19, x20, [sp, #16]
  40e614:	ldp	x23, x24, [sp, #48]
  40e618:	ldp	x25, x26, [sp, #64]
  40e61c:	ldp	x29, x30, [sp], #128
  40e620:	ret
  40e624:	sub	w0, w26, w19
  40e628:	cmp	w0, #0x1
  40e62c:	b.eq	40e4a4 <clear@@Base+0xae38>  // b.none
  40e630:	ldr	x0, [sp, #104]
  40e634:	str	x0, [sp, #112]
  40e638:	mov	w23, #0x2                   	// #2
  40e63c:	b	40e340 <clear@@Base+0xacd4>
  40e640:	stp	x29, x30, [sp, #-16]!
  40e644:	mov	x29, sp
  40e648:	adrp	x0, 437000 <PC+0x7b8>
  40e64c:	ldr	w0, [x0, #2136]
  40e650:	bl	40e218 <clear@@Base+0xabac>
  40e654:	ldp	x29, x30, [sp], #16
  40e658:	ret
  40e65c:	stp	x29, x30, [sp, #-80]!
  40e660:	mov	x29, sp
  40e664:	stp	x19, x20, [sp, #16]
  40e668:	stp	x21, x22, [sp, #32]
  40e66c:	stp	x23, x24, [sp, #48]
  40e670:	mov	x22, x0
  40e674:	mov	w20, w1
  40e678:	mov	x19, x2
  40e67c:	mov	x21, x3
  40e680:	ands	w0, w1, #0x3
  40e684:	b.eq	40e690 <clear@@Base+0xb024>  // b.none
  40e688:	adrp	x1, 437000 <PC+0x7b8>
  40e68c:	str	w0, [x1, #2176]
  40e690:	add	x3, sp, #0x40
  40e694:	mov	w2, #0x0                   	// #0
  40e698:	add	x1, x21, #0x1
  40e69c:	mov	x0, x21
  40e6a0:	bl	41547c <error@@Base+0x2394>
  40e6a4:	cmp	w0, #0x0
  40e6a8:	ccmp	w20, #0x10, #0x4, ne  // ne = any
  40e6ac:	b.ne	40e7b0 <clear@@Base+0xb144>  // b.any
  40e6b0:	adrp	x0, 43b000 <PC+0x47b8>
  40e6b4:	ldr	w0, [x0, #600]
  40e6b8:	cmp	w0, #0x2
  40e6bc:	b.eq	40e7d8 <clear@@Base+0xb16c>  // b.none
  40e6c0:	adrp	x0, 437000 <PC+0x7b8>
  40e6c4:	add	x1, x0, #0x840
  40e6c8:	ldr	x2, [x1, #8]
  40e6cc:	ldrsw	x0, [x0, #2112]
  40e6d0:	add	x0, x2, x0
  40e6d4:	str	x0, [sp, #64]
  40e6d8:	mov	w1, #0xffffffff            	// #-1
  40e6dc:	add	x0, sp, #0x40
  40e6e0:	bl	4055d4 <clear@@Base+0x1f68>
  40e6e4:	mov	x2, x0
  40e6e8:	mov	w1, w20
  40e6ec:	mov	x0, x22
  40e6f0:	bl	40dd08 <clear@@Base+0xa69c>
  40e6f4:	mov	w23, w0
  40e6f8:	adrp	x0, 43b000 <PC+0x47b8>
  40e6fc:	ldr	w0, [x0, #600]
  40e700:	cmp	w0, #0x1
  40e704:	b.ne	40e84c <clear@@Base+0xb1e0>  // b.any
  40e708:	cbz	x19, 40e8ec <clear@@Base+0xb280>
  40e70c:	ldrb	w0, [x19]
  40e710:	bl	4050a0 <clear@@Base+0x1a34>
  40e714:	mov	w21, w0
  40e718:	adrp	x0, 437000 <PC+0x7b8>
  40e71c:	add	x2, x0, #0x840
  40e720:	ldr	w22, [x0, #2112]
  40e724:	add	w1, w22, w21
  40e728:	ldr	w0, [x2, #28]
  40e72c:	sub	w0, w0, #0x6
  40e730:	cmp	w1, w0
  40e734:	b.ge	40e8fc <clear@@Base+0xb290>  // b.tcont
  40e738:	adrp	x0, 437000 <PC+0x7b8>
  40e73c:	add	x0, x0, #0x840
  40e740:	ldr	w1, [x0, #24]
  40e744:	ldr	w0, [x0, #52]
  40e748:	cmp	w23, #0x0
  40e74c:	ccmp	w1, w0, #0x4, gt
  40e750:	b.gt	40e90c <clear@@Base+0xb2a0>
  40e754:	cmp	w21, #0x0
  40e758:	b.le	40e780 <clear@@Base+0xb114>
  40e75c:	sub	w21, w21, #0x1
  40e760:	add	x21, x21, #0x1
  40e764:	add	x21, x19, x21
  40e768:	mov	w2, #0x0                   	// #0
  40e76c:	mov	w1, w20
  40e770:	ldrb	w0, [x19], #1
  40e774:	bl	40db40 <clear@@Base+0xa4d4>
  40e778:	cmp	x21, x19
  40e77c:	b.ne	40e768 <clear@@Base+0xb0fc>  // b.any
  40e780:	adrp	x0, 437000 <PC+0x7b8>
  40e784:	add	x0, x0, #0x840
  40e788:	ldr	w1, [x0, #24]
  40e78c:	add	w23, w1, w23
  40e790:	str	w23, [x0, #24]
  40e794:	mov	w24, #0x0                   	// #0
  40e798:	mov	w0, w24
  40e79c:	ldp	x19, x20, [sp, #16]
  40e7a0:	ldp	x21, x22, [sp, #32]
  40e7a4:	ldp	x23, x24, [sp, #48]
  40e7a8:	ldp	x29, x30, [sp], #80
  40e7ac:	ret
  40e7b0:	adrp	x0, 43b000 <PC+0x47b8>
  40e7b4:	ldr	x0, [x0, #480]
  40e7b8:	cmp	x0, x21
  40e7bc:	ccmn	x0, #0x1, #0x4, lt  // lt = tstop
  40e7c0:	b.ne	40e7cc <clear@@Base+0xb160>  // b.any
  40e7c4:	orr	w20, w20, #0x40
  40e7c8:	b	40e6b0 <clear@@Base+0xb044>
  40e7cc:	adrp	x0, 43b000 <PC+0x47b8>
  40e7d0:	str	x21, [x0, #480]
  40e7d4:	b	40e7c4 <clear@@Base+0xb158>
  40e7d8:	adrp	x0, 437000 <PC+0x7b8>
  40e7dc:	add	x2, x0, #0x840
  40e7e0:	ldrsw	x1, [x0, #2112]
  40e7e4:	ldr	x0, [x2, #8]
  40e7e8:	add	x0, x0, x1
  40e7ec:	str	x0, [sp, #64]
  40e7f0:	mov	x21, x2
  40e7f4:	mov	w23, #0xffffffff            	// #-1
  40e7f8:	ldr	x2, [x21, #8]
  40e7fc:	ldr	x0, [sp, #64]
  40e800:	cmp	x2, x0
  40e804:	b.cs	40e828 <clear@@Base+0xb1bc>  // b.hs, b.nlast
  40e808:	mov	w1, w23
  40e80c:	add	x0, sp, #0x40
  40e810:	bl	4055d4 <clear@@Base+0x1f68>
  40e814:	and	x1, x0, #0xffffffffffffff7f
  40e818:	cmp	x1, #0x1b
  40e81c:	b.eq	40e920 <clear@@Base+0xb2b4>  // b.none
  40e820:	bl	40e1c4 <clear@@Base+0xab58>
  40e824:	cbnz	w0, 40e7f8 <clear@@Base+0xb18c>
  40e828:	adrp	x0, 43b000 <PC+0x47b8>
  40e82c:	ldr	w0, [x0, #600]
  40e830:	cmp	w0, #0x2
  40e834:	b.ne	40e6c0 <clear@@Base+0xb054>  // b.any
  40e838:	and	x0, x22, #0xffffffffffffff7f
  40e83c:	cmp	x0, #0x1b
  40e840:	b.ne	40e6c0 <clear@@Base+0xb054>  // b.any
  40e844:	mov	w23, #0x0                   	// #0
  40e848:	mov	w20, #0x10                  	// #16
  40e84c:	adrp	x0, 437000 <PC+0x7b8>
  40e850:	ldr	w21, [x0, #2136]
  40e854:	add	w21, w23, w21
  40e858:	mov	w0, w20
  40e85c:	bl	40db74 <clear@@Base+0xa508>
  40e860:	add	w21, w21, w0
  40e864:	adrp	x0, 43b000 <PC+0x47b8>
  40e868:	ldr	w0, [x0, #396]
  40e86c:	mov	w24, #0x1                   	// #1
  40e870:	cmp	w21, w0
  40e874:	b.le	40e708 <clear@@Base+0xb09c>
  40e878:	b	40e798 <clear@@Base+0xb12c>
  40e87c:	mov	x0, x22
  40e880:	bl	40e1c4 <clear@@Base+0xab58>
  40e884:	mov	w24, w0
  40e888:	mov	w20, #0x10                  	// #16
  40e88c:	cbnz	w0, 40e6f8 <clear@@Base+0xb08c>
  40e890:	adrp	x0, 437000 <PC+0x7b8>
  40e894:	add	x2, x0, #0x840
  40e898:	ldrsw	x1, [x0, #2112]
  40e89c:	ldr	x0, [x2, #8]
  40e8a0:	add	x0, x0, x1
  40e8a4:	str	x0, [sp, #64]
  40e8a8:	mov	x19, x2
  40e8ac:	mov	w20, #0xffffffff            	// #-1
  40e8b0:	ldr	x2, [x19, #8]
  40e8b4:	mov	w1, w20
  40e8b8:	add	x0, sp, #0x40
  40e8bc:	bl	4055d4 <clear@@Base+0x1f68>
  40e8c0:	ldr	x1, [sp, #64]
  40e8c4:	ldr	x2, [x19, #8]
  40e8c8:	cmp	x1, x2
  40e8cc:	b.ls	40e8dc <clear@@Base+0xb270>  // b.plast
  40e8d0:	and	x0, x0, #0xffffffffffffff7f
  40e8d4:	cmp	x0, #0x1b
  40e8d8:	b.ne	40e8b0 <clear@@Base+0xb244>  // b.any
  40e8dc:	sub	x1, x1, x2
  40e8e0:	adrp	x0, 437000 <PC+0x7b8>
  40e8e4:	str	w1, [x0, #2112]
  40e8e8:	b	40e798 <clear@@Base+0xb12c>
  40e8ec:	strb	w22, [sp, #79]
  40e8f0:	mov	w21, #0x1                   	// #1
  40e8f4:	add	x19, sp, #0x4f
  40e8f8:	b	40e718 <clear@@Base+0xb0ac>
  40e8fc:	bl	40dc24 <clear@@Base+0xa5b8>
  40e900:	mov	w24, #0x1                   	// #1
  40e904:	cbz	w0, 40e738 <clear@@Base+0xb0cc>
  40e908:	b	40e798 <clear@@Base+0xb12c>
  40e90c:	adrp	x0, 437000 <PC+0x7b8>
  40e910:	add	x0, x0, #0x840
  40e914:	str	w1, [x0, #52]
  40e918:	str	w22, [x0, #48]
  40e91c:	b	40e754 <clear@@Base+0xb0e8>
  40e920:	mov	x0, x22
  40e924:	bl	40e130 <clear@@Base+0xaac4>
  40e928:	mov	w23, w0
  40e92c:	cbz	w0, 40e87c <clear@@Base+0xb210>
  40e930:	mov	w23, #0x0                   	// #0
  40e934:	mov	w20, #0x10                  	// #16
  40e938:	b	40e6f8 <clear@@Base+0xb08c>
  40e93c:	stp	x29, x30, [sp, #-48]!
  40e940:	mov	x29, sp
  40e944:	stp	x19, x20, [sp, #16]
  40e948:	stp	x21, x22, [sp, #32]
  40e94c:	mov	x21, x1
  40e950:	bl	404fc4 <clear@@Base+0x1958>
  40e954:	mov	x19, x0
  40e958:	bl	4017b0 <strlen@plt>
  40e95c:	adrp	x1, 437000 <PC+0x7b8>
  40e960:	ldr	w20, [x1, #2136]
  40e964:	add	w20, w20, w0
  40e968:	sub	w20, w20, #0x1
  40e96c:	adrp	x22, 433000 <winch@@Base+0x1d21c>
  40e970:	mov	w2, #0x0                   	// #0
  40e974:	ldr	w1, [x22, #1832]
  40e978:	mov	w0, #0x20                  	// #32
  40e97c:	bl	40dd08 <clear@@Base+0xa69c>
  40e980:	add	w20, w20, w0
  40e984:	ldr	w0, [x22, #1832]
  40e988:	bl	40db74 <clear@@Base+0xa508>
  40e98c:	add	w20, w20, w0
  40e990:	adrp	x0, 43b000 <PC+0x47b8>
  40e994:	ldr	w0, [x0, #396]
  40e998:	mov	w2, #0x1                   	// #1
  40e99c:	cmp	w20, w0
  40e9a0:	b.gt	40e9e0 <clear@@Base+0xb374>
  40e9a4:	ldrb	w0, [x19]
  40e9a8:	cbz	w0, 40e9d4 <clear@@Base+0xb368>
  40e9ac:	mov	w20, #0x20                  	// #32
  40e9b0:	mov	x3, x21
  40e9b4:	mov	x2, #0x0                   	// #0
  40e9b8:	mov	w1, w20
  40e9bc:	bl	40e65c <clear@@Base+0xaff0>
  40e9c0:	mov	w2, w0
  40e9c4:	cbnz	w0, 40e9dc <clear@@Base+0xb370>
  40e9c8:	ldrb	w0, [x19, #1]!
  40e9cc:	cbnz	w0, 40e9b0 <clear@@Base+0xb344>
  40e9d0:	b	40e9e0 <clear@@Base+0xb374>
  40e9d4:	mov	w2, #0x0                   	// #0
  40e9d8:	b	40e9e0 <clear@@Base+0xb374>
  40e9dc:	mov	w2, #0x1                   	// #1
  40e9e0:	mov	w0, w2
  40e9e4:	ldp	x19, x20, [sp, #16]
  40e9e8:	ldp	x21, x22, [sp, #32]
  40e9ec:	ldp	x29, x30, [sp], #48
  40e9f0:	ret
  40e9f4:	stp	x29, x30, [sp, #-64]!
  40e9f8:	mov	x29, sp
  40e9fc:	stp	x21, x22, [sp, #32]
  40ea00:	mov	x21, x0
  40ea04:	adrp	x0, 437000 <PC+0x7b8>
  40ea08:	ldr	w0, [x0, #2204]
  40ea0c:	cmp	w0, #0x0
  40ea10:	b.le	40ea78 <clear@@Base+0xb40c>
  40ea14:	stp	x19, x20, [sp, #16]
  40ea18:	str	x23, [sp, #48]
  40ea1c:	mov	x19, #0x0                   	// #0
  40ea20:	adrp	x20, 437000 <PC+0x7b8>
  40ea24:	add	x20, x20, #0x840
  40ea28:	add	x22, x20, #0x60
  40ea2c:	mov	x1, x21
  40ea30:	ldrb	w0, [x22, x19]
  40ea34:	bl	40e93c <clear@@Base+0xb2d0>
  40ea38:	cbnz	w0, 40ea58 <clear@@Base+0xb3ec>
  40ea3c:	add	x19, x19, #0x1
  40ea40:	ldr	w1, [x20, #92]
  40ea44:	cmp	w1, w19
  40ea48:	b.gt	40ea2c <clear@@Base+0xb3c0>
  40ea4c:	ldp	x19, x20, [sp, #16]
  40ea50:	ldr	x23, [sp, #48]
  40ea54:	b	40ea6c <clear@@Base+0xb400>
  40ea58:	adrp	x0, 437000 <PC+0x7b8>
  40ea5c:	ldr	w0, [x0, #2204]
  40ea60:	sub	w0, w0, w19
  40ea64:	ldp	x19, x20, [sp, #16]
  40ea68:	ldr	x23, [sp, #48]
  40ea6c:	ldp	x21, x22, [sp, #32]
  40ea70:	ldp	x29, x30, [sp], #64
  40ea74:	ret
  40ea78:	mov	w0, #0x0                   	// #0
  40ea7c:	b	40ea6c <clear@@Base+0xb400>
  40ea80:	stp	x29, x30, [sp, #-80]!
  40ea84:	mov	x29, sp
  40ea88:	stp	x19, x20, [sp, #16]
  40ea8c:	stp	x21, x22, [sp, #32]
  40ea90:	mov	x19, x0
  40ea94:	mov	x21, x1
  40ea98:	mov	x22, x2
  40ea9c:	cmp	x0, #0x8
  40eaa0:	b.eq	40eb1c <clear@@Base+0xb4b0>  // b.none
  40eaa4:	adrp	x0, 437000 <PC+0x7b8>
  40eaa8:	ldr	w0, [x0, #2172]
  40eaac:	cmp	w0, #0x0
  40eab0:	b.le	40ed0c <clear@@Base+0xb6a0>
  40eab4:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40eab8:	ldr	w0, [x0, #3824]
  40eabc:	cmp	w0, #0x0
  40eac0:	csetm	w2, ne  // ne = any
  40eac4:	adrp	x1, 437000 <PC+0x7b8>
  40eac8:	str	w2, [x1, #2172]
  40eacc:	cbnz	w0, 40eca4 <clear@@Base+0xb638>
  40ead0:	adrp	x0, 437000 <PC+0x7b8>
  40ead4:	add	x1, x0, #0x840
  40ead8:	ldrsw	x0, [x0, #2112]
  40eadc:	ldr	x1, [x1, #8]
  40eae0:	ldrb	w0, [x1, x0]
  40eae4:	adrp	x1, 437000 <PC+0x7b8>
  40eae8:	add	x3, x1, #0x840
  40eaec:	ldrsw	x2, [x1, #2112]
  40eaf0:	ldr	x1, [x3, #16]
  40eaf4:	ldrb	w1, [x1, x2]
  40eaf8:	mov	w20, w1
  40eafc:	cmp	x0, x19
  40eb00:	b.eq	40ecc0 <clear@@Base+0xb654>  // b.none
  40eb04:	cmp	x19, #0x5f
  40eb08:	b.eq	40ecf4 <clear@@Base+0xb688>  // b.none
  40eb0c:	orr	w1, w1, #0x1
  40eb10:	cmp	x0, #0x5f
  40eb14:	csel	w20, w1, w20, eq  // eq = none
  40eb18:	b	40ed14 <clear@@Base+0xb6a8>
  40eb1c:	adrp	x0, 43b000 <PC+0x47b8>
  40eb20:	ldr	w20, [x0, #596]
  40eb24:	cmp	w20, #0x2
  40eb28:	b.eq	40edf0 <clear@@Base+0xb784>  // b.none
  40eb2c:	adrp	x0, 437000 <PC+0x7b8>
  40eb30:	add	x1, x0, #0x840
  40eb34:	ldr	w0, [x0, #2112]
  40eb38:	ldr	w1, [x1, #88]
  40eb3c:	cmp	w0, w1
  40eb40:	b.le	40eb70 <clear@@Base+0xb504>
  40eb44:	adrp	x2, 437000 <PC+0x7b8>
  40eb48:	ldr	w2, [x2, #2136]
  40eb4c:	cmp	w1, w2
  40eb50:	b.ge	40eb70 <clear@@Base+0xb504>  // b.tcont
  40eb54:	sxtw	x0, w0
  40eb58:	adrp	x2, 437000 <PC+0x7b8>
  40eb5c:	ldr	x2, [x2, #2128]
  40eb60:	add	x2, x2, x0
  40eb64:	ldurb	w2, [x2, #-1]
  40eb68:	tst	w2, #0x30
  40eb6c:	b.eq	40eb88 <clear@@Base+0xb51c>  // b.none
  40eb70:	mov	x1, x22
  40eb74:	mov	w0, #0x8                   	// #8
  40eb78:	bl	40e93c <clear@@Base+0xb2d0>
  40eb7c:	cmp	w0, #0x0
  40eb80:	cset	w20, ne  // ne = any
  40eb84:	b	40ed74 <clear@@Base+0xb708>
  40eb88:	cmp	w20, #0x1
  40eb8c:	b.eq	40eb9c <clear@@Base+0xb530>  // b.none
  40eb90:	cbz	w20, 40ebbc <clear@@Base+0xb550>
  40eb94:	mov	w20, #0x0                   	// #0
  40eb98:	b	40ed74 <clear@@Base+0xb708>
  40eb9c:	mov	x3, x22
  40eba0:	mov	x2, #0x0                   	// #0
  40eba4:	mov	w1, #0x0                   	// #0
  40eba8:	mov	x0, #0x8                   	// #8
  40ebac:	bl	40e65c <clear@@Base+0xaff0>
  40ebb0:	cmp	w0, #0x0
  40ebb4:	cset	w20, ne  // ne = any
  40ebb8:	b	40ed74 <clear@@Base+0xb708>
  40ebbc:	str	x23, [sp, #48]
  40ebc0:	adrp	x2, 437000 <PC+0x7b8>
  40ebc4:	ldr	x2, [x2, #2120]
  40ebc8:	add	x0, x2, x0
  40ebcc:	str	x0, [sp, #72]
  40ebd0:	add	x2, x2, w1, sxtw
  40ebd4:	mov	w1, #0xffffffff            	// #-1
  40ebd8:	add	x0, sp, #0x48
  40ebdc:	bl	4055d4 <clear@@Base+0x1f68>
  40ebe0:	mov	x23, x0
  40ebe4:	adrp	x19, 437000 <PC+0x7b8>
  40ebe8:	add	x19, x19, #0x840
  40ebec:	mov	w21, #0xffffffff            	// #-1
  40ebf0:	ldr	w1, [x19]
  40ebf4:	ldr	w2, [x19, #88]
  40ebf8:	cmp	w2, w1
  40ebfc:	b.ge	40ec88 <clear@@Base+0xb61c>  // b.tcont
  40ec00:	ldr	w0, [x19, #24]
  40ec04:	cmp	w2, w0
  40ec08:	b.ge	40ec9c <clear@@Base+0xb630>  // b.tcont
  40ec0c:	ldr	x0, [x19, #16]
  40ec10:	add	x1, x0, w1, sxtw
  40ec14:	ldurb	w0, [x1, #-1]
  40ec18:	tst	w0, #0x30
  40ec1c:	b.ne	40ec78 <clear@@Base+0xb60c>  // b.any
  40ec20:	ldr	x0, [x19, #8]
  40ec24:	ldr	x1, [sp, #72]
  40ec28:	sub	x1, x1, x0
  40ec2c:	str	w1, [x19]
  40ec30:	add	x2, x0, w2, sxtw
  40ec34:	mov	w1, w21
  40ec38:	add	x0, sp, #0x48
  40ec3c:	bl	4055d4 <clear@@Base+0x1f68>
  40ec40:	mov	x22, x0
  40ec44:	ldrsw	x0, [x19]
  40ec48:	ldr	x1, [x19, #16]
  40ec4c:	mov	x2, x22
  40ec50:	ldrb	w1, [x1, x0]
  40ec54:	mov	x0, x23
  40ec58:	bl	40dd08 <clear@@Base+0xa69c>
  40ec5c:	ldr	w1, [x19, #24]
  40ec60:	sub	w1, w1, w0
  40ec64:	str	w1, [x19, #24]
  40ec68:	cmp	w0, #0x0
  40ec6c:	b.gt	40ec80 <clear@@Base+0xb614>
  40ec70:	mov	x23, x22
  40ec74:	b	40ebf0 <clear@@Base+0xb584>
  40ec78:	mov	w1, w20
  40ec7c:	b	40ec8c <clear@@Base+0xb620>
  40ec80:	mov	w1, #0x1                   	// #1
  40ec84:	b	40ec8c <clear@@Base+0xb620>
  40ec88:	mov	w1, w20
  40ec8c:	adrp	x0, 437000 <PC+0x7b8>
  40ec90:	str	w1, [x0, #2172]
  40ec94:	ldr	x23, [sp, #48]
  40ec98:	b	40ed74 <clear@@Base+0xb708>
  40ec9c:	mov	w1, w20
  40eca0:	b	40ec8c <clear@@Base+0xb620>
  40eca4:	adrp	x0, 437000 <PC+0x7b8>
  40eca8:	add	x1, x0, #0x840
  40ecac:	ldrsw	x0, [x0, #2112]
  40ecb0:	ldr	x1, [x1, #8]
  40ecb4:	add	x0, x1, x0
  40ecb8:	bl	405240 <clear@@Base+0x1bd4>
  40ecbc:	b	40eae4 <clear@@Base+0xb478>
  40ecc0:	orr	w20, w1, #0x2
  40ecc4:	cmp	x19, #0x5f
  40ecc8:	b.ne	40ed14 <clear@@Base+0xb6a8>  // b.any
  40eccc:	orr	w20, w1, #0x3
  40ecd0:	tst	x1, #0x3
  40ecd4:	b.ne	40ed30 <clear@@Base+0xb6c4>  // b.any
  40ecd8:	adrp	x0, 437000 <PC+0x7b8>
  40ecdc:	ldr	w0, [x0, #2176]
  40ece0:	orr	w20, w1, w0
  40ece4:	orr	w1, w1, #0x2
  40ece8:	cmp	w0, #0x0
  40ecec:	csel	w20, w1, w20, eq  // eq = none
  40ecf0:	b	40ed30 <clear@@Base+0xb6c4>
  40ecf4:	orr	w20, w1, #0x1
  40ecf8:	adrp	x1, 437000 <PC+0x7b8>
  40ecfc:	ldr	x1, [x1, #2120]
  40ed00:	add	x21, x1, x2
  40ed04:	mov	x19, x0
  40ed08:	b	40ed14 <clear@@Base+0xb6a8>
  40ed0c:	mov	w20, #0x0                   	// #0
  40ed10:	tbnz	w0, #31, 40ed88 <clear@@Base+0xb71c>
  40ed14:	cmp	x19, #0x9
  40ed18:	b.eq	40edd4 <clear@@Base+0xb768>  // b.none
  40ed1c:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40ed20:	ldr	w0, [x0, #3824]
  40ed24:	cmp	x19, #0x7f
  40ed28:	ccmp	w0, #0x0, #0x4, hi  // hi = pmore
  40ed2c:	b.ne	40ed48 <clear@@Base+0xb6dc>  // b.any
  40ed30:	and	x0, x19, #0xff
  40ed34:	bl	404fac <clear@@Base+0x1940>
  40ed38:	cbnz	w0, 40edf0 <clear@@Base+0xb784>
  40ed3c:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40ed40:	ldr	w0, [x0, #3824]
  40ed44:	cbz	w0, 40ed58 <clear@@Base+0xb6ec>
  40ed48:	adrp	x0, 43b000 <PC+0x47b8>
  40ed4c:	ldr	w0, [x0, #600]
  40ed50:	cmp	w0, #0x1
  40ed54:	b.ne	40efa4 <clear@@Base+0xb938>  // b.any
  40ed58:	mov	x3, x22
  40ed5c:	mov	x2, x21
  40ed60:	mov	w1, w20
  40ed64:	mov	x0, x19
  40ed68:	bl	40e65c <clear@@Base+0xaff0>
  40ed6c:	cmp	w0, #0x0
  40ed70:	cset	w20, ne  // ne = any
  40ed74:	mov	w0, w20
  40ed78:	ldp	x19, x20, [sp, #16]
  40ed7c:	ldp	x21, x22, [sp, #32]
  40ed80:	ldp	x29, x30, [sp], #80
  40ed84:	ret
  40ed88:	mov	x0, x19
  40ed8c:	bl	4056c4 <clear@@Base+0x2058>
  40ed90:	cbz	w0, 40eda0 <clear@@Base+0xb734>
  40ed94:	adrp	x0, 437000 <PC+0x7b8>
  40ed98:	ldr	w20, [x0, #2176]
  40ed9c:	b	40ed14 <clear@@Base+0xb6a8>
  40eda0:	adrp	x0, 437000 <PC+0x7b8>
  40eda4:	add	x1, x0, #0x840
  40eda8:	ldrsw	x0, [x0, #2112]
  40edac:	ldr	x1, [x1, #8]
  40edb0:	add	x0, x1, x0
  40edb4:	bl	405240 <clear@@Base+0x1bd4>
  40edb8:	mov	x1, x19
  40edbc:	bl	405928 <clear@@Base+0x22bc>
  40edc0:	mov	w20, w0
  40edc4:	cbnz	w0, 40ed94 <clear@@Base+0xb728>
  40edc8:	adrp	x0, 437000 <PC+0x7b8>
  40edcc:	str	wzr, [x0, #2172]
  40edd0:	b	40ed14 <clear@@Base+0xb6a8>
  40edd4:	adrp	x0, 43b000 <PC+0x47b8>
  40edd8:	ldr	w0, [x0, #596]
  40eddc:	cmp	w0, #0x1
  40ede0:	b.le	40ee34 <clear@@Base+0xb7c8>
  40ede4:	mov	w20, #0x0                   	// #0
  40ede8:	cmp	w0, #0x2
  40edec:	b.ne	40ed74 <clear@@Base+0xb708>  // b.any
  40edf0:	adrp	x0, 43b000 <PC+0x47b8>
  40edf4:	ldr	w0, [x0, #600]
  40edf8:	cmp	w0, #0x1
  40edfc:	b.eq	40ee14 <clear@@Base+0xb7a8>  // b.none
  40ee00:	cmp	w0, #0x2
  40ee04:	b.ne	40ef8c <clear@@Base+0xb920>  // b.any
  40ee08:	and	x0, x19, #0xffffffffffffff7f
  40ee0c:	cmp	x0, #0x1b
  40ee10:	b.ne	40ef8c <clear@@Base+0xb920>  // b.any
  40ee14:	mov	x3, x22
  40ee18:	mov	x2, x21
  40ee1c:	mov	w1, #0x0                   	// #0
  40ee20:	mov	x0, x19
  40ee24:	bl	40e65c <clear@@Base+0xaff0>
  40ee28:	cmp	w0, #0x0
  40ee2c:	cset	w20, ne  // ne = any
  40ee30:	b	40ed74 <clear@@Base+0xb708>
  40ee34:	tbz	w0, #31, 40ee40 <clear@@Base+0xb7d4>
  40ee38:	mov	w20, #0x0                   	// #0
  40ee3c:	b	40ed74 <clear@@Base+0xb708>
  40ee40:	adrp	x0, 437000 <PC+0x7b8>
  40ee44:	add	x0, x0, #0x840
  40ee48:	ldr	w21, [x0, #24]
  40ee4c:	ldr	w19, [x0, #56]
  40ee50:	add	w19, w21, w19
  40ee54:	ldr	w1, [x0, #88]
  40ee58:	sub	w1, w19, w1
  40ee5c:	adrp	x0, 435000 <winch@@Base+0x1f21c>
  40ee60:	ldr	w0, [x0, #2128]
  40ee64:	cmp	w0, #0x1
  40ee68:	b.le	40ee88 <clear@@Base+0xb81c>
  40ee6c:	adrp	x2, 437000 <PC+0x7b8>
  40ee70:	add	x2, x2, #0x840
  40ee74:	sub	w3, w0, #0x1
  40ee78:	add	x2, x2, #0x68
  40ee7c:	ldr	w2, [x2, w3, sxtw #2]
  40ee80:	cmp	w1, w2
  40ee84:	b.lt	40ef2c <clear@@Base+0xb8c0>  // b.tstop
  40ee88:	adrp	x2, 435000 <winch@@Base+0x1f21c>
  40ee8c:	ldr	w3, [x2, #2132]
  40ee90:	adrp	x2, 437000 <PC+0x7b8>
  40ee94:	add	x2, x2, #0x840
  40ee98:	sub	w0, w0, #0x1
  40ee9c:	add	x2, x2, #0x68
  40eea0:	ldr	w0, [x2, w0, sxtw #2]
  40eea4:	sub	w1, w1, w0
  40eea8:	sdiv	w19, w1, w3
  40eeac:	msub	w1, w19, w3, w1
  40eeb0:	sub	w19, w3, w1
  40eeb4:	mov	w2, #0x0                   	// #0
  40eeb8:	mov	w1, w20
  40eebc:	mov	w0, #0x20                  	// #32
  40eec0:	bl	40dd08 <clear@@Base+0xa69c>
  40eec4:	add	w21, w21, w19
  40eec8:	sub	w21, w21, #0x1
  40eecc:	add	w21, w21, w0
  40eed0:	mov	w0, w20
  40eed4:	bl	40db74 <clear@@Base+0xa508>
  40eed8:	add	w21, w21, w0
  40eedc:	adrp	x0, 43b000 <PC+0x47b8>
  40eee0:	ldr	w1, [x0, #396]
  40eee4:	mov	w0, #0x1                   	// #1
  40eee8:	cmp	w21, w1
  40eeec:	b.gt	40ef80 <clear@@Base+0xb914>
  40eef0:	str	x23, [sp, #48]
  40eef4:	adrp	x21, 417000 <winch@@Base+0x121c>
  40eef8:	add	x21, x21, #0xc18
  40eefc:	mov	w23, #0x20                  	// #32
  40ef00:	mov	x3, x22
  40ef04:	mov	x2, x21
  40ef08:	mov	w1, w20
  40ef0c:	mov	w0, w23
  40ef10:	bl	40e65c <clear@@Base+0xaff0>
  40ef14:	cbnz	w0, 40ef78 <clear@@Base+0xb90c>
  40ef18:	sub	w19, w19, #0x1
  40ef1c:	cmp	w19, #0x0
  40ef20:	b.gt	40ef00 <clear@@Base+0xb894>
  40ef24:	ldr	x23, [sp, #48]
  40ef28:	b	40ef80 <clear@@Base+0xb914>
  40ef2c:	sub	w0, w0, #0x2
  40ef30:	sxtw	x0, w0
  40ef34:	adrp	x4, 437000 <PC+0x7b8>
  40ef38:	add	x4, x4, #0x840
  40ef3c:	add	x4, x4, #0x68
  40ef40:	mov	w2, w0
  40ef44:	ldr	w3, [x4, x0, lsl #2]
  40ef48:	cmp	w1, w3
  40ef4c:	b.ge	40ef5c <clear@@Base+0xb8f0>  // b.tcont
  40ef50:	sub	w2, w0, #0x1
  40ef54:	sub	x0, x0, #0x1
  40ef58:	tbz	w0, #31, 40ef40 <clear@@Base+0xb8d4>
  40ef5c:	adrp	x0, 437000 <PC+0x7b8>
  40ef60:	add	x0, x0, #0x840
  40ef64:	add	w2, w2, #0x1
  40ef68:	add	x0, x0, #0x68
  40ef6c:	ldr	w19, [x0, w2, sxtw #2]
  40ef70:	sub	w19, w19, w1
  40ef74:	b	40eeb4 <clear@@Base+0xb848>
  40ef78:	mov	w0, #0x1                   	// #1
  40ef7c:	ldr	x23, [sp, #48]
  40ef80:	cmp	w0, #0x0
  40ef84:	cset	w20, ne  // ne = any
  40ef88:	b	40ed74 <clear@@Base+0xb708>
  40ef8c:	mov	x1, x22
  40ef90:	and	w0, w19, #0xff
  40ef94:	bl	40e93c <clear@@Base+0xb2d0>
  40ef98:	cmp	w0, #0x0
  40ef9c:	cset	w20, ne  // ne = any
  40efa0:	b	40ed74 <clear@@Base+0xb708>
  40efa4:	mov	x0, x19
  40efa8:	bl	405728 <clear@@Base+0x20bc>
  40efac:	cbz	w0, 40ed58 <clear@@Base+0xb6ec>
  40efb0:	mov	x0, x19
  40efb4:	bl	4057c4 <clear@@Base+0x2158>
  40efb8:	mov	x21, x0
  40efbc:	bl	4017b0 <strlen@plt>
  40efc0:	adrp	x1, 437000 <PC+0x7b8>
  40efc4:	ldr	w1, [x1, #2136]
  40efc8:	add	w19, w1, w0
  40efcc:	sub	w19, w19, #0x1
  40efd0:	adrp	x20, 433000 <winch@@Base+0x1d21c>
  40efd4:	mov	w2, #0x0                   	// #0
  40efd8:	ldr	w1, [x20, #1832]
  40efdc:	mov	w0, #0x20                  	// #32
  40efe0:	bl	40dd08 <clear@@Base+0xa69c>
  40efe4:	add	w19, w19, w0
  40efe8:	ldr	w0, [x20, #1832]
  40efec:	bl	40db74 <clear@@Base+0xa508>
  40eff0:	add	w19, w19, w0
  40eff4:	adrp	x0, 43b000 <PC+0x47b8>
  40eff8:	ldr	w0, [x0, #396]
  40effc:	mov	w20, #0x1                   	// #1
  40f000:	cmp	w19, w0
  40f004:	b.gt	40ed74 <clear@@Base+0xb708>
  40f008:	ldrb	w0, [x21]
  40f00c:	cbz	w0, 40f038 <clear@@Base+0xb9cc>
  40f010:	mov	w19, #0x20                  	// #32
  40f014:	mov	x3, x22
  40f018:	mov	x2, #0x0                   	// #0
  40f01c:	mov	w1, w19
  40f020:	bl	40e65c <clear@@Base+0xaff0>
  40f024:	mov	w20, w0
  40f028:	cbnz	w0, 40f040 <clear@@Base+0xb9d4>
  40f02c:	ldrb	w0, [x21, #1]!
  40f030:	cbnz	w0, 40f014 <clear@@Base+0xb9a8>
  40f034:	b	40ed74 <clear@@Base+0xb708>
  40f038:	mov	w20, #0x0                   	// #0
  40f03c:	b	40ed74 <clear@@Base+0xb708>
  40f040:	mov	w20, #0x1                   	// #1
  40f044:	b	40ed74 <clear@@Base+0xb708>
  40f048:	stp	x29, x30, [sp, #-48]!
  40f04c:	mov	x29, sp
  40f050:	stp	x19, x20, [sp, #16]
  40f054:	str	x21, [sp, #32]
  40f058:	mov	x20, x0
  40f05c:	mov	x19, x1
  40f060:	mov	w21, #0x1                   	// #1
  40f064:	mov	x2, x19
  40f068:	mov	w1, w21
  40f06c:	mov	x0, x20
  40f070:	bl	4055d4 <clear@@Base+0x1f68>
  40f074:	ldr	x1, [x20]
  40f078:	cmp	x1, x19
  40f07c:	b.cs	40f088 <clear@@Base+0xba1c>  // b.hs, b.nlast
  40f080:	bl	40e1c4 <clear@@Base+0xab58>
  40f084:	cbnz	w0, 40f064 <clear@@Base+0xb9f8>
  40f088:	ldp	x19, x20, [sp, #16]
  40f08c:	ldr	x21, [sp, #32]
  40f090:	ldp	x29, x30, [sp], #48
  40f094:	ret
  40f098:	stp	x29, x30, [sp, #-48]!
  40f09c:	mov	x29, sp
  40f0a0:	stp	x19, x20, [sp, #16]
  40f0a4:	stp	x21, x22, [sp, #32]
  40f0a8:	and	w20, w0, #0xff
  40f0ac:	mov	x21, x1
  40f0b0:	adrp	x0, 437000 <PC+0x7b8>
  40f0b4:	ldr	x0, [x0, #2192]
  40f0b8:	cbz	x0, 40f0e8 <clear@@Base+0xba7c>
  40f0bc:	cmp	x0, #0xd
  40f0c0:	ccmp	w20, #0xd, #0x0, eq  // eq = none
  40f0c4:	b.eq	40f318 <clear@@Base+0xbcac>  // b.none
  40f0c8:	adrp	x1, 437000 <PC+0x7b8>
  40f0cc:	ldr	x2, [x1, #2728]
  40f0d0:	mov	x1, #0x0                   	// #0
  40f0d4:	bl	40ea80 <clear@@Base+0xb414>
  40f0d8:	mov	w19, #0x1                   	// #1
  40f0dc:	cbnz	w0, 40f1e8 <clear@@Base+0xbb7c>
  40f0e0:	adrp	x0, 437000 <PC+0x7b8>
  40f0e4:	str	xzr, [x0, #2192]
  40f0e8:	cmp	w20, #0xd
  40f0ec:	b.eq	40f148 <clear@@Base+0xbadc>  // b.none
  40f0f0:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40f0f4:	ldr	w0, [x0, #3824]
  40f0f8:	cbz	w0, 40f19c <clear@@Base+0xbb30>
  40f0fc:	adrp	x0, 437000 <PC+0x7b8>
  40f100:	ldr	w0, [x0, #2180]
  40f104:	cbnz	w0, 40f234 <clear@@Base+0xbbc8>
  40f108:	adrp	x0, 437000 <PC+0x7b8>
  40f10c:	add	x0, x0, #0x840
  40f110:	mov	w1, #0x1                   	// #1
  40f114:	str	w1, [x0, #92]
  40f118:	strb	w20, [x0, #96]
  40f11c:	tbz	w20, #7, 40f1fc <clear@@Base+0xbb90>
  40f120:	and	w0, w20, #0xc0
  40f124:	cmp	w0, #0xc0
  40f128:	b.ne	40f138 <clear@@Base+0xbacc>  // b.any
  40f12c:	and	w0, w20, #0xfe
  40f130:	cmp	w0, #0xfe
  40f134:	b.ne	40f214 <clear@@Base+0xbba8>  // b.any
  40f138:	mov	x0, x21
  40f13c:	bl	40e9f4 <clear@@Base+0xb388>
  40f140:	mov	w19, w0
  40f144:	b	40f1b0 <clear@@Base+0xbb44>
  40f148:	adrp	x0, 43b000 <PC+0x47b8>
  40f14c:	ldr	w19, [x0, #596]
  40f150:	cbnz	w19, 40f0f0 <clear@@Base+0xba84>
  40f154:	adrp	x0, 437000 <PC+0x7b8>
  40f158:	ldr	w0, [x0, #2180]
  40f15c:	cmp	w0, #0x0
  40f160:	b.le	40f184 <clear@@Base+0xbb18>
  40f164:	adrp	x20, 437000 <PC+0x7b8>
  40f168:	add	x20, x20, #0x840
  40f16c:	ldr	x0, [x20, #624]
  40f170:	bl	40e9f4 <clear@@Base+0xb388>
  40f174:	add	w1, w0, #0x1
  40f178:	str	w1, [x20, #92]
  40f17c:	str	wzr, [x20, #68]
  40f180:	cbnz	w0, 40f320 <clear@@Base+0xbcb4>
  40f184:	adrp	x0, 437000 <PC+0x7b8>
  40f188:	add	x0, x0, #0x840
  40f18c:	mov	x1, #0xd                   	// #13
  40f190:	str	x1, [x0, #80]
  40f194:	str	x21, [x0, #616]
  40f198:	b	40f1e8 <clear@@Base+0xbb7c>
  40f19c:	mov	x2, x21
  40f1a0:	mov	x1, #0x0                   	// #0
  40f1a4:	and	x0, x20, #0xff
  40f1a8:	bl	40ea80 <clear@@Base+0xb414>
  40f1ac:	mov	w19, w0
  40f1b0:	adrp	x0, 437000 <PC+0x7b8>
  40f1b4:	ldr	w0, [x0, #2168]
  40f1b8:	adrp	x1, 43b000 <PC+0x47b8>
  40f1bc:	ldr	w1, [x1, #488]
  40f1c0:	cmp	w0, w1
  40f1c4:	b.ge	40f1e4 <clear@@Base+0xbb78>  // b.tcont
  40f1c8:	adrp	x1, 43b000 <PC+0x47b8>
  40f1cc:	ldr	w1, [x1, #396]
  40f1d0:	add	w1, w1, w1, lsr #31
  40f1d4:	adrp	x2, 437000 <PC+0x7b8>
  40f1d8:	ldr	w2, [x2, #2136]
  40f1dc:	cmp	w2, w1, asr #1
  40f1e0:	b.gt	40f344 <clear@@Base+0xbcd8>
  40f1e4:	cbnz	w19, 40f2fc <clear@@Base+0xbc90>
  40f1e8:	mov	w0, w19
  40f1ec:	ldp	x19, x20, [sp, #16]
  40f1f0:	ldp	x21, x22, [sp, #32]
  40f1f4:	ldp	x29, x30, [sp], #48
  40f1f8:	ret
  40f1fc:	mov	x2, x21
  40f200:	mov	x1, #0x0                   	// #0
  40f204:	and	x0, x20, #0xff
  40f208:	bl	40ea80 <clear@@Base+0xb414>
  40f20c:	mov	w19, w0
  40f210:	b	40f1b0 <clear@@Base+0xbb44>
  40f214:	mov	w0, w20
  40f218:	bl	4050a0 <clear@@Base+0x1a34>
  40f21c:	adrp	x1, 437000 <PC+0x7b8>
  40f220:	add	x1, x1, #0x840
  40f224:	str	w0, [x1, #68]
  40f228:	str	x21, [x1, #624]
  40f22c:	mov	w19, #0x0                   	// #0
  40f230:	b	40f1e8 <clear@@Base+0xbb7c>
  40f234:	and	w1, w20, #0xc0
  40f238:	cmp	w1, #0x80
  40f23c:	b.ne	40f2c0 <clear@@Base+0xbc54>  // b.any
  40f240:	adrp	x2, 437000 <PC+0x7b8>
  40f244:	add	x2, x2, #0x840
  40f248:	ldr	w3, [x2, #92]
  40f24c:	add	w1, w3, #0x1
  40f250:	str	w1, [x2, #92]
  40f254:	add	x2, x2, #0x60
  40f258:	strb	w20, [x2, w3, sxtw]
  40f25c:	mov	w19, #0x0                   	// #0
  40f260:	cmp	w0, w1
  40f264:	b.gt	40f1e8 <clear@@Base+0xbb7c>
  40f268:	mov	x0, x2
  40f26c:	bl	405118 <clear@@Base+0x1aac>
  40f270:	cbz	w0, 40f2a4 <clear@@Base+0xbc38>
  40f274:	adrp	x19, 437000 <PC+0x7b8>
  40f278:	add	x19, x19, #0x840
  40f27c:	add	x20, x19, #0x60
  40f280:	mov	x0, x20
  40f284:	bl	405240 <clear@@Base+0x1bd4>
  40f288:	ldr	x2, [x19, #624]
  40f28c:	mov	x1, x20
  40f290:	bl	40ea80 <clear@@Base+0xb414>
  40f294:	mov	w19, w0
  40f298:	adrp	x0, 437000 <PC+0x7b8>
  40f29c:	str	wzr, [x0, #2180]
  40f2a0:	b	40f1b0 <clear@@Base+0xbb44>
  40f2a4:	adrp	x20, 437000 <PC+0x7b8>
  40f2a8:	add	x20, x20, #0x840
  40f2ac:	ldr	x0, [x20, #624]
  40f2b0:	bl	40e9f4 <clear@@Base+0xb388>
  40f2b4:	mov	w19, w0
  40f2b8:	str	w0, [x20, #92]
  40f2bc:	b	40f298 <clear@@Base+0xbc2c>
  40f2c0:	adrp	x22, 437000 <PC+0x7b8>
  40f2c4:	add	x22, x22, #0x840
  40f2c8:	ldr	x0, [x22, #624]
  40f2cc:	bl	40e9f4 <clear@@Base+0xb388>
  40f2d0:	mov	w19, w0
  40f2d4:	add	w0, w0, #0x1
  40f2d8:	str	w0, [x22, #92]
  40f2dc:	str	wzr, [x22, #68]
  40f2e0:	cbz	w19, 40f108 <clear@@Base+0xba9c>
  40f2e4:	adrp	x0, 437000 <PC+0x7b8>
  40f2e8:	ldr	w0, [x0, #2168]
  40f2ec:	adrp	x1, 43b000 <PC+0x47b8>
  40f2f0:	ldr	w1, [x1, #488]
  40f2f4:	cmp	w0, w1
  40f2f8:	b.lt	40f328 <clear@@Base+0xbcbc>  // b.tstop
  40f2fc:	adrp	x0, 436000 <winch@@Base+0x2021c>
  40f300:	ldr	w0, [x0, #3824]
  40f304:	mov	w19, #0x1                   	// #1
  40f308:	cbz	w0, 40f1e8 <clear@@Base+0xbb7c>
  40f30c:	adrp	x0, 437000 <PC+0x7b8>
  40f310:	ldr	w19, [x0, #2204]
  40f314:	b	40f1e8 <clear@@Base+0xbb7c>
  40f318:	mov	w19, #0x0                   	// #0
  40f31c:	b	40f1e8 <clear@@Base+0xbb7c>
  40f320:	mov	w19, w1
  40f324:	b	40f1e8 <clear@@Base+0xbb7c>
  40f328:	adrp	x1, 43b000 <PC+0x47b8>
  40f32c:	ldr	w1, [x1, #396]
  40f330:	add	w1, w1, w1, lsr #31
  40f334:	adrp	x2, 437000 <PC+0x7b8>
  40f338:	ldr	w2, [x2, #2136]
  40f33c:	cmp	w2, w1, asr #1
  40f340:	b.le	40f2fc <clear@@Base+0xbc90>
  40f344:	adrp	x1, 437000 <PC+0x7b8>
  40f348:	add	x2, x1, #0x840
  40f34c:	ldrsw	x1, [x1, #2112]
  40f350:	ldr	x2, [x2, #8]
  40f354:	strb	wzr, [x2, x1]
  40f358:	adrp	x1, 43b000 <PC+0x47b8>
  40f35c:	ldr	w1, [x1, #488]
  40f360:	sub	w0, w1, w0
  40f364:	bl	40e218 <clear@@Base+0xabac>
  40f368:	b	40f1e4 <clear@@Base+0xbb78>
  40f36c:	adrp	x0, 437000 <PC+0x7b8>
  40f370:	ldr	w1, [x0, #2180]
  40f374:	mov	w0, #0x0                   	// #0
  40f378:	cmp	w1, #0x0
  40f37c:	b.gt	40f384 <clear@@Base+0xbd18>
  40f380:	ret
  40f384:	stp	x29, x30, [sp, #-32]!
  40f388:	mov	x29, sp
  40f38c:	str	x19, [sp, #16]
  40f390:	adrp	x19, 437000 <PC+0x7b8>
  40f394:	add	x19, x19, #0x840
  40f398:	ldr	x0, [x19, #624]
  40f39c:	bl	40e9f4 <clear@@Base+0xb388>
  40f3a0:	str	wzr, [x19, #68]
  40f3a4:	ldr	x19, [sp, #16]
  40f3a8:	ldp	x29, x30, [sp], #32
  40f3ac:	ret
  40f3b0:	stp	x29, x30, [sp, #-64]!
  40f3b4:	mov	x29, sp
  40f3b8:	stp	x19, x20, [sp, #16]
  40f3bc:	stp	x21, x22, [sp, #32]
  40f3c0:	mov	w20, w0
  40f3c4:	mov	w19, w1
  40f3c8:	mov	w22, w2
  40f3cc:	bl	40f36c <clear@@Base+0xbd00>
  40f3d0:	adrp	x0, 437000 <PC+0x7b8>
  40f3d4:	ldr	x0, [x0, #2192]
  40f3d8:	cbz	x0, 40f3f8 <clear@@Base+0xbd8c>
  40f3dc:	cmp	w20, #0x0
  40f3e0:	ccmp	x0, #0xd, #0x0, ne  // ne = any
  40f3e4:	b.eq	40f3f8 <clear@@Base+0xbd8c>  // b.none
  40f3e8:	adrp	x1, 437000 <PC+0x7b8>
  40f3ec:	ldr	x2, [x1, #2728]
  40f3f0:	mov	x1, #0x0                   	// #0
  40f3f4:	bl	40ea80 <clear@@Base+0xb414>
  40f3f8:	adrp	x0, 437000 <PC+0x7b8>
  40f3fc:	ldr	w0, [x0, #2168]
  40f400:	adrp	x1, 43b000 <PC+0x47b8>
  40f404:	ldr	w1, [x1, #488]
  40f408:	cmp	w0, w1
  40f40c:	b.lt	40f4d0 <clear@@Base+0xbe64>  // b.tstop
  40f410:	cbz	w19, 40f4dc <clear@@Base+0xbe70>
  40f414:	adrp	x0, 43b000 <PC+0x47b8>
  40f418:	ldrb	w0, [x0, #620]
  40f41c:	cbz	w0, 40f4dc <clear@@Base+0xbe70>
  40f420:	adrp	x0, 437000 <PC+0x7b8>
  40f424:	ldr	w1, [x0, #2136]
  40f428:	adrp	x0, 43b000 <PC+0x47b8>
  40f42c:	ldr	w0, [x0, #396]
  40f430:	cmp	w1, w0
  40f434:	b.lt	40f450 <clear@@Base+0xbde4>  // b.tstop
  40f438:	adrp	x1, 437000 <PC+0x7b8>
  40f43c:	add	x0, x1, #0x840
  40f440:	ldr	w2, [x0, #52]
  40f444:	str	w2, [x0, #24]
  40f448:	ldr	w0, [x0, #48]
  40f44c:	str	w0, [x1, #2112]
  40f450:	bl	40e168 <clear@@Base+0xaafc>
  40f454:	adrp	x0, 43b000 <PC+0x47b8>
  40f458:	ldr	w0, [x0, #396]
  40f45c:	sub	w0, w0, #0x1
  40f460:	adrp	x1, 437000 <PC+0x7b8>
  40f464:	ldr	w1, [x1, #2136]
  40f468:	cmp	w0, w1
  40f46c:	b.le	40f4b4 <clear@@Base+0xbe48>
  40f470:	stp	x23, x24, [sp, #48]
  40f474:	mov	w24, #0x1                   	// #1
  40f478:	mov	w23, #0x20                  	// #32
  40f47c:	adrp	x21, 43b000 <PC+0x47b8>
  40f480:	add	x21, x21, #0x18c
  40f484:	adrp	x19, 437000 <PC+0x7b8>
  40f488:	add	x19, x19, #0x840
  40f48c:	mov	w2, w24
  40f490:	mov	w1, #0x0                   	// #0
  40f494:	mov	w0, w23
  40f498:	bl	40db40 <clear@@Base+0xa4d4>
  40f49c:	ldr	w1, [x21]
  40f4a0:	sub	w1, w1, #0x1
  40f4a4:	ldr	w3, [x19, #24]
  40f4a8:	cmp	w1, w3
  40f4ac:	b.gt	40f48c <clear@@Base+0xbe20>
  40f4b0:	ldp	x23, x24, [sp, #48]
  40f4b4:	mov	w2, #0x1                   	// #1
  40f4b8:	adrp	x0, 43b000 <PC+0x47b8>
  40f4bc:	ldr	w1, [x0, #496]
  40f4c0:	adrp	x0, 43b000 <PC+0x47b8>
  40f4c4:	ldrb	w0, [x0, #620]
  40f4c8:	bl	40db40 <clear@@Base+0xa4d4>
  40f4cc:	b	40f4e0 <clear@@Base+0xbe74>
  40f4d0:	sub	w0, w1, w0
  40f4d4:	bl	40e218 <clear@@Base+0xabac>
  40f4d8:	b	40f410 <clear@@Base+0xbda4>
  40f4dc:	bl	40e168 <clear@@Base+0xaafc>
  40f4e0:	adrp	x0, 437000 <PC+0x7b8>
  40f4e4:	ldr	w1, [x0, #2136]
  40f4e8:	adrp	x0, 43b000 <PC+0x47b8>
  40f4ec:	ldr	w0, [x0, #396]
  40f4f0:	cmp	w1, w0
  40f4f4:	b.lt	40f524 <clear@@Base+0xbeb8>  // b.tstop
  40f4f8:	adrp	x0, 43b000 <PC+0x47b8>
  40f4fc:	ldr	w0, [x0, #412]
  40f500:	cbz	w0, 40f524 <clear@@Base+0xbeb8>
  40f504:	cbz	w20, 40f560 <clear@@Base+0xbef4>
  40f508:	adrp	x0, 43b000 <PC+0x47b8>
  40f50c:	ldr	w0, [x0, #364]
  40f510:	cbnz	w0, 40f524 <clear@@Base+0xbeb8>
  40f514:	adrp	x0, 43b000 <PC+0x47b8>
  40f518:	ldr	w0, [x0, #600]
  40f51c:	cmp	w0, #0x1
  40f520:	b.ne	40f534 <clear@@Base+0xbec8>  // b.any
  40f524:	mov	w2, #0x0                   	// #0
  40f528:	mov	w1, #0x0                   	// #0
  40f52c:	mov	w0, #0xa                   	// #10
  40f530:	bl	40db40 <clear@@Base+0xa4d4>
  40f534:	adrp	x0, 437000 <PC+0x7b8>
  40f538:	add	x1, x0, #0x840
  40f53c:	ldrsw	x0, [x0, #2112]
  40f540:	ldr	x2, [x1, #8]
  40f544:	strb	wzr, [x2, x0]
  40f548:	ldr	x1, [x1, #16]
  40f54c:	strb	wzr, [x1, x0]
  40f550:	ldp	x19, x20, [sp, #16]
  40f554:	ldp	x21, x22, [sp, #32]
  40f558:	ldp	x29, x30, [sp], #64
  40f55c:	ret
  40f560:	adrp	x0, 43b000 <PC+0x47b8>
  40f564:	ldr	w0, [x0, #600]
  40f568:	cmp	w0, #0x1
  40f56c:	b.eq	40f524 <clear@@Base+0xbeb8>  // b.none
  40f570:	adrp	x0, 43b000 <PC+0x47b8>
  40f574:	ldr	w0, [x0, #364]
  40f578:	cmp	w0, #0x0
  40f57c:	ccmp	w22, #0x0, #0x4, ne  // ne = any
  40f580:	b.eq	40f534 <clear@@Base+0xbec8>  // b.none
  40f584:	mov	w2, #0x1                   	// #1
  40f588:	mov	w1, #0x0                   	// #0
  40f58c:	mov	w0, #0x20                  	// #32
  40f590:	bl	40db40 <clear@@Base+0xa4d4>
  40f594:	mov	w2, #0xffffffff            	// #-1
  40f598:	mov	w1, #0x0                   	// #0
  40f59c:	mov	w0, #0x8                   	// #8
  40f5a0:	bl	40db40 <clear@@Base+0xa4d4>
  40f5a4:	b	40f534 <clear@@Base+0xbec8>
  40f5a8:	adrp	x1, 437000 <PC+0x7b8>
  40f5ac:	add	x1, x1, #0x840
  40f5b0:	ldr	x2, [x1, #8]
  40f5b4:	strb	w0, [x2]
  40f5b8:	ldr	x0, [x1, #16]
  40f5bc:	mov	w1, #0x40                  	// #64
  40f5c0:	strb	w1, [x0]
  40f5c4:	ret
  40f5c8:	adrp	x2, 437000 <PC+0x7b8>
  40f5cc:	ldr	w2, [x2, #2184]
  40f5d0:	cbz	w2, 40f60c <clear@@Base+0xbfa0>
  40f5d4:	adrp	x2, 43b000 <PC+0x47b8>
  40f5d8:	ldr	w2, [x2, #632]
  40f5dc:	cbz	w2, 40f5e8 <clear@@Base+0xbf7c>
  40f5e0:	cbz	w0, 40f5fc <clear@@Base+0xbf90>
  40f5e4:	sub	w0, w0, #0x1
  40f5e8:	str	wzr, [x1]
  40f5ec:	cmp	w0, #0x0
  40f5f0:	mov	w0, #0xa                   	// #10
  40f5f4:	csel	w0, w0, wzr, eq  // eq = none
  40f5f8:	b	40f628 <clear@@Base+0xbfbc>
  40f5fc:	mov	w0, #0x2                   	// #2
  40f600:	str	w0, [x1]
  40f604:	mov	w0, #0x7e                  	// #126
  40f608:	b	40f628 <clear@@Base+0xbfbc>
  40f60c:	adrp	x2, 437000 <PC+0x7b8>
  40f610:	add	x2, x2, #0x840
  40f614:	ldr	x3, [x2, #16]
  40f618:	ldrb	w3, [x3, w0, sxtw]
  40f61c:	str	w3, [x1]
  40f620:	ldr	x1, [x2, #8]
  40f624:	ldrb	w0, [x1, w0, sxtw]
  40f628:	ret
  40f62c:	adrp	x0, 437000 <PC+0x7b8>
  40f630:	add	x0, x0, #0x840
  40f634:	mov	w1, #0x1                   	// #1
  40f638:	str	w1, [x0, #72]
  40f63c:	str	wzr, [x0, #56]
  40f640:	ret
  40f644:	cmn	x0, #0x1
  40f648:	b.eq	40f764 <clear@@Base+0xc0f8>  // b.none
  40f64c:	stp	x29, x30, [sp, #-80]!
  40f650:	mov	x29, sp
  40f654:	stp	x21, x22, [sp, #32]
  40f658:	stp	x25, x26, [sp, #64]
  40f65c:	mov	x26, x1
  40f660:	mov	x25, x2
  40f664:	bl	4042fc <clear@@Base+0xc90>
  40f668:	mov	w21, w0
  40f66c:	cbnz	w0, 40f748 <clear@@Base+0xc0dc>
  40f670:	stp	x19, x20, [sp, #16]
  40f674:	bl	4041e4 <clear@@Base+0xb78>
  40f678:	mov	w19, w0
  40f67c:	cmn	w0, #0x1
  40f680:	b.eq	40f750 <clear@@Base+0xc0e4>  // b.none
  40f684:	cmp	w0, #0xa
  40f688:	b.eq	40f6ac <clear@@Base+0xc040>  // b.none
  40f68c:	stp	x23, x24, [sp, #48]
  40f690:	mov	x20, #0x0                   	// #0
  40f694:	adrp	x24, 43b000 <PC+0x47b8>
  40f698:	add	x24, x24, #0x2b8
  40f69c:	adrp	x22, 437000 <PC+0x7b8>
  40f6a0:	add	x22, x22, #0x840
  40f6a4:	b	40f704 <clear@@Base+0xc098>
  40f6a8:	ldp	x23, x24, [sp, #48]
  40f6ac:	bl	403c48 <clear@@Base+0x5dc>
  40f6b0:	adrp	x1, 437000 <PC+0x7b8>
  40f6b4:	ldr	x1, [x1, #2120]
  40f6b8:	strb	wzr, [x1, w21, sxtw]
  40f6bc:	cbz	x26, 40f6c4 <clear@@Base+0xc058>
  40f6c0:	str	x1, [x26]
  40f6c4:	cbz	x25, 40f75c <clear@@Base+0xc0f0>
  40f6c8:	str	w21, [x25]
  40f6cc:	ldp	x19, x20, [sp, #16]
  40f6d0:	ldp	x21, x22, [sp, #32]
  40f6d4:	ldp	x25, x26, [sp, #64]
  40f6d8:	ldp	x29, x30, [sp], #80
  40f6dc:	ret
  40f6e0:	add	w21, w23, #0x1
  40f6e4:	ldr	x0, [x22, #8]
  40f6e8:	strb	w19, [x0, x20]
  40f6ec:	bl	4041e4 <clear@@Base+0xb78>
  40f6f0:	mov	w19, w0
  40f6f4:	add	x20, x20, #0x1
  40f6f8:	cmp	w0, #0xa
  40f6fc:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  40f700:	b.eq	40f740 <clear@@Base+0xc0d4>  // b.none
  40f704:	mov	w23, w20
  40f708:	mov	w21, w20
  40f70c:	ldr	w0, [x24]
  40f710:	tst	x0, #0x3
  40f714:	b.ne	40f6a8 <clear@@Base+0xc03c>  // b.any
  40f718:	ldr	w3, [x22, #28]
  40f71c:	sub	w3, w3, #0x1
  40f720:	cmp	w3, w20
  40f724:	b.gt	40f6e0 <clear@@Base+0xc074>
  40f728:	bl	40dc24 <clear@@Base+0xa5b8>
  40f72c:	cbz	w0, 40f6e0 <clear@@Base+0xc074>
  40f730:	bl	403c48 <clear@@Base+0x5dc>
  40f734:	sub	x0, x0, #0x1
  40f738:	ldp	x23, x24, [sp, #48]
  40f73c:	b	40f6b0 <clear@@Base+0xc044>
  40f740:	ldp	x23, x24, [sp, #48]
  40f744:	b	40f6ac <clear@@Base+0xc040>
  40f748:	mov	x0, #0xffffffffffffffff    	// #-1
  40f74c:	b	40f6d0 <clear@@Base+0xc064>
  40f750:	mov	x0, #0xffffffffffffffff    	// #-1
  40f754:	ldp	x19, x20, [sp, #16]
  40f758:	b	40f6d0 <clear@@Base+0xc064>
  40f75c:	ldp	x19, x20, [sp, #16]
  40f760:	b	40f6d0 <clear@@Base+0xc064>
  40f764:	ret
  40f768:	cmp	x0, #0x0
  40f76c:	b.le	40f8b8 <clear@@Base+0xc24c>
  40f770:	stp	x29, x30, [sp, #-80]!
  40f774:	mov	x29, sp
  40f778:	stp	x23, x24, [sp, #48]
  40f77c:	mov	x24, x1
  40f780:	mov	x23, x2
  40f784:	sub	x0, x0, #0x1
  40f788:	bl	4042fc <clear@@Base+0xc90>
  40f78c:	cbnz	w0, 40f8c0 <clear@@Base+0xc254>
  40f790:	stp	x19, x20, [sp, #16]
  40f794:	stp	x21, x22, [sp, #32]
  40f798:	str	x25, [sp, #64]
  40f79c:	adrp	x0, 437000 <PC+0x7b8>
  40f7a0:	add	x0, x0, #0x840
  40f7a4:	ldr	w20, [x0, #28]
  40f7a8:	sub	w20, w20, #0x1
  40f7ac:	ldr	x0, [x0, #8]
  40f7b0:	strb	wzr, [x0, w20, sxtw]
  40f7b4:	adrp	x22, 43b000 <PC+0x47b8>
  40f7b8:	add	x22, x22, #0x2b8
  40f7bc:	adrp	x21, 437000 <PC+0x7b8>
  40f7c0:	add	x21, x21, #0x840
  40f7c4:	b	40f834 <clear@@Base+0xc1c8>
  40f7c8:	bl	403c48 <clear@@Base+0x5dc>
  40f7cc:	add	x0, x0, #0x1
  40f7d0:	cbz	x24, 40f7e4 <clear@@Base+0xc178>
  40f7d4:	adrp	x1, 437000 <PC+0x7b8>
  40f7d8:	ldr	x1, [x1, #2120]
  40f7dc:	add	x1, x1, w20, sxtw
  40f7e0:	str	x1, [x24]
  40f7e4:	cbz	x23, 40f8c8 <clear@@Base+0xc25c>
  40f7e8:	adrp	x1, 437000 <PC+0x7b8>
  40f7ec:	ldr	w1, [x1, #2140]
  40f7f0:	sub	w1, w1, #0x1
  40f7f4:	sub	w20, w1, w20
  40f7f8:	str	w20, [x23]
  40f7fc:	ldp	x19, x20, [sp, #16]
  40f800:	ldp	x21, x22, [sp, #32]
  40f804:	ldr	x25, [sp, #64]
  40f808:	ldp	x23, x24, [sp, #48]
  40f80c:	ldp	x29, x30, [sp], #80
  40f810:	ret
  40f814:	bl	403c48 <clear@@Base+0x5dc>
  40f818:	add	x0, x0, #0x1
  40f81c:	b	40f7d0 <clear@@Base+0xc164>
  40f820:	ldr	w20, [x21, #28]
  40f824:	sub	w20, w20, w25
  40f828:	sub	w20, w20, #0x1
  40f82c:	ldr	x0, [x21, #8]
  40f830:	strb	w19, [x0, w20, sxtw]
  40f834:	bl	4045a0 <clear@@Base+0xf34>
  40f838:	mov	w19, w0
  40f83c:	cmp	w0, #0xa
  40f840:	b.eq	40f7c8 <clear@@Base+0xc15c>  // b.none
  40f844:	ldr	w0, [x22]
  40f848:	tst	x0, #0x3
  40f84c:	b.ne	40f7c8 <clear@@Base+0xc15c>  // b.any
  40f850:	cmn	w19, #0x1
  40f854:	b.eq	40f8b0 <clear@@Base+0xc244>  // b.none
  40f858:	cmp	w20, #0x0
  40f85c:	b.gt	40f828 <clear@@Base+0xc1bc>
  40f860:	ldr	w25, [x21, #28]
  40f864:	bl	40dc24 <clear@@Base+0xa5b8>
  40f868:	cbnz	w0, 40f814 <clear@@Base+0xc1a8>
  40f86c:	ldr	x1, [x21, #8]
  40f870:	sxtw	x3, w25
  40f874:	sub	x3, x3, #0x1
  40f878:	ldrsw	x4, [x21, #28]
  40f87c:	sub	x4, x4, #0x1
  40f880:	add	x4, x1, x4
  40f884:	adds	x3, x1, x3
  40f888:	b.cs	40f820 <clear@@Base+0xc1b4>  // b.hs, b.nlast
  40f88c:	sub	x1, x1, #0x1
  40f890:	sub	x1, x1, x3
  40f894:	mov	x0, #0x0                   	// #0
  40f898:	ldrb	w2, [x3, x0]
  40f89c:	strb	w2, [x4, x0]
  40f8a0:	sub	x0, x0, #0x1
  40f8a4:	cmp	x0, x1
  40f8a8:	b.ne	40f898 <clear@@Base+0xc22c>  // b.any
  40f8ac:	b	40f820 <clear@@Base+0xc1b4>
  40f8b0:	mov	x0, #0x0                   	// #0
  40f8b4:	b	40f7d0 <clear@@Base+0xc164>
  40f8b8:	mov	x0, #0xffffffffffffffff    	// #-1
  40f8bc:	ret
  40f8c0:	mov	x0, #0xffffffffffffffff    	// #-1
  40f8c4:	b	40f808 <clear@@Base+0xc19c>
  40f8c8:	ldp	x19, x20, [sp, #16]
  40f8cc:	ldp	x21, x22, [sp, #32]
  40f8d0:	ldr	x25, [sp, #64]
  40f8d4:	b	40f808 <clear@@Base+0xc19c>
  40f8d8:	stp	x29, x30, [sp, #-64]!
  40f8dc:	mov	x29, sp
  40f8e0:	stp	x19, x20, [sp, #16]
  40f8e4:	stp	x21, x22, [sp, #32]
  40f8e8:	adrp	x0, 43b000 <PC+0x47b8>
  40f8ec:	ldr	w22, [x0, #396]
  40f8f0:	mov	w1, #0x7fffffff            	// #2147483647
  40f8f4:	str	w1, [x0, #396]
  40f8f8:	adrp	x0, 43b000 <PC+0x47b8>
  40f8fc:	str	wzr, [x0, #488]
  40f900:	mov	w0, #0x0                   	// #0
  40f904:	bl	41362c <error@@Base+0x544>
  40f908:	adrp	x1, 43b000 <PC+0x47b8>
  40f90c:	ldr	w1, [x1, #384]
  40f910:	cmp	w1, #0x0
  40f914:	ccmn	x0, #0x1, #0x4, gt
  40f918:	b.eq	40f984 <clear@@Base+0xc318>  // b.none
  40f91c:	str	x23, [sp, #48]
  40f920:	mov	w19, #0x0                   	// #0
  40f924:	mov	w20, #0x0                   	// #0
  40f928:	adrp	x23, 437000 <PC+0x7b8>
  40f92c:	add	x23, x23, #0x840
  40f930:	adrp	x21, 43b000 <PC+0x47b8>
  40f934:	add	x21, x21, #0x180
  40f938:	bl	40ce8c <clear@@Base+0x9820>
  40f93c:	ldr	w1, [x23, #24]
  40f940:	cmp	w19, w1
  40f944:	csel	w19, w19, w1, ge  // ge = tcont
  40f948:	add	w20, w20, #0x1
  40f94c:	ldr	w1, [x21]
  40f950:	cmp	w1, w20
  40f954:	ccmn	x0, #0x1, #0x4, gt
  40f958:	b.ne	40f938 <clear@@Base+0xc2cc>  // b.any
  40f95c:	ldr	x23, [sp, #48]
  40f960:	adrp	x0, 43b000 <PC+0x47b8>
  40f964:	str	w22, [x0, #396]
  40f968:	sub	w0, w19, w22
  40f96c:	cmp	w22, w19
  40f970:	csel	w0, w0, wzr, le
  40f974:	ldp	x19, x20, [sp, #16]
  40f978:	ldp	x21, x22, [sp, #32]
  40f97c:	ldp	x29, x30, [sp], #64
  40f980:	ret
  40f984:	mov	w19, #0x0                   	// #0
  40f988:	b	40f960 <clear@@Base+0xc2f4>
  40f98c:	adrp	x1, 437000 <PC+0x7b8>
  40f990:	add	x1, x1, #0xab8
  40f994:	cmp	x0, x1
  40f998:	b.eq	40f9c4 <clear@@Base+0xc358>  // b.none
  40f99c:	ldr	x2, [x0]
  40f9a0:	adrp	x1, 437000 <PC+0x7b8>
  40f9a4:	add	x1, x1, #0xab8
  40f9a8:	cmp	x2, x1
  40f9ac:	b.eq	40f9c4 <clear@@Base+0xc358>  // b.none
  40f9b0:	ldr	x3, [x0, #8]
  40f9b4:	ldr	x1, [x2, #16]
  40f9b8:	ldr	x2, [x3, #16]
  40f9bc:	sub	x1, x1, x2
  40f9c0:	str	x1, [x0, #24]
  40f9c4:	ret
  40f9c8:	stp	x29, x30, [sp, #-16]!
  40f9cc:	mov	x29, sp
  40f9d0:	adrp	x0, 43b000 <PC+0x47b8>
  40f9d4:	ldr	w0, [x0, #508]
  40f9d8:	cmp	w0, #0x2
  40f9dc:	b.eq	40fa00 <clear@@Base+0xc394>  // b.none
  40f9e0:	adrp	x0, 43b000 <PC+0x47b8>
  40f9e4:	str	wzr, [x0, #508]
  40f9e8:	mov	x1, #0x0                   	// #0
  40f9ec:	adrp	x0, 41b000 <winch@@Base+0x521c>
  40f9f0:	add	x0, x0, #0x398
  40f9f4:	bl	4130e8 <error@@Base>
  40f9f8:	ldp	x29, x30, [sp], #16
  40f9fc:	ret
  40fa00:	adrp	x0, 43b000 <PC+0x47b8>
  40fa04:	mov	w1, #0x1                   	// #1
  40fa08:	str	w1, [x0, #468]
  40fa0c:	b	40f9e0 <clear@@Base+0xc374>
  40fa10:	adrp	x0, 437000 <PC+0x7b8>
  40fa14:	ldr	w0, [x0, #2784]
  40fa18:	tbnz	w0, #31, 40fa8c <clear@@Base+0xc420>
  40fa1c:	add	w0, w0, #0x1
  40fa20:	cmp	w0, #0x64
  40fa24:	b.gt	40fa34 <clear@@Base+0xc3c8>
  40fa28:	adrp	x1, 437000 <PC+0x7b8>
  40fa2c:	str	w0, [x1, #2784]
  40fa30:	ret
  40fa34:	stp	x29, x30, [sp, #-32]!
  40fa38:	mov	x29, sp
  40fa3c:	str	x19, [sp, #16]
  40fa40:	adrp	x0, 437000 <PC+0x7b8>
  40fa44:	add	x0, x0, #0xab8
  40fa48:	str	wzr, [x0, #40]
  40fa4c:	ldr	x19, [x0, #48]
  40fa50:	add	x19, x19, #0x1
  40fa54:	bl	412aac <clear@@Base+0xf440>
  40fa58:	cmp	x19, x0
  40fa5c:	b.lt	40fa6c <clear@@Base+0xc400>  // b.tstop
  40fa60:	ldr	x19, [sp, #16]
  40fa64:	ldp	x29, x30, [sp], #32
  40fa68:	ret
  40fa6c:	mov	x1, #0x0                   	// #0
  40fa70:	adrp	x0, 41b000 <winch@@Base+0x521c>
  40fa74:	add	x0, x0, #0x3b0
  40fa78:	bl	4131ec <error@@Base+0x104>
  40fa7c:	adrp	x0, 437000 <PC+0x7b8>
  40fa80:	mov	w1, #0xffffffff            	// #-1
  40fa84:	str	w1, [x0, #2784]
  40fa88:	b	40fa60 <clear@@Base+0xc3f4>
  40fa8c:	ret
  40fa90:	adrp	x0, 437000 <PC+0x7b8>
  40fa94:	add	x0, x0, #0xb00
  40fa98:	adrp	x1, 439000 <PC+0x27b8>
  40fa9c:	add	x1, x1, #0x9f0
  40faa0:	add	x0, x0, #0x28
  40faa4:	stur	x0, [x0, #-40]
  40faa8:	cmp	x0, x1
  40faac:	b.ne	40faa0 <clear@@Base+0xc434>  // b.any
  40fab0:	adrp	x1, 437000 <PC+0x7b8>
  40fab4:	add	x1, x1, #0xb00
  40fab8:	str	xzr, [x1, #7920]
  40fabc:	adrp	x2, 437000 <PC+0x7b8>
  40fac0:	add	x0, x2, #0xab8
  40fac4:	str	x1, [x0, #56]
  40fac8:	adrp	x1, 439000 <PC+0x27b8>
  40facc:	add	x1, x1, #0xa18
  40fad0:	str	x1, [x0, #64]
  40fad4:	str	x0, [x0, #8]
  40fad8:	str	x0, [x2, #2744]
  40fadc:	str	xzr, [x0, #24]
  40fae0:	str	xzr, [x0, #16]
  40fae4:	mov	x1, #0x1                   	// #1
  40fae8:	str	x1, [x0, #32]
  40faec:	ret
  40faf0:	stp	x29, x30, [sp, #-32]!
  40faf4:	mov	x29, sp
  40faf8:	stp	x19, x20, [sp, #16]
  40fafc:	mov	x3, x0
  40fb00:	adrp	x0, 437000 <PC+0x7b8>
  40fb04:	add	x2, x0, #0xab8
  40fb08:	ldr	x19, [x0, #2744]
  40fb0c:	mov	x0, x2
  40fb10:	cmp	x19, x2
  40fb14:	b.eq	40fb3c <clear@@Base+0xc4d0>  // b.none
  40fb18:	ldr	x2, [x19, #16]
  40fb1c:	cmp	x2, x1
  40fb20:	b.ge	40fb3c <clear@@Base+0xc4d0>  // b.tcont
  40fb24:	ldr	x2, [x19, #32]
  40fb28:	cmp	x2, x3
  40fb2c:	b.eq	40fb90 <clear@@Base+0xc524>  // b.none
  40fb30:	ldr	x19, [x19]
  40fb34:	cmp	x19, x0
  40fb38:	b.ne	40fb18 <clear@@Base+0xc4ac>  // b.any
  40fb3c:	ldr	x20, [x19, #8]
  40fb40:	adrp	x0, 437000 <PC+0x7b8>
  40fb44:	ldr	x0, [x0, #2800]
  40fb48:	cbz	x0, 40fb9c <clear@@Base+0xc530>
  40fb4c:	ldr	x4, [x0]
  40fb50:	adrp	x2, 437000 <PC+0x7b8>
  40fb54:	str	x4, [x2, #2800]
  40fb58:	str	x19, [x0]
  40fb5c:	str	x20, [x0, #8]
  40fb60:	str	x1, [x0, #16]
  40fb64:	str	x3, [x0, #32]
  40fb68:	str	x0, [x19, #8]
  40fb6c:	str	x0, [x20]
  40fb70:	bl	40f98c <clear@@Base+0xc320>
  40fb74:	mov	x0, x19
  40fb78:	bl	40f98c <clear@@Base+0xc320>
  40fb7c:	mov	x0, x20
  40fb80:	bl	40f98c <clear@@Base+0xc320>
  40fb84:	adrp	x0, 437000 <PC+0x7b8>
  40fb88:	ldr	x2, [x0, #2808]
  40fb8c:	cbz	x2, 40fbb0 <clear@@Base+0xc544>
  40fb90:	ldp	x19, x20, [sp, #16]
  40fb94:	ldp	x29, x30, [sp], #32
  40fb98:	ret
  40fb9c:	adrp	x2, 437000 <PC+0x7b8>
  40fba0:	add	x2, x2, #0xab8
  40fba4:	ldr	x0, [x2, #64]
  40fba8:	str	xzr, [x2, #64]
  40fbac:	b	40fb58 <clear@@Base+0xc4ec>
  40fbb0:	adrp	x0, 437000 <PC+0x7b8>
  40fbb4:	add	x1, x0, #0xab8
  40fbb8:	ldr	x4, [x0, #2744]
  40fbbc:	ldr	x0, [x4, #24]
  40fbc0:	ldr	x5, [x4]
  40fbc4:	cmp	x5, x1
  40fbc8:	b.eq	40fc14 <clear@@Base+0xc5a8>  // b.none
  40fbcc:	mov	w3, #0x0                   	// #0
  40fbd0:	mov	w7, #0x1                   	// #1
  40fbd4:	mov	x6, x1
  40fbd8:	b	40fbe0 <clear@@Base+0xc574>
  40fbdc:	mov	x5, x1
  40fbe0:	ldr	x1, [x4, #24]
  40fbe4:	cmp	x1, x0
  40fbe8:	csel	x2, x4, x2, le
  40fbec:	csel	x4, x1, x0, le
  40fbf0:	csel	w3, w7, w3, le
  40fbf4:	mov	x0, x4
  40fbf8:	ldr	x1, [x5]
  40fbfc:	mov	x4, x5
  40fc00:	cmp	x1, x6
  40fc04:	b.ne	40fbdc <clear@@Base+0xc570>  // b.any
  40fc08:	cbz	w3, 40fc14 <clear@@Base+0xc5a8>
  40fc0c:	adrp	x0, 437000 <PC+0x7b8>
  40fc10:	str	x2, [x0, #2808]
  40fc14:	adrp	x0, 437000 <PC+0x7b8>
  40fc18:	ldr	x0, [x0, #2808]
  40fc1c:	ldr	x1, [x0]
  40fc20:	ldr	x2, [x0, #8]
  40fc24:	str	x2, [x1, #8]
  40fc28:	ldr	x1, [x0, #8]
  40fc2c:	ldr	x0, [x0]
  40fc30:	str	x0, [x1]
  40fc34:	b	40fb90 <clear@@Base+0xc524>
  40fc38:	stp	x29, x30, [sp, #-48]!
  40fc3c:	mov	x29, sp
  40fc40:	stp	x19, x20, [sp, #16]
  40fc44:	stp	x21, x22, [sp, #32]
  40fc48:	mov	x19, x0
  40fc4c:	adrp	x0, 43b000 <PC+0x47b8>
  40fc50:	ldr	w0, [x0, #508]
  40fc54:	cmp	w0, #0x0
  40fc58:	ccmn	x19, #0x1, #0x4, ne  // ne = any
  40fc5c:	mov	x21, #0x0                   	// #0
  40fc60:	b.eq	40fd90 <clear@@Base+0xc724>  // b.none
  40fc64:	mov	x21, #0x1                   	// #1
  40fc68:	cmp	x19, #0x0
  40fc6c:	b.le	40fd90 <clear@@Base+0xc724>
  40fc70:	adrp	x0, 437000 <PC+0x7b8>
  40fc74:	add	x2, x0, #0xab8
  40fc78:	ldr	x20, [x0, #2744]
  40fc7c:	mov	x1, x2
  40fc80:	cmp	x20, x2
  40fc84:	b.eq	40fd60 <clear@@Base+0xc6f4>  // b.none
  40fc88:	ldr	x0, [x20, #16]
  40fc8c:	cmp	x0, x19
  40fc90:	b.lt	40fd54 <clear@@Base+0xc6e8>  // b.tstop
  40fc94:	b.eq	40fd8c <clear@@Base+0xc720>  // b.none
  40fc98:	bl	412aac <clear@@Base+0xf440>
  40fc9c:	adrp	x1, 437000 <PC+0x7b8>
  40fca0:	add	x1, x1, #0xab8
  40fca4:	str	x0, [x1, #48]
  40fca8:	cmp	x20, x1
  40fcac:	b.eq	40fccc <clear@@Base+0xc660>  // b.none
  40fcb0:	ldr	x0, [x20, #16]
  40fcb4:	ldr	x1, [x20, #8]
  40fcb8:	ldr	x1, [x1, #16]
  40fcbc:	sub	x1, x19, x1
  40fcc0:	sub	x2, x0, x19
  40fcc4:	cmp	x1, x2
  40fcc8:	b.ge	40fdb0 <clear@@Base+0xc744>  // b.tcont
  40fccc:	ldr	x20, [x20, #8]
  40fcd0:	ldr	x0, [x20, #16]
  40fcd4:	bl	4042fc <clear@@Base+0xc90>
  40fcd8:	mov	x21, #0x0                   	// #0
  40fcdc:	cbnz	w0, 40fd90 <clear@@Base+0xc724>
  40fce0:	adrp	x0, 437000 <PC+0x7b8>
  40fce4:	str	wzr, [x0, #2784]
  40fce8:	ldr	x21, [x20, #32]
  40fcec:	ldr	x20, [x20, #16]
  40fcf0:	cmp	x19, x20
  40fcf4:	b.le	40fd38 <clear@@Base+0xc6cc>
  40fcf8:	adrp	x22, 43b000 <PC+0x47b8>
  40fcfc:	add	x22, x22, #0x2b8
  40fd00:	mov	x2, #0x0                   	// #0
  40fd04:	mov	x1, #0x0                   	// #0
  40fd08:	mov	x0, x20
  40fd0c:	bl	40f644 <clear@@Base+0xbfd8>
  40fd10:	mov	x20, x0
  40fd14:	ldr	w0, [x22]
  40fd18:	tst	x0, #0x3
  40fd1c:	b.ne	40fda4 <clear@@Base+0xc738>  // b.any
  40fd20:	cmn	x20, #0x1
  40fd24:	b.eq	40fe30 <clear@@Base+0xc7c4>  // b.none
  40fd28:	bl	40fa10 <clear@@Base+0xc3a4>
  40fd2c:	add	x21, x21, #0x1
  40fd30:	cmp	x19, x20
  40fd34:	b.gt	40fd00 <clear@@Base+0xc694>
  40fd38:	mov	x1, x20
  40fd3c:	mov	x0, x21
  40fd40:	bl	40faf0 <clear@@Base+0xc484>
  40fd44:	cmp	x19, x20
  40fd48:	cset	x0, lt  // lt = tstop
  40fd4c:	sub	x21, x21, x0
  40fd50:	b	40fd90 <clear@@Base+0xc724>
  40fd54:	ldr	x20, [x20]
  40fd58:	cmp	x20, x1
  40fd5c:	b.ne	40fc88 <clear@@Base+0xc61c>  // b.any
  40fd60:	adrp	x0, 437000 <PC+0x7b8>
  40fd64:	ldr	x0, [x0, #2760]
  40fd68:	cmp	x19, x0
  40fd6c:	b.eq	40fd84 <clear@@Base+0xc718>  // b.none
  40fd70:	bl	412aac <clear@@Base+0xf440>
  40fd74:	adrp	x20, 437000 <PC+0x7b8>
  40fd78:	add	x20, x20, #0xab8
  40fd7c:	str	x0, [x20, #48]
  40fd80:	b	40fccc <clear@@Base+0xc660>
  40fd84:	adrp	x20, 437000 <PC+0x7b8>
  40fd88:	add	x20, x20, #0xab8
  40fd8c:	ldr	x21, [x20, #32]
  40fd90:	mov	x0, x21
  40fd94:	ldp	x19, x20, [sp, #16]
  40fd98:	ldp	x21, x22, [sp, #32]
  40fd9c:	ldp	x29, x30, [sp], #48
  40fda0:	ret
  40fda4:	bl	40f9c8 <clear@@Base+0xc35c>
  40fda8:	mov	x21, #0x0                   	// #0
  40fdac:	b	40fd90 <clear@@Base+0xc724>
  40fdb0:	bl	4042fc <clear@@Base+0xc90>
  40fdb4:	mov	x21, #0x0                   	// #0
  40fdb8:	cbnz	w0, 40fd90 <clear@@Base+0xc724>
  40fdbc:	adrp	x0, 437000 <PC+0x7b8>
  40fdc0:	str	wzr, [x0, #2784]
  40fdc4:	ldr	x21, [x20, #32]
  40fdc8:	ldr	x20, [x20, #16]
  40fdcc:	cmp	x19, x20
  40fdd0:	b.ge	40fe14 <clear@@Base+0xc7a8>  // b.tcont
  40fdd4:	adrp	x22, 43b000 <PC+0x47b8>
  40fdd8:	add	x22, x22, #0x2b8
  40fddc:	mov	x2, #0x0                   	// #0
  40fde0:	mov	x1, #0x0                   	// #0
  40fde4:	mov	x0, x20
  40fde8:	bl	40f768 <clear@@Base+0xc0fc>
  40fdec:	mov	x20, x0
  40fdf0:	ldr	w0, [x22]
  40fdf4:	tst	x0, #0x3
  40fdf8:	b.ne	40fe24 <clear@@Base+0xc7b8>  // b.any
  40fdfc:	cmn	x20, #0x1
  40fe00:	b.eq	40fe38 <clear@@Base+0xc7cc>  // b.none
  40fe04:	bl	40fa10 <clear@@Base+0xc3a4>
  40fe08:	sub	x21, x21, #0x1
  40fe0c:	cmp	x19, x20
  40fe10:	b.lt	40fddc <clear@@Base+0xc770>  // b.tstop
  40fe14:	mov	x1, x20
  40fe18:	mov	x0, x21
  40fe1c:	bl	40faf0 <clear@@Base+0xc484>
  40fe20:	b	40fd90 <clear@@Base+0xc724>
  40fe24:	bl	40f9c8 <clear@@Base+0xc35c>
  40fe28:	mov	x21, #0x0                   	// #0
  40fe2c:	b	40fd90 <clear@@Base+0xc724>
  40fe30:	mov	x21, #0x0                   	// #0
  40fe34:	b	40fd90 <clear@@Base+0xc724>
  40fe38:	mov	x21, #0x0                   	// #0
  40fe3c:	b	40fd90 <clear@@Base+0xc724>
  40fe40:	stp	x29, x30, [sp, #-48]!
  40fe44:	mov	x29, sp
  40fe48:	stp	x19, x20, [sp, #16]
  40fe4c:	mov	x19, #0x0                   	// #0
  40fe50:	cmp	x0, #0x1
  40fe54:	b.le	40ffc4 <clear@@Base+0xc958>
  40fe58:	stp	x21, x22, [sp, #32]
  40fe5c:	mov	x21, x0
  40fe60:	adrp	x0, 437000 <PC+0x7b8>
  40fe64:	add	x2, x0, #0xab8
  40fe68:	ldr	x19, [x0, #2744]
  40fe6c:	mov	x1, x2
  40fe70:	cmp	x19, x2
  40fe74:	b.eq	40ff28 <clear@@Base+0xc8bc>  // b.none
  40fe78:	ldr	x0, [x19, #32]
  40fe7c:	cmp	x0, x21
  40fe80:	b.lt	40ff1c <clear@@Base+0xc8b0>  // b.tstop
  40fe84:	b.eq	40ff4c <clear@@Base+0xc8e0>  // b.none
  40fe88:	adrp	x1, 437000 <PC+0x7b8>
  40fe8c:	add	x1, x1, #0xab8
  40fe90:	cmp	x19, x1
  40fe94:	b.eq	40feb0 <clear@@Base+0xc844>  // b.none
  40fe98:	ldr	x1, [x19, #8]
  40fe9c:	ldr	x1, [x1, #32]
  40fea0:	sub	x1, x21, x1
  40fea4:	sub	x0, x0, x21
  40fea8:	cmp	x1, x0
  40feac:	b.ge	40ff58 <clear@@Base+0xc8ec>  // b.tcont
  40feb0:	ldr	x19, [x19, #8]
  40feb4:	ldr	x0, [x19, #16]
  40feb8:	bl	4042fc <clear@@Base+0xc90>
  40febc:	cbnz	w0, 40ffb0 <clear@@Base+0xc944>
  40fec0:	ldr	x20, [x19, #32]
  40fec4:	ldr	x19, [x19, #16]
  40fec8:	cmp	x21, x20
  40fecc:	b.le	40ff08 <clear@@Base+0xc89c>
  40fed0:	adrp	x22, 43b000 <PC+0x47b8>
  40fed4:	add	x22, x22, #0x2b8
  40fed8:	mov	x2, #0x0                   	// #0
  40fedc:	mov	x1, #0x0                   	// #0
  40fee0:	mov	x0, x19
  40fee4:	bl	40f644 <clear@@Base+0xbfd8>
  40fee8:	mov	x19, x0
  40feec:	ldr	w0, [x22]
  40fef0:	tst	x0, #0x3
  40fef4:	ccmn	x19, #0x1, #0x4, eq  // eq = none
  40fef8:	b.eq	40ffbc <clear@@Base+0xc950>  // b.none
  40fefc:	add	x20, x20, #0x1
  40ff00:	cmp	x21, x20
  40ff04:	b.ne	40fed8 <clear@@Base+0xc86c>  // b.any
  40ff08:	mov	x1, x19
  40ff0c:	mov	x0, x20
  40ff10:	bl	40faf0 <clear@@Base+0xc484>
  40ff14:	ldp	x21, x22, [sp, #32]
  40ff18:	b	40ffc4 <clear@@Base+0xc958>
  40ff1c:	ldr	x19, [x19]
  40ff20:	cmp	x19, x1
  40ff24:	b.ne	40fe78 <clear@@Base+0xc80c>  // b.any
  40ff28:	adrp	x0, 437000 <PC+0x7b8>
  40ff2c:	ldr	x0, [x0, #2776]
  40ff30:	cmp	x0, x21
  40ff34:	b.eq	40ff44 <clear@@Base+0xc8d8>  // b.none
  40ff38:	adrp	x19, 437000 <PC+0x7b8>
  40ff3c:	add	x19, x19, #0xab8
  40ff40:	b	40feb0 <clear@@Base+0xc844>
  40ff44:	adrp	x19, 437000 <PC+0x7b8>
  40ff48:	add	x19, x19, #0xab8
  40ff4c:	ldr	x19, [x19, #16]
  40ff50:	ldp	x21, x22, [sp, #32]
  40ff54:	b	40ffc4 <clear@@Base+0xc958>
  40ff58:	ldr	x0, [x19, #16]
  40ff5c:	bl	4042fc <clear@@Base+0xc90>
  40ff60:	cbnz	w0, 40ffd4 <clear@@Base+0xc968>
  40ff64:	ldr	x20, [x19, #32]
  40ff68:	ldr	x19, [x19, #16]
  40ff6c:	cmp	x21, x20
  40ff70:	b.ge	40ff08 <clear@@Base+0xc89c>  // b.tcont
  40ff74:	adrp	x22, 43b000 <PC+0x47b8>
  40ff78:	add	x22, x22, #0x2b8
  40ff7c:	mov	x2, #0x0                   	// #0
  40ff80:	mov	x1, #0x0                   	// #0
  40ff84:	mov	x0, x19
  40ff88:	bl	40f768 <clear@@Base+0xc0fc>
  40ff8c:	mov	x19, x0
  40ff90:	ldr	w0, [x22]
  40ff94:	tst	x0, #0x3
  40ff98:	ccmn	x19, #0x1, #0x4, eq  // eq = none
  40ff9c:	b.eq	40ffe0 <clear@@Base+0xc974>  // b.none
  40ffa0:	sub	x20, x20, #0x1
  40ffa4:	cmp	x21, x20
  40ffa8:	b.ne	40ff7c <clear@@Base+0xc910>  // b.any
  40ffac:	b	40ff08 <clear@@Base+0xc89c>
  40ffb0:	mov	x19, #0xffffffffffffffff    	// #-1
  40ffb4:	ldp	x21, x22, [sp, #32]
  40ffb8:	b	40ffc4 <clear@@Base+0xc958>
  40ffbc:	mov	x19, #0xffffffffffffffff    	// #-1
  40ffc0:	ldp	x21, x22, [sp, #32]
  40ffc4:	mov	x0, x19
  40ffc8:	ldp	x19, x20, [sp, #16]
  40ffcc:	ldp	x29, x30, [sp], #48
  40ffd0:	ret
  40ffd4:	mov	x19, #0xffffffffffffffff    	// #-1
  40ffd8:	ldp	x21, x22, [sp, #32]
  40ffdc:	b	40ffc4 <clear@@Base+0xc958>
  40ffe0:	mov	x19, #0xffffffffffffffff    	// #-1
  40ffe4:	ldp	x21, x22, [sp, #32]
  40ffe8:	b	40ffc4 <clear@@Base+0xc958>
  40ffec:	stp	x29, x30, [sp, #-48]!
  40fff0:	mov	x29, sp
  40fff4:	stp	x19, x20, [sp, #16]
  40fff8:	stp	x21, x22, [sp, #32]
  40fffc:	mov	w19, w0
  410000:	bl	41362c <error@@Base+0x544>
  410004:	mov	x20, x0
  410008:	bl	403bf4 <clear@@Base+0x588>
  41000c:	mov	x22, x0
  410010:	cmp	w19, #0x0
  410014:	ccmn	x20, #0x1, #0x0, ge  // ge = tcont
  410018:	adrp	x21, 43b000 <PC+0x47b8>
  41001c:	add	x21, x21, #0x180
  410020:	b.ne	41004c <clear@@Base+0xc9e0>  // b.any
  410024:	ldr	w1, [x21]
  410028:	cmp	w1, w19
  41002c:	b.le	410074 <clear@@Base+0xca08>
  410030:	add	w19, w19, #0x1
  410034:	mov	w0, w19
  410038:	bl	41362c <error@@Base+0x544>
  41003c:	mov	x20, x0
  410040:	cmp	w19, #0x0
  410044:	ccmn	x0, #0x1, #0x0, ge  // ge = tcont
  410048:	b.eq	410024 <clear@@Base+0xc9b8>  // b.none
  41004c:	cmn	x20, #0x1
  410050:	b.eq	410074 <clear@@Base+0xca08>  // b.none
  410054:	mov	x0, x20
  410058:	bl	40fc38 <clear@@Base+0xc5cc>
  41005c:	cmp	x22, x20
  410060:	b.eq	41007c <clear@@Base+0xca10>  // b.none
  410064:	ldp	x19, x20, [sp, #16]
  410068:	ldp	x21, x22, [sp, #32]
  41006c:	ldp	x29, x30, [sp], #48
  410070:	ret
  410074:	mov	x0, x22
  410078:	bl	40fc38 <clear@@Base+0xc5cc>
  41007c:	sub	x0, x0, #0x1
  410080:	b	410064 <clear@@Base+0xc9f8>
  410084:	stp	x29, x30, [sp, #-80]!
  410088:	mov	x29, sp
  41008c:	stp	x19, x20, [sp, #16]
  410090:	stp	x21, x22, [sp, #32]
  410094:	stp	x23, x24, [sp, #48]
  410098:	mov	x19, x0
  41009c:	mov	x23, x1
  4100a0:	ldrb	w0, [x0]
  4100a4:	cmp	w0, #0x2d
  4100a8:	b.ne	410138 <clear@@Base+0xcacc>  // b.any
  4100ac:	add	x19, x19, #0x1
  4100b0:	bl	40a8f4 <clear@@Base+0x7288>
  4100b4:	mov	x24, x0
  4100b8:	mov	x0, #0x0                   	// #0
  4100bc:	bl	40aabc <clear@@Base+0x7450>
  4100c0:	bl	403384 <setlocale@plt+0x1764>
  4100c4:	bl	412bcc <clear@@Base+0xf560>
  4100c8:	mov	w0, #0x0                   	// #0
  4100cc:	bl	40261c <setlocale@plt+0x9fc>
  4100d0:	mov	w0, #0x0                   	// #0
  4100d4:	bl	415ecc <winch@@Base+0xe8>
  4100d8:	mov	w0, #0x0                   	// #0
  4100dc:	bl	4017e0 <dup@plt>
  4100e0:	mov	w21, w0
  4100e4:	mov	w0, #0x0                   	// #0
  4100e8:	bl	401a20 <close@plt>
  4100ec:	mov	w1, #0x0                   	// #0
  4100f0:	adrp	x0, 41b000 <winch@@Base+0x521c>
  4100f4:	add	x0, x0, #0x3d0
  4100f8:	bl	401920 <open@plt>
  4100fc:	tbnz	w0, #31, 410160 <clear@@Base+0xcaf4>
  410100:	adrp	x0, 418000 <winch@@Base+0x221c>
  410104:	add	x0, x0, #0x68
  410108:	bl	409fcc <clear@@Base+0x6960>
  41010c:	mov	x22, x0
  410110:	cbz	x0, 4101e4 <clear@@Base+0xcb78>
  410114:	ldrb	w0, [x0]
  410118:	cbz	w0, 4101e4 <clear@@Base+0xcb78>
  41011c:	ldrb	w0, [x19]
  410120:	cbnz	w0, 41016c <clear@@Base+0xcb00>
  410124:	mov	x0, x22
  410128:	bl	401ef8 <setlocale@plt+0x2d8>
  41012c:	mov	x20, x0
  410130:	cbnz	x20, 4101fc <clear@@Base+0xcb90>
  410134:	b	4101e4 <clear@@Base+0xcb78>
  410138:	bl	403844 <clear@@Base+0x1d8>
  41013c:	adrp	x0, 417000 <winch@@Base+0x121c>
  410140:	add	x0, x0, #0xb90
  410144:	bl	412d5c <clear@@Base+0xf6f0>
  410148:	mov	x0, x19
  41014c:	bl	412d5c <clear@@Base+0xf6f0>
  410150:	adrp	x0, 41b000 <winch@@Base+0x521c>
  410154:	add	x0, x0, #0x788
  410158:	bl	412d5c <clear@@Base+0xf6f0>
  41015c:	b	4100b0 <clear@@Base+0xca44>
  410160:	mov	w0, w21
  410164:	bl	4017e0 <dup@plt>
  410168:	b	410100 <clear@@Base+0xca94>
  41016c:	stp	x25, x26, [sp, #64]
  410170:	mov	x0, x19
  410174:	bl	40b61c <clear@@Base+0x7fb0>
  410178:	mov	x25, x0
  41017c:	cbz	x0, 4101e0 <clear@@Base+0xcb74>
  410180:	mov	x0, x22
  410184:	bl	4017b0 <strlen@plt>
  410188:	mov	x26, x0
  41018c:	mov	x0, x25
  410190:	bl	4017b0 <strlen@plt>
  410194:	add	w26, w26, w0
  410198:	add	w26, w26, #0x5
  41019c:	mov	w1, #0x1                   	// #1
  4101a0:	mov	w0, w26
  4101a4:	bl	401ec0 <setlocale@plt+0x2a0>
  4101a8:	mov	x20, x0
  4101ac:	bl	40c374 <clear@@Base+0x8d08>
  4101b0:	mov	x5, x25
  4101b4:	mov	x4, x0
  4101b8:	mov	x3, x22
  4101bc:	adrp	x2, 418000 <winch@@Base+0x221c>
  4101c0:	add	x2, x2, #0x78
  4101c4:	sxtw	x1, w26
  4101c8:	mov	x0, x20
  4101cc:	bl	401870 <snprintf@plt>
  4101d0:	mov	x0, x25
  4101d4:	bl	401a90 <free@plt>
  4101d8:	ldp	x25, x26, [sp, #64]
  4101dc:	b	410130 <clear@@Base+0xcac4>
  4101e0:	ldp	x25, x26, [sp, #64]
  4101e4:	ldrb	w0, [x19]
  4101e8:	cbnz	w0, 410290 <clear@@Base+0xcc24>
  4101ec:	adrp	x0, 41b000 <winch@@Base+0x521c>
  4101f0:	add	x0, x0, #0x3e0
  4101f4:	bl	401ef8 <setlocale@plt+0x2d8>
  4101f8:	mov	x20, x0
  4101fc:	mov	x0, x20
  410200:	bl	401a00 <system@plt>
  410204:	mov	x0, x20
  410208:	bl	401a90 <free@plt>
  41020c:	mov	w0, #0x0                   	// #0
  410210:	bl	401a20 <close@plt>
  410214:	mov	w0, w21
  410218:	bl	4017e0 <dup@plt>
  41021c:	mov	w0, w21
  410220:	bl	401a20 <close@plt>
  410224:	mov	w0, #0x1                   	// #1
  410228:	bl	415ecc <winch@@Base+0xe8>
  41022c:	mov	w0, #0x1                   	// #1
  410230:	bl	40261c <setlocale@plt+0x9fc>
  410234:	cbz	x23, 41025c <clear@@Base+0xcbf0>
  410238:	mov	x0, x23
  41023c:	bl	412d5c <clear@@Base+0xf6f0>
  410240:	adrp	x0, 41b000 <winch@@Base+0x521c>
  410244:	add	x0, x0, #0x3e8
  410248:	bl	412d5c <clear@@Base+0xf6f0>
  41024c:	bl	4130b0 <clear@@Base+0xfa44>
  410250:	mov	w0, #0xa                   	// #10
  410254:	bl	412c4c <clear@@Base+0xf5e0>
  410258:	bl	412bcc <clear@@Base+0xf560>
  41025c:	bl	4034e0 <setlocale@plt+0x18c0>
  410260:	adrp	x0, 43b000 <PC+0x47b8>
  410264:	mov	w1, #0x1                   	// #1
  410268:	str	w1, [x0, #468]
  41026c:	mov	x0, x24
  410270:	bl	40b164 <clear@@Base+0x7af8>
  410274:	mov	w0, #0x0                   	// #0
  410278:	bl	415de4 <winch@@Base>
  41027c:	ldp	x19, x20, [sp, #16]
  410280:	ldp	x21, x22, [sp, #32]
  410284:	ldp	x23, x24, [sp, #48]
  410288:	ldp	x29, x30, [sp], #80
  41028c:	ret
  410290:	mov	x0, x19
  410294:	bl	401ef8 <setlocale@plt+0x2d8>
  410298:	mov	x20, x0
  41029c:	b	4101fc <clear@@Base+0xcb90>
  4102a0:	stp	x29, x30, [sp, #-64]!
  4102a4:	mov	x29, sp
  4102a8:	stp	x19, x20, [sp, #16]
  4102ac:	stp	x21, x22, [sp, #32]
  4102b0:	str	x23, [sp, #48]
  4102b4:	mov	x19, x0
  4102b8:	mov	x20, x1
  4102bc:	mov	x22, x2
  4102c0:	mov	x0, x1
  4102c4:	bl	4042fc <clear@@Base+0xc90>
  4102c8:	cbnz	w0, 410338 <clear@@Base+0xcccc>
  4102cc:	mov	w23, w0
  4102d0:	adrp	x1, 417000 <winch@@Base+0x121c>
  4102d4:	add	x1, x1, #0xa38
  4102d8:	mov	x0, x19
  4102dc:	bl	401930 <popen@plt>
  4102e0:	mov	x21, x0
  4102e4:	cbz	x0, 410350 <clear@@Base+0xcce4>
  4102e8:	bl	403844 <clear@@Base+0x1d8>
  4102ec:	adrp	x0, 417000 <winch@@Base+0x121c>
  4102f0:	add	x0, x0, #0xb90
  4102f4:	bl	412d5c <clear@@Base+0xf6f0>
  4102f8:	mov	x0, x19
  4102fc:	bl	412d5c <clear@@Base+0xf6f0>
  410300:	adrp	x0, 41b000 <winch@@Base+0x521c>
  410304:	add	x0, x0, #0x788
  410308:	bl	412d5c <clear@@Base+0xf6f0>
  41030c:	bl	403384 <setlocale@plt+0x1764>
  410310:	bl	412bcc <clear@@Base+0xf560>
  410314:	mov	w0, #0x0                   	// #0
  410318:	bl	40261c <setlocale@plt+0x9fc>
  41031c:	mov	w0, #0x0                   	// #0
  410320:	bl	415ecc <winch@@Base+0xe8>
  410324:	mov	x1, #0x1                   	// #1
  410328:	mov	w0, #0xd                   	// #13
  41032c:	bl	4018b0 <signal@plt>
  410330:	mov	w19, #0xffffffff            	// #-1
  410334:	b	41038c <clear@@Base+0xcd20>
  410338:	mov	x1, #0x0                   	// #0
  41033c:	adrp	x0, 41b000 <winch@@Base+0x521c>
  410340:	add	x0, x0, #0x400
  410344:	bl	4130e8 <error@@Base>
  410348:	mov	w23, #0xffffffff            	// #-1
  41034c:	b	410408 <clear@@Base+0xcd9c>
  410350:	mov	x1, #0x0                   	// #0
  410354:	adrp	x0, 41b000 <winch@@Base+0x521c>
  410358:	add	x0, x0, #0x420
  41035c:	bl	4130e8 <error@@Base>
  410360:	mov	w23, #0xffffffff            	// #-1
  410364:	b	410408 <clear@@Base+0xcd9c>
  410368:	mov	x20, x1
  41036c:	bl	4041e4 <clear@@Base+0xb78>
  410370:	mov	w19, w0
  410374:	cmn	w0, #0x1
  410378:	b.eq	4103cc <clear@@Base+0xcd60>  // b.none
  41037c:	mov	x1, x21
  410380:	bl	401830 <putc@plt>
  410384:	cmn	w0, #0x1
  410388:	b.eq	4103a0 <clear@@Base+0xcd34>  // b.none
  41038c:	cmn	x22, #0x1
  410390:	b.eq	41036c <clear@@Base+0xcd00>  // b.none
  410394:	add	x1, x20, #0x1
  410398:	cmp	x20, x22
  41039c:	b.le	410368 <clear@@Base+0xccfc>
  4103a0:	cmp	w19, #0xa
  4103a4:	ccmn	w19, #0x1, #0x4, ne  // ne = any
  4103a8:	b.eq	4103cc <clear@@Base+0xcd60>  // b.none
  4103ac:	bl	4041e4 <clear@@Base+0xb78>
  4103b0:	mov	w19, w0
  4103b4:	cmn	w0, #0x1
  4103b8:	b.eq	4103cc <clear@@Base+0xcd60>  // b.none
  4103bc:	mov	x1, x21
  4103c0:	bl	401830 <putc@plt>
  4103c4:	cmn	w0, #0x1
  4103c8:	b.ne	4103a0 <clear@@Base+0xcd34>  // b.any
  4103cc:	mov	x0, x21
  4103d0:	bl	401b90 <pclose@plt>
  4103d4:	mov	x1, #0x0                   	// #0
  4103d8:	mov	w0, #0xd                   	// #13
  4103dc:	bl	4018b0 <signal@plt>
  4103e0:	mov	w0, #0x1                   	// #1
  4103e4:	bl	415ecc <winch@@Base+0xe8>
  4103e8:	mov	w0, #0x1                   	// #1
  4103ec:	bl	40261c <setlocale@plt+0x9fc>
  4103f0:	bl	4034e0 <setlocale@plt+0x18c0>
  4103f4:	adrp	x0, 43b000 <PC+0x47b8>
  4103f8:	mov	w1, #0x1                   	// #1
  4103fc:	str	w1, [x0, #468]
  410400:	mov	w0, #0x0                   	// #0
  410404:	bl	415de4 <winch@@Base>
  410408:	mov	w0, w23
  41040c:	ldp	x19, x20, [sp, #16]
  410410:	ldp	x21, x22, [sp, #32]
  410414:	ldr	x23, [sp, #48]
  410418:	ldp	x29, x30, [sp], #64
  41041c:	ret
  410420:	stp	x29, x30, [sp, #-48]!
  410424:	mov	x29, sp
  410428:	stp	x21, x22, [sp, #32]
  41042c:	mov	w21, w0
  410430:	mov	x22, x1
  410434:	bl	410964 <clear@@Base+0xd2f8>
  410438:	cmn	x0, #0x1
  41043c:	b.eq	4104e0 <clear@@Base+0xce74>  // b.none
  410440:	stp	x19, x20, [sp, #16]
  410444:	mov	x20, x0
  410448:	mov	w0, #0x0                   	// #0
  41044c:	bl	41362c <error@@Base+0x544>
  410450:	cmn	x0, #0x1
  410454:	csel	x19, x0, xzr, ne  // ne = any
  410458:	mov	w0, #0xffffffff            	// #-1
  41045c:	bl	41362c <error@@Base+0x544>
  410460:	cmp	w21, #0x2e
  410464:	b.eq	410498 <clear@@Base+0xce2c>  // b.none
  410468:	cmp	x19, x20
  41046c:	b.ge	4104b0 <clear@@Base+0xce44>  // b.tcont
  410470:	cmn	x0, #0x1
  410474:	b.eq	4104c8 <clear@@Base+0xce5c>  // b.none
  410478:	mov	x2, x20
  41047c:	mov	x1, x19
  410480:	mov	x0, x22
  410484:	bl	4102a0 <clear@@Base+0xcc34>
  410488:	ldp	x19, x20, [sp, #16]
  41048c:	ldp	x21, x22, [sp, #32]
  410490:	ldp	x29, x30, [sp], #48
  410494:	ret
  410498:	mov	x2, x0
  41049c:	mov	x1, x19
  4104a0:	mov	x0, x22
  4104a4:	bl	4102a0 <clear@@Base+0xcc34>
  4104a8:	ldp	x19, x20, [sp, #16]
  4104ac:	b	41048c <clear@@Base+0xce20>
  4104b0:	mov	x2, x0
  4104b4:	mov	x1, x20
  4104b8:	mov	x0, x22
  4104bc:	bl	4102a0 <clear@@Base+0xcc34>
  4104c0:	ldp	x19, x20, [sp, #16]
  4104c4:	b	41048c <clear@@Base+0xce20>
  4104c8:	mov	x2, #0xffffffffffffffff    	// #-1
  4104cc:	mov	x1, x19
  4104d0:	mov	x0, x22
  4104d4:	bl	4102a0 <clear@@Base+0xcc34>
  4104d8:	ldp	x19, x20, [sp, #16]
  4104dc:	b	41048c <clear@@Base+0xce20>
  4104e0:	mov	w0, #0xffffffff            	// #-1
  4104e4:	b	41048c <clear@@Base+0xce20>
  4104e8:	sub	w1, w0, #0x61
  4104ec:	cmp	w1, #0x19
  4104f0:	b.ls	410518 <clear@@Base+0xceac>  // b.plast
  4104f4:	sub	w1, w0, #0x41
  4104f8:	cmp	w1, #0x19
  4104fc:	b.ls	410534 <clear@@Base+0xcec8>  // b.plast
  410500:	cmp	w0, #0x23
  410504:	b.ne	410550 <clear@@Base+0xcee4>  // b.any
  410508:	adrp	x0, 439000 <PC+0x27b8>
  41050c:	add	x0, x0, #0xa40
  410510:	add	x0, x0, #0x820
  410514:	ret
  410518:	mov	w0, w1
  41051c:	sbfiz	x1, x1, #2, #32
  410520:	add	x0, x1, w0, sxtw
  410524:	adrp	x1, 439000 <PC+0x27b8>
  410528:	add	x1, x1, #0xa40
  41052c:	add	x0, x1, x0, lsl #3
  410530:	ret
  410534:	sub	w0, w0, #0x27
  410538:	sbfiz	x1, x0, #2, #32
  41053c:	add	x0, x1, w0, sxtw
  410540:	adrp	x1, 439000 <PC+0x27b8>
  410544:	add	x1, x1, #0xa40
  410548:	add	x0, x1, x0, lsl #3
  41054c:	ret
  410550:	stp	x29, x30, [sp, #-16]!
  410554:	mov	x29, sp
  410558:	mov	x1, #0x0                   	// #0
  41055c:	adrp	x0, 41b000 <winch@@Base+0x521c>
  410560:	add	x0, x0, #0x438
  410564:	bl	4130e8 <error@@Base>
  410568:	mov	x0, #0x0                   	// #0
  41056c:	ldp	x29, x30, [sp], #16
  410570:	ret
  410574:	stp	x29, x30, [sp, #-32]!
  410578:	mov	x29, sp
  41057c:	cmp	w0, #0x2e
  410580:	b.eq	41063c <clear@@Base+0xcfd0>  // b.none
  410584:	b.gt	4105ac <clear@@Base+0xcf40>
  410588:	cmp	w0, #0x24
  41058c:	b.eq	4105dc <clear@@Base+0xcf70>  // b.none
  410590:	cmp	w0, #0x27
  410594:	b.ne	410674 <clear@@Base+0xd008>  // b.any
  410598:	adrp	x0, 439000 <PC+0x27b8>
  41059c:	add	x0, x0, #0xa40
  4105a0:	add	x0, x0, #0x848
  4105a4:	ldp	x29, x30, [sp], #32
  4105a8:	ret
  4105ac:	cmp	w0, #0x5e
  4105b0:	b.ne	410674 <clear@@Base+0xd008>  // b.any
  4105b4:	adrp	x0, 439000 <PC+0x27b8>
  4105b8:	add	x0, x0, #0xa40
  4105bc:	add	x0, x0, #0x870
  4105c0:	adrp	x1, 436000 <winch@@Base+0x2021c>
  4105c4:	ldr	x1, [x1, #2160]
  4105c8:	str	x1, [x0, #8]
  4105cc:	str	xzr, [x0, #24]
  4105d0:	str	wzr, [x0, #32]
  4105d4:	str	xzr, [x0, #16]
  4105d8:	b	4105a4 <clear@@Base+0xcf38>
  4105dc:	bl	4044a4 <clear@@Base+0xe38>
  4105e0:	cbnz	w0, 410624 <clear@@Base+0xcfb8>
  4105e4:	str	x19, [sp, #16]
  4105e8:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4105ec:	ldr	x19, [x0, #2160]
  4105f0:	bl	403c48 <clear@@Base+0x5dc>
  4105f4:	adrp	x1, 43b000 <PC+0x47b8>
  4105f8:	ldr	w2, [x1, #384]
  4105fc:	adrp	x1, 439000 <PC+0x27b8>
  410600:	add	x1, x1, #0xa40
  410604:	str	x19, [x1, #2168]
  410608:	str	x0, [x1, #2184]
  41060c:	str	w2, [x1, #2192]
  410610:	str	xzr, [x1, #2176]
  410614:	add	x1, x1, #0x870
  410618:	mov	x0, x1
  41061c:	ldr	x19, [sp, #16]
  410620:	b	4105a4 <clear@@Base+0xcf38>
  410624:	mov	x1, #0x0                   	// #0
  410628:	adrp	x0, 41b000 <winch@@Base+0x521c>
  41062c:	add	x0, x0, #0x2b8
  410630:	bl	4130e8 <error@@Base>
  410634:	mov	x0, #0x0                   	// #0
  410638:	b	4105a4 <clear@@Base+0xcf38>
  41063c:	str	x19, [sp, #16]
  410640:	adrp	x0, 439000 <PC+0x27b8>
  410644:	add	x0, x0, #0xa40
  410648:	add	x19, x0, #0x870
  41064c:	mov	w1, #0x0                   	// #0
  410650:	add	x0, x0, #0x888
  410654:	bl	413834 <error@@Base+0x74c>
  410658:	adrp	x0, 436000 <winch@@Base+0x2021c>
  41065c:	ldr	x0, [x0, #2160]
  410660:	str	x0, [x19, #8]
  410664:	str	xzr, [x19, #16]
  410668:	mov	x0, x19
  41066c:	ldr	x19, [sp, #16]
  410670:	b	4105a4 <clear@@Base+0xcf38>
  410674:	bl	4104e8 <clear@@Base+0xce7c>
  410678:	cbz	x0, 4105a4 <clear@@Base+0xcf38>
  41067c:	ldr	x1, [x0, #24]
  410680:	cmn	x1, #0x1
  410684:	b.ne	4105a4 <clear@@Base+0xcf38>  // b.any
  410688:	mov	x1, #0x0                   	// #0
  41068c:	adrp	x0, 41b000 <winch@@Base+0x521c>
  410690:	add	x0, x0, #0x450
  410694:	bl	4130e8 <error@@Base>
  410698:	mov	x0, #0x0                   	// #0
  41069c:	b	4105a4 <clear@@Base+0xcf38>
  4106a0:	adrp	x0, 439000 <PC+0x27b8>
  4106a4:	add	x0, x0, #0xa40
  4106a8:	mov	w1, #0x1                   	// #1
  4106ac:	mov	w4, #0x23                  	// #35
  4106b0:	mov	x3, #0xffffffffffffffff    	// #-1
  4106b4:	b	4106e0 <clear@@Base+0xd074>
  4106b8:	add	w2, w1, #0x26
  4106bc:	strb	w2, [x0]
  4106c0:	str	xzr, [x0, #8]
  4106c4:	str	x3, [x0, #24]
  4106c8:	str	w3, [x0, #32]
  4106cc:	str	xzr, [x0, #16]
  4106d0:	cmp	w1, #0x35
  4106d4:	b.gt	41073c <clear@@Base+0xd0d0>
  4106d8:	add	w1, w1, #0x1
  4106dc:	add	x0, x0, #0x28
  4106e0:	sub	w2, w1, #0x1
  4106e4:	cmp	w1, #0x35
  4106e8:	b.eq	410740 <clear@@Base+0xd0d4>  // b.none
  4106ec:	cmp	w2, #0x35
  4106f0:	b.eq	410718 <clear@@Base+0xd0ac>  // b.none
  4106f4:	cmp	w2, #0x19
  4106f8:	b.gt	4106b8 <clear@@Base+0xd04c>
  4106fc:	add	w2, w1, #0x60
  410700:	strb	w2, [x0]
  410704:	str	xzr, [x0, #8]
  410708:	str	x3, [x0, #24]
  41070c:	str	w3, [x0, #32]
  410710:	str	xzr, [x0, #16]
  410714:	b	4106d8 <clear@@Base+0xd06c>
  410718:	adrp	x0, 439000 <PC+0x27b8>
  41071c:	add	x0, x0, #0xa40
  410720:	mov	w1, #0x27                  	// #39
  410724:	strb	w1, [x0, #2120]
  410728:	str	xzr, [x0, #2128]
  41072c:	mov	x1, #0xffffffffffffffff    	// #-1
  410730:	str	x1, [x0, #2144]
  410734:	str	w1, [x0, #2152]
  410738:	str	xzr, [x0, #2136]
  41073c:	ret
  410740:	strb	w4, [x0]
  410744:	str	xzr, [x0, #8]
  410748:	str	x3, [x0, #24]
  41074c:	str	w3, [x0, #32]
  410750:	str	xzr, [x0, #16]
  410754:	b	4106d8 <clear@@Base+0xd06c>
  410758:	stp	x29, x30, [sp, #-16]!
  41075c:	mov	x29, sp
  410760:	bl	410574 <clear@@Base+0xcf08>
  410764:	cmp	x0, #0x0
  410768:	cset	w0, eq  // eq = none
  41076c:	ldp	x29, x30, [sp], #16
  410770:	ret
  410774:	stp	x29, x30, [sp, #-48]!
  410778:	mov	x29, sp
  41077c:	stp	x19, x20, [sp, #16]
  410780:	mov	w20, w1
  410784:	bl	4104e8 <clear@@Base+0xce7c>
  410788:	cbz	x0, 4107d0 <clear@@Base+0xd164>
  41078c:	mov	x19, x0
  410790:	mov	w1, w20
  410794:	add	x0, sp, #0x20
  410798:	bl	413834 <error@@Base+0x74c>
  41079c:	ldr	x0, [sp, #32]
  4107a0:	cmn	x0, #0x1
  4107a4:	b.eq	4107dc <clear@@Base+0xd170>  // b.none
  4107a8:	ldr	w1, [sp, #40]
  4107ac:	adrp	x2, 436000 <winch@@Base+0x2021c>
  4107b0:	ldr	x2, [x2, #2160]
  4107b4:	str	x2, [x19, #8]
  4107b8:	str	x0, [x19, #24]
  4107bc:	str	w1, [x19, #32]
  4107c0:	str	xzr, [x19, #16]
  4107c4:	adrp	x0, 43a000 <PC+0x37b8>
  4107c8:	mov	w1, #0x1                   	// #1
  4107cc:	str	w1, [x0, #728]
  4107d0:	ldp	x19, x20, [sp, #16]
  4107d4:	ldp	x29, x30, [sp], #48
  4107d8:	ret
  4107dc:	bl	40363c <setlocale@plt+0x1a1c>
  4107e0:	b	4107d0 <clear@@Base+0xd164>
  4107e4:	stp	x29, x30, [sp, #-16]!
  4107e8:	mov	x29, sp
  4107ec:	bl	4104e8 <clear@@Base+0xce7c>
  4107f0:	cbz	x0, 410814 <clear@@Base+0xd1a8>
  4107f4:	ldr	x1, [x0, #24]
  4107f8:	cmn	x1, #0x1
  4107fc:	b.eq	41081c <clear@@Base+0xd1b0>  // b.none
  410800:	mov	x1, #0xffffffffffffffff    	// #-1
  410804:	str	x1, [x0, #24]
  410808:	adrp	x0, 43a000 <PC+0x37b8>
  41080c:	mov	w1, #0x1                   	// #1
  410810:	str	w1, [x0, #728]
  410814:	ldp	x29, x30, [sp], #16
  410818:	ret
  41081c:	bl	40363c <setlocale@plt+0x1a1c>
  410820:	b	410814 <clear@@Base+0xd1a8>
  410824:	stp	x29, x30, [sp, #-32]!
  410828:	mov	x29, sp
  41082c:	bl	4049b0 <clear@@Base+0x1344>
  410830:	tbz	w0, #3, 41083c <clear@@Base+0xd1d0>
  410834:	ldp	x29, x30, [sp], #32
  410838:	ret
  41083c:	mov	w1, #0x0                   	// #0
  410840:	add	x0, sp, #0x10
  410844:	bl	413834 <error@@Base+0x74c>
  410848:	ldr	x1, [sp, #16]
  41084c:	cmn	x1, #0x1
  410850:	b.eq	410834 <clear@@Base+0xd1c8>  // b.none
  410854:	adrp	x0, 439000 <PC+0x27b8>
  410858:	add	x0, x0, #0xa40
  41085c:	adrp	x2, 436000 <winch@@Base+0x2021c>
  410860:	ldr	x2, [x2, #2160]
  410864:	str	x2, [x0, #2128]
  410868:	str	x1, [x0, #2144]
  41086c:	ldr	w1, [sp, #24]
  410870:	str	w1, [x0, #2152]
  410874:	str	xzr, [x0, #2136]
  410878:	b	410834 <clear@@Base+0xd1c8>
  41087c:	stp	x29, x30, [sp, #-48]!
  410880:	mov	x29, sp
  410884:	bl	410574 <clear@@Base+0xcf08>
  410888:	cbz	x0, 4108ec <clear@@Base+0xd280>
  41088c:	stp	x19, x20, [sp, #16]
  410890:	str	x21, [sp, #32]
  410894:	mov	x19, x0
  410898:	adrp	x0, 439000 <PC+0x27b8>
  41089c:	add	x0, x0, #0xa40
  4108a0:	add	x0, x0, #0x848
  4108a4:	cmp	x19, x0
  4108a8:	b.eq	4108f4 <clear@@Base+0xd288>  // b.none
  4108ac:	ldr	x0, [x19, #8]
  4108b0:	cbz	x0, 410930 <clear@@Base+0xd2c4>
  4108b4:	ldr	x20, [x19, #24]
  4108b8:	ldr	w21, [x19, #32]
  4108bc:	ldr	x0, [x19, #8]
  4108c0:	adrp	x1, 436000 <winch@@Base+0x2021c>
  4108c4:	ldr	x1, [x1, #2160]
  4108c8:	cmp	x0, x1
  4108cc:	b.eq	4108d8 <clear@@Base+0xd26c>  // b.none
  4108d0:	bl	40aabc <clear@@Base+0x7450>
  4108d4:	cbnz	w0, 410958 <clear@@Base+0xd2ec>
  4108d8:	mov	w1, w21
  4108dc:	mov	x0, x20
  4108e0:	bl	40d5bc <clear@@Base+0x9f50>
  4108e4:	ldp	x19, x20, [sp, #16]
  4108e8:	ldr	x21, [sp, #32]
  4108ec:	ldp	x29, x30, [sp], #48
  4108f0:	ret
  4108f4:	adrp	x0, 43a000 <PC+0x37b8>
  4108f8:	ldr	x0, [x0, #672]
  4108fc:	cmn	x0, #0x1
  410900:	b.ne	4108ac <clear@@Base+0xd240>  // b.any
  410904:	adrp	x0, 43b000 <PC+0x47b8>
  410908:	ldr	w1, [x0, #564]
  41090c:	adrp	x0, 439000 <PC+0x27b8>
  410910:	add	x0, x0, #0xa40
  410914:	adrp	x2, 436000 <winch@@Base+0x2021c>
  410918:	ldr	x2, [x2, #2160]
  41091c:	str	x2, [x0, #2128]
  410920:	str	xzr, [x0, #2144]
  410924:	str	w1, [x0, #2152]
  410928:	str	xzr, [x0, #2136]
  41092c:	b	4108ac <clear@@Base+0xd240>
  410930:	ldr	x20, [x19, #16]
  410934:	bl	40cb40 <clear@@Base+0x94d4>
  410938:	mov	x1, x0
  41093c:	mov	x0, x20
  410940:	bl	40cc50 <clear@@Base+0x95e4>
  410944:	str	x0, [x19, #8]
  410948:	ldr	x0, [x19, #16]
  41094c:	bl	401a90 <free@plt>
  410950:	str	xzr, [x19, #16]
  410954:	b	4108b4 <clear@@Base+0xd248>
  410958:	ldp	x19, x20, [sp, #16]
  41095c:	ldr	x21, [sp, #32]
  410960:	b	4108ec <clear@@Base+0xd280>
  410964:	stp	x29, x30, [sp, #-16]!
  410968:	mov	x29, sp
  41096c:	bl	410574 <clear@@Base+0xcf08>
  410970:	cbz	x0, 4109ac <clear@@Base+0xd340>
  410974:	ldr	x2, [x0, #8]
  410978:	adrp	x1, 436000 <winch@@Base+0x2021c>
  41097c:	ldr	x1, [x1, #2160]
  410980:	cmp	x2, x1
  410984:	b.ne	410994 <clear@@Base+0xd328>  // b.any
  410988:	ldr	x0, [x0, #24]
  41098c:	ldp	x29, x30, [sp], #16
  410990:	ret
  410994:	mov	x1, #0x0                   	// #0
  410998:	adrp	x0, 41b000 <winch@@Base+0x521c>
  41099c:	add	x0, x0, #0x460
  4109a0:	bl	4130e8 <error@@Base>
  4109a4:	mov	x0, #0xffffffffffffffff    	// #-1
  4109a8:	b	41098c <clear@@Base+0xd320>
  4109ac:	mov	x0, #0xffffffffffffffff    	// #-1
  4109b0:	b	41098c <clear@@Base+0xd320>
  4109b4:	adrp	x1, 436000 <winch@@Base+0x2021c>
  4109b8:	ldr	x4, [x1, #2160]
  4109bc:	adrp	x1, 439000 <PC+0x27b8>
  4109c0:	add	x1, x1, #0xa40
  4109c4:	mov	w2, #0x0                   	// #0
  4109c8:	b	4109e8 <clear@@Base+0xd37c>
  4109cc:	add	w2, w2, #0x61
  4109d0:	and	w0, w2, #0xff
  4109d4:	b	410a24 <clear@@Base+0xd3b8>
  4109d8:	add	w2, w2, #0x1
  4109dc:	add	x1, x1, #0x28
  4109e0:	cmp	w2, #0x35
  4109e4:	b.eq	410a20 <clear@@Base+0xd3b4>  // b.none
  4109e8:	ldr	x3, [x1, #8]
  4109ec:	cmp	x3, x4
  4109f0:	b.ne	4109d8 <clear@@Base+0xd36c>  // b.any
  4109f4:	ldr	x3, [x1, #24]
  4109f8:	cmp	x3, x0
  4109fc:	b.ne	4109d8 <clear@@Base+0xd36c>  // b.any
  410a00:	cmp	w2, #0x19
  410a04:	b.le	4109cc <clear@@Base+0xd360>
  410a08:	add	w0, w2, #0x27
  410a0c:	and	w0, w0, #0xff
  410a10:	cmp	w2, #0x34
  410a14:	mov	w2, #0x23                  	// #35
  410a18:	csel	w0, w0, w2, lt  // lt = tstop
  410a1c:	b	410a24 <clear@@Base+0xd3b8>
  410a20:	mov	w0, #0x0                   	// #0
  410a24:	ret
  410a28:	adrp	x3, 439000 <PC+0x27b8>
  410a2c:	add	x3, x3, #0xa40
  410a30:	add	x1, x3, #0x8
  410a34:	add	x3, x3, #0x878
  410a38:	mov	x4, #0xffffffffffffffff    	// #-1
  410a3c:	b	410a50 <clear@@Base+0xd3e4>
  410a40:	str	x4, [x1, #16]
  410a44:	add	x1, x1, #0x28
  410a48:	cmp	x1, x3
  410a4c:	b.eq	410a60 <clear@@Base+0xd3f4>  // b.none
  410a50:	ldr	x2, [x1]
  410a54:	cmp	x2, x0
  410a58:	b.ne	410a44 <clear@@Base+0xd3d8>  // b.any
  410a5c:	b	410a40 <clear@@Base+0xd3d4>
  410a60:	ret
  410a64:	stp	x29, x30, [sp, #-64]!
  410a68:	mov	x29, sp
  410a6c:	stp	x19, x20, [sp, #16]
  410a70:	stp	x21, x22, [sp, #32]
  410a74:	stp	x23, x24, [sp, #48]
  410a78:	mov	x24, x0
  410a7c:	bl	40cddc <clear@@Base+0x9770>
  410a80:	bl	40be90 <clear@@Base+0x8824>
  410a84:	mov	x23, x0
  410a88:	adrp	x22, 439000 <PC+0x27b8>
  410a8c:	add	x22, x22, #0xa40
  410a90:	add	x19, x22, #0x10
  410a94:	add	x22, x22, #0x880
  410a98:	b	410ac0 <clear@@Base+0xd454>
  410a9c:	stur	x24, [x19, #-8]
  410aa0:	ldr	x0, [x19]
  410aa4:	bl	401a90 <free@plt>
  410aa8:	str	xzr, [x19]
  410aac:	mov	x0, x20
  410ab0:	bl	401a90 <free@plt>
  410ab4:	add	x19, x19, #0x28
  410ab8:	cmp	x19, x22
  410abc:	b.eq	410ae4 <clear@@Base+0xd478>  // b.none
  410ac0:	ldr	x0, [x19]
  410ac4:	cbz	x0, 410ab4 <clear@@Base+0xd448>
  410ac8:	bl	40be90 <clear@@Base+0x8824>
  410acc:	mov	x20, x0
  410ad0:	mov	x1, x0
  410ad4:	mov	x0, x23
  410ad8:	bl	401a60 <strcmp@plt>
  410adc:	cbnz	w0, 410aac <clear@@Base+0xd440>
  410ae0:	b	410a9c <clear@@Base+0xd430>
  410ae4:	mov	x0, x23
  410ae8:	bl	401a90 <free@plt>
  410aec:	ldp	x19, x20, [sp, #16]
  410af0:	ldp	x21, x22, [sp, #32]
  410af4:	ldp	x23, x24, [sp, #48]
  410af8:	ldp	x29, x30, [sp], #64
  410afc:	ret
  410b00:	stp	x29, x30, [sp, #-112]!
  410b04:	mov	x29, sp
  410b08:	stp	x23, x24, [sp, #48]
  410b0c:	mov	x24, x0
  410b10:	adrp	x0, 43b000 <PC+0x47b8>
  410b14:	ldr	w0, [x0, #548]
  410b18:	cbnz	w0, 410b28 <clear@@Base+0xd4bc>
  410b1c:	ldp	x23, x24, [sp, #48]
  410b20:	ldp	x29, x30, [sp], #112
  410b24:	ret
  410b28:	stp	x19, x20, [sp, #16]
  410b2c:	stp	x21, x22, [sp, #32]
  410b30:	str	x25, [sp, #64]
  410b34:	mov	x2, x1
  410b38:	adrp	x1, 417000 <winch@@Base+0x121c>
  410b3c:	add	x1, x1, #0xa18
  410b40:	mov	x0, x24
  410b44:	bl	401be0 <fprintf@plt>
  410b48:	adrp	x19, 439000 <PC+0x27b8>
  410b4c:	add	x19, x19, #0xa40
  410b50:	add	x22, x19, #0x848
  410b54:	adrp	x23, 416000 <winch@@Base+0x21c>
  410b58:	add	x23, x23, #0xff0
  410b5c:	adrp	x25, 41b000 <winch@@Base+0x521c>
  410b60:	add	x25, x25, #0x480
  410b64:	b	410ba4 <clear@@Base+0xd538>
  410b68:	ldr	x0, [x19, #8]
  410b6c:	bl	40cddc <clear@@Base+0x9770>
  410b70:	b	410bc4 <clear@@Base+0xd558>
  410b74:	mov	x5, x20
  410b78:	add	x4, sp, #0x58
  410b7c:	ldr	w3, [x21, #32]
  410b80:	ldrb	w2, [x21]
  410b84:	mov	x1, x25
  410b88:	mov	x0, x24
  410b8c:	bl	401be0 <fprintf@plt>
  410b90:	mov	x0, x20
  410b94:	bl	401a90 <free@plt>
  410b98:	add	x19, x19, #0x28
  410b9c:	cmp	x19, x22
  410ba0:	b.eq	410bdc <clear@@Base+0xd570>  // b.none
  410ba4:	mov	x21, x19
  410ba8:	ldr	x0, [x19, #24]
  410bac:	cmn	x0, #0x1
  410bb0:	b.eq	410b98 <clear@@Base+0xd52c>  // b.none
  410bb4:	add	x1, sp, #0x58
  410bb8:	bl	412d8c <clear@@Base+0xf720>
  410bbc:	ldr	x0, [x19, #16]
  410bc0:	cbz	x0, 410b68 <clear@@Base+0xd4fc>
  410bc4:	bl	40be90 <clear@@Base+0x8824>
  410bc8:	mov	x20, x0
  410bcc:	mov	x1, x23
  410bd0:	bl	401a60 <strcmp@plt>
  410bd4:	cbz	w0, 410b90 <clear@@Base+0xd524>
  410bd8:	b	410b74 <clear@@Base+0xd508>
  410bdc:	ldp	x19, x20, [sp, #16]
  410be0:	ldp	x21, x22, [sp, #32]
  410be4:	ldr	x25, [sp, #64]
  410be8:	b	410b1c <clear@@Base+0xd4b0>
  410bec:	stp	x29, x30, [sp, #-48]!
  410bf0:	mov	x29, sp
  410bf4:	add	x2, x0, #0x1
  410bf8:	str	x2, [sp, #40]
  410bfc:	ldrb	w1, [x0]
  410c00:	cmp	w1, #0x6d
  410c04:	b.ne	410d08 <clear@@Base+0xd69c>  // b.any
  410c08:	stp	x19, x20, [sp, #16]
  410c0c:	ldrb	w1, [x0, #1]
  410c10:	cmp	w1, #0x20
  410c14:	b.ne	410c30 <clear@@Base+0xd5c4>  // b.any
  410c18:	add	x0, x0, #0x2
  410c1c:	mov	x2, x0
  410c20:	str	x0, [sp, #40]
  410c24:	ldrb	w1, [x0], #1
  410c28:	cmp	w1, #0x20
  410c2c:	b.eq	410c1c <clear@@Base+0xd5b0>  // b.none
  410c30:	add	x0, x2, #0x1
  410c34:	str	x0, [sp, #40]
  410c38:	ldrb	w0, [x2]
  410c3c:	bl	4104e8 <clear@@Base+0xce7c>
  410c40:	mov	x19, x0
  410c44:	cbz	x0, 410d10 <clear@@Base+0xd6a4>
  410c48:	ldr	x0, [sp, #40]
  410c4c:	ldrb	w1, [x0]
  410c50:	cmp	w1, #0x20
  410c54:	b.ne	410c70 <clear@@Base+0xd604>  // b.any
  410c58:	add	x1, x0, #0x1
  410c5c:	mov	x0, x1
  410c60:	str	x1, [sp, #40]
  410c64:	ldrb	w2, [x1], #1
  410c68:	cmp	w2, #0x20
  410c6c:	b.eq	410c5c <clear@@Base+0xd5f0>  // b.none
  410c70:	add	x1, sp, #0x28
  410c74:	bl	413060 <clear@@Base+0xf9f4>
  410c78:	cmp	w0, #0x0
  410c7c:	csinc	w0, w0, wzr, gt
  410c80:	adrp	x1, 43b000 <PC+0x47b8>
  410c84:	ldr	w1, [x1, #384]
  410c88:	cmp	w1, w0
  410c8c:	csel	w20, w1, w0, le
  410c90:	ldr	x0, [sp, #40]
  410c94:	ldrb	w1, [x0]
  410c98:	cmp	w1, #0x20
  410c9c:	b.ne	410cb8 <clear@@Base+0xd64c>  // b.any
  410ca0:	add	x1, x0, #0x1
  410ca4:	mov	x0, x1
  410ca8:	str	x1, [sp, #40]
  410cac:	ldrb	w2, [x1], #1
  410cb0:	cmp	w2, #0x20
  410cb4:	b.eq	410ca4 <clear@@Base+0xd638>  // b.none
  410cb8:	add	x1, sp, #0x28
  410cbc:	bl	41300c <clear@@Base+0xf9a0>
  410cc0:	mov	x3, x0
  410cc4:	ldr	x0, [sp, #40]
  410cc8:	ldrb	w1, [x0]
  410ccc:	cmp	w1, #0x20
  410cd0:	b.ne	410cec <clear@@Base+0xd680>  // b.any
  410cd4:	add	x1, x0, #0x1
  410cd8:	mov	x0, x1
  410cdc:	str	x1, [sp, #40]
  410ce0:	ldrb	w2, [x1], #1
  410ce4:	cmp	w2, #0x20
  410ce8:	b.eq	410cd8 <clear@@Base+0xd66c>  // b.none
  410cec:	str	xzr, [x19, #8]
  410cf0:	str	x3, [x19, #24]
  410cf4:	str	w20, [x19, #32]
  410cf8:	str	xzr, [x19, #16]
  410cfc:	bl	401ef8 <setlocale@plt+0x2d8>
  410d00:	str	x0, [x19, #16]
  410d04:	ldp	x19, x20, [sp, #16]
  410d08:	ldp	x29, x30, [sp], #48
  410d0c:	ret
  410d10:	ldp	x19, x20, [sp, #16]
  410d14:	b	410d08 <clear@@Base+0xd69c>
  410d18:	stp	x29, x30, [sp, #-48]!
  410d1c:	mov	x29, sp
  410d20:	stp	x19, x20, [sp, #16]
  410d24:	mov	x19, x1
  410d28:	adrp	x1, 43b000 <PC+0x47b8>
  410d2c:	ldr	w1, [x1, #340]
  410d30:	cbnz	w1, 410d54 <clear@@Base+0xd6e8>
  410d34:	cmp	w0, #0x1
  410d38:	b.eq	410e04 <clear@@Base+0xd798>  // b.none
  410d3c:	cmp	w0, #0x2
  410d40:	b.eq	410d7c <clear@@Base+0xd710>  // b.none
  410d44:	cbz	w0, 410d68 <clear@@Base+0xd6fc>
  410d48:	ldp	x19, x20, [sp, #16]
  410d4c:	ldp	x29, x30, [sp], #48
  410d50:	ret
  410d54:	mov	x1, #0x0                   	// #0
  410d58:	adrp	x0, 41b000 <winch@@Base+0x521c>
  410d5c:	add	x0, x0, #0x490
  410d60:	bl	4130e8 <error@@Base>
  410d64:	b	410d48 <clear@@Base+0xd6dc>
  410d68:	mov	x0, x19
  410d6c:	bl	401ef8 <setlocale@plt+0x2d8>
  410d70:	adrp	x1, 436000 <winch@@Base+0x2021c>
  410d74:	str	x0, [x1, #2136]
  410d78:	b	410d48 <clear@@Base+0xd6dc>
  410d7c:	bl	4049b0 <clear@@Base+0x1344>
  410d80:	tbnz	w0, #0, 410ddc <clear@@Base+0xd770>
  410d84:	adrp	x0, 433000 <winch@@Base+0x1d21c>
  410d88:	ldr	w0, [x0, #600]
  410d8c:	tbz	w0, #31, 410df0 <clear@@Base+0xd784>
  410d90:	mov	x0, x19
  410d94:	bl	401d80 <setlocale@plt+0x160>
  410d98:	mov	x19, x0
  410d9c:	adrp	x0, 436000 <winch@@Base+0x2021c>
  410da0:	ldr	x0, [x0, #2136]
  410da4:	cbz	x0, 410dac <clear@@Base+0xd740>
  410da8:	bl	401a90 <free@plt>
  410dac:	mov	x0, x19
  410db0:	bl	40bc34 <clear@@Base+0x85c8>
  410db4:	mov	x19, x0
  410db8:	bl	40b4f4 <clear@@Base+0x7e88>
  410dbc:	adrp	x20, 436000 <winch@@Base+0x2021c>
  410dc0:	str	x0, [x20, #2136]
  410dc4:	mov	x0, x19
  410dc8:	bl	401a90 <free@plt>
  410dcc:	ldr	x0, [x20, #2136]
  410dd0:	bl	40a974 <clear@@Base+0x7308>
  410dd4:	bl	403b20 <clear@@Base+0x4b4>
  410dd8:	b	410d48 <clear@@Base+0xd6dc>
  410ddc:	mov	x1, #0x0                   	// #0
  410de0:	adrp	x0, 41b000 <winch@@Base+0x521c>
  410de4:	add	x0, x0, #0x4b8
  410de8:	bl	4130e8 <error@@Base>
  410dec:	b	410d48 <clear@@Base+0xd6dc>
  410df0:	mov	x1, #0x0                   	// #0
  410df4:	adrp	x0, 41b000 <winch@@Base+0x521c>
  410df8:	add	x0, x0, #0x4d0
  410dfc:	bl	4130e8 <error@@Base>
  410e00:	b	410d48 <clear@@Base+0xd6dc>
  410e04:	adrp	x0, 433000 <winch@@Base+0x1d21c>
  410e08:	ldr	w0, [x0, #600]
  410e0c:	tbnz	w0, #31, 410e30 <clear@@Base+0xd7c4>
  410e10:	adrp	x0, 436000 <winch@@Base+0x2021c>
  410e14:	ldr	x0, [x0, #2136]
  410e18:	str	x0, [sp, #40]
  410e1c:	add	x1, sp, #0x28
  410e20:	adrp	x0, 41b000 <winch@@Base+0x521c>
  410e24:	add	x0, x0, #0x500
  410e28:	bl	4130e8 <error@@Base>
  410e2c:	b	410d48 <clear@@Base+0xd6dc>
  410e30:	mov	x1, #0x0                   	// #0
  410e34:	adrp	x0, 41b000 <winch@@Base+0x521c>
  410e38:	add	x0, x0, #0x4f0
  410e3c:	bl	4130e8 <error@@Base>
  410e40:	b	410d48 <clear@@Base+0xd6dc>
  410e44:	stp	x29, x30, [sp, #-16]!
  410e48:	mov	x29, sp
  410e4c:	adrp	x2, 436000 <winch@@Base+0x2021c>
  410e50:	mov	w3, #0x1                   	// #1
  410e54:	str	w3, [x2, #2144]
  410e58:	bl	410d18 <clear@@Base+0xd6ac>
  410e5c:	ldp	x29, x30, [sp], #16
  410e60:	ret
  410e64:	adrp	x0, 436000 <winch@@Base+0x2021c>
  410e68:	ldr	x1, [x0, #1968]
  410e6c:	tbnz	x1, #63, 410ea0 <clear@@Base+0xd834>
  410e70:	adrp	x0, 43b000 <PC+0x47b8>
  410e74:	ldrsw	x0, [x0, #384]
  410e78:	mul	x0, x0, x1
  410e7c:	mov	x1, #0x34db                	// #13531
  410e80:	movk	x1, #0xd7b6, lsl #16
  410e84:	movk	x1, #0xde82, lsl #32
  410e88:	movk	x1, #0x431b, lsl #48
  410e8c:	smulh	x1, x0, x1
  410e90:	asr	x1, x1, #18
  410e94:	sub	x0, x1, x0, asr #63
  410e98:	adrp	x1, 43b000 <PC+0x47b8>
  410e9c:	str	w0, [x1, #564]
  410ea0:	ret
  410ea4:	stp	x29, x30, [sp, #-64]!
  410ea8:	mov	x29, sp
  410eac:	str	x1, [sp, #24]
  410eb0:	cmp	w0, #0x1
  410eb4:	b.eq	410f68 <clear@@Base+0xd8fc>  // b.none
  410eb8:	tst	w0, #0xfffffffd
  410ebc:	b.eq	410ec8 <clear@@Base+0xd85c>  // b.none
  410ec0:	ldp	x29, x30, [sp], #64
  410ec4:	ret
  410ec8:	mov	x0, x1
  410ecc:	ldrb	w1, [x1]
  410ed0:	cmp	w1, #0x2e
  410ed4:	b.eq	410f0c <clear@@Base+0xd8a0>  // b.none
  410ed8:	add	x2, sp, #0x24
  410edc:	adrp	x1, 41b000 <winch@@Base+0x521c>
  410ee0:	add	x1, x1, #0x510
  410ee4:	add	x0, sp, #0x18
  410ee8:	bl	411c60 <clear@@Base+0xe5f4>
  410eec:	ldr	w1, [sp, #36]
  410ef0:	cbnz	w1, 410f54 <clear@@Base+0xd8e8>
  410ef4:	adrp	x1, 43b000 <PC+0x47b8>
  410ef8:	str	w0, [x1, #564]
  410efc:	adrp	x0, 436000 <winch@@Base+0x2021c>
  410f00:	mov	x1, #0xffffffffffffffff    	// #-1
  410f04:	str	x1, [x0, #1968]
  410f08:	b	410ec0 <clear@@Base+0xd854>
  410f0c:	add	x0, x0, #0x1
  410f10:	str	x0, [sp, #24]
  410f14:	add	x2, sp, #0x24
  410f18:	adrp	x1, 41b000 <winch@@Base+0x521c>
  410f1c:	add	x1, x1, #0x510
  410f20:	add	x0, sp, #0x18
  410f24:	bl	412574 <clear@@Base+0xef08>
  410f28:	adrp	x1, 436000 <winch@@Base+0x2021c>
  410f2c:	str	x0, [x1, #1968]
  410f30:	ldr	w0, [sp, #36]
  410f34:	cbz	w0, 410f4c <clear@@Base+0xd8e0>
  410f38:	mov	x1, #0x0                   	// #0
  410f3c:	adrp	x0, 41b000 <winch@@Base+0x521c>
  410f40:	add	x0, x0, #0x518
  410f44:	bl	4130e8 <error@@Base>
  410f48:	b	410ec0 <clear@@Base+0xd854>
  410f4c:	bl	410e64 <clear@@Base+0xd7f8>
  410f50:	b	410ec0 <clear@@Base+0xd854>
  410f54:	mov	x1, #0x0                   	// #0
  410f58:	adrp	x0, 41b000 <winch@@Base+0x521c>
  410f5c:	add	x0, x0, #0x530
  410f60:	bl	4130e8 <error@@Base>
  410f64:	b	410ec0 <clear@@Base+0xd854>
  410f68:	adrp	x0, 436000 <winch@@Base+0x2021c>
  410f6c:	ldr	x2, [x0, #1968]
  410f70:	tbnz	x2, #63, 410fd0 <clear@@Base+0xd964>
  410f74:	adrp	x1, 41b000 <winch@@Base+0x521c>
  410f78:	add	x1, x1, #0x570
  410f7c:	add	x0, sp, #0x28
  410f80:	bl	401820 <sprintf@plt>
  410f84:	add	x0, sp, #0x28
  410f88:	bl	4017b0 <strlen@plt>
  410f8c:	sxtw	x0, w0
  410f90:	add	x3, sp, #0x28
  410f94:	mov	w2, w0
  410f98:	cmp	w0, #0x2
  410f9c:	b.le	410fb0 <clear@@Base+0xd944>
  410fa0:	sub	x0, x0, #0x1
  410fa4:	ldrb	w1, [x0, x3]
  410fa8:	cmp	w1, #0x30
  410fac:	b.eq	410f94 <clear@@Base+0xd928>  // b.none
  410fb0:	add	x0, sp, #0x28
  410fb4:	strb	wzr, [x0, w2, sxtw]
  410fb8:	str	x0, [sp, #56]
  410fbc:	add	x1, sp, #0x38
  410fc0:	adrp	x0, 41b000 <winch@@Base+0x521c>
  410fc4:	add	x0, x0, #0x578
  410fc8:	bl	4130e8 <error@@Base>
  410fcc:	b	410ec0 <clear@@Base+0xd854>
  410fd0:	adrp	x0, 43b000 <PC+0x47b8>
  410fd4:	ldr	w0, [x0, #564]
  410fd8:	str	w0, [sp, #56]
  410fdc:	add	x1, sp, #0x38
  410fe0:	adrp	x0, 41b000 <winch@@Base+0x521c>
  410fe4:	add	x0, x0, #0x548
  410fe8:	bl	4130e8 <error@@Base>
  410fec:	b	410ec0 <clear@@Base+0xd854>
  410ff0:	adrp	x0, 436000 <winch@@Base+0x2021c>
  410ff4:	ldr	x1, [x0, #1960]
  410ff8:	tbnz	x1, #63, 41102c <clear@@Base+0xd9c0>
  410ffc:	adrp	x0, 43b000 <PC+0x47b8>
  411000:	ldrsw	x0, [x0, #396]
  411004:	mul	x0, x0, x1
  411008:	mov	x1, #0x34db                	// #13531
  41100c:	movk	x1, #0xd7b6, lsl #16
  411010:	movk	x1, #0xde82, lsl #32
  411014:	movk	x1, #0x431b, lsl #48
  411018:	smulh	x1, x0, x1
  41101c:	asr	x1, x1, #18
  411020:	sub	x0, x1, x0, asr #63
  411024:	adrp	x1, 43b000 <PC+0x47b8>
  411028:	str	w0, [x1, #540]
  41102c:	ret
  411030:	stp	x29, x30, [sp, #-64]!
  411034:	mov	x29, sp
  411038:	str	x1, [sp, #24]
  41103c:	cmp	w0, #0x1
  411040:	b.eq	4110f4 <clear@@Base+0xda88>  // b.none
  411044:	tst	w0, #0xfffffffd
  411048:	b.eq	411054 <clear@@Base+0xd9e8>  // b.none
  41104c:	ldp	x29, x30, [sp], #64
  411050:	ret
  411054:	mov	x0, x1
  411058:	ldrb	w1, [x1]
  41105c:	cmp	w1, #0x2e
  411060:	b.eq	411098 <clear@@Base+0xda2c>  // b.none
  411064:	add	x2, sp, #0x24
  411068:	adrp	x1, 41b000 <winch@@Base+0x521c>
  41106c:	add	x1, x1, #0x5a0
  411070:	add	x0, sp, #0x18
  411074:	bl	411c60 <clear@@Base+0xe5f4>
  411078:	ldr	w1, [sp, #36]
  41107c:	cbnz	w1, 4110e0 <clear@@Base+0xda74>
  411080:	adrp	x1, 43b000 <PC+0x47b8>
  411084:	str	w0, [x1, #540]
  411088:	adrp	x0, 436000 <winch@@Base+0x2021c>
  41108c:	mov	x1, #0xffffffffffffffff    	// #-1
  411090:	str	x1, [x0, #1960]
  411094:	b	41104c <clear@@Base+0xd9e0>
  411098:	add	x0, x0, #0x1
  41109c:	str	x0, [sp, #24]
  4110a0:	add	x2, sp, #0x24
  4110a4:	adrp	x1, 41b000 <winch@@Base+0x521c>
  4110a8:	add	x1, x1, #0x5a0
  4110ac:	add	x0, sp, #0x18
  4110b0:	bl	412574 <clear@@Base+0xef08>
  4110b4:	adrp	x1, 436000 <winch@@Base+0x2021c>
  4110b8:	str	x0, [x1, #1960]
  4110bc:	ldr	w0, [sp, #36]
  4110c0:	cbz	w0, 4110d8 <clear@@Base+0xda6c>
  4110c4:	mov	x1, #0x0                   	// #0
  4110c8:	adrp	x0, 41b000 <winch@@Base+0x521c>
  4110cc:	add	x0, x0, #0x5a8
  4110d0:	bl	4130e8 <error@@Base>
  4110d4:	b	41104c <clear@@Base+0xd9e0>
  4110d8:	bl	410ff0 <clear@@Base+0xd984>
  4110dc:	b	41104c <clear@@Base+0xd9e0>
  4110e0:	mov	x1, #0x0                   	// #0
  4110e4:	adrp	x0, 41b000 <winch@@Base+0x521c>
  4110e8:	add	x0, x0, #0x5c0
  4110ec:	bl	4130e8 <error@@Base>
  4110f0:	b	41104c <clear@@Base+0xd9e0>
  4110f4:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4110f8:	ldr	x2, [x0, #1960]
  4110fc:	tbnz	x2, #63, 41115c <clear@@Base+0xdaf0>
  411100:	adrp	x1, 41b000 <winch@@Base+0x521c>
  411104:	add	x1, x1, #0x570
  411108:	add	x0, sp, #0x28
  41110c:	bl	401820 <sprintf@plt>
  411110:	add	x0, sp, #0x28
  411114:	bl	4017b0 <strlen@plt>
  411118:	sxtw	x0, w0
  41111c:	add	x3, sp, #0x28
  411120:	mov	w2, w0
  411124:	cmp	w0, #0x2
  411128:	b.le	41113c <clear@@Base+0xdad0>
  41112c:	sub	x0, x0, #0x1
  411130:	ldrb	w1, [x0, x3]
  411134:	cmp	w1, #0x30
  411138:	b.eq	411120 <clear@@Base+0xdab4>  // b.none
  41113c:	add	x0, sp, #0x28
  411140:	strb	wzr, [x0, w2, sxtw]
  411144:	str	x0, [sp, #56]
  411148:	add	x1, sp, #0x38
  41114c:	adrp	x0, 41b000 <winch@@Base+0x521c>
  411150:	add	x0, x0, #0x5f8
  411154:	bl	4130e8 <error@@Base>
  411158:	b	41104c <clear@@Base+0xd9e0>
  41115c:	adrp	x0, 43b000 <PC+0x47b8>
  411160:	ldr	w0, [x0, #540]
  411164:	str	w0, [sp, #56]
  411168:	add	x1, sp, #0x38
  41116c:	adrp	x0, 41b000 <winch@@Base+0x521c>
  411170:	add	x0, x0, #0x5d8
  411174:	bl	4130e8 <error@@Base>
  411178:	b	41104c <clear@@Base+0xd9e0>
  41117c:	cbz	w0, 411184 <clear@@Base+0xdb18>
  411180:	ret
  411184:	stp	x29, x30, [sp, #-48]!
  411188:	mov	x29, sp
  41118c:	str	x19, [sp, #16]
  411190:	mov	x19, x1
  411194:	mov	w1, #0x0                   	// #0
  411198:	mov	x0, x19
  41119c:	bl	40a060 <clear@@Base+0x69f4>
  4111a0:	cbnz	w0, 4111b0 <clear@@Base+0xdb44>
  4111a4:	ldr	x19, [sp, #16]
  4111a8:	ldp	x29, x30, [sp], #48
  4111ac:	ret
  4111b0:	str	x19, [sp, #40]
  4111b4:	add	x1, sp, #0x28
  4111b8:	adrp	x0, 417000 <winch@@Base+0x121c>
  4111bc:	add	x0, x0, #0xea8
  4111c0:	bl	4130e8 <error@@Base>
  4111c4:	b	4111a4 <clear@@Base+0xdb38>
  4111c8:	stp	x29, x30, [sp, #-32]!
  4111cc:	mov	x29, sp
  4111d0:	cbz	w0, 4111e4 <clear@@Base+0xdb78>
  4111d4:	cmp	w0, #0x2
  4111d8:	b.eq	4111f8 <clear@@Base+0xdb8c>  // b.none
  4111dc:	ldp	x29, x30, [sp], #32
  4111e0:	ret
  4111e4:	mov	x0, x1
  4111e8:	bl	401ef8 <setlocale@plt+0x2d8>
  4111ec:	adrp	x1, 43a000 <PC+0x37b8>
  4111f0:	str	x0, [x1, #736]
  4111f4:	b	4111dc <clear@@Base+0xdb70>
  4111f8:	adrp	x0, 43b000 <PC+0x47b8>
  4111fc:	ldr	w0, [x0, #340]
  411200:	cbz	w0, 411218 <clear@@Base+0xdbac>
  411204:	mov	x1, #0x0                   	// #0
  411208:	adrp	x0, 41b000 <winch@@Base+0x521c>
  41120c:	add	x0, x0, #0x620
  411210:	bl	4130e8 <error@@Base>
  411214:	b	4111dc <clear@@Base+0xdb70>
  411218:	stp	x19, x20, [sp, #16]
  41121c:	mov	x0, x1
  411220:	bl	401d80 <setlocale@plt+0x160>
  411224:	bl	416a1c <winch@@Base+0xc38>
  411228:	bl	40a8f4 <clear@@Base+0x7288>
  41122c:	mov	x19, x0
  411230:	bl	416d98 <winch@@Base+0xfb4>
  411234:	cbnz	w0, 411248 <clear@@Base+0xdbdc>
  411238:	bl	416aac <winch@@Base+0xcc8>
  41123c:	mov	x20, x0
  411240:	cmn	x0, #0x1
  411244:	b.ne	411258 <clear@@Base+0xdbec>  // b.any
  411248:	mov	x0, x19
  41124c:	bl	40b164 <clear@@Base+0x7af8>
  411250:	ldp	x19, x20, [sp, #16]
  411254:	b	4111dc <clear@@Base+0xdb70>
  411258:	mov	x0, x19
  41125c:	bl	40a92c <clear@@Base+0x72c0>
  411260:	adrp	x0, 43b000 <PC+0x47b8>
  411264:	ldr	w1, [x0, #564]
  411268:	mov	x0, x20
  41126c:	bl	40d5bc <clear@@Base+0x9f50>
  411270:	ldp	x19, x20, [sp, #16]
  411274:	b	4111dc <clear@@Base+0xdb70>
  411278:	stp	x29, x30, [sp, #-48]!
  41127c:	mov	x29, sp
  411280:	mov	w2, w0
  411284:	cmp	w0, #0x1
  411288:	b.eq	41130c <clear@@Base+0xdca0>  // b.none
  41128c:	mov	x0, x1
  411290:	cmp	w2, #0x2
  411294:	b.eq	4112b4 <clear@@Base+0xdc48>  // b.none
  411298:	cbz	w2, 4112a4 <clear@@Base+0xdc38>
  41129c:	ldp	x29, x30, [sp], #48
  4112a0:	ret
  4112a4:	bl	401ef8 <setlocale@plt+0x2d8>
  4112a8:	adrp	x1, 436000 <winch@@Base+0x2021c>
  4112ac:	str	x0, [x1, #2080]
  4112b0:	b	41129c <clear@@Base+0xdc30>
  4112b4:	str	x19, [sp, #16]
  4112b8:	bl	401d80 <setlocale@plt+0x160>
  4112bc:	mov	x19, x0
  4112c0:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4112c4:	ldr	x0, [x0, #2080]
  4112c8:	cmp	x0, #0x0
  4112cc:	adrp	x1, 436000 <winch@@Base+0x2021c>
  4112d0:	add	x1, x1, #0x828
  4112d4:	ccmp	x0, x1, #0x4, ne  // ne = any
  4112d8:	b.ne	411304 <clear@@Base+0xdc98>  // b.any
  4112dc:	mov	x0, x19
  4112e0:	bl	40bc34 <clear@@Base+0x85c8>
  4112e4:	mov	x19, x0
  4112e8:	bl	40b4f4 <clear@@Base+0x7e88>
  4112ec:	adrp	x1, 436000 <winch@@Base+0x2021c>
  4112f0:	str	x0, [x1, #2080]
  4112f4:	mov	x0, x19
  4112f8:	bl	401a90 <free@plt>
  4112fc:	ldr	x19, [sp, #16]
  411300:	b	41129c <clear@@Base+0xdc30>
  411304:	bl	401a90 <free@plt>
  411308:	b	4112dc <clear@@Base+0xdc70>
  41130c:	adrp	x0, 436000 <winch@@Base+0x2021c>
  411310:	ldr	x0, [x0, #2080]
  411314:	str	x0, [sp, #40]
  411318:	add	x1, sp, #0x28
  41131c:	adrp	x0, 41b000 <winch@@Base+0x521c>
  411320:	add	x0, x0, #0x640
  411324:	bl	4130e8 <error@@Base>
  411328:	b	41129c <clear@@Base+0xdc30>
  41132c:	cbnz	w0, 411394 <clear@@Base+0xdd28>
  411330:	stp	x29, x30, [sp, #-32]!
  411334:	mov	x29, sp
  411338:	str	x19, [sp, #16]
  41133c:	mov	x19, x1
  411340:	adrp	x0, 43a000 <PC+0x37b8>
  411344:	ldr	w0, [x0, #812]
  411348:	cbz	w0, 411368 <clear@@Base+0xdcfc>
  41134c:	mov	x0, x1
  411350:	bl	401ef8 <setlocale@plt+0x2d8>
  411354:	adrp	x1, 436000 <winch@@Base+0x2021c>
  411358:	str	x0, [x1, #2168]
  41135c:	ldr	x19, [sp, #16]
  411360:	ldp	x29, x30, [sp], #32
  411364:	ret
  411368:	adrp	x0, 43a000 <PC+0x37b8>
  41136c:	mov	w1, #0x1                   	// #1
  411370:	str	w1, [x0, #808]
  411374:	mov	x0, #0x40000000            	// #1073741824
  411378:	bl	4078c8 <clear@@Base+0x425c>
  41137c:	mov	x0, x19
  411380:	bl	408188 <clear@@Base+0x4b1c>
  411384:	adrp	x0, 417000 <winch@@Base+0x121c>
  411388:	add	x0, x0, #0xa20
  41138c:	bl	408188 <clear@@Base+0x4b1c>
  411390:	b	41135c <clear@@Base+0xdcf0>
  411394:	ret
  411398:	stp	x29, x30, [sp, #-48]!
  41139c:	mov	x29, sp
  4113a0:	cmp	w0, #0x1
  4113a4:	b.eq	4114a4 <clear@@Base+0xde38>  // b.none
  4113a8:	stp	x19, x20, [sp, #16]
  4113ac:	mov	x19, x1
  4113b0:	tst	w0, #0xfffffffd
  4113b4:	b.eq	4113c4 <clear@@Base+0xdd58>  // b.none
  4113b8:	ldp	x19, x20, [sp, #16]
  4113bc:	ldp	x29, x30, [sp], #48
  4113c0:	ret
  4113c4:	ldrb	w0, [x1]
  4113c8:	cmp	w0, #0x6d
  4113cc:	b.eq	411474 <clear@@Base+0xde08>  // b.none
  4113d0:	cmp	w0, #0x6d
  4113d4:	b.hi	411418 <clear@@Base+0xddac>  // b.pmore
  4113d8:	cmp	w0, #0x4d
  4113dc:	b.eq	41148c <clear@@Base+0xde20>  // b.none
  4113e0:	cmp	w0, #0x68
  4113e4:	b.ne	4113fc <clear@@Base+0xdd90>  // b.any
  4113e8:	add	x19, x1, #0x1
  4113ec:	adrp	x20, 436000 <winch@@Base+0x2021c>
  4113f0:	ldr	x0, [x20, #2048]
  4113f4:	add	x20, x20, #0x800
  4113f8:	b	41145c <clear@@Base+0xddf0>
  4113fc:	cmp	w0, #0x3d
  411400:	b.ne	41143c <clear@@Base+0xddd0>  // b.any
  411404:	add	x19, x1, #0x1
  411408:	adrp	x20, 436000 <winch@@Base+0x2021c>
  41140c:	ldr	x0, [x20, #2040]
  411410:	add	x20, x20, #0x7f8
  411414:	b	41145c <clear@@Base+0xddf0>
  411418:	cmp	w0, #0x73
  41141c:	b.eq	41144c <clear@@Base+0xdde0>  // b.none
  411420:	cmp	w0, #0x77
  411424:	b.ne	41143c <clear@@Base+0xddd0>  // b.any
  411428:	add	x19, x1, #0x1
  41142c:	adrp	x20, 436000 <winch@@Base+0x2021c>
  411430:	ldr	x0, [x20, #2056]
  411434:	add	x20, x20, #0x808
  411438:	b	41145c <clear@@Base+0xddf0>
  41143c:	adrp	x20, 43b000 <PC+0x47b8>
  411440:	ldr	x0, [x20, #672]
  411444:	add	x20, x20, #0x2a0
  411448:	b	41145c <clear@@Base+0xddf0>
  41144c:	add	x19, x1, #0x1
  411450:	adrp	x20, 43b000 <PC+0x47b8>
  411454:	ldr	x0, [x20, #672]
  411458:	add	x20, x20, #0x2a0
  41145c:	bl	401a90 <free@plt>
  411460:	mov	x0, x19
  411464:	bl	401ef8 <setlocale@plt+0x2d8>
  411468:	str	x0, [x20]
  41146c:	ldp	x19, x20, [sp, #16]
  411470:	b	4113bc <clear@@Base+0xdd50>
  411474:	add	x19, x1, #0x1
  411478:	adrp	x0, 43b000 <PC+0x47b8>
  41147c:	ldr	x0, [x0, #680]
  411480:	adrp	x20, 43b000 <PC+0x47b8>
  411484:	add	x20, x20, #0x2a8
  411488:	b	41145c <clear@@Base+0xddf0>
  41148c:	add	x19, x1, #0x1
  411490:	adrp	x0, 43b000 <PC+0x47b8>
  411494:	ldr	x0, [x0, #688]
  411498:	adrp	x20, 43b000 <PC+0x47b8>
  41149c:	add	x20, x20, #0x2b0
  4114a0:	b	41145c <clear@@Base+0xddf0>
  4114a4:	adrp	x0, 43b000 <PC+0x47b8>
  4114a8:	ldrsw	x1, [x0, #604]
  4114ac:	adrp	x0, 43b000 <PC+0x47b8>
  4114b0:	add	x0, x0, #0x2a0
  4114b4:	ldr	x0, [x0, x1, lsl #3]
  4114b8:	str	x0, [sp, #40]
  4114bc:	add	x1, sp, #0x28
  4114c0:	adrp	x0, 41b000 <winch@@Base+0x521c>
  4114c4:	add	x0, x0, #0x868
  4114c8:	bl	4130e8 <error@@Base>
  4114cc:	b	4113bc <clear@@Base+0xdd50>
  4114d0:	tst	w0, #0xfffffffd
  4114d4:	b.eq	4114dc <clear@@Base+0xde70>  // b.none
  4114d8:	ret
  4114dc:	stp	x29, x30, [sp, #-16]!
  4114e0:	mov	x29, sp
  4114e4:	adrp	x0, 43b000 <PC+0x47b8>
  4114e8:	ldr	w0, [x0, #616]
  4114ec:	bl	404664 <clear@@Base+0xff8>
  4114f0:	ldp	x29, x30, [sp], #16
  4114f4:	ret
  4114f8:	cmp	w0, #0x2
  4114fc:	b.eq	411504 <clear@@Base+0xde98>  // b.none
  411500:	ret
  411504:	stp	x29, x30, [sp, #-16]!
  411508:	mov	x29, sp
  41150c:	bl	415a04 <error@@Base+0x291c>
  411510:	ldp	x29, x30, [sp], #16
  411514:	ret
  411518:	stp	x29, x30, [sp, #-16]!
  41151c:	mov	x29, sp
  411520:	cbz	w0, 41153c <clear@@Base+0xded0>
  411524:	sub	w0, w0, #0x1
  411528:	cmp	w0, #0x1
  41152c:	b.hi	411534 <clear@@Base+0xdec8>  // b.pmore
  411530:	bl	408090 <clear@@Base+0x4a24>
  411534:	ldp	x29, x30, [sp], #16
  411538:	ret
  41153c:	adrp	x0, 436000 <winch@@Base+0x2021c>
  411540:	mov	w1, #0x1                   	// #1
  411544:	str	w1, [x0, #2132]
  411548:	adrp	x0, 41b000 <winch@@Base+0x521c>
  41154c:	add	x0, x0, #0x650
  411550:	bl	412d5c <clear@@Base+0xf6f0>
  411554:	adrp	x0, 436000 <winch@@Base+0x2021c>
  411558:	add	x0, x0, #0x830
  41155c:	bl	412d5c <clear@@Base+0xf6f0>
  411560:	adrp	x0, 41b000 <winch@@Base+0x521c>
  411564:	add	x0, x0, #0x658
  411568:	bl	412d5c <clear@@Base+0xf6f0>
  41156c:	bl	413620 <error@@Base+0x538>
  411570:	bl	412d5c <clear@@Base+0xf6f0>
  411574:	adrp	x0, 41b000 <winch@@Base+0x521c>
  411578:	add	x0, x0, #0x660
  41157c:	bl	412d5c <clear@@Base+0xf6f0>
  411580:	adrp	x0, 41b000 <winch@@Base+0x521c>
  411584:	add	x0, x0, #0x678
  411588:	bl	412d5c <clear@@Base+0xf6f0>
  41158c:	adrp	x0, 41b000 <winch@@Base+0x521c>
  411590:	add	x0, x0, #0x6a8
  411594:	bl	412d5c <clear@@Base+0xf6f0>
  411598:	adrp	x0, 41b000 <winch@@Base+0x521c>
  41159c:	add	x0, x0, #0x6e8
  4115a0:	bl	412d5c <clear@@Base+0xf6f0>
  4115a4:	adrp	x0, 41b000 <winch@@Base+0x521c>
  4115a8:	add	x0, x0, #0x720
  4115ac:	bl	412d5c <clear@@Base+0xf6f0>
  4115b0:	adrp	x0, 41b000 <winch@@Base+0x521c>
  4115b4:	add	x0, x0, #0x758
  4115b8:	bl	412d5c <clear@@Base+0xf6f0>
  4115bc:	mov	w0, #0x0                   	// #0
  4115c0:	bl	401e44 <setlocale@plt+0x224>
  4115c4:	b	411534 <clear@@Base+0xdec8>
  4115c8:	sub	sp, sp, #0x290
  4115cc:	stp	x29, x30, [sp]
  4115d0:	mov	x29, sp
  4115d4:	stp	x19, x20, [sp, #16]
  4115d8:	mov	w20, w0
  4115dc:	cmp	w0, #0x1
  4115e0:	b.eq	4116c8 <clear@@Base+0xe05c>  // b.none
  4115e4:	mov	x0, x1
  4115e8:	ands	w20, w20, #0xfffffffd
  4115ec:	b.eq	411600 <clear@@Base+0xdf94>  // b.none
  4115f0:	ldp	x19, x20, [sp, #16]
  4115f4:	ldp	x29, x30, [sp]
  4115f8:	add	sp, sp, #0x290
  4115fc:	ret
  411600:	stp	x21, x22, [sp, #32]
  411604:	mov	w19, #0x1                   	// #1
  411608:	adrp	x21, 437000 <PC+0x7b8>
  41160c:	add	x21, x21, #0x8a8
  411610:	b	411634 <clear@@Base+0xdfc8>
  411614:	mov	w1, w20
  411618:	b	411670 <clear@@Base+0xe004>
  41161c:	bl	401d80 <setlocale@plt+0x160>
  411620:	ldrb	w1, [x0], #1
  411624:	cmp	w1, #0x2c
  411628:	b.ne	41168c <clear@@Base+0xe020>  // b.any
  41162c:	cmp	w19, #0x7f
  411630:	b.gt	41168c <clear@@Base+0xe020>
  411634:	bl	401d80 <setlocale@plt+0x160>
  411638:	ldrb	w2, [x0]
  41163c:	sub	w1, w2, #0x30
  411640:	and	w1, w1, #0xff
  411644:	cmp	w1, #0x9
  411648:	b.hi	411614 <clear@@Base+0xdfa8>  // b.pmore
  41164c:	mov	w1, w20
  411650:	add	w1, w1, w1, lsl #2
  411654:	sub	w2, w2, #0x30
  411658:	add	w1, w2, w1, lsl #1
  41165c:	ldrb	w2, [x0, #1]!
  411660:	sub	w3, w2, #0x30
  411664:	and	w3, w3, #0xff
  411668:	cmp	w3, #0x9
  41166c:	b.ls	411650 <clear@@Base+0xdfe4>  // b.plast
  411670:	sub	w2, w19, #0x1
  411674:	ldr	w2, [x21, w2, sxtw #2]
  411678:	cmp	w2, w1
  41167c:	b.ge	41161c <clear@@Base+0xdfb0>  // b.tcont
  411680:	str	w1, [x21, w19, sxtw #2]
  411684:	add	w19, w19, #0x1
  411688:	b	41161c <clear@@Base+0xdfb0>
  41168c:	cmp	w19, #0x1
  411690:	b.le	4117d4 <clear@@Base+0xe168>
  411694:	adrp	x0, 435000 <winch@@Base+0x1f21c>
  411698:	str	w19, [x0, #2128]
  41169c:	adrp	x0, 437000 <PC+0x7b8>
  4116a0:	add	x0, x0, #0x8a8
  4116a4:	sub	w1, w19, #0x1
  4116a8:	sub	w19, w19, #0x2
  4116ac:	ldr	w1, [x0, w1, sxtw #2]
  4116b0:	ldr	w0, [x0, w19, sxtw #2]
  4116b4:	sub	w0, w1, w0
  4116b8:	adrp	x1, 435000 <winch@@Base+0x1f21c>
  4116bc:	str	w0, [x1, #2132]
  4116c0:	ldp	x21, x22, [sp, #32]
  4116c4:	b	4115f0 <clear@@Base+0xdf84>
  4116c8:	adrp	x0, 41b000 <winch@@Base+0x521c>
  4116cc:	add	x0, x0, #0x790
  4116d0:	ldr	x1, [x0]
  4116d4:	str	x1, [sp, #80]
  4116d8:	ldur	w0, [x0, #7]
  4116dc:	stur	w0, [sp, #87]
  4116e0:	adrp	x0, 435000 <winch@@Base+0x1f21c>
  4116e4:	ldr	w0, [x0, #2128]
  4116e8:	cmp	w0, #0x2
  4116ec:	b.gt	411774 <clear@@Base+0xe108>
  4116f0:	add	x19, sp, #0x50
  4116f4:	mov	x0, x19
  4116f8:	bl	4017b0 <strlen@plt>
  4116fc:	adrp	x1, 435000 <winch@@Base+0x1f21c>
  411700:	ldr	w2, [x1, #2132]
  411704:	adrp	x1, 41b000 <winch@@Base+0x521c>
  411708:	add	x1, x1, #0x7b8
  41170c:	add	x0, x19, x0
  411710:	bl	401820 <sprintf@plt>
  411714:	str	x19, [sp, #72]
  411718:	add	x1, sp, #0x48
  41171c:	adrp	x0, 41b000 <winch@@Base+0x521c>
  411720:	add	x0, x0, #0x868
  411724:	bl	4130e8 <error@@Base>
  411728:	b	4115f0 <clear@@Base+0xdf84>
  41172c:	add	x19, x19, #0x1
  411730:	add	x0, sp, #0x50
  411734:	bl	4017b0 <strlen@plt>
  411738:	ldr	w2, [x22, x19, lsl #2]
  41173c:	mov	x1, x21
  411740:	add	x3, sp, #0x50
  411744:	add	x0, x3, x0
  411748:	bl	401820 <sprintf@plt>
  41174c:	ldr	w0, [x20]
  411750:	cmp	w0, w19
  411754:	b.le	4117a0 <clear@@Base+0xe134>
  411758:	cmp	w19, #0x1
  41175c:	b.le	41172c <clear@@Base+0xe0c0>
  411760:	add	x0, sp, #0x50
  411764:	bl	4017b0 <strlen@plt>
  411768:	add	x1, sp, #0x50
  41176c:	strh	w23, [x1, x0]
  411770:	b	41172c <clear@@Base+0xe0c0>
  411774:	stp	x21, x22, [sp, #32]
  411778:	str	x23, [sp, #48]
  41177c:	mov	x19, #0x2                   	// #2
  411780:	adrp	x22, 437000 <PC+0x7b8>
  411784:	add	x22, x22, #0x8a4
  411788:	adrp	x21, 41b000 <winch@@Base+0x521c>
  41178c:	add	x21, x21, #0x7a0
  411790:	adrp	x20, 435000 <winch@@Base+0x1f21c>
  411794:	add	x20, x20, #0x850
  411798:	mov	w23, #0x2c                  	// #44
  41179c:	b	411730 <clear@@Base+0xe0c4>
  4117a0:	add	x19, sp, #0x50
  4117a4:	mov	x0, x19
  4117a8:	bl	4017b0 <strlen@plt>
  4117ac:	add	x2, x19, x0
  4117b0:	adrp	x1, 41b000 <winch@@Base+0x521c>
  4117b4:	add	x1, x1, #0x7a8
  4117b8:	ldr	x3, [x1]
  4117bc:	str	x3, [x19, x0]
  4117c0:	ldur	w0, [x1, #7]
  4117c4:	stur	w0, [x2, #7]
  4117c8:	ldp	x21, x22, [sp, #32]
  4117cc:	ldr	x23, [sp, #48]
  4117d0:	b	4116f0 <clear@@Base+0xe084>
  4117d4:	ldp	x21, x22, [sp, #32]
  4117d8:	b	4115f0 <clear@@Base+0xdf84>
  4117dc:	stp	x29, x30, [sp, #-32]!
  4117e0:	mov	x29, sp
  4117e4:	cmp	w0, #0x1
  4117e8:	b.eq	411850 <clear@@Base+0xe1e4>  // b.none
  4117ec:	tst	w0, #0xfffffffd
  4117f0:	b.eq	4117fc <clear@@Base+0xe190>  // b.none
  4117f4:	ldp	x29, x30, [sp], #32
  4117f8:	ret
  4117fc:	ldrb	w0, [x1]
  411800:	cbnz	w0, 411818 <clear@@Base+0xe1ac>
  411804:	adrp	x0, 435000 <winch@@Base+0x1f21c>
  411808:	strb	wzr, [x0, #1209]
  41180c:	adrp	x0, 435000 <winch@@Base+0x1f21c>
  411810:	strb	wzr, [x0, #1208]
  411814:	b	4117f4 <clear@@Base+0xe188>
  411818:	ldrb	w2, [x1, #1]
  41181c:	cbz	w2, 411888 <clear@@Base+0xe21c>
  411820:	ldrb	w1, [x1, #2]
  411824:	cbnz	w1, 41183c <clear@@Base+0xe1d0>
  411828:	adrp	x1, 435000 <winch@@Base+0x1f21c>
  41182c:	strb	w0, [x1, #1208]
  411830:	adrp	x0, 435000 <winch@@Base+0x1f21c>
  411834:	strb	w2, [x0, #1209]
  411838:	b	4117f4 <clear@@Base+0xe188>
  41183c:	mov	x1, #0x0                   	// #0
  411840:	adrp	x0, 41b000 <winch@@Base+0x521c>
  411844:	add	x0, x0, #0x7c8
  411848:	bl	4130e8 <error@@Base>
  41184c:	b	4117f4 <clear@@Base+0xe188>
  411850:	adrp	x0, 435000 <winch@@Base+0x1f21c>
  411854:	ldrb	w0, [x0, #1208]
  411858:	strb	w0, [sp, #24]
  41185c:	adrp	x0, 435000 <winch@@Base+0x1f21c>
  411860:	ldrb	w0, [x0, #1209]
  411864:	strb	w0, [sp, #25]
  411868:	strb	wzr, [sp, #26]
  41186c:	add	x0, sp, #0x18
  411870:	str	x0, [sp, #16]
  411874:	add	x1, sp, #0x10
  411878:	adrp	x0, 41b000 <winch@@Base+0x521c>
  41187c:	add	x0, x0, #0x7f0
  411880:	bl	4130e8 <error@@Base>
  411884:	b	4117f4 <clear@@Base+0xe188>
  411888:	adrp	x1, 435000 <winch@@Base+0x1f21c>
  41188c:	strb	w0, [x1, #1208]
  411890:	adrp	x1, 435000 <winch@@Base+0x1f21c>
  411894:	strb	w0, [x1, #1209]
  411898:	b	4117f4 <clear@@Base+0xe188>
  41189c:	stp	x29, x30, [sp, #-64]!
  4118a0:	mov	x29, sp
  4118a4:	mov	w2, w0
  4118a8:	cmp	w0, #0x1
  4118ac:	b.eq	411938 <clear@@Base+0xe2cc>  // b.none
  4118b0:	mov	x0, x1
  4118b4:	tst	w2, #0xfffffffd
  4118b8:	b.eq	4118c4 <clear@@Base+0xe258>  // b.none
  4118bc:	ldp	x29, x30, [sp], #64
  4118c0:	ret
  4118c4:	str	x19, [sp, #16]
  4118c8:	mov	w1, #0x8                   	// #8
  4118cc:	str	w1, [sp, #44]
  4118d0:	adrp	x3, 41b000 <winch@@Base+0x521c>
  4118d4:	add	x3, x3, #0x800
  4118d8:	add	x2, sp, #0x2c
  4118dc:	add	x1, sp, #0x30
  4118e0:	bl	404cb0 <clear@@Base+0x1644>
  4118e4:	ldr	x19, [sp, #48]
  4118e8:	adrp	x1, 416000 <winch@@Base+0x21c>
  4118ec:	add	x1, x1, #0xff0
  4118f0:	mov	x0, x19
  4118f4:	bl	401a60 <strcmp@plt>
  4118f8:	cbnz	w0, 41190c <clear@@Base+0xe2a0>
  4118fc:	adrp	x0, 43b000 <PC+0x47b8>
  411900:	strb	wzr, [x0, #620]
  411904:	ldr	x19, [sp, #16]
  411908:	b	4118bc <clear@@Base+0xe250>
  41190c:	ldrb	w0, [x19]
  411910:	cmp	w0, #0x0
  411914:	mov	w1, #0x3e                  	// #62
  411918:	csel	w0, w0, w1, ne  // ne = any
  41191c:	adrp	x1, 43b000 <PC+0x47b8>
  411920:	strb	w0, [x1, #620]
  411924:	adrp	x0, 43b000 <PC+0x47b8>
  411928:	ldr	w1, [sp, #44]
  41192c:	str	w1, [x0, #496]
  411930:	ldr	x19, [sp, #16]
  411934:	b	4118bc <clear@@Base+0xe250>
  411938:	adrp	x0, 43b000 <PC+0x47b8>
  41193c:	ldrb	w1, [x0, #620]
  411940:	adrp	x0, 416000 <winch@@Base+0x21c>
  411944:	add	x0, x0, #0xff0
  411948:	cbnz	w1, 411964 <clear@@Base+0xe2f8>
  41194c:	str	x0, [sp, #56]
  411950:	add	x1, sp, #0x38
  411954:	adrp	x0, 41b000 <winch@@Base+0x521c>
  411958:	add	x0, x0, #0x808
  41195c:	bl	4130e8 <error@@Base>
  411960:	b	4118bc <clear@@Base+0xe250>
  411964:	and	x0, x1, #0xff
  411968:	bl	404fc4 <clear@@Base+0x1958>
  41196c:	b	41194c <clear@@Base+0xe2e0>
  411970:	cbz	w0, 4119a0 <clear@@Base+0xe334>
  411974:	sub	w0, w0, #0x1
  411978:	cmp	w0, #0x1
  41197c:	b.hi	4119b0 <clear@@Base+0xe344>  // b.pmore
  411980:	stp	x29, x30, [sp, #-16]!
  411984:	mov	x29, sp
  411988:	mov	x1, #0x0                   	// #0
  41198c:	adrp	x0, 41b000 <winch@@Base+0x521c>
  411990:	add	x0, x0, #0x820
  411994:	bl	4130e8 <error@@Base>
  411998:	ldp	x29, x30, [sp], #16
  41199c:	ret
  4119a0:	adrp	x0, 43b000 <PC+0x47b8>
  4119a4:	mov	w1, #0x1                   	// #1
  4119a8:	str	w1, [x0, #320]
  4119ac:	ret
  4119b0:	ret
  4119b4:	cmp	w0, #0x2
  4119b8:	b.eq	4119c0 <clear@@Base+0xe354>  // b.none
  4119bc:	ret
  4119c0:	stp	x29, x30, [sp, #-16]!
  4119c4:	mov	x29, sp
  4119c8:	adrp	x0, 43b000 <PC+0x47b8>
  4119cc:	ldr	w0, [x0, #512]
  4119d0:	cbnz	w0, 4119e0 <clear@@Base+0xe374>
  4119d4:	bl	403348 <setlocale@plt+0x1728>
  4119d8:	ldp	x29, x30, [sp], #16
  4119dc:	ret
  4119e0:	bl	40330c <setlocale@plt+0x16ec>
  4119e4:	b	4119d8 <clear@@Base+0xe36c>
  4119e8:	tst	w0, #0xfffffffd
  4119ec:	b.eq	4119f4 <clear@@Base+0xe388>  // b.none
  4119f0:	ret
  4119f4:	adrp	x0, 43b000 <PC+0x47b8>
  4119f8:	ldr	w0, [x0, #552]
  4119fc:	cmp	w0, #0x0
  411a00:	b.gt	4119f0 <clear@@Base+0xe384>
  411a04:	stp	x29, x30, [sp, #-16]!
  411a08:	mov	x29, sp
  411a0c:	bl	416e04 <winch@@Base+0x1020>
  411a10:	adrp	x1, 43b000 <PC+0x47b8>
  411a14:	str	w0, [x1, #552]
  411a18:	ldp	x29, x30, [sp], #16
  411a1c:	ret
  411a20:	adrp	x0, 43b000 <PC+0x47b8>
  411a24:	ldr	w0, [x0, #500]
  411a28:	cmp	w0, #0x0
  411a2c:	b.gt	411a3c <clear@@Base+0xe3d0>
  411a30:	adrp	x1, 43b000 <PC+0x47b8>
  411a34:	ldr	w1, [x1, #384]
  411a38:	add	w0, w0, w1
  411a3c:	ret
  411a40:	stp	x29, x30, [sp, #-16]!
  411a44:	mov	x29, sp
  411a48:	ldrb	w3, [x0]
  411a4c:	cmp	w3, #0x1
  411a50:	b.eq	411a84 <clear@@Base+0xe418>  // b.none
  411a54:	ldr	x0, [x0, #8]
  411a58:	ldr	x4, [x0]
  411a5c:	adrp	x2, 41b000 <winch@@Base+0x521c>
  411a60:	add	x2, x2, #0x840
  411a64:	mov	x1, #0x2a                  	// #42
  411a68:	adrp	x0, 43a000 <PC+0x37b8>
  411a6c:	add	x0, x0, #0x2e8
  411a70:	bl	401870 <snprintf@plt>
  411a74:	adrp	x0, 43a000 <PC+0x37b8>
  411a78:	add	x0, x0, #0x2e8
  411a7c:	ldp	x29, x30, [sp], #16
  411a80:	ret
  411a84:	ldr	x0, [x0, #8]
  411a88:	ldr	x3, [x0]
  411a8c:	adrp	x2, 41b000 <winch@@Base+0x521c>
  411a90:	add	x2, x2, #0x838
  411a94:	mov	x1, #0x2a                  	// #42
  411a98:	adrp	x0, 43a000 <PC+0x37b8>
  411a9c:	add	x0, x0, #0x2e8
  411aa0:	bl	401870 <snprintf@plt>
  411aa4:	b	411a74 <clear@@Base+0xe408>
  411aa8:	stp	x29, x30, [sp, #-64]!
  411aac:	mov	x29, sp
  411ab0:	stp	x19, x20, [sp, #16]
  411ab4:	mov	x19, x0
  411ab8:	ldrb	w0, [x0]
  411abc:	cbz	w0, 411afc <clear@@Base+0xe490>
  411ac0:	stp	x21, x22, [sp, #32]
  411ac4:	mov	x22, x1
  411ac8:	mov	x21, x3
  411acc:	mov	x0, x19
  411ad0:	bl	4017b0 <strlen@plt>
  411ad4:	mov	w1, #0x1                   	// #1
  411ad8:	add	w0, w0, w1
  411adc:	bl	401ec0 <setlocale@plt+0x2a0>
  411ae0:	mov	x20, x0
  411ae4:	str	x0, [x22]
  411ae8:	ldrb	w1, [x19]
  411aec:	cbz	w1, 411b70 <clear@@Base+0xe504>
  411af0:	adrp	x22, 43b000 <PC+0x47b8>
  411af4:	add	x22, x22, #0x240
  411af8:	b	411b40 <clear@@Base+0xe4d4>
  411afc:	str	x2, [sp, #56]
  411b00:	add	x1, sp, #0x38
  411b04:	adrp	x0, 41b000 <winch@@Base+0x521c>
  411b08:	add	x0, x0, #0x850
  411b0c:	bl	4130e8 <error@@Base>
  411b10:	mov	x0, #0x0                   	// #0
  411b14:	b	411b7c <clear@@Base+0xe510>
  411b18:	ldrb	w0, [x19, #1]
  411b1c:	cbz	w0, 411b58 <clear@@Base+0xe4ec>
  411b20:	add	x1, x19, #0x1
  411b24:	b	411b2c <clear@@Base+0xe4c0>
  411b28:	mov	x1, x19
  411b2c:	mov	x19, x1
  411b30:	ldrb	w0, [x19], #1
  411b34:	strb	w0, [x20], #1
  411b38:	ldrb	w1, [x1, #1]
  411b3c:	cbz	w1, 411b70 <clear@@Base+0xe504>
  411b40:	ldr	w0, [x22]
  411b44:	cmp	w1, #0x5c
  411b48:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  411b4c:	b.ne	411b18 <clear@@Base+0xe4ac>  // b.any
  411b50:	cmp	w1, #0x24
  411b54:	b.eq	411b70 <clear@@Base+0xe504>  // b.none
  411b58:	cbz	x21, 411b28 <clear@@Base+0xe4bc>
  411b5c:	mov	x0, x21
  411b60:	bl	401aa0 <strchr@plt>
  411b64:	cbz	x0, 411b70 <clear@@Base+0xe504>
  411b68:	mov	x1, x19
  411b6c:	b	411b2c <clear@@Base+0xe4c0>
  411b70:	strb	wzr, [x20]
  411b74:	mov	x0, x19
  411b78:	ldp	x21, x22, [sp, #32]
  411b7c:	ldp	x19, x20, [sp, #16]
  411b80:	ldp	x29, x30, [sp], #64
  411b84:	ret
  411b88:	stp	x29, x30, [sp, #-32]!
  411b8c:	mov	x29, sp
  411b90:	str	x19, [sp, #16]
  411b94:	sxtw	x0, w0
  411b98:	bl	404fc4 <clear@@Base+0x1958>
  411b9c:	adrp	x19, 43a000 <PC+0x37b8>
  411ba0:	add	x19, x19, #0x2e8
  411ba4:	add	x19, x19, #0x30
  411ba8:	mov	x2, x0
  411bac:	adrp	x1, 41b000 <winch@@Base+0x521c>
  411bb0:	add	x1, x1, #0x870
  411bb4:	mov	x0, x19
  411bb8:	bl	401820 <sprintf@plt>
  411bbc:	mov	x0, x19
  411bc0:	ldr	x19, [sp, #16]
  411bc4:	ldp	x29, x30, [sp], #32
  411bc8:	ret
  411bcc:	cbz	x0, 411be4 <clear@@Base+0xe578>
  411bd0:	ldr	w1, [x0, #16]
  411bd4:	mov	w0, #0x53                  	// #83
  411bd8:	tst	w1, w0
  411bdc:	cset	w0, eq  // eq = none
  411be0:	ret
  411be4:	mov	w0, #0x0                   	// #0
  411be8:	b	411be0 <clear@@Base+0xe574>
  411bec:	cbz	x0, 411c04 <clear@@Base+0xe598>
  411bf0:	ldr	w1, [x0, #16]
  411bf4:	tst	w1, #0xc
  411bf8:	b.eq	411c10 <clear@@Base+0xe5a4>  // b.none
  411bfc:	ldr	x0, [x0, #40]
  411c00:	ret
  411c04:	adrp	x0, 417000 <winch@@Base+0x121c>
  411c08:	add	x0, x0, #0x998
  411c0c:	b	411c00 <clear@@Base+0xe594>
  411c10:	adrp	x0, 417000 <winch@@Base+0x121c>
  411c14:	add	x0, x0, #0x998
  411c18:	b	411c00 <clear@@Base+0xe594>
  411c1c:	adrp	x0, 43a000 <PC+0x37b8>
  411c20:	ldr	x0, [x0, #800]
  411c24:	cmp	x0, #0x0
  411c28:	cset	w0, ne  // ne = any
  411c2c:	ret
  411c30:	stp	x29, x30, [sp, #-32]!
  411c34:	mov	x29, sp
  411c38:	adrp	x0, 43a000 <PC+0x37b8>
  411c3c:	ldr	x0, [x0, #800]
  411c40:	bl	411a40 <clear@@Base+0xe3d4>
  411c44:	str	x0, [sp, #24]
  411c48:	add	x1, sp, #0x18
  411c4c:	adrp	x0, 41b000 <winch@@Base+0x521c>
  411c50:	add	x0, x0, #0x850
  411c54:	bl	4130e8 <error@@Base>
  411c58:	ldp	x29, x30, [sp], #32
  411c5c:	ret
  411c60:	stp	x29, x30, [sp, #-64]!
  411c64:	mov	x29, sp
  411c68:	stp	x19, x20, [sp, #16]
  411c6c:	str	x21, [sp, #32]
  411c70:	mov	x19, x0
  411c74:	mov	x21, x1
  411c78:	mov	x20, x2
  411c7c:	ldr	x0, [x0]
  411c80:	bl	401d80 <setlocale@plt+0x160>
  411c84:	mov	x4, x0
  411c88:	ldrb	w0, [x0]
  411c8c:	mov	w6, #0x0                   	// #0
  411c90:	cmp	w0, #0x2d
  411c94:	b.eq	411cfc <clear@@Base+0xe690>  // b.none
  411c98:	ldrb	w3, [x4]
  411c9c:	sub	w2, w3, #0x30
  411ca0:	and	w2, w2, #0xff
  411ca4:	mov	w0, #0x0                   	// #0
  411ca8:	cmp	w2, #0x9
  411cac:	b.hi	411d08 <clear@@Base+0xe69c>  // b.pmore
  411cb0:	add	w0, w0, w0, lsl #2
  411cb4:	add	w5, w3, w0, lsl #1
  411cb8:	sub	w0, w5, #0x30
  411cbc:	ldrb	w3, [x4, #1]!
  411cc0:	sub	w1, w3, #0x30
  411cc4:	and	w1, w1, #0xff
  411cc8:	cmp	w1, #0x9
  411ccc:	b.ls	411cb0 <clear@@Base+0xe644>  // b.plast
  411cd0:	str	x4, [x19]
  411cd4:	cbz	x20, 411cdc <clear@@Base+0xe670>
  411cd8:	str	wzr, [x20]
  411cdc:	mov	w1, #0x30                  	// #48
  411ce0:	sub	w5, w1, w5
  411ce4:	cmp	w6, #0x0
  411ce8:	csel	w0, w5, w0, ne  // ne = any
  411cec:	ldp	x19, x20, [sp, #16]
  411cf0:	ldr	x21, [sp, #32]
  411cf4:	ldp	x29, x30, [sp], #64
  411cf8:	ret
  411cfc:	add	x4, x4, #0x1
  411d00:	mov	w6, #0x1                   	// #1
  411d04:	b	411c98 <clear@@Base+0xe62c>
  411d08:	cbz	x20, 411d1c <clear@@Base+0xe6b0>
  411d0c:	mov	w0, #0x1                   	// #1
  411d10:	str	w0, [x20]
  411d14:	mov	w0, #0xffffffff            	// #-1
  411d18:	b	411cec <clear@@Base+0xe680>
  411d1c:	cbz	x21, 411d14 <clear@@Base+0xe6a8>
  411d20:	str	x21, [sp, #56]
  411d24:	add	x1, sp, #0x38
  411d28:	adrp	x0, 41b000 <winch@@Base+0x521c>
  411d2c:	add	x0, x0, #0x878
  411d30:	bl	4130e8 <error@@Base>
  411d34:	b	411d14 <clear@@Base+0xe6a8>
  411d38:	stp	x29, x30, [sp, #-112]!
  411d3c:	mov	x29, sp
  411d40:	str	x0, [sp, #72]
  411d44:	cbz	x0, 411d84 <clear@@Base+0xe718>
  411d48:	mov	x1, x0
  411d4c:	adrp	x0, 43a000 <PC+0x37b8>
  411d50:	ldr	x0, [x0, #800]
  411d54:	cbz	x0, 411dbc <clear@@Base+0xe750>
  411d58:	ldr	w2, [x0, #16]
  411d5c:	and	w2, w2, #0x1f
  411d60:	cmp	w2, #0x4
  411d64:	b.eq	411d8c <clear@@Base+0xe720>  // b.none
  411d68:	cmp	w2, #0x8
  411d6c:	b.ne	411d7c <clear@@Base+0xe710>  // b.any
  411d70:	ldr	x2, [x0, #32]
  411d74:	mov	w0, #0x0                   	// #0
  411d78:	blr	x2
  411d7c:	adrp	x0, 43a000 <PC+0x37b8>
  411d80:	str	xzr, [x0, #800]
  411d84:	ldp	x29, x30, [sp], #112
  411d88:	ret
  411d8c:	stp	x19, x20, [sp, #16]
  411d90:	bl	411a40 <clear@@Base+0xe3d4>
  411d94:	adrp	x1, 43a000 <PC+0x37b8>
  411d98:	ldr	x1, [x1, #800]
  411d9c:	ldr	x19, [x1, #24]
  411da0:	mov	x2, #0x0                   	// #0
  411da4:	mov	x1, x0
  411da8:	add	x0, sp, #0x48
  411dac:	bl	411c60 <clear@@Base+0xe5f4>
  411db0:	str	w0, [x19]
  411db4:	ldp	x19, x20, [sp, #16]
  411db8:	b	411d7c <clear@@Base+0xe710>
  411dbc:	str	xzr, [sp, #104]
  411dc0:	ldrb	w0, [x1]
  411dc4:	cbz	w0, 411d84 <clear@@Base+0xe718>
  411dc8:	stp	x19, x20, [sp, #16]
  411dcc:	stp	x21, x22, [sp, #32]
  411dd0:	str	x23, [sp, #48]
  411dd4:	mov	w21, #0x0                   	// #0
  411dd8:	mov	w20, #0x1                   	// #1
  411ddc:	b	411e10 <clear@@Base+0xe7a4>
  411de0:	cmp	w2, #0x2b
  411de4:	b.eq	411ea0 <clear@@Base+0xe834>  // b.none
  411de8:	b.hi	411e5c <clear@@Base+0xe7f0>  // b.pmore
  411dec:	and	w0, w2, #0xfffffffb
  411df0:	and	w0, w0, #0xff
  411df4:	cmp	w0, #0x20
  411df8:	b.eq	411e04 <clear@@Base+0xe798>  // b.none
  411dfc:	cmp	w2, #0x9
  411e00:	b.ne	411e5c <clear@@Base+0xe7f0>  // b.any
  411e04:	ldr	x1, [sp, #72]
  411e08:	ldrb	w0, [x1]
  411e0c:	cbz	w0, 4121a0 <clear@@Base+0xeb34>
  411e10:	add	x19, x1, #0x1
  411e14:	str	x19, [sp, #72]
  411e18:	ldrb	w2, [x1]
  411e1c:	cmp	w2, #0x2d
  411e20:	b.eq	411e64 <clear@@Base+0xe7f8>  // b.none
  411e24:	b.ls	411de0 <clear@@Base+0xe774>  // b.plast
  411e28:	cmp	w2, #0x39
  411e2c:	b.ls	411e54 <clear@@Base+0xe7e8>  // b.plast
  411e30:	cmp	w2, #0x6e
  411e34:	b.ne	411e5c <clear@@Base+0xe7f0>  // b.any
  411e38:	adrp	x0, 43a000 <PC+0x37b8>
  411e3c:	ldr	w0, [x0, #812]
  411e40:	cmp	w0, #0x0
  411e44:	mov	w2, #0x6e                  	// #110
  411e48:	mov	w19, #0x7a                  	// #122
  411e4c:	csel	w19, w2, w19, eq  // eq = none
  411e50:	b	411f28 <clear@@Base+0xe8bc>
  411e54:	cmp	w2, #0x2f
  411e58:	b.hi	411f20 <clear@@Base+0xe8b4>  // b.pmore
  411e5c:	mov	w19, w2
  411e60:	b	411f28 <clear@@Base+0xe8bc>
  411e64:	ldrb	w0, [x1, #1]
  411e68:	cmp	w0, #0x2d
  411e6c:	b.ne	411e84 <clear@@Base+0xe818>  // b.any
  411e70:	add	x1, x1, #0x2
  411e74:	str	x1, [sp, #72]
  411e78:	str	x1, [sp, #104]
  411e7c:	mov	w19, #0x2d                  	// #45
  411e80:	b	411f28 <clear@@Base+0xe8bc>
  411e84:	mov	w21, #0x0                   	// #0
  411e88:	cmp	w0, #0x2b
  411e8c:	b.ne	411e04 <clear@@Base+0xe798>  // b.any
  411e90:	add	x1, x1, #0x2
  411e94:	str	x1, [sp, #72]
  411e98:	mov	w21, w20
  411e9c:	b	411e04 <clear@@Base+0xe798>
  411ea0:	adrp	x0, 43a000 <PC+0x37b8>
  411ea4:	str	w20, [x0, #808]
  411ea8:	mov	w0, #0x2b                  	// #43
  411eac:	bl	411b88 <clear@@Base+0xe51c>
  411eb0:	mov	x3, #0x0                   	// #0
  411eb4:	mov	x2, x0
  411eb8:	add	x1, sp, #0x60
  411ebc:	mov	x0, x19
  411ec0:	bl	411aa8 <clear@@Base+0xe43c>
  411ec4:	str	x0, [sp, #72]
  411ec8:	cbz	x0, 4121bc <clear@@Base+0xeb50>
  411ecc:	ldr	x0, [sp, #96]
  411ed0:	ldrb	w0, [x0]
  411ed4:	cmp	w0, #0x2b
  411ed8:	b.ne	411f0c <clear@@Base+0xe8a0>  // b.any
  411edc:	adrp	x0, 436000 <winch@@Base+0x2021c>
  411ee0:	ldr	x0, [x0, #2168]
  411ee4:	cbz	x0, 411eec <clear@@Base+0xe880>
  411ee8:	bl	401a90 <free@plt>
  411eec:	ldr	x0, [sp, #96]
  411ef0:	add	x0, x0, #0x1
  411ef4:	bl	401ef8 <setlocale@plt+0x2d8>
  411ef8:	adrp	x1, 436000 <winch@@Base+0x2021c>
  411efc:	str	x0, [x1, #2168]
  411f00:	ldr	x0, [sp, #96]
  411f04:	bl	401a90 <free@plt>
  411f08:	b	411e04 <clear@@Base+0xe798>
  411f0c:	mov	x0, #0x40000000            	// #1073741824
  411f10:	bl	4078c8 <clear@@Base+0x425c>
  411f14:	ldr	x0, [sp, #96]
  411f18:	bl	408188 <clear@@Base+0x4b1c>
  411f1c:	b	411f00 <clear@@Base+0xe894>
  411f20:	str	x1, [sp, #72]
  411f24:	mov	w19, #0x7a                  	// #122
  411f28:	str	wzr, [sp, #92]
  411f2c:	ldr	x22, [sp, #104]
  411f30:	cbz	x22, 411fa0 <clear@@Base+0xe934>
  411f34:	ldrb	w1, [x22]
  411f38:	sub	w1, w1, #0x61
  411f3c:	and	w1, w1, #0xff
  411f40:	cmp	w1, #0x19
  411f44:	cset	w23, ls  // ls = plast
  411f48:	add	x2, sp, #0x5c
  411f4c:	mov	x1, #0x0                   	// #0
  411f50:	add	x0, sp, #0x68
  411f54:	bl	412784 <clear@@Base+0xf118>
  411f58:	mov	x19, x0
  411f5c:	ldr	x0, [sp, #104]
  411f60:	str	x0, [sp, #72]
  411f64:	str	xzr, [sp, #104]
  411f68:	ldrb	w1, [x0]
  411f6c:	and	w2, w1, #0xffffffdf
  411f70:	cbz	w2, 411fc4 <clear@@Base+0xe958>
  411f74:	cmp	w1, #0x3d
  411f78:	b.ne	412028 <clear@@Base+0xe9bc>  // b.any
  411f7c:	cbz	x19, 411f94 <clear@@Base+0xe928>
  411f80:	ldr	w1, [x19, #16]
  411f84:	and	w1, w1, #0x1f
  411f88:	sub	w1, w1, #0x4
  411f8c:	tst	w1, #0xfffffffb
  411f90:	b.ne	412004 <clear@@Base+0xe998>  // b.any
  411f94:	add	x0, x0, #0x1
  411f98:	str	x0, [sp, #72]
  411f9c:	b	411fc4 <clear@@Base+0xe958>
  411fa0:	mov	w0, w19
  411fa4:	bl	411b88 <clear@@Base+0xe51c>
  411fa8:	mov	x22, x0
  411fac:	sub	w0, w19, #0x61
  411fb0:	cmp	w0, #0x19
  411fb4:	cset	w23, ls  // ls = plast
  411fb8:	mov	w0, w19
  411fbc:	bl	412730 <clear@@Base+0xf0c4>
  411fc0:	mov	x19, x0
  411fc4:	cbz	x19, 412028 <clear@@Base+0xe9bc>
  411fc8:	str	xzr, [sp, #96]
  411fcc:	ldr	w1, [x19, #16]
  411fd0:	and	w1, w1, #0x1f
  411fd4:	cmp	w1, #0x4
  411fd8:	b.eq	412140 <clear@@Base+0xead4>  // b.none
  411fdc:	b.gt	412078 <clear@@Base+0xea0c>
  411fe0:	cmp	w1, #0x1
  411fe4:	b.eq	4120d4 <clear@@Base+0xea68>  // b.none
  411fe8:	cmp	w1, #0x2
  411fec:	b.ne	4121b0 <clear@@Base+0xeb44>  // b.any
  411ff0:	cbz	w21, 412100 <clear@@Base+0xea94>
  411ff4:	ldr	x0, [x19, #24]
  411ff8:	ldr	w1, [x19, #20]
  411ffc:	str	w1, [x0]
  412000:	b	412164 <clear@@Base+0xeaf8>
  412004:	str	x22, [sp, #80]
  412008:	add	x1, sp, #0x50
  41200c:	adrp	x0, 41b000 <winch@@Base+0x521c>
  412010:	add	x0, x0, #0x898
  412014:	bl	4130e8 <error@@Base>
  412018:	ldp	x19, x20, [sp, #16]
  41201c:	ldp	x21, x22, [sp, #32]
  412020:	ldr	x23, [sp, #48]
  412024:	b	411d84 <clear@@Base+0xe718>
  412028:	str	x22, [sp, #80]
  41202c:	ldr	w0, [sp, #92]
  412030:	cmp	w0, #0x1
  412034:	b.eq	412058 <clear@@Base+0xe9ec>  // b.none
  412038:	add	x1, sp, #0x50
  41203c:	adrp	x0, 41b000 <winch@@Base+0x521c>
  412040:	add	x0, x0, #0x908
  412044:	bl	4130e8 <error@@Base>
  412048:	ldp	x19, x20, [sp, #16]
  41204c:	ldp	x21, x22, [sp, #32]
  412050:	ldr	x23, [sp, #48]
  412054:	b	411d84 <clear@@Base+0xe718>
  412058:	add	x1, sp, #0x50
  41205c:	adrp	x0, 41b000 <winch@@Base+0x521c>
  412060:	add	x0, x0, #0x8c8
  412064:	bl	4130e8 <error@@Base>
  412068:	ldp	x19, x20, [sp, #16]
  41206c:	ldp	x21, x22, [sp, #32]
  412070:	ldr	x23, [sp, #48]
  412074:	b	411d84 <clear@@Base+0xe718>
  412078:	cmp	w1, #0x8
  41207c:	b.ne	4121b0 <clear@@Base+0xeb44>  // b.any
  412080:	ldr	x0, [sp, #72]
  412084:	ldrb	w2, [x0]
  412088:	cbz	w2, 412128 <clear@@Base+0xeabc>
  41208c:	add	x1, x0, #0x1
  412090:	cmp	w2, #0x20
  412094:	b.ne	4120ac <clear@@Base+0xea40>  // b.any
  412098:	mov	x0, x1
  41209c:	str	x1, [sp, #72]
  4120a0:	ldrb	w2, [x1], #1
  4120a4:	cmp	w2, #0x20
  4120a8:	b.eq	412098 <clear@@Base+0xea2c>  // b.none
  4120ac:	ldr	x3, [x19, #48]
  4120b0:	mov	x2, x22
  4120b4:	add	x1, sp, #0x60
  4120b8:	bl	411aa8 <clear@@Base+0xe43c>
  4120bc:	str	x0, [sp, #72]
  4120c0:	cbnz	x0, 412164 <clear@@Base+0xeaf8>
  4120c4:	ldp	x19, x20, [sp, #16]
  4120c8:	ldp	x21, x22, [sp, #32]
  4120cc:	ldr	x23, [sp, #48]
  4120d0:	b	411d84 <clear@@Base+0xe718>
  4120d4:	cbz	w21, 4120e8 <clear@@Base+0xea7c>
  4120d8:	ldr	x0, [x19, #24]
  4120dc:	ldr	w1, [x19, #20]
  4120e0:	str	w1, [x0]
  4120e4:	b	412164 <clear@@Base+0xeaf8>
  4120e8:	ldr	x0, [x19, #24]
  4120ec:	ldr	w1, [x19, #20]
  4120f0:	cmp	w1, #0x0
  4120f4:	cset	w1, eq  // eq = none
  4120f8:	str	w1, [x0]
  4120fc:	b	412164 <clear@@Base+0xeaf8>
  412100:	ldr	w2, [x19, #20]
  412104:	ldr	x0, [x19, #24]
  412108:	cbz	w23, 41211c <clear@@Base+0xeab0>
  41210c:	cmp	w2, #0x1
  412110:	cset	w23, ne  // ne = any
  412114:	str	w23, [x0]
  412118:	b	412164 <clear@@Base+0xeaf8>
  41211c:	cmp	w2, #0x2
  412120:	csel	w23, w23, w1, eq  // eq = none
  412124:	b	412114 <clear@@Base+0xeaa8>
  412128:	adrp	x0, 43a000 <PC+0x37b8>
  41212c:	str	x19, [x0, #800]
  412130:	ldp	x19, x20, [sp, #16]
  412134:	ldp	x21, x22, [sp, #32]
  412138:	ldr	x23, [sp, #48]
  41213c:	b	411d84 <clear@@Base+0xe718>
  412140:	ldr	x0, [sp, #72]
  412144:	ldrb	w0, [x0]
  412148:	cbz	w0, 412188 <clear@@Base+0xeb1c>
  41214c:	ldr	x23, [x19, #24]
  412150:	mov	x2, #0x0                   	// #0
  412154:	mov	x1, x22
  412158:	add	x0, sp, #0x48
  41215c:	bl	411c60 <clear@@Base+0xe5f4>
  412160:	str	w0, [x23]
  412164:	ldr	x2, [x19, #32]
  412168:	cbz	x2, 412178 <clear@@Base+0xeb0c>
  41216c:	ldr	x1, [sp, #96]
  412170:	mov	w0, #0x0                   	// #0
  412174:	blr	x2
  412178:	ldr	x0, [sp, #96]
  41217c:	cbz	x0, 411e04 <clear@@Base+0xe798>
  412180:	bl	401a90 <free@plt>
  412184:	b	411e04 <clear@@Base+0xe798>
  412188:	adrp	x0, 43a000 <PC+0x37b8>
  41218c:	str	x19, [x0, #800]
  412190:	ldp	x19, x20, [sp, #16]
  412194:	ldp	x21, x22, [sp, #32]
  412198:	ldr	x23, [sp, #48]
  41219c:	b	411d84 <clear@@Base+0xe718>
  4121a0:	ldp	x19, x20, [sp, #16]
  4121a4:	ldp	x21, x22, [sp, #32]
  4121a8:	ldr	x23, [sp, #48]
  4121ac:	b	411d84 <clear@@Base+0xe718>
  4121b0:	ldr	x2, [x19, #32]
  4121b4:	cbnz	x2, 41216c <clear@@Base+0xeb00>
  4121b8:	b	411e04 <clear@@Base+0xe798>
  4121bc:	ldp	x19, x20, [sp, #16]
  4121c0:	ldp	x21, x22, [sp, #32]
  4121c4:	ldr	x23, [sp, #48]
  4121c8:	b	411d84 <clear@@Base+0xe718>
  4121cc:	stp	x29, x30, [sp, #-80]!
  4121d0:	mov	x29, sp
  4121d4:	str	x2, [sp, #56]
  4121d8:	cbz	x0, 412248 <clear@@Base+0xebdc>
  4121dc:	stp	x19, x20, [sp, #16]
  4121e0:	stp	x21, x22, [sp, #32]
  4121e4:	mov	x20, x0
  4121e8:	mov	w21, w1
  4121ec:	and	w22, w3, #0x40
  4121f0:	and	w19, w3, #0xffffffbf
  4121f4:	cmp	w19, #0x1
  4121f8:	b.eq	41225c <clear@@Base+0xebf0>  // b.none
  4121fc:	cbnz	w19, 41254c <clear@@Base+0xeee0>
  412200:	ldr	w0, [x0, #16]
  412204:	tbnz	w0, #8, 412330 <clear@@Base+0xecc4>
  412208:	and	w1, w0, #0x1f
  41220c:	sub	w1, w1, #0x4
  412210:	tst	w1, #0xfffffffb
  412214:	b.eq	412560 <clear@@Base+0xeef4>  // b.none
  412218:	ldr	x2, [x20, #32]
  41221c:	mov	w19, #0x0                   	// #0
  412220:	mov	w0, #0x1                   	// #1
  412224:	cbz	x2, 412230 <clear@@Base+0xebc4>
  412228:	ldr	x1, [sp, #56]
  41222c:	blr	x2
  412230:	cbnz	w19, 4122dc <clear@@Base+0xec70>
  412234:	cbz	w22, 4124b4 <clear@@Base+0xee48>
  412238:	ldp	x19, x20, [sp, #16]
  41223c:	ldp	x21, x22, [sp, #32]
  412240:	ldp	x29, x30, [sp], #80
  412244:	ret
  412248:	mov	x1, #0x0                   	// #0
  41224c:	adrp	x0, 41b000 <winch@@Base+0x521c>
  412250:	add	x0, x0, #0x938
  412254:	bl	4130e8 <error@@Base>
  412258:	b	412240 <clear@@Base+0xebd4>
  41225c:	ldr	w0, [x0, #16]
  412260:	tbnz	w0, #6, 412308 <clear@@Base+0xec9c>
  412264:	ldr	w0, [x20, #16]
  412268:	and	w1, w0, #0x1f
  41226c:	sub	w1, w1, #0x4
  412270:	tst	w1, #0xfffffffb
  412274:	b.eq	41253c <clear@@Base+0xeed0>  // b.none
  412278:	tbnz	w0, #7, 412358 <clear@@Base+0xecec>
  41227c:	ldr	w0, [x20, #16]
  412280:	and	w0, w0, #0x1f
  412284:	cmp	w0, #0x4
  412288:	b.eq	412440 <clear@@Base+0xedd4>  // b.none
  41228c:	b.gt	412518 <clear@@Base+0xeeac>
  412290:	cmp	w0, #0x1
  412294:	b.eq	412364 <clear@@Base+0xecf8>  // b.none
  412298:	cmp	w0, #0x2
  41229c:	b.ne	41237c <clear@@Base+0xed10>  // b.any
  4122a0:	cmp	w19, #0x2
  4122a4:	b.eq	4123ec <clear@@Base+0xed80>  // b.none
  4122a8:	cmp	w19, #0x3
  4122ac:	b.eq	4123fc <clear@@Base+0xed90>  // b.none
  4122b0:	cmp	w19, #0x1
  4122b4:	b.ne	41237c <clear@@Base+0xed10>  // b.any
  4122b8:	ldr	x1, [x20, #24]
  4122bc:	ldr	w2, [x1]
  4122c0:	cbz	w21, 4123e0 <clear@@Base+0xed74>
  4122c4:	cmp	w2, #0x1
  4122c8:	cset	w21, ne  // ne = any
  4122cc:	str	w21, [x1]
  4122d0:	ldr	x2, [x20, #32]
  4122d4:	mov	w0, #0x2                   	// #2
  4122d8:	cbnz	x2, 412228 <clear@@Base+0xebbc>
  4122dc:	ldr	w0, [x20, #16]
  4122e0:	tbnz	w0, #7, 4124a8 <clear@@Base+0xee3c>
  4122e4:	cbz	w22, 4124b0 <clear@@Base+0xee44>
  4122e8:	ldr	w0, [x20, #16]
  4122ec:	tbz	w0, #5, 412568 <clear@@Base+0xeefc>
  4122f0:	adrp	x0, 43b000 <PC+0x47b8>
  4122f4:	mov	w1, #0x1                   	// #1
  4122f8:	str	w1, [x0, #468]
  4122fc:	ldp	x19, x20, [sp, #16]
  412300:	ldp	x21, x22, [sp, #32]
  412304:	b	412240 <clear@@Base+0xebd4>
  412308:	mov	x0, x20
  41230c:	bl	411a40 <clear@@Base+0xe3d4>
  412310:	str	x0, [sp, #64]
  412314:	add	x1, sp, #0x40
  412318:	adrp	x0, 41b000 <winch@@Base+0x521c>
  41231c:	add	x0, x0, #0x948
  412320:	bl	4130e8 <error@@Base>
  412324:	ldp	x19, x20, [sp, #16]
  412328:	ldp	x21, x22, [sp, #32]
  41232c:	b	412240 <clear@@Base+0xebd4>
  412330:	mov	x0, x20
  412334:	bl	411a40 <clear@@Base+0xe3d4>
  412338:	str	x0, [sp, #64]
  41233c:	add	x1, sp, #0x40
  412340:	adrp	x0, 41b000 <winch@@Base+0x521c>
  412344:	add	x0, x0, #0x968
  412348:	bl	4130e8 <error@@Base>
  41234c:	ldp	x19, x20, [sp, #16]
  412350:	ldp	x21, x22, [sp, #32]
  412354:	b	412240 <clear@@Base+0xebd4>
  412358:	mov	w0, #0x0                   	// #0
  41235c:	bl	414b50 <error@@Base+0x1a68>
  412360:	b	41227c <clear@@Base+0xec10>
  412364:	cmp	w19, #0x2
  412368:	b.eq	4123b8 <clear@@Base+0xed4c>  // b.none
  41236c:	cmp	w19, #0x3
  412370:	b.eq	4123c8 <clear@@Base+0xed5c>  // b.none
  412374:	cmp	w19, #0x1
  412378:	b.eq	412394 <clear@@Base+0xed28>  // b.none
  41237c:	ldr	x2, [x20, #32]
  412380:	cbz	x2, 412230 <clear@@Base+0xebc4>
  412384:	cmp	w19, #0x0
  412388:	cset	w0, ne  // ne = any
  41238c:	add	w0, w0, #0x1
  412390:	b	412228 <clear@@Base+0xebbc>
  412394:	ldr	x0, [x20, #24]
  412398:	ldr	w1, [x0]
  41239c:	cmp	w1, #0x0
  4123a0:	cset	w1, eq  // eq = none
  4123a4:	str	w1, [x0]
  4123a8:	ldr	x2, [x20, #32]
  4123ac:	mov	w0, #0x2                   	// #2
  4123b0:	cbnz	x2, 412228 <clear@@Base+0xebbc>
  4123b4:	b	4122dc <clear@@Base+0xec70>
  4123b8:	ldr	x0, [x20, #24]
  4123bc:	ldr	w1, [x20, #20]
  4123c0:	str	w1, [x0]
  4123c4:	b	4123a8 <clear@@Base+0xed3c>
  4123c8:	ldr	x0, [x20, #24]
  4123cc:	ldr	w1, [x20, #20]
  4123d0:	cmp	w1, #0x0
  4123d4:	cset	w1, eq  // eq = none
  4123d8:	str	w1, [x0]
  4123dc:	b	4123a8 <clear@@Base+0xed3c>
  4123e0:	cmp	w2, #0x2
  4123e4:	csel	w21, w21, w0, eq  // eq = none
  4123e8:	b	4122cc <clear@@Base+0xec60>
  4123ec:	ldr	x0, [x20, #24]
  4123f0:	ldr	w1, [x20, #20]
  4123f4:	str	w1, [x0]
  4123f8:	b	4122d0 <clear@@Base+0xec64>
  4123fc:	ldr	w2, [x20, #20]
  412400:	ldr	x1, [x20, #24]
  412404:	cbz	w21, 412418 <clear@@Base+0xedac>
  412408:	cmp	w2, #0x1
  41240c:	cset	w21, ne  // ne = any
  412410:	str	w21, [x1]
  412414:	b	4122d0 <clear@@Base+0xec64>
  412418:	cmp	w2, #0x2
  41241c:	csel	w21, w21, w0, eq  // eq = none
  412420:	b	412410 <clear@@Base+0xeda4>
  412424:	mov	x1, #0x0                   	// #0
  412428:	adrp	x0, 41b000 <winch@@Base+0x521c>
  41242c:	add	x0, x0, #0x988
  412430:	bl	4130e8 <error@@Base>
  412434:	ldp	x19, x20, [sp, #16]
  412438:	ldp	x21, x22, [sp, #32]
  41243c:	b	412240 <clear@@Base+0xebd4>
  412440:	cmp	w19, #0x2
  412444:	b.eq	41247c <clear@@Base+0xee10>  // b.none
  412448:	cmp	w19, #0x3
  41244c:	b.eq	41248c <clear@@Base+0xee20>  // b.none
  412450:	cmp	w19, #0x1
  412454:	b.ne	41237c <clear@@Base+0xed10>  // b.any
  412458:	add	x2, sp, #0x4c
  41245c:	mov	x1, #0x0                   	// #0
  412460:	add	x0, sp, #0x38
  412464:	bl	411c60 <clear@@Base+0xe5f4>
  412468:	ldr	w1, [sp, #76]
  41246c:	cbnz	w1, 4122d0 <clear@@Base+0xec64>
  412470:	ldr	x1, [x20, #24]
  412474:	str	w0, [x1]
  412478:	b	4122d0 <clear@@Base+0xec64>
  41247c:	ldr	x0, [x20, #24]
  412480:	ldr	w1, [x20, #20]
  412484:	str	w1, [x0]
  412488:	b	4122d0 <clear@@Base+0xec64>
  41248c:	mov	x1, #0x0                   	// #0
  412490:	adrp	x0, 41b000 <winch@@Base+0x521c>
  412494:	add	x0, x0, #0x9b8
  412498:	bl	4130e8 <error@@Base>
  41249c:	ldp	x19, x20, [sp, #16]
  4124a0:	ldp	x21, x22, [sp, #32]
  4124a4:	b	412240 <clear@@Base+0xebd4>
  4124a8:	bl	415940 <error@@Base+0x2858>
  4124ac:	b	4122e4 <clear@@Base+0xec78>
  4124b0:	mov	w22, w19
  4124b4:	ldr	w0, [x20, #16]
  4124b8:	and	w0, w0, #0x1f
  4124bc:	cmp	w0, #0x2
  4124c0:	b.le	4124e8 <clear@@Base+0xee7c>
  4124c4:	cmp	w0, #0x4
  4124c8:	b.ne	4124ec <clear@@Base+0xee80>  // b.any
  4124cc:	ldr	x0, [x20, #24]
  4124d0:	ldr	w0, [x0]
  4124d4:	str	w0, [sp, #64]
  4124d8:	add	x1, sp, #0x40
  4124dc:	ldr	x0, [x20, #48]
  4124e0:	bl	4130e8 <error@@Base>
  4124e4:	b	4124ec <clear@@Base+0xee80>
  4124e8:	cbnz	w0, 4124fc <clear@@Base+0xee90>
  4124ec:	cbnz	w22, 4122e8 <clear@@Base+0xec7c>
  4124f0:	ldp	x19, x20, [sp, #16]
  4124f4:	ldp	x21, x22, [sp, #32]
  4124f8:	b	412240 <clear@@Base+0xebd4>
  4124fc:	ldr	x0, [x20, #24]
  412500:	ldrsw	x0, [x0]
  412504:	add	x0, x20, x0, lsl #3
  412508:	mov	x1, #0x0                   	// #0
  41250c:	ldr	x0, [x0, #40]
  412510:	bl	4130e8 <error@@Base>
  412514:	b	4124ec <clear@@Base+0xee80>
  412518:	cmp	w0, #0x8
  41251c:	b.ne	41237c <clear@@Base+0xed10>  // b.any
  412520:	sub	w0, w19, #0x2
  412524:	cmp	w0, #0x1
  412528:	b.ls	412424 <clear@@Base+0xedb8>  // b.plast
  41252c:	ldr	x2, [x20, #32]
  412530:	mov	w0, #0x2                   	// #2
  412534:	cbnz	x2, 412228 <clear@@Base+0xebbc>
  412538:	b	412230 <clear@@Base+0xebc4>
  41253c:	ldr	x1, [sp, #56]
  412540:	ldrb	w1, [x1]
  412544:	cbz	w1, 412218 <clear@@Base+0xebac>
  412548:	b	412278 <clear@@Base+0xec0c>
  41254c:	ldr	w0, [x0, #16]
  412550:	and	w1, w0, #0x1f
  412554:	sub	w1, w1, #0x4
  412558:	tst	w1, #0xfffffffb
  41255c:	b.ne	412278 <clear@@Base+0xec0c>  // b.any
  412560:	cbz	w19, 412218 <clear@@Base+0xebac>
  412564:	b	412278 <clear@@Base+0xec0c>
  412568:	ldp	x19, x20, [sp, #16]
  41256c:	ldp	x21, x22, [sp, #32]
  412570:	b	412240 <clear@@Base+0xebd4>
  412574:	stp	x29, x30, [sp, #-64]!
  412578:	mov	x29, sp
  41257c:	stp	x19, x20, [sp, #16]
  412580:	str	x21, [sp, #32]
  412584:	mov	x19, x0
  412588:	mov	x21, x1
  41258c:	mov	x20, x2
  412590:	ldr	x0, [x0]
  412594:	bl	401d80 <setlocale@plt+0x160>
  412598:	mov	x5, x0
  41259c:	ldrb	w3, [x0]
  4125a0:	sub	w2, w3, #0x30
  4125a4:	and	w2, w2, #0xff
  4125a8:	mov	w4, #0x0                   	// #0
  4125ac:	mov	x0, #0x0                   	// #0
  4125b0:	cmp	w2, #0x9
  4125b4:	b.hi	412628 <clear@@Base+0xefbc>  // b.pmore
  4125b8:	add	x0, x0, x0, lsl #2
  4125bc:	sub	w3, w3, #0x30
  4125c0:	sxtw	x3, w3
  4125c4:	add	x0, x3, x0, lsl #1
  4125c8:	mov	w1, w4
  4125cc:	add	w4, w4, #0x1
  4125d0:	ldrb	w3, [x5, #1]!
  4125d4:	sub	w2, w3, #0x30
  4125d8:	and	w2, w2, #0xff
  4125dc:	cmp	w2, #0x9
  4125e0:	b.ls	4125b8 <clear@@Base+0xef4c>  // b.plast
  4125e4:	cmp	w4, #0x6
  4125e8:	b.le	412658 <clear@@Base+0xefec>
  4125ec:	mov	x3, #0x6666666666666666    	// #7378697629483820646
  4125f0:	movk	x3, #0x6667
  4125f4:	smulh	x2, x0, x3
  4125f8:	asr	x2, x2, #2
  4125fc:	sub	x0, x2, x0, asr #63
  412600:	cmp	w1, #0x6
  412604:	sub	w1, w1, #0x1
  412608:	b.gt	4125f4 <clear@@Base+0xef88>
  41260c:	str	x5, [x19]
  412610:	cbz	x20, 412618 <clear@@Base+0xefac>
  412614:	str	wzr, [x20]
  412618:	ldp	x19, x20, [sp, #16]
  41261c:	ldr	x21, [sp, #32]
  412620:	ldp	x29, x30, [sp], #64
  412624:	ret
  412628:	cbz	x20, 41263c <clear@@Base+0xefd0>
  41262c:	mov	w0, #0x1                   	// #1
  412630:	str	w0, [x20]
  412634:	mov	x0, #0xffffffffffffffff    	// #-1
  412638:	b	412618 <clear@@Base+0xefac>
  41263c:	cbz	x21, 412634 <clear@@Base+0xefc8>
  412640:	str	x21, [sp, #56]
  412644:	add	x1, sp, #0x38
  412648:	adrp	x0, 41b000 <winch@@Base+0x521c>
  41264c:	add	x0, x0, #0x878
  412650:	bl	4130e8 <error@@Base>
  412654:	b	412634 <clear@@Base+0xefc8>
  412658:	add	w1, w1, #0x2
  41265c:	cmp	w4, #0x5
  412660:	b.gt	41260c <clear@@Base+0xefa0>
  412664:	add	x0, x0, x0, lsl #2
  412668:	lsl	x0, x0, #1
  41266c:	cmp	w1, #0x5
  412670:	add	w1, w1, #0x1
  412674:	b.le	412664 <clear@@Base+0xeff8>
  412678:	b	41260c <clear@@Base+0xefa0>
  41267c:	adrp	x0, 43a000 <PC+0x37b8>
  412680:	ldr	w0, [x0, #812]
  412684:	cbz	w0, 4126a0 <clear@@Base+0xf034>
  412688:	adrp	x0, 43b000 <PC+0x47b8>
  41268c:	ldr	w0, [x0, #560]
  412690:	cmp	w0, #0x0
  412694:	cset	w0, ne  // ne = any
  412698:	add	w0, w0, #0x1
  41269c:	ret
  4126a0:	adrp	x0, 43b000 <PC+0x47b8>
  4126a4:	ldr	w0, [x0, #560]
  4126a8:	b	41269c <clear@@Base+0xf030>
  4126ac:	stp	x29, x30, [sp, #-32]!
  4126b0:	mov	x29, sp
  4126b4:	adrp	x0, 41b000 <winch@@Base+0x521c>
  4126b8:	add	x0, x0, #0x9e0
  4126bc:	bl	409fcc <clear@@Base+0x6960>
  4126c0:	bl	40a044 <clear@@Base+0x69d8>
  4126c4:	cbnz	w0, 4126d4 <clear@@Base+0xf068>
  4126c8:	adrp	x0, 43a000 <PC+0x37b8>
  4126cc:	mov	w1, #0x1                   	// #1
  4126d0:	str	w1, [x0, #812]
  4126d4:	adrp	x0, 435000 <winch@@Base+0x1f21c>
  4126d8:	ldrb	w0, [x0, #2136]
  4126dc:	cbz	w0, 412728 <clear@@Base+0xf0bc>
  4126e0:	str	x19, [sp, #16]
  4126e4:	adrp	x19, 435000 <winch@@Base+0x1f21c>
  4126e8:	add	x19, x19, #0x858
  4126ec:	b	4126f8 <clear@@Base+0xf08c>
  4126f0:	ldrb	w0, [x19, #64]!
  4126f4:	cbz	w0, 412724 <clear@@Base+0xf0b8>
  4126f8:	ldr	x0, [x19, #24]
  4126fc:	cbz	x0, 412708 <clear@@Base+0xf09c>
  412700:	ldr	w1, [x19, #20]
  412704:	str	w1, [x0]
  412708:	ldr	w0, [x19, #16]
  41270c:	tbz	w0, #9, 4126f0 <clear@@Base+0xf084>
  412710:	ldr	x2, [x19, #32]
  412714:	mov	x1, #0x0                   	// #0
  412718:	mov	w0, #0x0                   	// #0
  41271c:	blr	x2
  412720:	b	4126f0 <clear@@Base+0xf084>
  412724:	ldr	x19, [sp, #16]
  412728:	ldp	x29, x30, [sp], #32
  41272c:	ret
  412730:	mov	w3, w0
  412734:	adrp	x0, 435000 <winch@@Base+0x1f21c>
  412738:	ldrb	w1, [x0, #2136]
  41273c:	cbz	w1, 41277c <clear@@Base+0xf110>
  412740:	add	x0, x0, #0x858
  412744:	b	412750 <clear@@Base+0xf0e4>
  412748:	ldrb	w1, [x0, #64]!
  41274c:	cbz	w1, 412774 <clear@@Base+0xf108>
  412750:	mov	w2, w1
  412754:	cmp	w1, w3
  412758:	b.eq	412778 <clear@@Base+0xf10c>  // b.none
  41275c:	ldr	w1, [x0, #16]
  412760:	tbz	w1, #1, 412748 <clear@@Base+0xf0dc>
  412764:	sub	w2, w2, #0x20
  412768:	cmp	w2, w3
  41276c:	b.ne	412748 <clear@@Base+0xf0dc>  // b.any
  412770:	b	412778 <clear@@Base+0xf10c>
  412774:	mov	x0, #0x0                   	// #0
  412778:	ret
  41277c:	mov	x0, #0x0                   	// #0
  412780:	b	412778 <clear@@Base+0xf10c>
  412784:	stp	x29, x30, [sp, #-144]!
  412788:	mov	x29, sp
  41278c:	stp	x21, x22, [sp, #32]
  412790:	str	x0, [sp, #128]
  412794:	str	x1, [sp, #120]
  412798:	str	x2, [sp, #136]
  41279c:	ldr	x22, [x0]
  4127a0:	adrp	x0, 435000 <winch@@Base+0x1f21c>
  4127a4:	ldrb	w0, [x0, #2136]
  4127a8:	cbz	w0, 412934 <clear@@Base+0xf2c8>
  4127ac:	stp	x19, x20, [sp, #16]
  4127b0:	stp	x23, x24, [sp, #48]
  4127b4:	stp	x25, x26, [sp, #64]
  4127b8:	stp	x27, x28, [sp, #80]
  4127bc:	mov	w24, #0x0                   	// #0
  4127c0:	mov	w26, #0x0                   	// #0
  4127c4:	mov	w23, #0x0                   	// #0
  4127c8:	str	xzr, [sp, #112]
  4127cc:	str	xzr, [sp, #104]
  4127d0:	adrp	x25, 435000 <winch@@Base+0x1f21c>
  4127d4:	add	x25, x25, #0x858
  4127d8:	mov	w28, #0x1                   	// #1
  4127dc:	mov	w27, #0x0                   	// #0
  4127e0:	b	412890 <clear@@Base+0xf224>
  4127e4:	mov	w24, w27
  4127e8:	mov	w26, w28
  4127ec:	ldr	w0, [x25, #16]
  4127f0:	tbz	w0, #1, 412878 <clear@@Base+0xf20c>
  4127f4:	add	w20, w20, #0x1
  4127f8:	cmp	w20, #0x2
  4127fc:	b.eq	412878 <clear@@Base+0xf20c>  // b.none
  412800:	mov	w2, w20
  412804:	ldr	x1, [x21]
  412808:	mov	x0, x22
  41280c:	bl	401da4 <setlocale@plt+0x184>
  412810:	mov	w19, w0
  412814:	cmp	w0, #0x0
  412818:	b.le	4127f4 <clear@@Base+0xf188>
  41281c:	ldrb	w1, [x22, w0, sxtw]
  412820:	and	w0, w1, #0xffffffdf
  412824:	sub	w0, w0, #0x41
  412828:	and	w0, w0, #0xff
  41282c:	cmp	w0, #0x19
  412830:	b.ls	4127f4 <clear@@Base+0xf188>  // b.plast
  412834:	cmp	w1, #0x2d
  412838:	b.eq	4127f4 <clear@@Base+0xf188>  // b.none
  41283c:	cmp	w24, #0x0
  412840:	ccmp	w19, w23, #0x0, eq  // eq = none
  412844:	b.eq	4127e4 <clear@@Base+0xf178>  // b.none
  412848:	cmp	w19, w23
  41284c:	b.le	4127ec <clear@@Base+0xf180>
  412850:	ldr	x0, [x21]
  412854:	bl	4017b0 <strlen@plt>
  412858:	cmp	w19, w0
  41285c:	cset	w24, eq  // eq = none
  412860:	mov	w23, w19
  412864:	str	x21, [sp, #112]
  412868:	ldr	x0, [sp, #96]
  41286c:	str	x0, [sp, #104]
  412870:	mov	w26, w27
  412874:	b	4127ec <clear@@Base+0xf180>
  412878:	ldr	x21, [x21, #8]
  41287c:	cbz	x21, 412888 <clear@@Base+0xf21c>
  412880:	mov	w20, #0x0                   	// #0
  412884:	b	412800 <clear@@Base+0xf194>
  412888:	ldrb	w0, [x25, #64]!
  41288c:	cbz	w0, 4128a0 <clear@@Base+0xf234>
  412890:	ldr	x21, [x25, #8]
  412894:	str	x25, [sp, #96]
  412898:	cbnz	x21, 412880 <clear@@Base+0xf214>
  41289c:	b	412888 <clear@@Base+0xf21c>
  4128a0:	cbnz	w26, 4128f4 <clear@@Base+0xf288>
  4128a4:	add	x22, x22, w23, sxtw
  4128a8:	ldr	x0, [sp, #128]
  4128ac:	str	x22, [x0]
  4128b0:	ldr	x0, [sp, #120]
  4128b4:	cbz	x0, 412968 <clear@@Base+0xf2fc>
  4128b8:	ldr	x0, [sp, #112]
  4128bc:	cbz	x0, 412920 <clear@@Base+0xf2b4>
  4128c0:	ldr	x0, [x0]
  4128c4:	str	x0, [sp, #112]
  4128c8:	ldp	x19, x20, [sp, #16]
  4128cc:	ldp	x23, x24, [sp, #48]
  4128d0:	ldp	x25, x26, [sp, #64]
  4128d4:	ldp	x27, x28, [sp, #80]
  4128d8:	ldr	x0, [sp, #120]
  4128dc:	ldr	x1, [sp, #112]
  4128e0:	str	x1, [x0]
  4128e4:	ldr	x0, [sp, #104]
  4128e8:	ldp	x21, x22, [sp, #32]
  4128ec:	ldp	x29, x30, [sp], #144
  4128f0:	ret
  4128f4:	ldr	x1, [sp, #136]
  4128f8:	str	x1, [sp, #104]
  4128fc:	cbz	x1, 412954 <clear@@Base+0xf2e8>
  412900:	mov	w0, #0x1                   	// #1
  412904:	str	w0, [x1]
  412908:	str	xzr, [sp, #104]
  41290c:	ldp	x19, x20, [sp, #16]
  412910:	ldp	x23, x24, [sp, #48]
  412914:	ldp	x25, x26, [sp, #64]
  412918:	ldp	x27, x28, [sp, #80]
  41291c:	b	4128e4 <clear@@Base+0xf278>
  412920:	ldp	x19, x20, [sp, #16]
  412924:	ldp	x23, x24, [sp, #48]
  412928:	ldp	x25, x26, [sp, #64]
  41292c:	ldp	x27, x28, [sp, #80]
  412930:	b	4128d8 <clear@@Base+0xf26c>
  412934:	ldr	x0, [sp, #128]
  412938:	str	x22, [x0]
  41293c:	str	xzr, [sp, #104]
  412940:	str	xzr, [sp, #112]
  412944:	ldr	x0, [sp, #120]
  412948:	cbnz	x0, 4128d8 <clear@@Base+0xf26c>
  41294c:	str	x0, [sp, #104]
  412950:	b	4128e4 <clear@@Base+0xf278>
  412954:	ldp	x19, x20, [sp, #16]
  412958:	ldp	x23, x24, [sp, #48]
  41295c:	ldp	x25, x26, [sp, #64]
  412960:	ldp	x27, x28, [sp, #80]
  412964:	b	4128e4 <clear@@Base+0xf278>
  412968:	ldp	x19, x20, [sp, #16]
  41296c:	ldp	x23, x24, [sp, #48]
  412970:	ldp	x25, x26, [sp, #64]
  412974:	ldp	x27, x28, [sp, #80]
  412978:	b	4128e4 <clear@@Base+0xf278>
  41297c:	stp	x29, x30, [sp, #-208]!
  412980:	mov	x29, sp
  412984:	stp	x19, x20, [sp, #16]
  412988:	str	w0, [sp, #64]
  41298c:	str	x1, [sp, #56]
  412990:	str	w2, [sp, #68]
  412994:	adrp	x0, 43a000 <PC+0x37b8>
  412998:	add	x0, x0, #0x330
  41299c:	str	x0, [sp, #48]
  4129a0:	adrp	x0, 43b000 <PC+0x47b8>
  4129a4:	add	x0, x0, #0x288
  4129a8:	str	x0, [sp, #40]
  4129ac:	adrp	x0, 43b000 <PC+0x47b8>
  4129b0:	add	x0, x0, #0x1bc
  4129b4:	str	x0, [sp, #72]
  4129b8:	b	412a20 <clear@@Base+0xf3b4>
  4129bc:	adrp	x0, 43b000 <PC+0x47b8>
  4129c0:	str	wzr, [x0, #648]
  4129c4:	add	x0, sp, #0x50
  4129c8:	bl	401940 <sigemptyset@plt>
  4129cc:	mov	x2, #0x0                   	// #0
  4129d0:	add	x1, sp, #0x50
  4129d4:	mov	w0, #0x2                   	// #2
  4129d8:	bl	4017f0 <sigprocmask@plt>
  4129dc:	mov	w20, #0xfffffffe            	// #-2
  4129e0:	mov	w0, w20
  4129e4:	ldp	x19, x20, [sp, #16]
  4129e8:	ldp	x29, x30, [sp], #208
  4129ec:	ret
  4129f0:	mov	w20, #0xffffffff            	// #-1
  4129f4:	b	4129e0 <clear@@Base+0xf374>
  4129f8:	ldr	x0, [sp, #48]
  4129fc:	str	wzr, [x0, #312]
  412a00:	ldr	x0, [sp, #40]
  412a04:	str	wzr, [x0]
  412a08:	tbz	w19, #31, 4129e0 <clear@@Base+0xf374>
  412a0c:	bl	401ba0 <__errno_location@plt>
  412a10:	ldr	w0, [x0]
  412a14:	cmp	w0, #0xb
  412a18:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  412a1c:	b.ne	4129f0 <clear@@Base+0xf384>  // b.any
  412a20:	ldr	x0, [sp, #48]
  412a24:	bl	4017d0 <_setjmp@plt>
  412a28:	cbnz	w0, 4129bc <clear@@Base+0xf350>
  412a2c:	bl	412bcc <clear@@Base+0xf560>
  412a30:	mov	w0, #0x1                   	// #1
  412a34:	ldr	x1, [sp, #40]
  412a38:	str	w0, [x1]
  412a3c:	ldr	w2, [sp, #68]
  412a40:	ldr	x1, [sp, #56]
  412a44:	ldr	w0, [sp, #64]
  412a48:	bl	401ad0 <read@plt>
  412a4c:	mov	x19, x0
  412a50:	mov	w20, w0
  412a54:	ldr	x0, [sp, #72]
  412a58:	ldr	w0, [x0]
  412a5c:	cbnz	w0, 412a00 <clear@@Base+0xf394>
  412a60:	cbnz	w19, 4129f8 <clear@@Base+0xf38c>
  412a64:	ldr	x1, [sp, #48]
  412a68:	ldr	w0, [x1, #312]
  412a6c:	add	w0, w0, #0x1
  412a70:	str	w0, [x1, #312]
  412a74:	cmp	w0, #0x14
  412a78:	b.le	412a88 <clear@@Base+0xf41c>
  412a7c:	mov	w0, #0x1                   	// #1
  412a80:	bl	401e44 <setlocale@plt+0x224>
  412a84:	b	412a00 <clear@@Base+0xf394>
  412a88:	adrp	x0, 43b000 <PC+0x47b8>
  412a8c:	str	wzr, [x0, #648]
  412a90:	b	4129e0 <clear@@Base+0xf374>
  412a94:	stp	x29, x30, [sp, #-16]!
  412a98:	mov	x29, sp
  412a9c:	mov	w1, #0x1                   	// #1
  412aa0:	adrp	x0, 43a000 <PC+0x37b8>
  412aa4:	add	x0, x0, #0x330
  412aa8:	bl	4018a0 <_longjmp@plt>
  412aac:	stp	x29, x30, [sp, #-32]!
  412ab0:	mov	x29, sp
  412ab4:	add	x0, sp, #0x18
  412ab8:	bl	401910 <time@plt>
  412abc:	ldr	x0, [sp, #24]
  412ac0:	ldp	x29, x30, [sp], #32
  412ac4:	ret
  412ac8:	stp	x29, x30, [sp, #-48]!
  412acc:	mov	x29, sp
  412ad0:	stp	x19, x20, [sp, #16]
  412ad4:	stp	x21, x22, [sp, #32]
  412ad8:	mov	x20, x0
  412adc:	bl	401ba0 <__errno_location@plt>
  412ae0:	ldr	w0, [x0]
  412ae4:	bl	401a10 <strerror@plt>
  412ae8:	mov	x21, x0
  412aec:	mov	x0, x20
  412af0:	bl	4017b0 <strlen@plt>
  412af4:	mov	x19, x0
  412af8:	mov	x0, x21
  412afc:	bl	4017b0 <strlen@plt>
  412b00:	add	w19, w19, w0
  412b04:	add	w19, w19, #0x3
  412b08:	mov	w1, #0x1                   	// #1
  412b0c:	mov	w0, w19
  412b10:	bl	401ec0 <setlocale@plt+0x2a0>
  412b14:	mov	x22, x0
  412b18:	mov	x4, x21
  412b1c:	mov	x3, x20
  412b20:	adrp	x2, 41c000 <winch@@Base+0x621c>
  412b24:	add	x2, x2, #0x820
  412b28:	sxtw	x1, w19
  412b2c:	bl	401870 <snprintf@plt>
  412b30:	mov	x0, x22
  412b34:	ldp	x19, x20, [sp, #16]
  412b38:	ldp	x21, x22, [sp, #32]
  412b3c:	ldp	x29, x30, [sp], #48
  412b40:	ret
  412b44:	scvtf	d0, x0
  412b48:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  412b4c:	fmov	d1, x0
  412b50:	fmul	d0, d0, d1
  412b54:	scvtf	d1, x1
  412b58:	fdiv	d0, d0, d1
  412b5c:	fmov	d1, #5.000000000000000000e-01
  412b60:	fadd	d0, d0, d1
  412b64:	fcvtzs	x0, d0
  412b68:	ret
  412b6c:	fmov	d0, x0
  412b70:	mov	w0, #0x2710                	// #10000
  412b74:	mul	w1, w1, w0
  412b78:	mov	x0, #0xd70b                	// #55051
  412b7c:	movk	x0, #0x70a3, lsl #16
  412b80:	movk	x0, #0xa3d, lsl #32
  412b84:	movk	x0, #0xa3d7, lsl #48
  412b88:	smulh	x0, x2, x0
  412b8c:	add	x0, x0, x2
  412b90:	asr	x0, x0, #6
  412b94:	sub	x0, x0, x2, asr #63
  412b98:	adds	x0, x0, w1, sxtw
  412b9c:	b.eq	412bc8 <clear@@Base+0xf55c>  // b.none
  412ba0:	scvtf	d1, d0
  412ba4:	scvtf	d0, x0
  412ba8:	fmul	d0, d1, d0
  412bac:	mov	x0, #0x848000000000        	// #145685290680320
  412bb0:	movk	x0, #0x412e, lsl #48
  412bb4:	fmov	d1, x0
  412bb8:	fdiv	d0, d0, d1
  412bbc:	fmov	d1, #5.000000000000000000e-01
  412bc0:	fadd	d0, d0, d1
  412bc4:	fcvtzs	x0, d0
  412bc8:	ret
  412bcc:	stp	x29, x30, [sp, #-32]!
  412bd0:	mov	x29, sp
  412bd4:	str	x19, [sp, #16]
  412bd8:	adrp	x0, 43a000 <PC+0x37b8>
  412bdc:	add	x0, x0, #0x470
  412be0:	adrp	x1, 436000 <winch@@Base+0x2021c>
  412be4:	ldr	x1, [x1, #1976]
  412be8:	sub	x19, x1, x0
  412bec:	cmp	w1, w0
  412bf0:	b.eq	412c40 <clear@@Base+0xf5d4>  // b.none
  412bf4:	adrp	x0, 436000 <winch@@Base+0x2021c>
  412bf8:	ldr	w0, [x0, #2132]
  412bfc:	cmp	w0, #0x0
  412c00:	cset	w0, eq  // eq = none
  412c04:	sxtw	x19, w19
  412c08:	mov	x2, x19
  412c0c:	adrp	x1, 43a000 <PC+0x37b8>
  412c10:	add	x1, x1, #0x470
  412c14:	add	w0, w0, #0x1
  412c18:	bl	401a40 <write@plt>
  412c1c:	cmp	x0, x19
  412c20:	b.eq	412c30 <clear@@Base+0xf5c4>  // b.none
  412c24:	adrp	x0, 43b000 <PC+0x47b8>
  412c28:	mov	w1, #0x1                   	// #1
  412c2c:	str	w1, [x0, #468]
  412c30:	adrp	x1, 436000 <winch@@Base+0x2021c>
  412c34:	adrp	x0, 43a000 <PC+0x37b8>
  412c38:	add	x0, x0, #0x470
  412c3c:	str	x0, [x1, #1976]
  412c40:	ldr	x19, [sp, #16]
  412c44:	ldp	x29, x30, [sp], #32
  412c48:	ret
  412c4c:	stp	x29, x30, [sp, #-32]!
  412c50:	mov	x29, sp
  412c54:	str	x19, [sp, #16]
  412c58:	mov	w19, w0
  412c5c:	adrp	x0, 43b000 <PC+0x47b8>
  412c60:	ldr	w0, [x0, #656]
  412c64:	cbnz	w0, 412cb0 <clear@@Base+0xf644>
  412c68:	adrp	x1, 43a000 <PC+0x37b8>
  412c6c:	add	x1, x1, #0x470
  412c70:	adrp	x0, 436000 <winch@@Base+0x2021c>
  412c74:	ldr	x0, [x0, #1976]
  412c78:	add	x1, x1, #0x3ff
  412c7c:	cmp	x0, x1
  412c80:	b.cs	412cc0 <clear@@Base+0xf654>  // b.hs, b.nlast
  412c84:	adrp	x1, 436000 <winch@@Base+0x2021c>
  412c88:	ldr	x0, [x1, #1976]
  412c8c:	add	x2, x0, #0x1
  412c90:	str	x2, [x1, #1976]
  412c94:	strb	w19, [x0]
  412c98:	adrp	x0, 43b000 <PC+0x47b8>
  412c9c:	str	wzr, [x0, #664]
  412ca0:	mov	w0, w19
  412ca4:	ldr	x19, [sp, #16]
  412ca8:	ldp	x29, x30, [sp], #32
  412cac:	ret
  412cb0:	adrp	x0, 43b000 <PC+0x47b8>
  412cb4:	str	wzr, [x0, #656]
  412cb8:	bl	403844 <clear@@Base+0x1d8>
  412cbc:	b	412c68 <clear@@Base+0xf5fc>
  412cc0:	bl	412bcc <clear@@Base+0xf560>
  412cc4:	b	412c84 <clear@@Base+0xf618>
  412cc8:	stp	x29, x30, [sp, #-64]!
  412ccc:	mov	x29, sp
  412cd0:	stp	x19, x20, [sp, #16]
  412cd4:	adrp	x0, 43b000 <PC+0x47b8>
  412cd8:	ldr	w20, [x0, #696]
  412cdc:	ands	w20, w20, #0x3
  412ce0:	b.ne	412cf8 <clear@@Base+0xf68c>  // b.any
  412ce4:	str	x21, [sp, #32]
  412ce8:	adrp	x0, 43b000 <PC+0x47b8>
  412cec:	str	wzr, [x0, #660]
  412cf0:	add	x21, x0, #0x294
  412cf4:	b	412d14 <clear@@Base+0xf6a8>
  412cf8:	adrp	x0, 43b000 <PC+0x47b8>
  412cfc:	mov	w1, #0x1                   	// #1
  412d00:	str	w1, [x0, #468]
  412d04:	b	412d50 <clear@@Base+0xf6e4>
  412d08:	mov	w0, w19
  412d0c:	bl	412c4c <clear@@Base+0xf5e0>
  412d10:	add	w20, w20, #0x1
  412d14:	add	x1, sp, #0x3c
  412d18:	mov	w0, w20
  412d1c:	bl	40f5c8 <clear@@Base+0xbf5c>
  412d20:	mov	w19, w0
  412d24:	cbz	w0, 412d48 <clear@@Base+0xf6dc>
  412d28:	ldr	w0, [sp, #60]
  412d2c:	bl	403898 <clear@@Base+0x22c>
  412d30:	ldr	w0, [sp, #60]
  412d34:	str	w0, [x21]
  412d38:	cmp	w19, #0x8
  412d3c:	b.ne	412d08 <clear@@Base+0xf69c>  // b.any
  412d40:	bl	403910 <clear@@Base+0x2a4>
  412d44:	b	412d10 <clear@@Base+0xf6a4>
  412d48:	bl	4036c0 <clear@@Base+0x54>
  412d4c:	ldr	x21, [sp, #32]
  412d50:	ldp	x19, x20, [sp, #16]
  412d54:	ldp	x29, x30, [sp], #64
  412d58:	ret
  412d5c:	stp	x29, x30, [sp, #-32]!
  412d60:	mov	x29, sp
  412d64:	str	x19, [sp, #16]
  412d68:	mov	x19, x0
  412d6c:	ldrb	w0, [x0]
  412d70:	cbz	w0, 412d80 <clear@@Base+0xf714>
  412d74:	bl	412c4c <clear@@Base+0xf5e0>
  412d78:	ldrb	w0, [x19, #1]!
  412d7c:	cbnz	w0, 412d74 <clear@@Base+0xf708>
  412d80:	ldr	x19, [sp, #16]
  412d84:	ldp	x29, x30, [sp], #32
  412d88:	ret
  412d8c:	stp	x29, x30, [sp, #-48]!
  412d90:	mov	x29, sp
  412d94:	mov	x7, x0
  412d98:	mov	x0, x1
  412d9c:	cmp	x7, #0x0
  412da0:	cneg	x4, x7, lt  // lt = tstop
  412da4:	strb	wzr, [sp, #46]
  412da8:	add	x1, sp, #0x2e
  412dac:	mov	x5, #0x6666666666666666    	// #7378697629483820646
  412db0:	movk	x5, #0x6667
  412db4:	mov	x6, x1
  412db8:	smulh	x2, x4, x5
  412dbc:	asr	x2, x2, #2
  412dc0:	sub	x2, x2, x4, asr #63
  412dc4:	add	x3, x2, x2, lsl #2
  412dc8:	sub	x3, x4, x3, lsl #1
  412dcc:	add	w3, w3, #0x30
  412dd0:	strb	w3, [x1, #-1]!
  412dd4:	mov	x4, x2
  412dd8:	cbnz	x2, 412db4 <clear@@Base+0xf748>
  412ddc:	tbnz	x7, #63, 412dec <clear@@Base+0xf780>
  412de0:	bl	401ac0 <strcpy@plt>
  412de4:	ldp	x29, x30, [sp], #48
  412de8:	ret
  412dec:	mov	w2, #0x2d                  	// #45
  412df0:	sturb	w2, [x1, #-1]
  412df4:	sub	x1, x6, #0x2
  412df8:	b	412de0 <clear@@Base+0xf774>
  412dfc:	stp	x29, x30, [sp, #-48]!
  412e00:	mov	x29, sp
  412e04:	mov	x7, x0
  412e08:	mov	x0, x1
  412e0c:	cmp	x7, #0x0
  412e10:	cneg	x4, x7, lt  // lt = tstop
  412e14:	strb	wzr, [sp, #46]
  412e18:	add	x1, sp, #0x2e
  412e1c:	mov	x5, #0x6666666666666666    	// #7378697629483820646
  412e20:	movk	x5, #0x6667
  412e24:	mov	x6, x1
  412e28:	smulh	x2, x4, x5
  412e2c:	asr	x2, x2, #2
  412e30:	sub	x2, x2, x4, asr #63
  412e34:	add	x3, x2, x2, lsl #2
  412e38:	sub	x3, x4, x3, lsl #1
  412e3c:	add	w3, w3, #0x30
  412e40:	strb	w3, [x1, #-1]!
  412e44:	mov	x4, x2
  412e48:	cbnz	x2, 412e24 <clear@@Base+0xf7b8>
  412e4c:	tbnz	x7, #63, 412e5c <clear@@Base+0xf7f0>
  412e50:	bl	401ac0 <strcpy@plt>
  412e54:	ldp	x29, x30, [sp], #48
  412e58:	ret
  412e5c:	mov	w2, #0x2d                  	// #45
  412e60:	sturb	w2, [x1, #-1]
  412e64:	sub	x1, x6, #0x2
  412e68:	b	412e50 <clear@@Base+0xf7e4>
  412e6c:	stp	x29, x30, [sp, #-32]!
  412e70:	mov	x29, sp
  412e74:	mov	w7, w0
  412e78:	mov	x0, x1
  412e7c:	cmp	w7, #0x0
  412e80:	cneg	w4, w7, lt  // lt = tstop
  412e84:	strb	wzr, [sp, #28]
  412e88:	add	x1, sp, #0x1c
  412e8c:	mov	w5, #0x6667                	// #26215
  412e90:	movk	w5, #0x6666, lsl #16
  412e94:	mov	x6, x1
  412e98:	smull	x2, w4, w5
  412e9c:	asr	x2, x2, #34
  412ea0:	sub	w2, w2, w4, asr #31
  412ea4:	add	w3, w2, w2, lsl #2
  412ea8:	sub	w3, w4, w3, lsl #1
  412eac:	add	w3, w3, #0x30
  412eb0:	strb	w3, [x1, #-1]!
  412eb4:	mov	w4, w2
  412eb8:	cbnz	w2, 412e94 <clear@@Base+0xf828>
  412ebc:	tbnz	w7, #31, 412ecc <clear@@Base+0xf860>
  412ec0:	bl	401ac0 <strcpy@plt>
  412ec4:	ldp	x29, x30, [sp], #32
  412ec8:	ret
  412ecc:	mov	w2, #0x2d                  	// #45
  412ed0:	sturb	w2, [x1, #-1]
  412ed4:	sub	x1, x6, #0x2
  412ed8:	b	412ec0 <clear@@Base+0xf854>
  412edc:	stp	x29, x30, [sp, #-96]!
  412ee0:	mov	x29, sp
  412ee4:	stp	x19, x20, [sp, #16]
  412ee8:	mov	x19, x0
  412eec:	ldrb	w0, [x0]
  412ef0:	cbz	w0, 413004 <clear@@Base+0xf998>
  412ef4:	stp	x21, x22, [sp, #32]
  412ef8:	stp	x23, x24, [sp, #48]
  412efc:	mov	x21, x1
  412f00:	mov	w20, #0x0                   	// #0
  412f04:	mov	w22, #0x25                  	// #37
  412f08:	b	412f20 <clear@@Base+0xf8b4>
  412f0c:	add	x19, x19, #0x1
  412f10:	bl	412c4c <clear@@Base+0xf5e0>
  412f14:	add	w20, w20, #0x1
  412f18:	ldrb	w0, [x19]
  412f1c:	cbz	w0, 412fec <clear@@Base+0xf980>
  412f20:	cmp	w0, #0x25
  412f24:	b.ne	412f0c <clear@@Base+0xf8a0>  // b.any
  412f28:	add	x23, x19, #0x2
  412f2c:	ldrb	w0, [x19, #1]
  412f30:	cmp	w0, #0x6e
  412f34:	b.eq	412fb4 <clear@@Base+0xf948>  // b.none
  412f38:	b.hi	412f74 <clear@@Base+0xf908>  // b.pmore
  412f3c:	cmp	w0, #0x25
  412f40:	b.eq	412fdc <clear@@Base+0xf970>  // b.none
  412f44:	mov	x19, x23
  412f48:	cmp	w0, #0x64
  412f4c:	b.ne	412f18 <clear@@Base+0xf8ac>  // b.any
  412f50:	add	x1, sp, #0x48
  412f54:	ldr	w0, [x21], #8
  412f58:	bl	412e6c <clear@@Base+0xf800>
  412f5c:	add	x0, sp, #0x48
  412f60:	bl	412d5c <clear@@Base+0xf6f0>
  412f64:	add	x0, sp, #0x48
  412f68:	bl	4017b0 <strlen@plt>
  412f6c:	add	w20, w20, w0
  412f70:	b	412f18 <clear@@Base+0xf8ac>
  412f74:	mov	x19, x23
  412f78:	cmp	w0, #0x73
  412f7c:	b.ne	412f18 <clear@@Base+0xf8ac>  // b.any
  412f80:	ldr	x24, [x21], #8
  412f84:	ldrb	w0, [x24]
  412f88:	cbz	w0, 412f18 <clear@@Base+0xf8ac>
  412f8c:	mov	x19, x24
  412f90:	add	x19, x19, #0x1
  412f94:	bl	412c4c <clear@@Base+0xf5e0>
  412f98:	add	w0, w20, w19
  412f9c:	sub	w2, w0, w24
  412fa0:	ldrb	w0, [x19]
  412fa4:	cbnz	w0, 412f90 <clear@@Base+0xf924>
  412fa8:	mov	w20, w2
  412fac:	mov	x19, x23
  412fb0:	b	412f18 <clear@@Base+0xf8ac>
  412fb4:	add	x1, sp, #0x48
  412fb8:	ldr	x0, [x21], #8
  412fbc:	bl	412dfc <clear@@Base+0xf790>
  412fc0:	add	x0, sp, #0x48
  412fc4:	bl	412d5c <clear@@Base+0xf6f0>
  412fc8:	add	x0, sp, #0x48
  412fcc:	bl	4017b0 <strlen@plt>
  412fd0:	add	w20, w20, w0
  412fd4:	mov	x19, x23
  412fd8:	b	412f18 <clear@@Base+0xf8ac>
  412fdc:	mov	w0, w22
  412fe0:	bl	412c4c <clear@@Base+0xf5e0>
  412fe4:	mov	x19, x23
  412fe8:	b	412f18 <clear@@Base+0xf8ac>
  412fec:	ldp	x21, x22, [sp, #32]
  412ff0:	ldp	x23, x24, [sp, #48]
  412ff4:	mov	w0, w20
  412ff8:	ldp	x19, x20, [sp, #16]
  412ffc:	ldp	x29, x30, [sp], #96
  413000:	ret
  413004:	mov	w20, #0x0                   	// #0
  413008:	b	412ff4 <clear@@Base+0xf988>
  41300c:	mov	x4, x0
  413010:	ldrb	w2, [x4], #1
  413014:	sub	w0, w2, #0x30
  413018:	and	w0, w0, #0xff
  41301c:	cmp	w0, #0x9
  413020:	b.hi	413058 <clear@@Base+0xf9ec>  // b.pmore
  413024:	mov	x0, #0x0                   	// #0
  413028:	add	x0, x0, x0, lsl #2
  41302c:	and	x2, x2, #0xff
  413030:	add	x0, x2, x0, lsl #1
  413034:	sub	x0, x0, #0x30
  413038:	ldrb	w2, [x4], #1
  41303c:	sub	w3, w2, #0x30
  413040:	and	w3, w3, #0xff
  413044:	cmp	w3, #0x9
  413048:	b.ls	413028 <clear@@Base+0xf9bc>  // b.plast
  41304c:	cbz	x1, 413054 <clear@@Base+0xf9e8>
  413050:	str	x4, [x1]
  413054:	ret
  413058:	mov	x0, #0x0                   	// #0
  41305c:	b	41304c <clear@@Base+0xf9e0>
  413060:	mov	x4, x0
  413064:	ldrb	w3, [x4], #1
  413068:	sub	w0, w3, #0x30
  41306c:	and	w0, w0, #0xff
  413070:	cmp	w0, #0x9
  413074:	b.hi	4130a8 <clear@@Base+0xfa3c>  // b.pmore
  413078:	mov	w0, #0x0                   	// #0
  41307c:	add	w0, w0, w0, lsl #2
  413080:	add	w0, w3, w0, lsl #1
  413084:	sub	w0, w0, #0x30
  413088:	ldrb	w3, [x4], #1
  41308c:	sub	w2, w3, #0x30
  413090:	and	w2, w2, #0xff
  413094:	cmp	w2, #0x9
  413098:	b.ls	41307c <clear@@Base+0xfa10>  // b.plast
  41309c:	cbz	x1, 4130a4 <clear@@Base+0xfa38>
  4130a0:	str	x4, [x1]
  4130a4:	ret
  4130a8:	mov	w0, #0x0                   	// #0
  4130ac:	b	41309c <clear@@Base+0xfa30>
  4130b0:	stp	x29, x30, [sp, #-16]!
  4130b4:	mov	x29, sp
  4130b8:	bl	416e0c <winch@@Base+0x1028>
  4130bc:	cmp	w0, #0xa
  4130c0:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  4130c4:	b.eq	4130d4 <clear@@Base+0xfa68>  // b.none
  4130c8:	cmp	w0, #0x20
  4130cc:	ccmn	w0, #0x2, #0x4, ne  // ne = any
  4130d0:	b.ne	4130dc <clear@@Base+0xfa70>  // b.any
  4130d4:	ldp	x29, x30, [sp], #16
  4130d8:	ret
  4130dc:	sxtw	x0, w0
  4130e0:	bl	4078c8 <clear@@Base+0x425c>
  4130e4:	b	4130d4 <clear@@Base+0xfa68>

00000000004130e8 <error@@Base>:
  4130e8:	stp	x29, x30, [sp, #-48]!
  4130ec:	mov	x29, sp
  4130f0:	stp	x19, x20, [sp, #16]
  4130f4:	str	x21, [sp, #32]
  4130f8:	mov	x20, x0
  4130fc:	mov	x21, x1
  413100:	adrp	x1, 43b000 <PC+0x47b8>
  413104:	ldr	w0, [x1, #652]
  413108:	add	w0, w0, #0x1
  41310c:	str	w0, [x1, #652]
  413110:	adrp	x0, 436000 <winch@@Base+0x2021c>
  413114:	ldr	w19, [x0, #2132]
  413118:	cbz	w19, 41314c <error@@Base+0x64>
  41311c:	adrp	x0, 43b000 <PC+0x47b8>
  413120:	ldr	w19, [x0, #324]
  413124:	cbz	w19, 41314c <error@@Base+0x64>
  413128:	adrp	x0, 43b000 <PC+0x47b8>
  41312c:	ldr	w0, [x0, #624]
  413130:	cbz	w0, 41318c <error@@Base+0xa4>
  413134:	bl	4036c0 <clear@@Base+0x54>
  413138:	bl	403844 <clear@@Base+0x1d8>
  41313c:	mov	w0, #0x8                   	// #8
  413140:	bl	40379c <clear@@Base+0x130>
  413144:	adrp	x0, 43b000 <PC+0x47b8>
  413148:	ldr	w19, [x0, #372]
  41314c:	mov	x1, x21
  413150:	mov	x0, x20
  413154:	bl	412edc <clear@@Base+0xf870>
  413158:	mov	w20, w0
  41315c:	adrp	x1, 436000 <winch@@Base+0x2021c>
  413160:	ldr	w1, [x1, #2132]
  413164:	cbz	w1, 413174 <error@@Base+0x8c>
  413168:	adrp	x0, 43b000 <PC+0x47b8>
  41316c:	ldr	w0, [x0, #324]
  413170:	cbnz	w0, 413194 <error@@Base+0xac>
  413174:	mov	w0, #0xa                   	// #10
  413178:	bl	412c4c <clear@@Base+0xf5e0>
  41317c:	ldp	x19, x20, [sp, #16]
  413180:	ldr	x21, [sp, #32]
  413184:	ldp	x29, x30, [sp], #48
  413188:	ret
  41318c:	bl	40c484 <clear@@Base+0x8e18>
  413190:	b	413134 <error@@Base+0x4c>
  413194:	adrp	x0, 436000 <winch@@Base+0x2021c>
  413198:	add	x0, x0, #0x7b8
  41319c:	add	x0, x0, #0x8
  4131a0:	bl	412d5c <clear@@Base+0xf6f0>
  4131a4:	bl	4036c0 <clear@@Base+0x54>
  4131a8:	adrp	x0, 43b000 <PC+0x47b8>
  4131ac:	ldr	w1, [x0, #400]
  4131b0:	add	w1, w1, #0x11
  4131b4:	add	w19, w19, w20
  4131b8:	add	w19, w1, w19
  4131bc:	bl	4130b0 <clear@@Base+0xfa44>
  4131c0:	bl	403480 <setlocale@plt+0x1860>
  4131c4:	bl	403698 <clear@@Base+0x2c>
  4131c8:	adrp	x0, 43b000 <PC+0x47b8>
  4131cc:	ldr	w0, [x0, #396]
  4131d0:	cmp	w0, w19
  4131d4:	b.gt	4131e4 <error@@Base+0xfc>
  4131d8:	adrp	x0, 43b000 <PC+0x47b8>
  4131dc:	mov	w1, #0x1                   	// #1
  4131e0:	str	w1, [x0, #468]
  4131e4:	bl	412bcc <clear@@Base+0xf560>
  4131e8:	b	41317c <error@@Base+0x94>
  4131ec:	stp	x29, x30, [sp, #-32]!
  4131f0:	mov	x29, sp
  4131f4:	stp	x19, x20, [sp, #16]
  4131f8:	mov	x19, x0
  4131fc:	mov	x20, x1
  413200:	bl	4036c0 <clear@@Base+0x54>
  413204:	bl	403844 <clear@@Base+0x1d8>
  413208:	mov	w0, #0x8                   	// #8
  41320c:	bl	40379c <clear@@Base+0x130>
  413210:	mov	x1, x20
  413214:	mov	x0, x19
  413218:	bl	412edc <clear@@Base+0xf870>
  41321c:	adrp	x0, 436000 <winch@@Base+0x2021c>
  413220:	add	x0, x0, #0x7b8
  413224:	add	x0, x0, #0x20
  413228:	bl	412d5c <clear@@Base+0xf6f0>
  41322c:	bl	4036c0 <clear@@Base+0x54>
  413230:	bl	412bcc <clear@@Base+0xf560>
  413234:	adrp	x0, 43b000 <PC+0x47b8>
  413238:	mov	w1, #0x1                   	// #1
  41323c:	str	w1, [x0, #656]
  413240:	ldp	x19, x20, [sp, #16]
  413244:	ldp	x29, x30, [sp], #32
  413248:	ret
  41324c:	stp	x29, x30, [sp, #-32]!
  413250:	mov	x29, sp
  413254:	stp	x19, x20, [sp, #16]
  413258:	mov	x19, x0
  41325c:	mov	x20, x1
  413260:	adrp	x0, 436000 <winch@@Base+0x2021c>
  413264:	ldr	w0, [x0, #2132]
  413268:	cbz	w0, 413278 <error@@Base+0x190>
  41326c:	adrp	x0, 43b000 <PC+0x47b8>
  413270:	ldr	w0, [x0, #324]
  413274:	cbnz	w0, 4132bc <error@@Base+0x1d4>
  413278:	mov	x1, x20
  41327c:	mov	x0, x19
  413280:	bl	412edc <clear@@Base+0xf870>
  413284:	bl	416e0c <winch@@Base+0x1028>
  413288:	mov	w19, w0
  41328c:	adrp	x0, 436000 <winch@@Base+0x2021c>
  413290:	ldr	w0, [x0, #2132]
  413294:	cbz	w0, 4132a4 <error@@Base+0x1bc>
  413298:	adrp	x0, 43b000 <PC+0x47b8>
  41329c:	ldr	w0, [x0, #324]
  4132a0:	cbnz	w0, 4132c4 <error@@Base+0x1dc>
  4132a4:	mov	w0, #0xa                   	// #10
  4132a8:	bl	412c4c <clear@@Base+0xf5e0>
  4132ac:	mov	w0, w19
  4132b0:	ldp	x19, x20, [sp, #16]
  4132b4:	ldp	x29, x30, [sp], #32
  4132b8:	ret
  4132bc:	bl	403844 <clear@@Base+0x1d8>
  4132c0:	b	413278 <error@@Base+0x190>
  4132c4:	bl	403480 <setlocale@plt+0x1860>
  4132c8:	adrp	x0, 43b000 <PC+0x47b8>
  4132cc:	ldr	w0, [x0, #396]
  4132d0:	cmp	w0, #0x0
  4132d4:	b.le	4132e0 <error@@Base+0x1f8>
  4132d8:	bl	412bcc <clear@@Base+0xf560>
  4132dc:	b	4132ac <error@@Base+0x1c4>
  4132e0:	adrp	x0, 43b000 <PC+0x47b8>
  4132e4:	mov	w1, #0x1                   	// #1
  4132e8:	str	w1, [x0, #468]
  4132ec:	b	4132d8 <error@@Base+0x1f0>
  4132f0:	stp	x29, x30, [sp, #-48]!
  4132f4:	mov	x29, sp
  4132f8:	stp	x19, x20, [sp, #16]
  4132fc:	mov	w20, #0x0                   	// #0
  413300:	tbz	w1, #12, 413314 <error@@Base+0x22c>
  413304:	mov	w0, w20
  413308:	ldp	x19, x20, [sp, #16]
  41330c:	ldp	x29, x30, [sp], #48
  413310:	ret
  413314:	stp	x21, x22, [sp, #32]
  413318:	mov	x20, x0
  41331c:	mov	x19, x2
  413320:	mov	w21, w3
  413324:	mov	w1, #0x40                  	// #64
  413328:	mov	w0, #0x1                   	// #1
  41332c:	bl	401ec0 <setlocale@plt+0x2a0>
  413330:	mov	x22, x0
  413334:	mov	w2, #0x1                   	// #1
  413338:	mov	x1, x20
  41333c:	bl	401b70 <regcomp@plt>
  413340:	mov	w20, w0
  413344:	cbnz	w0, 413368 <error@@Base+0x280>
  413348:	ldr	x0, [x19]
  41334c:	cbz	x0, 41335c <error@@Base+0x274>
  413350:	bl	401b60 <regfree@plt>
  413354:	ldr	x0, [x19]
  413358:	bl	401a90 <free@plt>
  41335c:	str	x22, [x19]
  413360:	ldp	x21, x22, [sp, #32]
  413364:	b	413304 <error@@Base+0x21c>
  413368:	mov	x0, x22
  41336c:	bl	401a90 <free@plt>
  413370:	mov	w20, #0xffffffff            	// #-1
  413374:	cbnz	w21, 413380 <error@@Base+0x298>
  413378:	ldp	x21, x22, [sp, #32]
  41337c:	b	413304 <error@@Base+0x21c>
  413380:	mov	x1, #0x0                   	// #0
  413384:	adrp	x0, 41c000 <winch@@Base+0x621c>
  413388:	add	x0, x0, #0x828
  41338c:	bl	4130e8 <error@@Base>
  413390:	ldp	x21, x22, [sp, #32]
  413394:	b	413304 <error@@Base+0x21c>
  413398:	stp	x29, x30, [sp, #-48]!
  41339c:	mov	x29, sp
  4133a0:	stp	x19, x20, [sp, #16]
  4133a4:	stp	x21, x22, [sp, #32]
  4133a8:	mov	x19, x0
  4133ac:	mov	w20, w1
  4133b0:	mov	x21, x2
  4133b4:	adrp	x0, 43b000 <PC+0x47b8>
  4133b8:	ldr	w0, [x0, #504]
  4133bc:	cmp	w0, #0x2
  4133c0:	b.eq	4133d8 <error@@Base+0x2f0>  // b.none
  4133c4:	mov	w3, #0x1                   	// #1
  4133c8:	mov	x0, x19
  4133cc:	bl	4132f0 <error@@Base+0x208>
  4133d0:	mov	w20, w0
  4133d4:	b	413434 <error@@Base+0x34c>
  4133d8:	mov	x0, x19
  4133dc:	bl	4017b0 <strlen@plt>
  4133e0:	mov	w1, #0x1                   	// #1
  4133e4:	bl	409734 <clear@@Base+0x60c8>
  4133e8:	mov	w1, w0
  4133ec:	mov	w0, #0x1                   	// #1
  4133f0:	bl	401ec0 <setlocale@plt+0x2a0>
  4133f4:	mov	x22, x0
  4133f8:	mov	w4, #0x1                   	// #1
  4133fc:	mov	x3, #0x0                   	// #0
  413400:	mov	x2, #0x0                   	// #0
  413404:	mov	x1, x19
  413408:	bl	409798 <clear@@Base+0x612c>
  41340c:	mov	w3, #0x1                   	// #1
  413410:	mov	x2, x21
  413414:	mov	w1, w20
  413418:	mov	x0, x22
  41341c:	bl	4132f0 <error@@Base+0x208>
  413420:	mov	w20, w0
  413424:	cmp	x19, x22
  413428:	b.eq	413434 <error@@Base+0x34c>  // b.none
  41342c:	mov	x0, x22
  413430:	bl	401a90 <free@plt>
  413434:	mov	w0, w20
  413438:	ldp	x19, x20, [sp, #16]
  41343c:	ldp	x21, x22, [sp, #32]
  413440:	ldp	x29, x30, [sp], #48
  413444:	ret
  413448:	stp	x29, x30, [sp, #-32]!
  41344c:	mov	x29, sp
  413450:	str	x19, [sp, #16]
  413454:	mov	x19, x0
  413458:	ldr	x0, [x0]
  41345c:	cbz	x0, 41346c <error@@Base+0x384>
  413460:	bl	401b60 <regfree@plt>
  413464:	ldr	x0, [x19]
  413468:	bl	401a90 <free@plt>
  41346c:	str	xzr, [x19]
  413470:	ldr	x19, [sp, #16]
  413474:	ldp	x29, x30, [sp], #32
  413478:	ret
  41347c:	stp	x29, x30, [sp, #-32]!
  413480:	mov	x29, sp
  413484:	str	xzr, [sp, #24]
  413488:	mov	w3, #0x0                   	// #0
  41348c:	add	x2, sp, #0x18
  413490:	mov	w1, #0x0                   	// #0
  413494:	bl	4132f0 <error@@Base+0x208>
  413498:	cbz	w0, 4134a8 <error@@Base+0x3c0>
  41349c:	mov	w0, #0x0                   	// #0
  4134a0:	ldp	x29, x30, [sp], #32
  4134a4:	ret
  4134a8:	add	x0, sp, #0x18
  4134ac:	bl	413448 <error@@Base+0x360>
  4134b0:	mov	w0, #0x1                   	// #1
  4134b4:	b	4134a0 <error@@Base+0x3b8>
  4134b8:	cmp	x0, #0x0
  4134bc:	cset	w0, eq  // eq = none
  4134c0:	ret
  4134c4:	stp	x29, x30, [sp, #-80]!
  4134c8:	mov	x29, sp
  4134cc:	stp	x19, x20, [sp, #16]
  4134d0:	stp	x21, x22, [sp, #32]
  4134d4:	stp	x23, x24, [sp, #48]
  4134d8:	mov	x19, x2
  4134dc:	mov	w21, w3
  4134e0:	mov	x24, x4
  4134e4:	mov	x23, x5
  4134e8:	mov	w20, w7
  4134ec:	str	xzr, [x5]
  4134f0:	str	xzr, [x4]
  4134f4:	tbz	w20, #12, 413598 <error@@Base+0x4b0>
  4134f8:	mov	x22, x1
  4134fc:	mov	x0, x1
  413500:	bl	4017b0 <strlen@plt>
  413504:	add	x0, x22, w0, sxtw
  413508:	add	x21, x19, w21, sxtw
  41350c:	cmp	x19, x21
  413510:	b.cs	413614 <error@@Base+0x52c>  // b.hs, b.nlast
  413514:	adrp	x1, 43b000 <PC+0x47b8>
  413518:	ldr	w5, [x1, #504]
  41351c:	b	41357c <error@@Base+0x494>
  413520:	cmp	w3, w6
  413524:	b.ne	413568 <error@@Base+0x480>  // b.any
  413528:	cmp	x0, x2
  41352c:	ccmp	x21, x7, #0x4, ne  // ne = any
  413530:	b.eq	413568 <error@@Base+0x480>  // b.none
  413534:	add	x2, x2, #0x1
  413538:	add	x7, x7, #0x1
  41353c:	ldrb	w6, [x2]
  413540:	ldrb	w3, [x7]
  413544:	cmp	w5, #0x2
  413548:	b.ne	413520 <error@@Base+0x438>  // b.any
  41354c:	sub	w4, w6, #0x41
  413550:	and	w4, w4, #0xff
  413554:	add	w1, w6, #0x20
  413558:	and	w1, w1, #0xff
  41355c:	cmp	w4, #0x1a
  413560:	csel	w6, w1, w6, cc  // cc = lo, ul, last
  413564:	b	413520 <error@@Base+0x438>
  413568:	cmp	x0, x2
  41356c:	b.eq	413588 <error@@Base+0x4a0>  // b.none
  413570:	add	x19, x19, #0x1
  413574:	cmp	x21, x19
  413578:	b.eq	413614 <error@@Base+0x52c>  // b.none
  41357c:	mov	x7, x19
  413580:	mov	x2, x22
  413584:	b	41353c <error@@Base+0x454>
  413588:	str	x19, [x24]
  41358c:	str	x7, [x23]
  413590:	mov	w1, #0x1                   	// #1
  413594:	b	4135e0 <error@@Base+0x4f8>
  413598:	cmp	w6, #0x0
  41359c:	cset	w4, ne  // ne = any
  4135a0:	str	wzr, [sp, #72]
  4135a4:	str	w3, [sp, #76]
  4135a8:	orr	w4, w4, #0x4
  4135ac:	add	x3, sp, #0x48
  4135b0:	mov	x2, #0x1                   	// #1
  4135b4:	mov	x1, x19
  4135b8:	bl	401b50 <regexec@plt>
  4135bc:	cmp	w0, #0x0
  4135c0:	cset	w1, eq  // eq = none
  4135c4:	cbnz	w0, 4135e0 <error@@Base+0x4f8>
  4135c8:	ldrsw	x0, [sp, #72]
  4135cc:	add	x0, x19, x0
  4135d0:	str	x0, [x24]
  4135d4:	ldrsw	x2, [sp, #76]
  4135d8:	add	x19, x19, x2
  4135dc:	str	x19, [x23]
  4135e0:	and	w20, w20, #0x100
  4135e4:	cmp	w1, #0x0
  4135e8:	mov	w0, #0x1                   	// #1
  4135ec:	ccmp	w20, #0x0, #0x0, ne  // ne = any
  4135f0:	b.eq	413600 <error@@Base+0x518>  // b.none
  4135f4:	cmp	w20, #0x0
  4135f8:	ccmp	w1, #0x0, #0x0, ne  // ne = any
  4135fc:	cset	w0, eq  // eq = none
  413600:	ldp	x19, x20, [sp, #16]
  413604:	ldp	x21, x22, [sp, #32]
  413608:	ldp	x23, x24, [sp, #48]
  41360c:	ldp	x29, x30, [sp], #80
  413610:	ret
  413614:	and	w20, w20, #0x100
  413618:	mov	w1, #0x0                   	// #0
  41361c:	b	4135f4 <error@@Base+0x50c>
  413620:	adrp	x0, 41c000 <winch@@Base+0x621c>
  413624:	add	x0, x0, #0x838
  413628:	ret
  41362c:	cmn	w0, #0x2
  413630:	b.eq	413664 <error@@Base+0x57c>  // b.none
  413634:	cmn	w0, #0x1
  413638:	b.eq	413654 <error@@Base+0x56c>  // b.none
  41363c:	cmn	w0, #0x3
  413640:	b.eq	413674 <error@@Base+0x58c>  // b.none
  413644:	adrp	x1, 43a000 <PC+0x37b8>
  413648:	ldr	x1, [x1, #2160]
  41364c:	ldr	x0, [x1, w0, sxtw #3]
  413650:	ret
  413654:	adrp	x0, 43b000 <PC+0x47b8>
  413658:	ldr	w0, [x0, #384]
  41365c:	sub	w0, w0, #0x2
  413660:	b	413644 <error@@Base+0x55c>
  413664:	adrp	x0, 43b000 <PC+0x47b8>
  413668:	ldr	w0, [x0, #384]
  41366c:	sub	w0, w0, #0x1
  413670:	b	413644 <error@@Base+0x55c>
  413674:	adrp	x0, 43b000 <PC+0x47b8>
  413678:	ldr	w0, [x0, #384]
  41367c:	sub	w0, w0, #0x1
  413680:	add	w0, w0, w0, lsr #31
  413684:	asr	w0, w0, #1
  413688:	b	413644 <error@@Base+0x55c>
  41368c:	adrp	x1, 43b000 <PC+0x47b8>
  413690:	ldr	w2, [x1, #384]
  413694:	cmp	w2, #0x1
  413698:	b.le	4136cc <error@@Base+0x5e4>
  41369c:	adrp	x1, 43a000 <PC+0x37b8>
  4136a0:	ldr	x4, [x1, #2160]
  4136a4:	mov	x1, #0x1                   	// #1
  4136a8:	sub	x5, x4, #0x8
  4136ac:	adrp	x3, 43b000 <PC+0x47b8>
  4136b0:	add	x3, x3, #0x180
  4136b4:	ldr	x2, [x4, x1, lsl #3]
  4136b8:	str	x2, [x5, x1, lsl #3]
  4136bc:	ldr	w2, [x3]
  4136c0:	add	x1, x1, #0x1
  4136c4:	cmp	w2, w1
  4136c8:	b.gt	4136b4 <error@@Base+0x5cc>
  4136cc:	adrp	x1, 43a000 <PC+0x37b8>
  4136d0:	ldr	x1, [x1, #2160]
  4136d4:	add	x2, x1, w2, sxtw #3
  4136d8:	stur	x0, [x2, #-8]
  4136dc:	ret
  4136e0:	adrp	x1, 43b000 <PC+0x47b8>
  4136e4:	ldr	w1, [x1, #384]
  4136e8:	sub	w1, w1, #0x1
  4136ec:	cmp	w1, #0x0
  4136f0:	b.le	413718 <error@@Base+0x630>
  4136f4:	adrp	x2, 43a000 <PC+0x37b8>
  4136f8:	ldr	x3, [x2, #2160]
  4136fc:	sxtw	x1, w1
  413700:	sub	x4, x3, #0x8
  413704:	ldr	x2, [x4, x1, lsl #3]
  413708:	str	x2, [x3, x1, lsl #3]
  41370c:	sub	x1, x1, #0x1
  413710:	cmp	w1, #0x0
  413714:	b.gt	413704 <error@@Base+0x61c>
  413718:	adrp	x1, 43a000 <PC+0x37b8>
  41371c:	ldr	x1, [x1, #2160]
  413720:	str	x0, [x1]
  413724:	ret
  413728:	adrp	x0, 43b000 <PC+0x47b8>
  41372c:	ldr	w0, [x0, #384]
  413730:	cmp	w0, #0x0
  413734:	b.le	413764 <error@@Base+0x67c>
  413738:	adrp	x0, 43a000 <PC+0x37b8>
  41373c:	ldr	x4, [x0, #2160]
  413740:	mov	x0, #0x0                   	// #0
  413744:	mov	x3, #0xffffffffffffffff    	// #-1
  413748:	adrp	x2, 43b000 <PC+0x47b8>
  41374c:	add	x2, x2, #0x180
  413750:	str	x3, [x4, x0, lsl #3]
  413754:	add	x0, x0, #0x1
  413758:	ldr	w1, [x2]
  41375c:	cmp	w1, w0
  413760:	b.gt	413750 <error@@Base+0x668>
  413764:	ret
  413768:	adrp	x1, 43a000 <PC+0x37b8>
  41376c:	ldr	x4, [x1, #2160]
  413770:	ldr	x1, [x4]
  413774:	cmp	x1, x0
  413778:	b.gt	4137b8 <error@@Base+0x6d0>
  41377c:	adrp	x1, 43b000 <PC+0x47b8>
  413780:	ldr	w5, [x1, #384]
  413784:	cmp	w5, #0x1
  413788:	b.le	4137c0 <error@@Base+0x6d8>
  41378c:	mov	x1, #0x1                   	// #1
  413790:	ldr	x2, [x4, x1, lsl #3]
  413794:	cmp	x2, x0
  413798:	b.gt	4137b0 <error@@Base+0x6c8>
  41379c:	add	x1, x1, #0x1
  4137a0:	cmp	w5, w1
  4137a4:	b.gt	413790 <error@@Base+0x6a8>
  4137a8:	mov	w0, #0xffffffff            	// #-1
  4137ac:	b	4137b4 <error@@Base+0x6cc>
  4137b0:	sub	w0, w1, #0x1
  4137b4:	ret
  4137b8:	mov	w0, #0xffffffff            	// #-1
  4137bc:	b	4137b4 <error@@Base+0x6cc>
  4137c0:	mov	w0, #0xffffffff            	// #-1
  4137c4:	b	4137b4 <error@@Base+0x6cc>
  4137c8:	cmp	w0, w1
  4137cc:	b.gt	413800 <error@@Base+0x718>
  4137d0:	adrp	x2, 43a000 <PC+0x37b8>
  4137d4:	ldr	x3, [x2, #2160]
  4137d8:	sxtw	x0, w0
  4137dc:	ldr	x2, [x3, x0, lsl #3]
  4137e0:	add	x2, x2, #0x1
  4137e4:	cmp	x2, #0x1
  4137e8:	b.hi	413808 <error@@Base+0x720>  // b.pmore
  4137ec:	add	x0, x0, #0x1
  4137f0:	cmp	w1, w0
  4137f4:	b.ge	4137dc <error@@Base+0x6f4>  // b.tcont
  4137f8:	mov	w0, #0x1                   	// #1
  4137fc:	b	41380c <error@@Base+0x724>
  413800:	mov	w0, #0x1                   	// #1
  413804:	b	41380c <error@@Base+0x724>
  413808:	mov	w0, #0x0                   	// #0
  41380c:	ret
  413810:	stp	x29, x30, [sp, #-16]!
  413814:	mov	x29, sp
  413818:	adrp	x0, 43b000 <PC+0x47b8>
  41381c:	ldr	w1, [x0, #384]
  413820:	sub	w1, w1, #0x1
  413824:	mov	w0, #0x0                   	// #0
  413828:	bl	4137c8 <error@@Base+0x6e0>
  41382c:	ldp	x29, x30, [sp], #16
  413830:	ret
  413834:	tbnz	w1, #31, 4138a8 <error@@Base+0x7c0>
  413838:	cbnz	w1, 4138b0 <error@@Base+0x7c8>
  41383c:	adrp	x2, 43b000 <PC+0x47b8>
  413840:	ldr	w5, [x2, #384]
  413844:	sub	w5, w5, #0x2
  413848:	mov	w4, #0x1                   	// #1
  41384c:	adrp	x2, 43a000 <PC+0x37b8>
  413850:	ldr	x3, [x2, #2160]
  413854:	sxtw	x2, w1
  413858:	add	x6, x3, w1, sxtw #3
  41385c:	ldr	x7, [x3, x2, lsl #3]
  413860:	cmn	x7, #0x1
  413864:	b.ne	4138c8 <error@@Base+0x7e0>  // b.any
  413868:	cmp	w5, w1
  41386c:	b.eq	41389c <error@@Base+0x7b4>  // b.none
  413870:	sbfiz	x7, x4, #3, #32
  413874:	add	x2, x2, w4, sxtw
  413878:	add	x2, x3, x2, lsl #3
  41387c:	add	w1, w1, w4
  413880:	mov	x6, x2
  413884:	ldr	x3, [x2]
  413888:	cmn	x3, #0x1
  41388c:	b.ne	4138c8 <error@@Base+0x7e0>  // b.any
  413890:	add	x2, x2, x7
  413894:	cmp	w1, w5
  413898:	b.ne	41387c <error@@Base+0x794>  // b.any
  41389c:	mov	x1, #0xffffffffffffffff    	// #-1
  4138a0:	str	x1, [x0]
  4138a4:	b	4138d8 <error@@Base+0x7f0>
  4138a8:	cmn	w1, #0x2
  4138ac:	b.ge	4138dc <error@@Base+0x7f4>  // b.tcont
  4138b0:	adrp	x2, 43a000 <PC+0x37b8>
  4138b4:	ldr	x2, [x2, #2160]
  4138b8:	add	x6, x2, w1, sxtw #3
  4138bc:	ldr	x2, [x2, w1, sxtw #3]
  4138c0:	cmn	x2, #0x1
  4138c4:	b.eq	4138f4 <error@@Base+0x80c>  // b.none
  4138c8:	add	w1, w1, #0x1
  4138cc:	str	w1, [x0, #8]
  4138d0:	ldr	x1, [x6]
  4138d4:	str	x1, [x0]
  4138d8:	ret
  4138dc:	adrp	x1, 43b000 <PC+0x47b8>
  4138e0:	ldr	w1, [x1, #384]
  4138e4:	sub	w1, w1, #0x2
  4138e8:	mov	w5, #0x0                   	// #0
  4138ec:	mov	w4, #0xffffffff            	// #-1
  4138f0:	b	41384c <error@@Base+0x764>
  4138f4:	mov	x1, #0xffffffffffffffff    	// #-1
  4138f8:	str	x1, [x0]
  4138fc:	b	4138d8 <error@@Base+0x7f0>
  413900:	adrp	x0, 43b000 <PC+0x47b8>
  413904:	ldr	w1, [x0, #384]
  413908:	adrp	x0, 43a000 <PC+0x37b8>
  41390c:	ldr	w0, [x0, #2168]
  413910:	cmp	w1, w0
  413914:	b.le	4139a0 <error@@Base+0x8b8>
  413918:	stp	x29, x30, [sp, #-48]!
  41391c:	mov	x29, sp
  413920:	stp	x19, x20, [sp, #16]
  413924:	adrp	x0, 43a000 <PC+0x37b8>
  413928:	ldr	x19, [x0, #2160]
  41392c:	cbz	x19, 413994 <error@@Base+0x8ac>
  413930:	mov	w1, #0x0                   	// #0
  413934:	add	x0, sp, #0x20
  413938:	bl	413834 <error@@Base+0x74c>
  41393c:	mov	x0, x19
  413940:	bl	401a90 <free@plt>
  413944:	adrp	x20, 43b000 <PC+0x47b8>
  413948:	mov	w1, #0x8                   	// #8
  41394c:	ldr	w0, [x20, #384]
  413950:	bl	401ec0 <setlocale@plt+0x2a0>
  413954:	mov	x19, x0
  413958:	adrp	x0, 43a000 <PC+0x37b8>
  41395c:	add	x1, x0, #0x870
  413960:	str	x19, [x0, #2160]
  413964:	ldr	w0, [x20, #384]
  413968:	str	w0, [x1, #8]
  41396c:	bl	413728 <error@@Base+0x640>
  413970:	ldr	x1, [sp, #32]
  413974:	cmn	x1, #0x1
  413978:	b.eq	413988 <error@@Base+0x8a0>  // b.none
  41397c:	ldrsw	x0, [sp, #40]
  413980:	add	x19, x19, x0, lsl #3
  413984:	stur	x1, [x19, #-8]
  413988:	ldp	x19, x20, [sp, #16]
  41398c:	ldp	x29, x30, [sp], #48
  413990:	ret
  413994:	mov	x0, #0xffffffffffffffff    	// #-1
  413998:	str	x0, [sp, #32]
  41399c:	b	413944 <error@@Base+0x85c>
  4139a0:	ret
  4139a4:	tbnz	w0, #31, 4139c8 <error@@Base+0x8e0>
  4139a8:	cmp	w0, #0x0
  4139ac:	csinc	w0, w0, wzr, gt
  4139b0:	adrp	x1, 43b000 <PC+0x47b8>
  4139b4:	ldr	w1, [x1, #384]
  4139b8:	cmp	w1, w0
  4139bc:	csel	w0, w1, w0, le
  4139c0:	sub	w0, w0, #0x1
  4139c4:	ret
  4139c8:	adrp	x1, 43b000 <PC+0x47b8>
  4139cc:	ldr	w1, [x1, #384]
  4139d0:	add	w0, w0, w1
  4139d4:	b	4139a8 <error@@Base+0x8c0>
  4139d8:	mov	w3, #0x1                   	// #1
  4139dc:	b	4139f4 <error@@Base+0x90c>
  4139e0:	cmp	w1, #0x3f
  4139e4:	b.eq	413a24 <error@@Base+0x93c>  // b.none
  4139e8:	add	x0, x0, #0x2
  4139ec:	cmp	w1, #0x5c
  4139f0:	csel	x0, x0, x2, eq  // eq = none
  4139f4:	add	x2, x0, #0x1
  4139f8:	ldrb	w1, [x0, #1]
  4139fc:	cmp	w1, #0x3a
  413a00:	b.eq	413a30 <error@@Base+0x948>  // b.none
  413a04:	b.hi	4139e0 <error@@Base+0x8f8>  // b.pmore
  413a08:	cbz	w1, 413a20 <error@@Base+0x938>
  413a0c:	mov	x0, x2
  413a10:	cmp	w1, #0x2e
  413a14:	b.ne	4139f4 <error@@Base+0x90c>  // b.any
  413a18:	subs	w3, w3, #0x1
  413a1c:	b.ne	4139f4 <error@@Base+0x90c>  // b.any
  413a20:	ret
  413a24:	add	w3, w3, #0x1
  413a28:	mov	x0, x2
  413a2c:	b	4139f4 <error@@Base+0x90c>
  413a30:	cmp	w3, #0x1
  413a34:	b.eq	413a40 <error@@Base+0x958>  // b.none
  413a38:	mov	x0, x2
  413a3c:	b	4139f4 <error@@Base+0x90c>
  413a40:	mov	x0, x2
  413a44:	b	413a20 <error@@Base+0x938>
  413a48:	stp	x29, x30, [sp, #-48]!
  413a4c:	mov	x29, sp
  413a50:	stp	x19, x20, [sp, #16]
  413a54:	stp	x21, x22, [sp, #32]
  413a58:	mov	x22, x0
  413a5c:	bl	4017b0 <strlen@plt>
  413a60:	adrp	x2, 43a000 <PC+0x37b8>
  413a64:	add	x1, x2, #0x880
  413a68:	ldr	x20, [x2, #2176]
  413a6c:	add	x2, x20, w0, sxtw
  413a70:	add	x1, x1, #0x808
  413a74:	adrp	x19, 43a000 <PC+0x37b8>
  413a78:	add	x19, x19, #0x880
  413a7c:	sub	w19, w19, w20
  413a80:	add	w19, w19, #0x807
  413a84:	cmp	x1, x2
  413a88:	csel	w19, w0, w19, hi  // hi = pmore
  413a8c:	sxtw	x21, w19
  413a90:	mov	x2, x21
  413a94:	mov	x1, x22
  413a98:	mov	x0, x20
  413a9c:	bl	401b80 <strncpy@plt>
  413aa0:	add	x21, x20, x21
  413aa4:	adrp	x0, 43a000 <PC+0x37b8>
  413aa8:	str	x21, [x0, #2176]
  413aac:	strb	wzr, [x20, w19, sxtw]
  413ab0:	ldp	x19, x20, [sp, #16]
  413ab4:	ldp	x21, x22, [sp, #32]
  413ab8:	ldp	x29, x30, [sp], #48
  413abc:	ret
  413ac0:	stp	x29, x30, [sp, #-16]!
  413ac4:	mov	x29, sp
  413ac8:	adrp	x0, 417000 <winch@@Base+0x121c>
  413acc:	add	x0, x0, #0x998
  413ad0:	bl	413a48 <error@@Base+0x960>
  413ad4:	ldp	x29, x30, [sp], #16
  413ad8:	ret
  413adc:	stp	x29, x30, [sp, #-32]!
  413ae0:	mov	x29, sp
  413ae4:	stp	x19, x20, [sp, #16]
  413ae8:	mov	w19, w0
  413aec:	bl	41362c <error@@Base+0x544>
  413af0:	cmp	w19, #0x0
  413af4:	ccmn	x0, #0x1, #0x0, ge  // ge = tcont
  413af8:	adrp	x20, 43b000 <PC+0x47b8>
  413afc:	add	x20, x20, #0x180
  413b00:	b.ne	413b2c <error@@Base+0xa44>  // b.any
  413b04:	ldr	w0, [x20]
  413b08:	sub	w0, w0, #0x1
  413b0c:	cmp	w0, w19
  413b10:	b.le	413b40 <error@@Base+0xa58>
  413b14:	add	w19, w19, #0x1
  413b18:	mov	w0, w19
  413b1c:	bl	41362c <error@@Base+0x544>
  413b20:	cmp	w19, #0x0
  413b24:	ccmn	x0, #0x1, #0x0, ge  // ge = tcont
  413b28:	b.eq	413b04 <error@@Base+0xa1c>  // b.none
  413b2c:	cmn	x0, #0x1
  413b30:	b.eq	413b40 <error@@Base+0xa58>  // b.none
  413b34:	ldp	x19, x20, [sp, #16]
  413b38:	ldp	x29, x30, [sp], #32
  413b3c:	ret
  413b40:	bl	403bf4 <clear@@Base+0x588>
  413b44:	b	413b34 <error@@Base+0xa4c>
  413b48:	ldrb	w2, [x0]
  413b4c:	sub	w2, w2, #0x50
  413b50:	and	w2, w2, #0xff
  413b54:	cmp	w2, #0x20
  413b58:	b.hi	413c1c <error@@Base+0xb34>  // b.pmore
  413b5c:	stp	x29, x30, [sp, #-32]!
  413b60:	mov	x29, sp
  413b64:	stp	x19, x20, [sp, #16]
  413b68:	mov	x19, x1
  413b6c:	mov	x3, #0x1                   	// #1
  413b70:	lsl	x2, x3, x2
  413b74:	mov	x3, #0x100000001           	// #4294967297
  413b78:	movk	x3, #0x1014, lsl #16
  413b7c:	tst	x2, x3
  413b80:	b.eq	413bb0 <error@@Base+0xac8>  // b.none
  413b84:	add	x20, x0, #0x1
  413b88:	ldrb	w2, [x0, #1]
  413b8c:	cmp	w2, #0x6a
  413b90:	b.eq	413bfc <error@@Base+0xb14>  // b.none
  413b94:	b.ls	413bbc <error@@Base+0xad4>  // b.plast
  413b98:	cmp	w2, #0x6d
  413b9c:	b.eq	413bdc <error@@Base+0xaf4>  // b.none
  413ba0:	cmp	w2, #0x74
  413ba4:	b.ne	413c14 <error@@Base+0xb2c>  // b.any
  413ba8:	str	wzr, [x1]
  413bac:	mov	x0, x20
  413bb0:	ldp	x19, x20, [sp, #16]
  413bb4:	ldp	x29, x30, [sp], #32
  413bb8:	ret
  413bbc:	cmp	w2, #0x42
  413bc0:	b.eq	413bec <error@@Base+0xb04>  // b.none
  413bc4:	cmp	w2, #0x62
  413bc8:	b.ne	413c14 <error@@Base+0xb2c>  // b.any
  413bcc:	mov	w0, #0xffffffff            	// #-1
  413bd0:	str	w0, [x1]
  413bd4:	mov	x0, x20
  413bd8:	b	413bb0 <error@@Base+0xac8>
  413bdc:	mov	w0, #0xfffffffd            	// #-3
  413be0:	str	w0, [x1]
  413be4:	mov	x0, x20
  413be8:	b	413bb0 <error@@Base+0xac8>
  413bec:	mov	w0, #0xfffffffe            	// #-2
  413bf0:	str	w0, [x1]
  413bf4:	mov	x0, x20
  413bf8:	b	413bb0 <error@@Base+0xac8>
  413bfc:	adrp	x0, 43b000 <PC+0x47b8>
  413c00:	ldr	w0, [x0, #564]
  413c04:	bl	4139a4 <error@@Base+0x8bc>
  413c08:	str	w0, [x19]
  413c0c:	mov	x0, x20
  413c10:	b	413bb0 <error@@Base+0xac8>
  413c14:	str	wzr, [x19]
  413c18:	b	413bb0 <error@@Base+0xac8>
  413c1c:	ret
  413c20:	stp	x29, x30, [sp, #-48]!
  413c24:	mov	x29, sp
  413c28:	add	x1, sp, #0x18
  413c2c:	bl	412dfc <clear@@Base+0xf790>
  413c30:	add	x0, sp, #0x18
  413c34:	bl	413a48 <error@@Base+0x960>
  413c38:	ldp	x29, x30, [sp], #48
  413c3c:	ret
  413c40:	stp	x29, x30, [sp, #-32]!
  413c44:	mov	x29, sp
  413c48:	add	x1, sp, #0x10
  413c4c:	bl	412e6c <clear@@Base+0xf800>
  413c50:	add	x0, sp, #0x10
  413c54:	bl	413a48 <error@@Base+0x960>
  413c58:	ldp	x29, x30, [sp], #32
  413c5c:	ret
  413c60:	stp	x29, x30, [sp, #-32]!
  413c64:	mov	x29, sp
  413c68:	stp	x19, x20, [sp, #16]
  413c6c:	adrp	x0, 41c000 <winch@@Base+0x621c>
  413c70:	add	x0, x0, #0x8b0
  413c74:	add	x0, x0, #0x90
  413c78:	bl	401ef8 <setlocale@plt+0x2d8>
  413c7c:	adrp	x1, 43b000 <PC+0x47b8>
  413c80:	str	x0, [x1, #672]
  413c84:	adrp	x0, 43a000 <PC+0x37b8>
  413c88:	ldr	w2, [x0, #812]
  413c8c:	adrp	x1, 41c000 <winch@@Base+0x621c>
  413c90:	add	x1, x1, #0x8b0
  413c94:	add	x1, x1, #0x40
  413c98:	adrp	x0, 41c000 <winch@@Base+0x621c>
  413c9c:	add	x0, x0, #0x8b0
  413ca0:	cmp	w2, #0x0
  413ca4:	csel	x0, x0, x1, ne  // ne = any
  413ca8:	bl	401ef8 <setlocale@plt+0x2d8>
  413cac:	adrp	x20, 43b000 <PC+0x47b8>
  413cb0:	add	x20, x20, #0x2a0
  413cb4:	str	x0, [x20, #8]
  413cb8:	adrp	x19, 41c000 <winch@@Base+0x621c>
  413cbc:	add	x19, x19, #0x8b0
  413cc0:	add	x0, x19, #0xc8
  413cc4:	bl	401ef8 <setlocale@plt+0x2d8>
  413cc8:	str	x0, [x20, #16]
  413ccc:	add	x0, x19, #0x130
  413cd0:	bl	401ef8 <setlocale@plt+0x2d8>
  413cd4:	adrp	x1, 436000 <winch@@Base+0x2021c>
  413cd8:	add	x20, x1, #0x7f8
  413cdc:	str	x0, [x1, #2040]
  413ce0:	add	x0, x19, #0x188
  413ce4:	bl	401ef8 <setlocale@plt+0x2d8>
  413ce8:	str	x0, [x20, #8]
  413cec:	add	x0, x19, #0x1d8
  413cf0:	bl	401ef8 <setlocale@plt+0x2d8>
  413cf4:	str	x0, [x20, #16]
  413cf8:	ldp	x19, x20, [sp, #16]
  413cfc:	ldp	x29, x30, [sp], #32
  413d00:	ret
  413d04:	stp	x29, x30, [sp, #-96]!
  413d08:	mov	x29, sp
  413d0c:	stp	x19, x20, [sp, #16]
  413d10:	stp	x21, x22, [sp, #32]
  413d14:	mov	x19, x0
  413d18:	mov	w21, w1
  413d1c:	adrp	x1, 43a000 <PC+0x37b8>
  413d20:	add	x0, x1, #0x880
  413d24:	add	x0, x0, #0x8
  413d28:	str	x0, [x1, #2176]
  413d2c:	ldrb	w2, [x19]
  413d30:	cbz	w2, 414358 <error@@Base+0x1270>
  413d34:	str	x23, [sp, #48]
  413d38:	add	x22, x1, #0x880
  413d3c:	mov	x23, x0
  413d40:	b	413d64 <error@@Base+0xc7c>
  413d44:	cmp	w2, #0x25
  413d48:	b.eq	414020 <error@@Base+0xf38>  // b.none
  413d4c:	cmp	w2, #0x2e
  413d50:	b.ne	413da0 <error@@Base+0xcb8>  // b.any
  413d54:	add	x0, x19, #0x1
  413d58:	ldrb	w2, [x19, #1]
  413d5c:	cbz	w2, 413dbc <error@@Base+0xcd4>
  413d60:	mov	x19, x0
  413d64:	cmp	w2, #0x3a
  413d68:	b.eq	414010 <error@@Base+0xf28>  // b.none
  413d6c:	b.ls	413d44 <error@@Base+0xc5c>  // b.plast
  413d70:	cmp	w2, #0x3f
  413d74:	b.eq	413db4 <error@@Base+0xccc>  // b.none
  413d78:	cmp	w2, #0x5c
  413d7c:	b.ne	413da0 <error@@Base+0xcb8>  // b.any
  413d80:	add	x20, x19, #0x1
  413d84:	ldrb	w0, [x19, #1]
  413d88:	strb	w0, [sp, #64]
  413d8c:	strb	wzr, [sp, #65]
  413d90:	add	x0, sp, #0x40
  413d94:	bl	413a48 <error@@Base+0x960>
  413d98:	mov	x19, x20
  413d9c:	b	413d54 <error@@Base+0xc6c>
  413da0:	strb	w2, [sp, #64]
  413da4:	strb	wzr, [sp, #65]
  413da8:	add	x0, sp, #0x40
  413dac:	bl	413a48 <error@@Base+0x960>
  413db0:	b	413d54 <error@@Base+0xc6c>
  413db4:	ldrb	w20, [x19, #1]
  413db8:	cbnz	w20, 413e04 <error@@Base+0xd1c>
  413dbc:	adrp	x1, 43a000 <PC+0x37b8>
  413dc0:	add	x0, x1, #0x880
  413dc4:	ldr	x2, [x1, #2176]
  413dc8:	add	x0, x0, #0x8
  413dcc:	cmp	x2, x0
  413dd0:	b.eq	414370 <error@@Base+0x1288>  // b.none
  413dd4:	cmp	w21, #0x0
  413dd8:	b.le	414380 <error@@Base+0x1298>
  413ddc:	sxtw	x21, w21
  413de0:	add	x1, x0, x21
  413de4:	sub	x21, x2, x21
  413de8:	adrp	x0, 43a000 <PC+0x37b8>
  413dec:	add	x0, x0, #0x880
  413df0:	add	x0, x0, #0x8
  413df4:	cmp	x2, x1
  413df8:	csel	x0, x0, x21, cc  // cc = lo, ul, last
  413dfc:	ldr	x23, [sp, #48]
  413e00:	b	414360 <error@@Base+0x1278>
  413e04:	str	wzr, [sp, #92]
  413e08:	add	x1, sp, #0x5c
  413e0c:	add	x0, x19, #0x1
  413e10:	bl	413b48 <error@@Base+0xa60>
  413e14:	mov	x19, x0
  413e18:	ldr	w0, [sp, #92]
  413e1c:	cmp	w20, #0x65
  413e20:	b.eq	413fc4 <error@@Base+0xedc>  // b.none
  413e24:	b.hi	413edc <error@@Base+0xdf4>  // b.pmore
  413e28:	cmp	w20, #0x61
  413e2c:	b.eq	413f9c <error@@Base+0xeb4>  // b.none
  413e30:	b.ls	413e60 <error@@Base+0xd78>  // b.plast
  413e34:	cmp	w20, #0x63
  413e38:	b.eq	413fb0 <error@@Base+0xec8>  // b.none
  413e3c:	cmp	w20, #0x64
  413e40:	b.ne	413ec4 <error@@Base+0xddc>  // b.any
  413e44:	adrp	x1, 43b000 <PC+0x47b8>
  413e48:	ldr	w1, [x1, #508]
  413e4c:	cbz	w1, 413eb4 <error@@Base+0xdcc>
  413e50:	bl	40ffec <clear@@Base+0xc980>
  413e54:	cmp	x0, #0x0
  413e58:	cset	w0, ne  // ne = any
  413e5c:	b	413fa8 <error@@Base+0xec0>
  413e60:	cmp	w20, #0x4c
  413e64:	b.eq	413ea8 <error@@Base+0xdc0>  // b.none
  413e68:	b.ls	413e98 <error@@Base+0xdb0>  // b.plast
  413e6c:	cmp	w20, #0x50
  413e70:	b.ne	413eb4 <error@@Base+0xdcc>  // b.any
  413e74:	bl	40ffec <clear@@Base+0xc980>
  413e78:	cbz	x0, 413eb4 <error@@Base+0xdcc>
  413e7c:	bl	403bf4 <clear@@Base+0x588>
  413e80:	cmp	x0, #0x0
  413e84:	b.le	413eb4 <error@@Base+0xdcc>
  413e88:	bl	40fc38 <clear@@Base+0xc5cc>
  413e8c:	cmp	x0, #0x0
  413e90:	cset	w0, ne  // ne = any
  413e94:	b	413fa8 <error@@Base+0xec0>
  413e98:	cmp	w20, #0x42
  413e9c:	b.eq	414000 <error@@Base+0xf18>  // b.none
  413ea0:	cmp	w20, #0x44
  413ea4:	b.ne	413eb4 <error@@Base+0xdcc>  // b.any
  413ea8:	adrp	x0, 43b000 <PC+0x47b8>
  413eac:	ldr	w0, [x0, #508]
  413eb0:	cbnz	w0, 413fcc <error@@Base+0xee4>
  413eb4:	mov	x0, x19
  413eb8:	bl	4139d8 <error@@Base+0x8f0>
  413ebc:	mov	x19, x0
  413ec0:	b	413d54 <error@@Base+0xc6c>
  413ec4:	cmp	w20, #0x62
  413ec8:	b.ne	413eb4 <error@@Base+0xdcc>  // b.any
  413ecc:	bl	413adc <error@@Base+0x9f4>
  413ed0:	cmn	x0, #0x1
  413ed4:	cset	w0, ne  // ne = any
  413ed8:	b	413fa8 <error@@Base+0xec0>
  413edc:	cmp	w20, #0x6e
  413ee0:	b.eq	413fec <error@@Base+0xf04>  // b.none
  413ee4:	b.ls	413f18 <error@@Base+0xe30>  // b.plast
  413ee8:	cmp	w20, #0x73
  413eec:	b.eq	414000 <error@@Base+0xf18>  // b.none
  413ef0:	cmp	w20, #0x78
  413ef4:	b.ne	413f78 <error@@Base+0xe90>  // b.any
  413ef8:	bl	416d80 <winch@@Base+0xf9c>
  413efc:	cbnz	w0, 413eb4 <error@@Base+0xdcc>
  413f00:	adrp	x0, 436000 <winch@@Base+0x2021c>
  413f04:	ldr	x0, [x0, #2160]
  413f08:	bl	40cb18 <clear@@Base+0x94ac>
  413f0c:	cmp	x0, #0x0
  413f10:	cset	w0, ne  // ne = any
  413f14:	b	413fa8 <error@@Base+0xec0>
  413f18:	cmp	w20, #0x6c
  413f1c:	b.eq	413e44 <error@@Base+0xd5c>  // b.none
  413f20:	b.ls	413f44 <error@@Base+0xe5c>  // b.plast
  413f24:	cmp	w20, #0x6d
  413f28:	b.ne	413eb4 <error@@Base+0xdcc>  // b.any
  413f2c:	bl	416d80 <winch@@Base+0xf9c>
  413f30:	cbz	w0, 413fdc <error@@Base+0xef4>
  413f34:	bl	416d80 <winch@@Base+0xf9c>
  413f38:	cmp	w0, #0x1
  413f3c:	cset	w0, gt
  413f40:	b	413fa8 <error@@Base+0xec0>
  413f44:	sub	w20, w20, #0x66
  413f48:	and	w20, w20, #0xff
  413f4c:	cmp	w20, #0x1
  413f50:	b.hi	413eb4 <error@@Base+0xdcc>  // b.pmore
  413f54:	adrp	x0, 436000 <winch@@Base+0x2021c>
  413f58:	ldr	x0, [x0, #2160]
  413f5c:	bl	40cddc <clear@@Base+0x9770>
  413f60:	adrp	x1, 416000 <winch@@Base+0x21c>
  413f64:	add	x1, x1, #0xff0
  413f68:	bl	401a60 <strcmp@plt>
  413f6c:	cmp	w0, #0x0
  413f70:	cset	w0, ne  // ne = any
  413f74:	b	413fa8 <error@@Base+0xec0>
  413f78:	cmp	w20, #0x70
  413f7c:	b.ne	413eb4 <error@@Base+0xdcc>  // b.any
  413f80:	bl	413adc <error@@Base+0x9f4>
  413f84:	cmn	x0, #0x1
  413f88:	b.eq	413eb4 <error@@Base+0xdcc>  // b.none
  413f8c:	bl	403bf4 <clear@@Base+0x588>
  413f90:	cmp	x0, #0x0
  413f94:	cset	w0, gt
  413f98:	b	413fa8 <error@@Base+0xec0>
  413f9c:	ldr	x0, [x22]
  413fa0:	cmp	x0, x23
  413fa4:	cset	w0, hi  // hi = pmore
  413fa8:	cbnz	w0, 413d54 <error@@Base+0xc6c>
  413fac:	b	413eb4 <error@@Base+0xdcc>
  413fb0:	adrp	x0, 43b000 <PC+0x47b8>
  413fb4:	ldr	w0, [x0, #488]
  413fb8:	cmp	w0, #0x0
  413fbc:	cset	w0, ne  // ne = any
  413fc0:	b	413fa8 <error@@Base+0xec0>
  413fc4:	bl	40c3f4 <clear@@Base+0x8d88>
  413fc8:	b	413fa8 <error@@Base+0xec0>
  413fcc:	bl	403bf4 <clear@@Base+0x588>
  413fd0:	cmn	x0, #0x1
  413fd4:	cset	w0, ne  // ne = any
  413fd8:	b	413fa8 <error@@Base+0xec0>
  413fdc:	bl	40cc44 <clear@@Base+0x95d8>
  413fe0:	cmp	w0, #0x1
  413fe4:	cset	w0, gt
  413fe8:	b	413fa8 <error@@Base+0xec0>
  413fec:	bl	416d80 <winch@@Base+0xf9c>
  413ff0:	cbnz	w0, 413d54 <error@@Base+0xc6c>
  413ff4:	adrp	x0, 43b000 <PC+0x47b8>
  413ff8:	ldr	w0, [x0, #344]
  413ffc:	b	413fa8 <error@@Base+0xec0>
  414000:	bl	403bf4 <clear@@Base+0x588>
  414004:	cmn	x0, #0x1
  414008:	cset	w0, ne  // ne = any
  41400c:	b	413fa8 <error@@Base+0xec0>
  414010:	mov	x0, x19
  414014:	bl	4139d8 <error@@Base+0x8f0>
  414018:	mov	x19, x0
  41401c:	b	413d54 <error@@Base+0xc6c>
  414020:	ldrb	w20, [x19, #1]
  414024:	cbz	w20, 413dbc <error@@Base+0xcd4>
  414028:	str	wzr, [sp, #92]
  41402c:	add	x1, sp, #0x5c
  414030:	add	x0, x19, #0x1
  414034:	bl	413b48 <error@@Base+0xa60>
  414038:	mov	x19, x0
  41403c:	ldr	w0, [sp, #92]
  414040:	sub	w20, w20, #0x42
  414044:	cmp	w20, #0x36
  414048:	b.hi	413d54 <error@@Base+0xc6c>  // b.pmore
  41404c:	adrp	x1, 41c000 <winch@@Base+0x621c>
  414050:	add	x1, x1, #0x840
  414054:	ldrh	w1, [x1, w20, uxtw #1]
  414058:	adr	x2, 414064 <error@@Base+0xf7c>
  41405c:	add	x1, x2, w1, sxth #2
  414060:	br	x1
  414064:	ldr	x0, [x22]
  414068:	mov	w2, #0x0                   	// #0
  41406c:	mov	w3, #0x1                   	// #1
  414070:	cmp	x0, x23
  414074:	b.ls	414098 <error@@Base+0xfb0>  // b.plast
  414078:	ldurb	w1, [x0, #-1]
  41407c:	cmp	w1, #0x20
  414080:	b.ne	414300 <error@@Base+0x1218>  // b.any
  414084:	sub	x0, x0, #0x1
  414088:	mov	w2, w3
  41408c:	cmp	x0, x23
  414090:	b.ne	414078 <error@@Base+0xf90>  // b.any
  414094:	str	x23, [x22]
  414098:	strb	wzr, [x0]
  41409c:	b	413d54 <error@@Base+0xc6c>
  4140a0:	bl	413adc <error@@Base+0x9f4>
  4140a4:	cmn	x0, #0x1
  4140a8:	b.eq	4140c0 <error@@Base+0xfd8>  // b.none
  4140ac:	add	x1, sp, #0x40
  4140b0:	bl	412d8c <clear@@Base+0xf720>
  4140b4:	add	x0, sp, #0x40
  4140b8:	bl	413a48 <error@@Base+0x960>
  4140bc:	b	413d54 <error@@Base+0xc6c>
  4140c0:	bl	413ac0 <error@@Base+0x9d8>
  4140c4:	b	413d54 <error@@Base+0xc6c>
  4140c8:	adrp	x0, 43b000 <PC+0x47b8>
  4140cc:	ldr	w0, [x0, #488]
  4140d0:	bl	413c40 <error@@Base+0xb58>
  4140d4:	b	413d54 <error@@Base+0xc6c>
  4140d8:	bl	40ffec <clear@@Base+0xc980>
  4140dc:	cmp	x0, #0x0
  4140e0:	b.le	4140f4 <error@@Base+0x100c>
  4140e4:	adrp	x1, 43b000 <PC+0x47b8>
  4140e8:	ldr	w1, [x1, #384]
  4140ec:	cmp	w1, #0x1
  4140f0:	b.gt	4140fc <error@@Base+0x1014>
  4140f4:	bl	413ac0 <error@@Base+0x9d8>
  4140f8:	b	413d54 <error@@Base+0xc6c>
  4140fc:	sub	x0, x0, #0x1
  414100:	sub	w1, w1, #0x1
  414104:	sxtw	x1, w1
  414108:	sdiv	x0, x0, x1
  41410c:	add	x0, x0, #0x1
  414110:	bl	413c20 <error@@Base+0xb38>
  414114:	b	413d54 <error@@Base+0xc6c>
  414118:	bl	403bf4 <clear@@Base+0x588>
  41411c:	cmn	x0, #0x1
  414120:	b.eq	414130 <error@@Base+0x1048>  // b.none
  414124:	cbnz	x0, 414138 <error@@Base+0x1050>
  414128:	bl	413c20 <error@@Base+0xb38>
  41412c:	b	413d54 <error@@Base+0xc6c>
  414130:	bl	413ac0 <error@@Base+0x9d8>
  414134:	b	413d54 <error@@Base+0xc6c>
  414138:	sub	x0, x0, #0x1
  41413c:	bl	40fc38 <clear@@Base+0xc5cc>
  414140:	cmp	x0, #0x0
  414144:	b.le	41416c <error@@Base+0x1084>
  414148:	sub	x0, x0, #0x1
  41414c:	adrp	x1, 43b000 <PC+0x47b8>
  414150:	ldr	w1, [x1, #384]
  414154:	sub	w1, w1, #0x1
  414158:	sxtw	x1, w1
  41415c:	sdiv	x0, x0, x1
  414160:	add	x0, x0, #0x1
  414164:	bl	413c20 <error@@Base+0xb38>
  414168:	b	413d54 <error@@Base+0xc6c>
  41416c:	bl	413ac0 <error@@Base+0x9d8>
  414170:	b	413d54 <error@@Base+0xc6c>
  414174:	adrp	x0, 43b000 <PC+0x47b8>
  414178:	ldr	x0, [x0, #352]
  41417c:	bl	413a48 <error@@Base+0x960>
  414180:	b	413d54 <error@@Base+0xc6c>
  414184:	adrp	x0, 436000 <winch@@Base+0x2021c>
  414188:	ldr	x0, [x0, #2160]
  41418c:	bl	40cddc <clear@@Base+0x9770>
  414190:	bl	413a48 <error@@Base+0x960>
  414194:	b	413d54 <error@@Base+0xc6c>
  414198:	adrp	x0, 436000 <winch@@Base+0x2021c>
  41419c:	ldr	x0, [x0, #2160]
  4141a0:	bl	40cddc <clear@@Base+0x9770>
  4141a4:	bl	40c380 <clear@@Base+0x8d14>
  4141a8:	bl	413a48 <error@@Base+0x960>
  4141ac:	b	413d54 <error@@Base+0xc6c>
  4141b0:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4141b4:	ldr	x0, [x0, #2160]
  4141b8:	bl	40cddc <clear@@Base+0x9770>
  4141bc:	bl	40b61c <clear@@Base+0x7fb0>
  4141c0:	mov	x20, x0
  4141c4:	bl	413a48 <error@@Base+0x960>
  4141c8:	mov	x0, x20
  4141cc:	bl	401a90 <free@plt>
  4141d0:	b	413d54 <error@@Base+0xc6c>
  4141d4:	bl	416d80 <winch@@Base+0xf9c>
  4141d8:	cbz	w0, 4141e8 <error@@Base+0x1100>
  4141dc:	bl	416d8c <winch@@Base+0xfa8>
  4141e0:	bl	413c40 <error@@Base+0xb58>
  4141e4:	b	413d54 <error@@Base+0xc6c>
  4141e8:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4141ec:	ldr	x0, [x0, #2160]
  4141f0:	bl	40cde8 <clear@@Base+0x977c>
  4141f4:	bl	413c40 <error@@Base+0xb58>
  4141f8:	b	413d54 <error@@Base+0xc6c>
  4141fc:	bl	40ffec <clear@@Base+0xc980>
  414200:	cbz	x0, 41420c <error@@Base+0x1124>
  414204:	bl	413c20 <error@@Base+0xb38>
  414208:	b	413d54 <error@@Base+0xc6c>
  41420c:	bl	413ac0 <error@@Base+0x9d8>
  414210:	b	413d54 <error@@Base+0xc6c>
  414214:	bl	403bf4 <clear@@Base+0x588>
  414218:	add	x1, x0, #0x1
  41421c:	cmp	x1, #0x1
  414220:	b.ls	414230 <error@@Base+0x1148>  // b.plast
  414224:	bl	40fc38 <clear@@Base+0xc5cc>
  414228:	cmp	x0, #0x0
  41422c:	b.gt	414238 <error@@Base+0x1150>
  414230:	bl	413ac0 <error@@Base+0x9d8>
  414234:	b	413d54 <error@@Base+0xc6c>
  414238:	sub	x0, x0, #0x1
  41423c:	bl	413c20 <error@@Base+0xb38>
  414240:	b	413d54 <error@@Base+0xc6c>
  414244:	bl	416d80 <winch@@Base+0xf9c>
  414248:	cbz	w0, 414254 <error@@Base+0x116c>
  41424c:	bl	413c40 <error@@Base+0xb58>
  414250:	b	413d54 <error@@Base+0xc6c>
  414254:	bl	40cc44 <clear@@Base+0x95d8>
  414258:	bl	413c40 <error@@Base+0xb58>
  41425c:	b	413d54 <error@@Base+0xc6c>
  414260:	bl	413adc <error@@Base+0x9f4>
  414264:	mov	x20, x0
  414268:	bl	403bf4 <clear@@Base+0x588>
  41426c:	mov	x1, x0
  414270:	cmp	x0, #0x0
  414274:	ccmn	x20, #0x1, #0x4, gt
  414278:	b.eq	41428c <error@@Base+0x11a4>  // b.none
  41427c:	mov	x0, x20
  414280:	bl	412b44 <clear@@Base+0xf4d8>
  414284:	bl	413c40 <error@@Base+0xb58>
  414288:	b	413d54 <error@@Base+0xc6c>
  41428c:	bl	413ac0 <error@@Base+0x9d8>
  414290:	b	413d54 <error@@Base+0xc6c>
  414294:	bl	40ffec <clear@@Base+0xc980>
  414298:	mov	x20, x0
  41429c:	cbz	x0, 4142b0 <error@@Base+0x11c8>
  4142a0:	bl	403bf4 <clear@@Base+0x588>
  4142a4:	add	x1, x0, #0x1
  4142a8:	cmp	x1, #0x1
  4142ac:	b.hi	4142b8 <error@@Base+0x11d0>  // b.pmore
  4142b0:	bl	413ac0 <error@@Base+0x9d8>
  4142b4:	b	413d54 <error@@Base+0xc6c>
  4142b8:	bl	40fc38 <clear@@Base+0xc5cc>
  4142bc:	mov	x1, x0
  4142c0:	cmp	x0, #0x0
  4142c4:	b.le	4142b0 <error@@Base+0x11c8>
  4142c8:	mov	x0, x20
  4142cc:	bl	412b44 <clear@@Base+0xf4d8>
  4142d0:	bl	413c40 <error@@Base+0xb58>
  4142d4:	b	413d54 <error@@Base+0xc6c>
  4142d8:	bl	403bf4 <clear@@Base+0x588>
  4142dc:	cmn	x0, #0x1
  4142e0:	b.eq	4142f8 <error@@Base+0x1210>  // b.none
  4142e4:	add	x1, sp, #0x40
  4142e8:	bl	412d8c <clear@@Base+0xf720>
  4142ec:	add	x0, sp, #0x40
  4142f0:	bl	413a48 <error@@Base+0x960>
  4142f4:	b	413d54 <error@@Base+0xc6c>
  4142f8:	bl	413ac0 <error@@Base+0x9d8>
  4142fc:	b	413d54 <error@@Base+0xc6c>
  414300:	cbz	w2, 414098 <error@@Base+0xfb0>
  414304:	str	x0, [x22]
  414308:	b	414098 <error@@Base+0xfb0>
  41430c:	bl	416d80 <winch@@Base+0xf9c>
  414310:	cbz	w0, 414324 <error@@Base+0x123c>
  414314:	adrp	x0, 417000 <winch@@Base+0x121c>
  414318:	add	x0, x0, #0xce0
  41431c:	bl	413a48 <error@@Base+0x960>
  414320:	b	413d54 <error@@Base+0xc6c>
  414324:	adrp	x0, 417000 <winch@@Base+0x121c>
  414328:	add	x0, x0, #0xd00
  41432c:	bl	413a48 <error@@Base+0x960>
  414330:	b	413d54 <error@@Base+0xc6c>
  414334:	adrp	x0, 436000 <winch@@Base+0x2021c>
  414338:	ldr	x0, [x0, #2160]
  41433c:	bl	40cb18 <clear@@Base+0x94ac>
  414340:	cbz	x0, 414350 <error@@Base+0x1268>
  414344:	bl	40cddc <clear@@Base+0x9770>
  414348:	bl	413a48 <error@@Base+0x960>
  41434c:	b	413d54 <error@@Base+0xc6c>
  414350:	bl	413ac0 <error@@Base+0x9d8>
  414354:	b	413d54 <error@@Base+0xc6c>
  414358:	adrp	x0, 41b000 <winch@@Base+0x521c>
  41435c:	add	x0, x0, #0x6a0
  414360:	ldp	x19, x20, [sp, #16]
  414364:	ldp	x21, x22, [sp, #32]
  414368:	ldp	x29, x30, [sp], #96
  41436c:	ret
  414370:	adrp	x0, 41b000 <winch@@Base+0x521c>
  414374:	add	x0, x0, #0x6a0
  414378:	ldr	x23, [sp, #48]
  41437c:	b	414360 <error@@Base+0x1278>
  414380:	adrp	x0, 43a000 <PC+0x37b8>
  414384:	add	x0, x0, #0x880
  414388:	add	x0, x0, #0x8
  41438c:	ldr	x23, [sp, #48]
  414390:	b	414360 <error@@Base+0x1278>
  414394:	stp	x29, x30, [sp, #-16]!
  414398:	mov	x29, sp
  41439c:	mov	w1, #0x0                   	// #0
  4143a0:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4143a4:	ldr	x0, [x0, #2040]
  4143a8:	bl	413d04 <error@@Base+0xc1c>
  4143ac:	ldp	x29, x30, [sp], #16
  4143b0:	ret
  4143b4:	stp	x29, x30, [sp, #-32]!
  4143b8:	mov	x29, sp
  4143bc:	str	x19, [sp, #16]
  4143c0:	adrp	x0, 43a000 <PC+0x37b8>
  4143c4:	ldr	w0, [x0, #812]
  4143c8:	cbz	w0, 41442c <error@@Base+0x1344>
  4143cc:	adrp	x0, 43b000 <PC+0x47b8>
  4143d0:	ldr	w0, [x0, #604]
  4143d4:	cmp	w0, #0x0
  4143d8:	cset	w19, eq  // eq = none
  4143dc:	bl	4049b0 <clear@@Base+0x1344>
  4143e0:	tbnz	w0, #3, 414438 <error@@Base+0x1350>
  4143e4:	adrp	x0, 43b000 <PC+0x47b8>
  4143e8:	add	x0, x0, #0x2a0
  4143ec:	ldr	x0, [x0, w19, sxtw #3]
  4143f0:	adrp	x1, 43b000 <PC+0x47b8>
  4143f4:	ldr	w1, [x1, #396]
  4143f8:	adrp	x2, 43b000 <PC+0x47b8>
  4143fc:	ldr	w2, [x2, #372]
  414400:	sub	w1, w1, w2
  414404:	adrp	x2, 43b000 <PC+0x47b8>
  414408:	ldr	w2, [x2, #400]
  41440c:	sub	w1, w1, w2
  414410:	sub	w1, w1, #0x2
  414414:	bl	413d04 <error@@Base+0xc1c>
  414418:	adrp	x1, 43b000 <PC+0x47b8>
  41441c:	str	wzr, [x1, #344]
  414420:	ldr	x19, [sp, #16]
  414424:	ldp	x29, x30, [sp], #32
  414428:	ret
  41442c:	adrp	x0, 43b000 <PC+0x47b8>
  414430:	ldr	w19, [x0, #604]
  414434:	b	4143dc <error@@Base+0x12f4>
  414438:	adrp	x0, 436000 <winch@@Base+0x2021c>
  41443c:	ldr	x0, [x0, #2048]
  414440:	b	4143f0 <error@@Base+0x1308>
  414444:	stp	x29, x30, [sp, #-16]!
  414448:	mov	x29, sp
  41444c:	adrp	x0, 43b000 <PC+0x47b8>
  414450:	ldr	w1, [x0, #396]
  414454:	adrp	x0, 43b000 <PC+0x47b8>
  414458:	ldr	w0, [x0, #372]
  41445c:	sub	w1, w1, w0
  414460:	adrp	x0, 43b000 <PC+0x47b8>
  414464:	ldr	w0, [x0, #400]
  414468:	sub	w1, w1, w0
  41446c:	sub	w1, w1, #0x2
  414470:	adrp	x0, 436000 <winch@@Base+0x2021c>
  414474:	ldr	x0, [x0, #2056]
  414478:	bl	413d04 <error@@Base+0xc1c>
  41447c:	ldp	x29, x30, [sp], #16
  414480:	ret
  414484:	ldr	x3, [x1]
  414488:	ldr	x2, [x1, #16]
  41448c:	ldr	x4, [x2, #8]
  414490:	cbz	x3, 4144c8 <error@@Base+0x13e0>
  414494:	ldr	x0, [x3, #8]
  414498:	cmp	x0, x1
  41449c:	b.eq	4144c0 <error@@Base+0x13d8>  // b.none
  4144a0:	str	x2, [x3, #16]
  4144a4:	str	x1, [x2, #8]
  4144a8:	str	x4, [x1, #16]
  4144ac:	str	x3, [x2]
  4144b0:	str	x2, [x1]
  4144b4:	cbz	x4, 4144bc <error@@Base+0x13d4>
  4144b8:	str	x1, [x4]
  4144bc:	ret
  4144c0:	str	x2, [x3, #8]
  4144c4:	b	4144a4 <error@@Base+0x13bc>
  4144c8:	str	x2, [x0, #16]
  4144cc:	b	4144a4 <error@@Base+0x13bc>
  4144d0:	ldr	x3, [x1]
  4144d4:	ldr	x2, [x1, #8]
  4144d8:	ldr	x4, [x2, #16]
  4144dc:	cbz	x3, 414514 <error@@Base+0x142c>
  4144e0:	ldr	x0, [x3, #16]
  4144e4:	cmp	x0, x1
  4144e8:	b.eq	41450c <error@@Base+0x1424>  // b.none
  4144ec:	str	x2, [x3, #8]
  4144f0:	str	x1, [x2, #16]
  4144f4:	str	x4, [x1, #8]
  4144f8:	str	x3, [x2]
  4144fc:	str	x2, [x1]
  414500:	cbz	x4, 414508 <error@@Base+0x1420>
  414504:	str	x1, [x4]
  414508:	ret
  41450c:	str	x2, [x3, #16]
  414510:	b	4144f0 <error@@Base+0x1408>
  414514:	str	x2, [x0, #16]
  414518:	b	4144f0 <error@@Base+0x1408>
  41451c:	ldr	w1, [x0, #16]
  414520:	tbz	w1, #12, 414534 <error@@Base+0x144c>
  414524:	ldr	x0, [x0, #8]
  414528:	cmp	x0, #0x0
  41452c:	cset	w0, ne  // ne = any
  414530:	ret
  414534:	stp	x29, x30, [sp, #-16]!
  414538:	mov	x29, sp
  41453c:	ldr	x0, [x0]
  414540:	bl	4134b8 <error@@Base+0x3d0>
  414544:	cmp	w0, #0x0
  414548:	cset	w0, eq  // eq = none
  41454c:	ldp	x29, x30, [sp], #16
  414550:	ret
  414554:	stp	x29, x30, [sp, #-32]!
  414558:	mov	x29, sp
  41455c:	str	x19, [sp, #16]
  414560:	mov	x19, x0
  414564:	ldr	x0, [x0, #8]
  414568:	cbz	x0, 414570 <error@@Base+0x1488>
  41456c:	bl	401a90 <free@plt>
  414570:	str	xzr, [x19, #8]
  414574:	mov	x0, x19
  414578:	bl	413448 <error@@Base+0x360>
  41457c:	ldr	x19, [sp, #16]
  414580:	ldp	x29, x30, [sp], #32
  414584:	ret
  414588:	stp	x29, x30, [sp, #-48]!
  41458c:	mov	x29, sp
  414590:	stp	x19, x20, [sp, #16]
  414594:	str	x21, [sp, #32]
  414598:	mov	x20, x0
  41459c:	ldr	x19, [x0, #8]
  4145a0:	cbz	x19, 41461c <error@@Base+0x1534>
  4145a4:	ldr	w0, [x19]
  4145a8:	ldr	w1, [x19, #4]
  4145ac:	lsl	w21, w0, #1
  4145b0:	cmp	w1, w0
  4145b4:	b.lt	4145f4 <error@@Base+0x150c>  // b.tstop
  4145b8:	mov	w1, #0x18                  	// #24
  4145bc:	mov	w0, #0x1                   	// #1
  4145c0:	bl	401ec0 <setlocale@plt+0x2a0>
  4145c4:	mov	x19, x0
  4145c8:	mov	w1, #0x40                  	// #64
  4145cc:	mov	w0, w21
  4145d0:	bl	401ec0 <setlocale@plt+0x2a0>
  4145d4:	str	x0, [x19, #16]
  4145d8:	str	w21, [x19]
  4145dc:	str	wzr, [x19, #4]
  4145e0:	str	xzr, [x19, #8]
  4145e4:	ldr	x0, [x20, #8]
  4145e8:	cbz	x0, 414624 <error@@Base+0x153c>
  4145ec:	str	x19, [x0, #8]
  4145f0:	str	x19, [x20, #8]
  4145f4:	ldr	x0, [x19, #16]
  4145f8:	ldr	w1, [x19, #4]
  4145fc:	add	w2, w1, #0x1
  414600:	str	w2, [x19, #4]
  414604:	sbfiz	x1, x1, #6, #32
  414608:	add	x0, x0, x1
  41460c:	ldp	x19, x20, [sp, #16]
  414610:	ldr	x21, [sp, #32]
  414614:	ldp	x29, x30, [sp], #48
  414618:	ret
  41461c:	mov	w21, #0x1                   	// #1
  414620:	b	4145b8 <error@@Base+0x14d0>
  414624:	str	x19, [x20]
  414628:	b	4145f0 <error@@Base+0x1508>
  41462c:	stp	x29, x30, [sp, #-48]!
  414630:	mov	x29, sp
  414634:	stp	x19, x20, [sp, #16]
  414638:	mov	x20, x1
  41463c:	ldr	x2, [x1]
  414640:	ldr	x1, [x1, #8]
  414644:	cmp	x2, x1
  414648:	b.ge	4147b8 <error@@Base+0x16d0>  // b.tcont
  41464c:	stp	x21, x22, [sp, #32]
  414650:	mov	x22, x0
  414654:	ldr	x19, [x0, #16]
  414658:	cbnz	x19, 414684 <error@@Base+0x159c>
  41465c:	bl	414588 <error@@Base+0x14a0>
  414660:	ldp	x2, x3, [x20]
  414664:	stp	x2, x3, [x0, #48]
  414668:	str	x0, [x22, #16]
  41466c:	str	x0, [x22, #24]
  414670:	ldp	x21, x22, [sp, #32]
  414674:	b	4147b8 <error@@Base+0x16d0>
  414678:	ldr	x1, [x19, #8]
  41467c:	cbz	x1, 4146cc <error@@Base+0x15e4>
  414680:	mov	x19, x1
  414684:	ldr	x2, [x20]
  414688:	ldr	x1, [x19, #48]
  41468c:	cmp	x2, x1
  414690:	b.ge	4146a8 <error@@Base+0x15c0>  // b.tcont
  414694:	ldr	x0, [x20, #8]
  414698:	cmp	x1, x0
  41469c:	b.ge	414678 <error@@Base+0x1590>  // b.tcont
  4146a0:	str	x1, [x20, #8]
  4146a4:	b	414678 <error@@Base+0x1590>
  4146a8:	ldr	x0, [x19, #56]
  4146ac:	cmp	x2, x0
  4146b0:	b.ge	4146c4 <error@@Base+0x15dc>  // b.tcont
  4146b4:	str	x0, [x20]
  4146b8:	ldr	x1, [x20, #8]
  4146bc:	cmp	x0, x1
  4146c0:	b.ge	4148c0 <error@@Base+0x17d8>  // b.tcont
  4146c4:	ldr	x1, [x19, #16]
  4146c8:	cbnz	x1, 414680 <error@@Base+0x1598>
  4146cc:	ldr	x0, [x20]
  4146d0:	ldr	x1, [x19, #48]
  4146d4:	cmp	x0, x1
  4146d8:	b.ge	4147dc <error@@Base+0x16f4>  // b.tcont
  4146dc:	ldr	x2, [x20, #8]
  4146e0:	cmp	x1, x2
  4146e4:	b.eq	4147c4 <error@@Base+0x16dc>  // b.none
  4146e8:	ldr	x1, [x19, #24]
  4146ec:	cbz	x1, 4146fc <error@@Base+0x1614>
  4146f0:	ldr	x3, [x1, #56]
  4146f4:	cmp	x0, x3
  4146f8:	b.eq	4147d0 <error@@Base+0x16e8>  // b.none
  4146fc:	mov	x0, x22
  414700:	bl	414588 <error@@Base+0x14a0>
  414704:	mov	x21, x0
  414708:	str	x0, [x19, #8]
  41470c:	str	x19, [x0, #32]
  414710:	ldr	x0, [x19, #24]
  414714:	cbz	x0, 414720 <error@@Base+0x1638>
  414718:	str	x0, [x21, #24]
  41471c:	str	x21, [x0, #32]
  414720:	str	x21, [x19, #24]
  414724:	str	x19, [x21]
  414728:	mov	w0, #0x1                   	// #1
  41472c:	str	w0, [x21, #40]
  414730:	ldp	x0, x1, [x20]
  414734:	stp	x0, x1, [x21, #48]
  414738:	mov	w4, #0x1                   	// #1
  41473c:	ldr	w0, [x19, #40]
  414740:	cbz	w0, 4148c8 <error@@Base+0x17e0>
  414744:	ldr	x2, [x19]
  414748:	ldr	x0, [x2, #8]
  41474c:	mov	x1, x0
  414750:	cmp	x0, x19
  414754:	b.eq	414848 <error@@Base+0x1760>  // b.none
  414758:	cbz	x1, 414764 <error@@Base+0x167c>
  41475c:	ldr	w3, [x1, #40]
  414760:	cbnz	w3, 414850 <error@@Base+0x1768>
  414764:	ldr	x1, [x19, #16]
  414768:	cmp	x1, x21
  41476c:	ccmp	x0, x19, #0x0, eq  // eq = none
  414770:	b.eq	414878 <error@@Base+0x1790>  // b.none
  414774:	ldr	x0, [x19, #8]
  414778:	cmp	x0, x21
  41477c:	b.eq	41488c <error@@Base+0x17a4>  // b.none
  414780:	ldr	x0, [x21]
  414784:	str	wzr, [x0, #40]
  414788:	ldr	x0, [x21]
  41478c:	ldr	x0, [x0]
  414790:	mov	w1, #0x1                   	// #1
  414794:	str	w1, [x0, #40]
  414798:	ldr	x0, [x21]
  41479c:	ldr	x1, [x0, #8]
  4147a0:	cmp	x1, x21
  4147a4:	b.eq	4148ac <error@@Base+0x17c4>  // b.none
  4147a8:	ldr	x1, [x0]
  4147ac:	mov	x0, x22
  4147b0:	bl	414484 <error@@Base+0x139c>
  4147b4:	ldp	x21, x22, [sp, #32]
  4147b8:	ldp	x19, x20, [sp, #16]
  4147bc:	ldp	x29, x30, [sp], #48
  4147c0:	ret
  4147c4:	str	x0, [x19, #48]
  4147c8:	ldp	x21, x22, [sp, #32]
  4147cc:	b	4147b8 <error@@Base+0x16d0>
  4147d0:	str	x2, [x1, #56]
  4147d4:	ldp	x21, x22, [sp, #32]
  4147d8:	b	4147b8 <error@@Base+0x16d0>
  4147dc:	ldr	x1, [x19, #56]
  4147e0:	cmp	x0, x1
  4147e4:	b.eq	41482c <error@@Base+0x1744>  // b.none
  4147e8:	ldr	x1, [x19, #32]
  4147ec:	cbz	x1, 414800 <error@@Base+0x1718>
  4147f0:	ldr	x3, [x20, #8]
  4147f4:	ldr	x2, [x1, #48]
  4147f8:	cmp	x3, x2
  4147fc:	b.eq	41483c <error@@Base+0x1754>  // b.none
  414800:	mov	x0, x22
  414804:	bl	414588 <error@@Base+0x14a0>
  414808:	mov	x21, x0
  41480c:	str	x0, [x19, #16]
  414810:	str	x19, [x0, #24]
  414814:	ldr	x0, [x19, #32]
  414818:	cbz	x0, 414824 <error@@Base+0x173c>
  41481c:	str	x0, [x21, #32]
  414820:	str	x21, [x0, #24]
  414824:	str	x21, [x19, #32]
  414828:	b	414724 <error@@Base+0x163c>
  41482c:	ldr	x0, [x20, #8]
  414830:	str	x0, [x19, #56]
  414834:	ldp	x21, x22, [sp, #32]
  414838:	b	4147b8 <error@@Base+0x16d0>
  41483c:	str	x0, [x1, #48]
  414840:	ldp	x21, x22, [sp, #32]
  414844:	b	4147b8 <error@@Base+0x16d0>
  414848:	ldr	x1, [x2, #16]
  41484c:	b	414758 <error@@Base+0x1670>
  414850:	str	wzr, [x19, #40]
  414854:	str	wzr, [x1, #40]
  414858:	ldr	x0, [x21]
  41485c:	ldr	x21, [x0]
  414860:	str	w4, [x21, #40]
  414864:	ldr	x19, [x21]
  414868:	cbnz	x19, 41473c <error@@Base+0x1654>
  41486c:	str	wzr, [x21, #40]
  414870:	ldp	x21, x22, [sp, #32]
  414874:	b	4147b8 <error@@Base+0x16d0>
  414878:	mov	x1, x19
  41487c:	mov	x0, x22
  414880:	bl	414484 <error@@Base+0x139c>
  414884:	ldr	x21, [x21, #8]
  414888:	b	414780 <error@@Base+0x1698>
  41488c:	ldr	x0, [x2, #16]
  414890:	cmp	x0, x19
  414894:	b.ne	414780 <error@@Base+0x1698>  // b.any
  414898:	mov	x1, x19
  41489c:	mov	x0, x22
  4148a0:	bl	4144d0 <error@@Base+0x13e8>
  4148a4:	ldr	x21, [x21, #16]
  4148a8:	b	414780 <error@@Base+0x1698>
  4148ac:	ldr	x1, [x0]
  4148b0:	mov	x0, x22
  4148b4:	bl	4144d0 <error@@Base+0x13e8>
  4148b8:	ldp	x21, x22, [sp, #32]
  4148bc:	b	4147b8 <error@@Base+0x16d0>
  4148c0:	ldp	x21, x22, [sp, #32]
  4148c4:	b	4147b8 <error@@Base+0x16d0>
  4148c8:	ldp	x21, x22, [sp, #32]
  4148cc:	b	4147b8 <error@@Base+0x16d0>
  4148d0:	stp	x29, x30, [sp, #-64]!
  4148d4:	mov	x29, sp
  4148d8:	stp	x19, x20, [sp, #16]
  4148dc:	str	x21, [sp, #32]
  4148e0:	mov	x20, x0
  4148e4:	mov	x19, x1
  4148e8:	mov	w21, w2
  4148ec:	cbz	x1, 41499c <error@@Base+0x18b4>
  4148f0:	mov	x2, x0
  4148f4:	mov	w1, w21
  4148f8:	mov	x0, x19
  4148fc:	bl	413398 <error@@Base+0x2b0>
  414900:	tbnz	w0, #31, 4149b4 <error@@Base+0x18cc>
  414904:	ldr	x0, [x20, #8]
  414908:	cbz	x0, 414914 <error@@Base+0x182c>
  41490c:	bl	401a90 <free@plt>
  414910:	str	xzr, [x20, #8]
  414914:	mov	x0, x19
  414918:	bl	4017b0 <strlen@plt>
  41491c:	add	w1, w0, #0x1
  414920:	mov	w0, #0x1                   	// #1
  414924:	bl	401ec0 <setlocale@plt+0x2a0>
  414928:	str	x0, [x20, #8]
  41492c:	mov	x1, x19
  414930:	bl	401ac0 <strcpy@plt>
  414934:	str	w21, [x20, #16]
  414938:	str	x19, [sp, #56]
  41493c:	mov	x0, x19
  414940:	bl	4017b0 <strlen@plt>
  414944:	add	x19, x19, x0
  414948:	mov	w20, #0x1                   	// #1
  41494c:	ldr	x0, [sp, #56]
  414950:	cmp	x19, x0
  414954:	b.ls	4149bc <error@@Base+0x18d4>  // b.plast
  414958:	mov	x2, x19
  41495c:	mov	w1, w20
  414960:	add	x0, sp, #0x38
  414964:	bl	4055d4 <clear@@Base+0x1f68>
  414968:	bl	401b00 <iswupper@plt>
  41496c:	cbz	w0, 41494c <error@@Base+0x1864>
  414970:	adrp	x0, 43b000 <PC+0x47b8>
  414974:	mov	w1, #0x1                   	// #1
  414978:	str	w1, [x0, #140]
  41497c:	adrp	x0, 43b000 <PC+0x47b8>
  414980:	ldr	w0, [x0, #504]
  414984:	cmp	w0, #0x2
  414988:	b.eq	4149c4 <error@@Base+0x18dc>  // b.none
  41498c:	adrp	x0, 43b000 <PC+0x47b8>
  414990:	str	wzr, [x0, #136]
  414994:	mov	w0, #0x0                   	// #0
  414998:	b	4149d8 <error@@Base+0x18f0>
  41499c:	str	xzr, [x0]
  4149a0:	ldr	x0, [x0, #8]
  4149a4:	cbz	x0, 414934 <error@@Base+0x184c>
  4149a8:	bl	401a90 <free@plt>
  4149ac:	str	xzr, [x20, #8]
  4149b0:	b	414934 <error@@Base+0x184c>
  4149b4:	mov	w0, #0xffffffff            	// #-1
  4149b8:	b	4149d8 <error@@Base+0x18f0>
  4149bc:	adrp	x0, 43b000 <PC+0x47b8>
  4149c0:	str	wzr, [x0, #140]
  4149c4:	adrp	x0, 43b000 <PC+0x47b8>
  4149c8:	ldr	w1, [x0, #504]
  4149cc:	adrp	x0, 43b000 <PC+0x47b8>
  4149d0:	str	w1, [x0, #136]
  4149d4:	mov	w0, #0x0                   	// #0
  4149d8:	ldp	x19, x20, [sp, #16]
  4149dc:	ldr	x21, [sp, #32]
  4149e0:	ldp	x29, x30, [sp], #64
  4149e4:	ret
  4149e8:	stp	x29, x30, [sp, #-128]!
  4149ec:	mov	x29, sp
  4149f0:	stp	x19, x20, [sp, #16]
  4149f4:	stp	x21, x22, [sp, #32]
  4149f8:	stp	x23, x24, [sp, #48]
  4149fc:	stp	x25, x26, [sp, #64]
  414a00:	stp	x27, x28, [sp, #80]
  414a04:	mov	x22, x0
  414a08:	mov	x23, x1
  414a0c:	mov	x21, x3
  414a10:	str	x4, [sp, #104]
  414a14:	str	x5, [sp, #96]
  414a18:	add	x25, x1, w2, sxtw
  414a1c:	mov	x20, x1
  414a20:	sub	x27, x3, #0x4
  414a24:	adrp	x24, 43b000 <PC+0x47b8>
  414a28:	add	x24, x24, #0x88
  414a2c:	add	x26, x24, #0x8
  414a30:	b	414ac8 <error@@Base+0x19e0>
  414a34:	add	x19, x19, #0x1
  414a38:	cmp	w28, w19
  414a3c:	b.lt	414a88 <error@@Base+0x19a0>  // b.tstop
  414a40:	ldr	w0, [x27, x19, lsl #2]
  414a44:	add	w1, w0, #0x1
  414a48:	ldr	w2, [x21, x19, lsl #2]
  414a4c:	cmp	w2, w1
  414a50:	ccmp	w28, w19, #0x4, eq  // eq = none
  414a54:	b.ne	414a34 <error@@Base+0x194c>  // b.any
  414a58:	add	x0, x22, w0, sxtw
  414a5c:	add	x0, x0, #0x1
  414a60:	str	x0, [sp, #120]
  414a64:	add	x1, sp, #0x70
  414a68:	mov	x0, x26
  414a6c:	bl	41462c <error@@Base+0x1544>
  414a70:	cmp	w28, w19
  414a74:	b.le	414a34 <error@@Base+0x194c>
  414a78:	ldrsw	x0, [x21, x19, lsl #2]
  414a7c:	add	x0, x0, x22
  414a80:	str	x0, [sp, #112]
  414a84:	b	414a34 <error@@Base+0x194c>
  414a88:	ldr	x0, [sp, #96]
  414a8c:	cmp	x0, x20
  414a90:	b.hi	414b08 <error@@Base+0x1a20>  // b.pmore
  414a94:	cmp	x20, x25
  414a98:	b.eq	414b10 <error@@Base+0x1a28>  // b.none
  414a9c:	add	x20, x20, #0x1
  414aa0:	ldr	w7, [x24, #56]
  414aa4:	mov	w6, #0x1                   	// #1
  414aa8:	add	x5, sp, #0x60
  414aac:	add	x4, sp, #0x68
  414ab0:	sub	w3, w25, w20
  414ab4:	mov	x2, x20
  414ab8:	ldr	x1, [x24, #48]
  414abc:	ldr	x0, [x24, #40]
  414ac0:	bl	4134c4 <error@@Base+0x3dc>
  414ac4:	cbz	w0, 414b10 <error@@Base+0x1a28>
  414ac8:	ldr	x19, [sp, #104]
  414acc:	ldr	x0, [sp, #96]
  414ad0:	cmp	x19, #0x0
  414ad4:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  414ad8:	b.eq	414b10 <error@@Base+0x1a28>  // b.none
  414adc:	sub	x19, x19, x23
  414ae0:	sub	x0, x0, x23
  414ae4:	mov	w28, w0
  414ae8:	ldrsw	x1, [x21, w19, sxtw #2]
  414aec:	add	x1, x1, x22
  414af0:	str	x1, [sp, #112]
  414af4:	add	w19, w19, #0x1
  414af8:	cmp	w0, w19
  414afc:	b.lt	414a88 <error@@Base+0x19a0>  // b.tstop
  414b00:	sxtw	x19, w19
  414b04:	b	414a40 <error@@Base+0x1958>
  414b08:	mov	x20, x0
  414b0c:	b	414aa0 <error@@Base+0x19b8>
  414b10:	ldp	x19, x20, [sp, #16]
  414b14:	ldp	x21, x22, [sp, #32]
  414b18:	ldp	x23, x24, [sp, #48]
  414b1c:	ldp	x25, x26, [sp, #64]
  414b20:	ldp	x27, x28, [sp, #80]
  414b24:	ldp	x29, x30, [sp], #128
  414b28:	ret
  414b2c:	adrp	x0, 43b000 <PC+0x47b8>
  414b30:	add	x0, x0, #0x88
  414b34:	str	xzr, [x0, #40]
  414b38:	str	xzr, [x0, #48]
  414b3c:	str	wzr, [x0, #56]
  414b40:	str	xzr, [x0, #64]
  414b44:	str	xzr, [x0, #72]
  414b48:	str	wzr, [x0, #80]
  414b4c:	ret
  414b50:	stp	x29, x30, [sp, #-48]!
  414b54:	mov	x29, sp
  414b58:	stp	x19, x20, [sp, #16]
  414b5c:	str	x21, [sp, #32]
  414b60:	mov	w19, w0
  414b64:	adrp	x0, 43b000 <PC+0x47b8>
  414b68:	ldr	w0, [x0, #464]
  414b6c:	cbnz	w0, 414bcc <error@@Base+0x1ae4>
  414b70:	adrp	x0, 43b000 <PC+0x47b8>
  414b74:	ldr	w21, [x0, #224]
  414b78:	cbnz	w19, 414b88 <error@@Base+0x1aa0>
  414b7c:	cbnz	w21, 414bbc <error@@Base+0x1ad4>
  414b80:	mov	w1, #0x1                   	// #1
  414b84:	str	w1, [x0, #224]
  414b88:	adrp	x0, 43b000 <PC+0x47b8>
  414b8c:	ldr	w0, [x0, #416]
  414b90:	cbz	w0, 414bd4 <error@@Base+0x1aec>
  414b94:	adrp	x0, 43b000 <PC+0x47b8>
  414b98:	ldr	w0, [x0, #384]
  414b9c:	mov	w19, #0x0                   	// #0
  414ba0:	adrp	x20, 43b000 <PC+0x47b8>
  414ba4:	add	x20, x20, #0x180
  414ba8:	cmp	w0, #0x1
  414bac:	b.gt	414c08 <error@@Base+0x1b20>
  414bb0:	bl	403480 <setlocale@plt+0x1860>
  414bb4:	adrp	x0, 43b000 <PC+0x47b8>
  414bb8:	str	w21, [x0, #224]
  414bbc:	ldp	x19, x20, [sp, #16]
  414bc0:	ldr	x21, [sp, #32]
  414bc4:	ldp	x29, x30, [sp], #48
  414bc8:	ret
  414bcc:	bl	40d908 <clear@@Base+0xa29c>
  414bd0:	b	414b70 <error@@Base+0x1a88>
  414bd4:	bl	40d908 <clear@@Base+0xa29c>
  414bd8:	adrp	x0, 43b000 <PC+0x47b8>
  414bdc:	str	w21, [x0, #224]
  414be0:	b	414bbc <error@@Base+0x1ad4>
  414be4:	bl	40ce8c <clear@@Base+0x9820>
  414be8:	mov	w0, w19
  414bec:	bl	4035d0 <setlocale@plt+0x19b0>
  414bf0:	bl	412cc8 <clear@@Base+0xf65c>
  414bf4:	add	w19, w19, #0x1
  414bf8:	ldr	w0, [x20]
  414bfc:	sub	w0, w0, #0x1
  414c00:	cmp	w0, w19
  414c04:	b.le	414bb0 <error@@Base+0x1ac8>
  414c08:	mov	w0, w19
  414c0c:	bl	41362c <error@@Base+0x544>
  414c10:	cmn	x0, #0x1
  414c14:	b.ne	414be4 <error@@Base+0x1afc>  // b.any
  414c18:	b	414bf4 <error@@Base+0x1b0c>
  414c1c:	stp	x29, x30, [sp, #-80]!
  414c20:	mov	x29, sp
  414c24:	stp	x23, x24, [sp, #48]
  414c28:	adrp	x0, 433000 <winch@@Base+0x1d21c>
  414c2c:	ldr	x23, [x0, #616]
  414c30:	cmn	x23, #0x1
  414c34:	b.eq	414d20 <error@@Base+0x1c38>  // b.none
  414c38:	stp	x21, x22, [sp, #32]
  414c3c:	adrp	x1, 433000 <winch@@Base+0x1d21c>
  414c40:	ldr	x22, [x1, #608]
  414c44:	mov	x0, #0xffffffffffffffff    	// #-1
  414c48:	str	x0, [x1, #608]
  414c4c:	adrp	x1, 433000 <winch@@Base+0x1d21c>
  414c50:	str	x0, [x1, #616]
  414c54:	adrp	x0, 43b000 <PC+0x47b8>
  414c58:	ldr	w0, [x0, #416]
  414c5c:	cbz	w0, 414c9c <error@@Base+0x1bb4>
  414c60:	adrp	x0, 43b000 <PC+0x47b8>
  414c64:	ldr	w0, [x0, #464]
  414c68:	cbnz	w0, 414ca8 <error@@Base+0x1bc0>
  414c6c:	adrp	x0, 43b000 <PC+0x47b8>
  414c70:	ldr	w0, [x0, #384]
  414c74:	cmp	w0, #0x1
  414c78:	b.le	414d40 <error@@Base+0x1c58>
  414c7c:	stp	x19, x20, [sp, #16]
  414c80:	str	x25, [sp, #64]
  414c84:	mov	w24, #0x0                   	// #0
  414c88:	mov	w19, #0x0                   	// #0
  414c8c:	mov	w25, #0x1                   	// #1
  414c90:	adrp	x21, 43b000 <PC+0x47b8>
  414c94:	add	x21, x21, #0x180
  414c98:	b	414cc4 <error@@Base+0x1bdc>
  414c9c:	bl	40d908 <clear@@Base+0xa29c>
  414ca0:	ldp	x21, x22, [sp, #32]
  414ca4:	b	414d20 <error@@Base+0x1c38>
  414ca8:	bl	40d908 <clear@@Base+0xa29c>
  414cac:	b	414c6c <error@@Base+0x1b84>
  414cb0:	add	w19, w19, #0x1
  414cb4:	ldr	w0, [x21]
  414cb8:	sub	w0, w0, #0x1
  414cbc:	cmp	w0, w19
  414cc0:	b.le	414d10 <error@@Base+0x1c28>
  414cc4:	mov	w0, w19
  414cc8:	bl	41362c <error@@Base+0x544>
  414ccc:	mov	x20, x0
  414cd0:	cmn	x0, #0x1
  414cd4:	b.eq	414cb0 <error@@Base+0x1bc8>  // b.none
  414cd8:	add	w0, w19, #0x1
  414cdc:	bl	41362c <error@@Base+0x544>
  414ce0:	cmp	x22, x20
  414ce4:	b.lt	414cb0 <error@@Base+0x1bc8>  // b.tstop
  414ce8:	cmp	x23, x0
  414cec:	ccmn	x0, #0x1, #0x4, ge  // ge = tcont
  414cf0:	b.ne	414cb0 <error@@Base+0x1bc8>  // b.any
  414cf4:	mov	x0, x20
  414cf8:	bl	40ce8c <clear@@Base+0x9820>
  414cfc:	mov	w0, w19
  414d00:	bl	4035d0 <setlocale@plt+0x19b0>
  414d04:	bl	412cc8 <clear@@Base+0xf65c>
  414d08:	mov	w24, w25
  414d0c:	b	414cb0 <error@@Base+0x1bc8>
  414d10:	cbnz	w24, 414d2c <error@@Base+0x1c44>
  414d14:	ldp	x19, x20, [sp, #16]
  414d18:	ldp	x21, x22, [sp, #32]
  414d1c:	ldr	x25, [sp, #64]
  414d20:	ldp	x23, x24, [sp, #48]
  414d24:	ldp	x29, x30, [sp], #80
  414d28:	ret
  414d2c:	bl	403480 <setlocale@plt+0x1860>
  414d30:	ldp	x19, x20, [sp, #16]
  414d34:	ldp	x21, x22, [sp, #32]
  414d38:	ldr	x25, [sp, #64]
  414d3c:	b	414d20 <error@@Base+0x1c38>
  414d40:	ldp	x21, x22, [sp, #32]
  414d44:	b	414d20 <error@@Base+0x1c38>
  414d48:	stp	x29, x30, [sp, #-48]!
  414d4c:	mov	x29, sp
  414d50:	stp	x19, x20, [sp, #16]
  414d54:	str	x21, [sp, #32]
  414d58:	mov	x21, x0
  414d5c:	ldr	x19, [x0]
  414d60:	cbz	x19, 414d80 <error@@Base+0x1c98>
  414d64:	mov	x20, x19
  414d68:	ldr	x19, [x19, #8]
  414d6c:	ldr	x0, [x20, #16]
  414d70:	bl	401a90 <free@plt>
  414d74:	mov	x0, x20
  414d78:	bl	401a90 <free@plt>
  414d7c:	cbnz	x19, 414d64 <error@@Base+0x1c7c>
  414d80:	str	xzr, [x21]
  414d84:	str	xzr, [x21, #8]
  414d88:	str	xzr, [x21, #16]
  414d8c:	str	xzr, [x21, #24]
  414d90:	adrp	x0, 43b000 <PC+0x47b8>
  414d94:	add	x0, x0, #0x88
  414d98:	mov	x1, #0xffffffffffffffff    	// #-1
  414d9c:	str	x1, [x0, #96]
  414da0:	str	x1, [x0, #104]
  414da4:	ldp	x19, x20, [sp, #16]
  414da8:	ldr	x21, [sp, #32]
  414dac:	ldp	x29, x30, [sp], #48
  414db0:	ret
  414db4:	stp	x29, x30, [sp, #-16]!
  414db8:	mov	x29, sp
  414dbc:	adrp	x0, 43b000 <PC+0x47b8>
  414dc0:	add	x0, x0, #0x88
  414dc4:	add	x0, x0, #0x8
  414dc8:	bl	414d48 <error@@Base+0x1c60>
  414dcc:	ldp	x29, x30, [sp], #16
  414dd0:	ret
  414dd4:	stp	x29, x30, [sp, #-32]!
  414dd8:	mov	x29, sp
  414ddc:	adrp	x0, 43b000 <PC+0x47b8>
  414de0:	add	x0, x0, #0x88
  414de4:	add	x0, x0, #0x28
  414de8:	bl	41451c <error@@Base+0x1434>
  414dec:	cbnz	w0, 414e4c <error@@Base+0x1d64>
  414df0:	adrp	x0, 43b000 <PC+0x47b8>
  414df4:	ldr	x0, [x0, #144]
  414df8:	cbz	x0, 414e38 <error@@Base+0x1d50>
  414dfc:	str	x19, [sp, #16]
  414e00:	bl	414db4 <error@@Base+0x1ccc>
  414e04:	adrp	x19, 43b000 <PC+0x47b8>
  414e08:	add	x19, x19, #0x88
  414e0c:	add	x0, x19, #0x28
  414e10:	bl	414554 <error@@Base+0x146c>
  414e14:	ldr	w0, [x19, #88]
  414e18:	cmp	w0, #0x0
  414e1c:	cset	w0, eq  // eq = none
  414e20:	str	w0, [x19, #88]
  414e24:	mov	w0, #0x1                   	// #1
  414e28:	bl	414b50 <error@@Base+0x1a68>
  414e2c:	ldr	x19, [sp, #16]
  414e30:	ldp	x29, x30, [sp], #32
  414e34:	ret
  414e38:	mov	x1, #0x0                   	// #0
  414e3c:	adrp	x0, 41c000 <winch@@Base+0x621c>
  414e40:	add	x0, x0, #0xaa0
  414e44:	bl	4130e8 <error@@Base>
  414e48:	b	414e30 <error@@Base+0x1d48>
  414e4c:	str	x19, [sp, #16]
  414e50:	b	414e04 <error@@Base+0x1d1c>
  414e54:	stp	x29, x30, [sp, #-16]!
  414e58:	mov	x29, sp
  414e5c:	adrp	x0, 43b000 <PC+0x47b8>
  414e60:	add	x0, x0, #0x88
  414e64:	add	x0, x0, #0x70
  414e68:	bl	414d48 <error@@Base+0x1c60>
  414e6c:	ldp	x29, x30, [sp], #16
  414e70:	ret
  414e74:	ldr	x0, [x0, #16]
  414e78:	b	414e80 <error@@Base+0x1d98>
  414e7c:	mov	x0, x1
  414e80:	cbz	x0, 414e8c <error@@Base+0x1da4>
  414e84:	ldr	x1, [x0, #16]
  414e88:	cbnz	x1, 414e7c <error@@Base+0x1d94>
  414e8c:	ret
  414e90:	ldr	x0, [x0, #32]
  414e94:	ret
  414e98:	ldr	x0, [x0, #24]
  414e9c:	ret
  414ea0:	mov	x2, x0
  414ea4:	ldr	x0, [x0, #24]
  414ea8:	cbnz	x0, 414ebc <error@@Base+0x1dd4>
  414eac:	ldr	x0, [x2, #16]
  414eb0:	cbz	x0, 414f50 <error@@Base+0x1e68>
  414eb4:	mov	x4, #0x0                   	// #0
  414eb8:	b	414f28 <error@@Base+0x1e40>
  414ebc:	mov	w3, #0x3                   	// #3
  414ec0:	b	414ee4 <error@@Base+0x1dfc>
  414ec4:	ldr	x4, [x0, #32]
  414ec8:	cbz	x4, 414f60 <error@@Base+0x1e78>
  414ecc:	subs	w3, w3, #0x1
  414ed0:	b.eq	414eac <error@@Base+0x1dc4>  // b.none
  414ed4:	ldr	x0, [x0, #32]
  414ed8:	b	414ee0 <error@@Base+0x1df8>
  414edc:	ldr	x0, [x0, #24]
  414ee0:	str	x0, [x2, #24]
  414ee4:	ldr	x4, [x0, #56]
  414ee8:	cmp	x4, x1
  414eec:	b.le	414ec4 <error@@Base+0x1ddc>
  414ef0:	ldr	x4, [x0, #24]
  414ef4:	cbz	x4, 414f50 <error@@Base+0x1e68>
  414ef8:	ldr	x4, [x4, #56]
  414efc:	cmp	x4, x1
  414f00:	b.le	414f50 <error@@Base+0x1e68>
  414f04:	subs	w3, w3, #0x1
  414f08:	b.ne	414edc <error@@Base+0x1df4>  // b.any
  414f0c:	b	414eac <error@@Base+0x1dc4>
  414f10:	ldr	x3, [x0, #56]
  414f14:	cmp	x3, x1
  414f18:	b.gt	414f4c <error@@Base+0x1e64>
  414f1c:	ldr	x3, [x0, #16]
  414f20:	cbz	x3, 414f44 <error@@Base+0x1e5c>
  414f24:	mov	x0, x3
  414f28:	ldr	x3, [x0, #48]
  414f2c:	cmp	x3, x1
  414f30:	b.le	414f10 <error@@Base+0x1e28>
  414f34:	ldr	x3, [x0, #8]
  414f38:	cbz	x3, 414f4c <error@@Base+0x1e64>
  414f3c:	mov	x4, x0
  414f40:	b	414f24 <error@@Base+0x1e3c>
  414f44:	cbz	x4, 414f54 <error@@Base+0x1e6c>
  414f48:	mov	x0, x4
  414f4c:	str	x0, [x2, #24]
  414f50:	ret
  414f54:	str	x0, [x2, #24]
  414f58:	mov	x0, x4
  414f5c:	b	414f50 <error@@Base+0x1e68>
  414f60:	mov	x0, x4
  414f64:	b	414f50 <error@@Base+0x1e68>
  414f68:	stp	x29, x30, [sp, #-32]!
  414f6c:	mov	x29, sp
  414f70:	stp	x19, x20, [sp, #16]
  414f74:	mov	x19, x0
  414f78:	bl	4049b0 <clear@@Base+0x1344>
  414f7c:	mov	w20, #0x0                   	// #0
  414f80:	tbz	w0, #3, 414f94 <error@@Base+0x1eac>
  414f84:	mov	w0, w20
  414f88:	ldp	x19, x20, [sp, #16]
  414f8c:	ldp	x29, x30, [sp], #32
  414f90:	ret
  414f94:	and	w20, w0, #0x8
  414f98:	mov	x1, x19
  414f9c:	adrp	x0, 43b000 <PC+0x47b8>
  414fa0:	add	x0, x0, #0x88
  414fa4:	add	x0, x0, #0x70
  414fa8:	bl	414ea0 <error@@Base+0x1db8>
  414fac:	cbz	x0, 414f84 <error@@Base+0x1e9c>
  414fb0:	ldr	x0, [x0, #48]
  414fb4:	cmp	x0, x19
  414fb8:	cset	w20, le
  414fbc:	b	414f84 <error@@Base+0x1e9c>
  414fc0:	stp	x29, x30, [sp, #-176]!
  414fc4:	mov	x29, sp
  414fc8:	stp	x19, x20, [sp, #16]
  414fcc:	stp	x21, x22, [sp, #32]
  414fd0:	stp	x23, x24, [sp, #48]
  414fd4:	stp	x25, x26, [sp, #64]
  414fd8:	mov	x21, x0
  414fdc:	mov	x26, x1
  414fe0:	mov	w24, w2
  414fe4:	str	w3, [sp, #108]
  414fe8:	mov	w20, w4
  414fec:	str	x5, [sp, #120]
  414ff0:	str	x6, [sp, #112]
  414ff4:	bl	40fc38 <clear@@Base+0xc5cc>
  414ff8:	mov	x25, x0
  414ffc:	adrp	x0, 43b000 <PC+0x47b8>
  415000:	ldr	w0, [x0, #696]
  415004:	tst	x0, #0x3
  415008:	b.ne	41537c <error@@Base+0x2294>  // b.any
  41500c:	stp	x27, x28, [sp, #80]
  415010:	cmn	x26, #0x1
  415014:	cset	w28, ne  // ne = any
  415018:	cmp	w28, #0x0
  41501c:	ccmp	x21, x26, #0x1, ne  // ne = any
  415020:	ccmp	w20, #0x0, #0x4, lt  // lt = tstop
  415024:	b.eq	415034 <error@@Base+0x1f4c>  // b.none
  415028:	adrp	x27, 43b000 <PC+0x47b8>
  41502c:	add	x27, x27, #0x1fc
  415030:	b	415204 <error@@Base+0x211c>
  415034:	mov	x19, x21
  415038:	ldr	w0, [sp, #108]
  41503c:	str	w0, [sp, #104]
  415040:	ldr	x1, [sp, #112]
  415044:	cbz	x1, 415398 <error@@Base+0x22b0>
  415048:	str	x19, [x1]
  41504c:	ldp	x27, x28, [sp, #80]
  415050:	ldr	w0, [sp, #104]
  415054:	ldp	x19, x20, [sp, #16]
  415058:	ldp	x21, x22, [sp, #32]
  41505c:	ldp	x23, x24, [sp, #48]
  415060:	ldp	x25, x26, [sp, #64]
  415064:	ldp	x29, x30, [sp], #176
  415068:	ret
  41506c:	add	x2, sp, #0xa4
  415070:	add	x1, sp, #0xa8
  415074:	mov	x0, x21
  415078:	bl	40f768 <clear@@Base+0xc0fc>
  41507c:	mov	x19, x0
  415080:	mov	x22, x0
  415084:	cbz	x25, 415234 <error@@Base+0x214c>
  415088:	sub	x25, x25, #0x1
  41508c:	b	415234 <error@@Base+0x214c>
  415090:	ldr	w0, [sp, #108]
  415094:	str	w0, [sp, #104]
  415098:	ldr	x1, [sp, #112]
  41509c:	cbz	x1, 4153a0 <error@@Base+0x22b8>
  4150a0:	str	x21, [x1]
  4150a4:	ldp	x27, x28, [sp, #80]
  4150a8:	b	415050 <error@@Base+0x1f68>
  4150ac:	mov	x1, x19
  4150b0:	mov	x0, x25
  4150b4:	bl	40faf0 <clear@@Base+0xc484>
  4150b8:	b	415254 <error@@Base+0x216c>
  4150bc:	adrp	x0, 43b000 <PC+0x47b8>
  4150c0:	ldr	w0, [x0, #596]
  4150c4:	cbz	w0, 4150d8 <error@@Base+0x1ff0>
  4150c8:	mov	w21, #0x1                   	// #1
  4150cc:	cmp	w0, #0x2
  4150d0:	b.eq	4150e4 <error@@Base+0x1ffc>  // b.none
  4150d4:	b	4150e0 <error@@Base+0x1ff8>
  4150d8:	mov	w0, #0x1                   	// #1
  4150dc:	orr	w21, w0, #0x2
  4150e0:	orr	w21, w21, #0x4
  4150e4:	adrp	x0, 43b000 <PC+0x47b8>
  4150e8:	ldr	w1, [x0, #600]
  4150ec:	orr	w0, w21, #0x8
  4150f0:	cmp	w1, #0x2
  4150f4:	csel	w21, w0, w21, eq  // eq = none
  4150f8:	mov	w1, w21
  4150fc:	ldr	w0, [sp, #164]
  415100:	bl	409734 <clear@@Base+0x60c8>
  415104:	str	w0, [sp, #96]
  415108:	mov	w1, w0
  41510c:	mov	w0, #0x1                   	// #1
  415110:	bl	401ec0 <setlocale@plt+0x2a0>
  415114:	mov	x23, x0
  415118:	ldr	w0, [sp, #96]
  41511c:	bl	409750 <clear@@Base+0x60e4>
  415120:	str	x0, [sp, #96]
  415124:	mov	w4, w21
  415128:	add	x3, sp, #0xa4
  41512c:	mov	x2, x0
  415130:	ldr	x1, [sp, #168]
  415134:	mov	x0, x23
  415138:	bl	409798 <clear@@Base+0x612c>
  41513c:	and	w0, w24, #0x10
  415140:	str	w0, [sp, #104]
  415144:	tbnz	w24, #4, 41515c <error@@Base+0x2074>
  415148:	adrp	x0, 43b000 <PC+0x47b8>
  41514c:	ldr	x0, [x0, #240]
  415150:	cmp	x0, x22
  415154:	ccmn	x0, #0x1, #0x4, le
  415158:	b.ne	415288 <error@@Base+0x21a0>  // b.any
  41515c:	adrp	x0, 43b000 <PC+0x47b8>
  415160:	add	x0, x0, #0x88
  415164:	add	x0, x0, #0x40
  415168:	bl	41451c <error@@Base+0x1434>
  41516c:	cbnz	w0, 41529c <error@@Base+0x21b4>
  415170:	adrp	x0, 43b000 <PC+0x47b8>
  415174:	add	x0, x0, #0x88
  415178:	add	x0, x0, #0x28
  41517c:	bl	41451c <error@@Base+0x1434>
  415180:	cbz	w0, 4151d0 <error@@Base+0x20e8>
  415184:	adrp	x0, 43b000 <PC+0x47b8>
  415188:	add	x0, x0, #0x88
  41518c:	mov	w7, w24
  415190:	mov	w6, #0x0                   	// #0
  415194:	add	x5, sp, #0x90
  415198:	add	x4, sp, #0x98
  41519c:	ldr	w3, [sp, #164]
  4151a0:	mov	x2, x23
  4151a4:	ldr	x1, [x0, #48]
  4151a8:	ldr	x0, [x0, #40]
  4151ac:	bl	4134c4 <error@@Base+0x3dc>
  4151b0:	cbz	w0, 4151d0 <error@@Base+0x20e8>
  4151b4:	ldr	w0, [sp, #104]
  4151b8:	cbnz	w0, 4152fc <error@@Base+0x2214>
  4151bc:	ldr	w0, [sp, #108]
  4151c0:	sub	w0, w0, #0x1
  4151c4:	str	w0, [sp, #108]
  4151c8:	cmp	w0, #0x0
  4151cc:	b.le	415320 <error@@Base+0x2238>
  4151d0:	mov	x0, x23
  4151d4:	bl	401a90 <free@plt>
  4151d8:	ldr	x0, [sp, #96]
  4151dc:	bl	401a90 <free@plt>
  4151e0:	adrp	x0, 43b000 <PC+0x47b8>
  4151e4:	ldr	w0, [x0, #696]
  4151e8:	tst	x0, #0x3
  4151ec:	b.ne	415388 <error@@Base+0x22a0>  // b.any
  4151f0:	cmp	w28, #0x0
  4151f4:	ccmp	x19, x26, #0x1, ne  // ne = any
  4151f8:	ccmp	w20, #0x0, #0x4, lt  // lt = tstop
  4151fc:	b.eq	415038 <error@@Base+0x1f50>  // b.none
  415200:	mov	x21, x19
  415204:	cmp	w20, #0x0
  415208:	cset	w0, gt
  41520c:	sub	w20, w20, w0
  415210:	tbz	w24, #0, 41506c <error@@Base+0x1f84>
  415214:	add	x2, sp, #0xa4
  415218:	add	x1, sp, #0xa8
  41521c:	mov	x0, x21
  415220:	bl	40f644 <clear@@Base+0xbfd8>
  415224:	mov	x19, x0
  415228:	mov	x22, x21
  41522c:	cbz	x25, 415234 <error@@Base+0x214c>
  415230:	add	x25, x25, #0x1
  415234:	cmn	x19, #0x1
  415238:	b.eq	415090 <error@@Base+0x1fa8>  // b.none
  41523c:	ldr	w0, [x27]
  415240:	cbz	w0, 415254 <error@@Base+0x216c>
  415244:	subs	w21, w19, w21
  415248:	cneg	w21, w21, mi  // mi = first
  41524c:	cmp	w21, #0x800
  415250:	b.gt	4150ac <error@@Base+0x1fc4>
  415254:	mov	x0, x22
  415258:	bl	414f68 <error@@Base+0x1e80>
  41525c:	cbnz	w0, 4151e0 <error@@Base+0x20f8>
  415260:	adrp	x0, 43b000 <PC+0x47b8>
  415264:	ldr	w21, [x0, #136]
  415268:	cbnz	w21, 4150bc <error@@Base+0x1fd4>
  41526c:	adrp	x0, 43b000 <PC+0x47b8>
  415270:	ldr	w0, [x0, #596]
  415274:	cbz	w0, 4150dc <error@@Base+0x1ff4>
  415278:	cmp	w0, #0x2
  41527c:	mov	w0, #0x4                   	// #4
  415280:	csel	w21, w21, w0, eq  // eq = none
  415284:	b	4150e4 <error@@Base+0x1ffc>
  415288:	adrp	x0, 43b000 <PC+0x47b8>
  41528c:	ldr	x0, [x0, #232]
  415290:	cmp	x0, x22
  415294:	b.gt	415170 <error@@Base+0x2088>
  415298:	b	41515c <error@@Base+0x2074>
  41529c:	adrp	x0, 43b000 <PC+0x47b8>
  4152a0:	add	x0, x0, #0x88
  4152a4:	ldr	w7, [x0, #80]
  4152a8:	mov	w6, #0x0                   	// #0
  4152ac:	add	x5, sp, #0x90
  4152b0:	add	x4, sp, #0x98
  4152b4:	ldr	w3, [sp, #164]
  4152b8:	mov	x2, x23
  4152bc:	ldr	x1, [x0, #72]
  4152c0:	ldr	x0, [x0, #64]
  4152c4:	bl	4134c4 <error@@Base+0x3dc>
  4152c8:	cbz	w0, 415170 <error@@Base+0x2088>
  4152cc:	str	x22, [sp, #128]
  4152d0:	str	x19, [sp, #136]
  4152d4:	add	x1, sp, #0x80
  4152d8:	adrp	x0, 43b000 <PC+0x47b8>
  4152dc:	add	x0, x0, #0x88
  4152e0:	add	x0, x0, #0x70
  4152e4:	bl	41462c <error@@Base+0x1544>
  4152e8:	mov	x0, x23
  4152ec:	bl	401a90 <free@plt>
  4152f0:	ldr	x0, [sp, #96]
  4152f4:	bl	401a90 <free@plt>
  4152f8:	b	4151e0 <error@@Base+0x20f8>
  4152fc:	mov	w6, w21
  415300:	ldr	x5, [sp, #144]
  415304:	ldr	x4, [sp, #152]
  415308:	ldr	x3, [sp, #96]
  41530c:	ldr	w2, [sp, #164]
  415310:	mov	x1, x23
  415314:	mov	x0, x22
  415318:	bl	4149e8 <error@@Base+0x1900>
  41531c:	b	4151d0 <error@@Base+0x20e8>
  415320:	adrp	x0, 43b000 <PC+0x47b8>
  415324:	ldr	w0, [x0, #636]
  415328:	cmp	w0, #0x1
  41532c:	b.eq	415354 <error@@Base+0x226c>  // b.none
  415330:	mov	x0, x23
  415334:	bl	401a90 <free@plt>
  415338:	ldr	x0, [sp, #96]
  41533c:	bl	401a90 <free@plt>
  415340:	ldr	x0, [sp, #120]
  415344:	cbz	x0, 4153a8 <error@@Base+0x22c0>
  415348:	str	x22, [x0]
  41534c:	ldp	x27, x28, [sp, #80]
  415350:	b	415050 <error@@Base+0x1f68>
  415354:	bl	414db4 <error@@Base+0x1ccc>
  415358:	mov	w6, w21
  41535c:	ldr	x5, [sp, #144]
  415360:	ldr	x4, [sp, #152]
  415364:	ldr	x3, [sp, #96]
  415368:	ldr	w2, [sp, #164]
  41536c:	mov	x1, x23
  415370:	mov	x0, x22
  415374:	bl	4149e8 <error@@Base+0x1900>
  415378:	b	415330 <error@@Base+0x2248>
  41537c:	mov	w0, #0xffffffff            	// #-1
  415380:	str	w0, [sp, #104]
  415384:	b	415050 <error@@Base+0x1f68>
  415388:	mov	w0, #0xffffffff            	// #-1
  41538c:	str	w0, [sp, #104]
  415390:	ldp	x27, x28, [sp, #80]
  415394:	b	415050 <error@@Base+0x1f68>
  415398:	ldp	x27, x28, [sp, #80]
  41539c:	b	415050 <error@@Base+0x1f68>
  4153a0:	ldp	x27, x28, [sp, #80]
  4153a4:	b	415050 <error@@Base+0x1f68>
  4153a8:	ldp	x27, x28, [sp, #80]
  4153ac:	b	415050 <error@@Base+0x1f68>
  4153b0:	stp	x29, x30, [sp, #-32]!
  4153b4:	mov	x29, sp
  4153b8:	str	x19, [sp, #16]
  4153bc:	mov	x19, x0
  4153c0:	bl	4049b0 <clear@@Base+0x1344>
  4153c4:	tbz	w0, #3, 4153d8 <error@@Base+0x22f0>
  4153c8:	mov	x0, x19
  4153cc:	ldr	x19, [sp, #16]
  4153d0:	ldp	x29, x30, [sp], #32
  4153d4:	ret
  4153d8:	mov	x1, x19
  4153dc:	adrp	x0, 43b000 <PC+0x47b8>
  4153e0:	add	x0, x0, #0x88
  4153e4:	add	x0, x0, #0x70
  4153e8:	bl	414ea0 <error@@Base+0x1db8>
  4153ec:	mov	x1, x0
  4153f0:	cbz	x0, 4153c8 <error@@Base+0x22e0>
  4153f4:	ldr	x0, [x1, #48]
  4153f8:	cmp	x0, x19
  4153fc:	b.gt	4153c8 <error@@Base+0x22e0>
  415400:	ldr	x19, [x1, #56]
  415404:	ldr	x1, [x1, #32]
  415408:	cbnz	x1, 4153f4 <error@@Base+0x230c>
  41540c:	b	4153c8 <error@@Base+0x22e0>
  415410:	stp	x29, x30, [sp, #-32]!
  415414:	mov	x29, sp
  415418:	str	x19, [sp, #16]
  41541c:	mov	x19, x0
  415420:	bl	4049b0 <clear@@Base+0x1344>
  415424:	tbz	w0, #3, 415438 <error@@Base+0x2350>
  415428:	mov	x0, x19
  41542c:	ldr	x19, [sp, #16]
  415430:	ldp	x29, x30, [sp], #32
  415434:	ret
  415438:	mov	x1, x19
  41543c:	adrp	x0, 43b000 <PC+0x47b8>
  415440:	add	x0, x0, #0x88
  415444:	add	x0, x0, #0x70
  415448:	bl	414ea0 <error@@Base+0x1db8>
  41544c:	mov	x1, x0
  415450:	cbz	x0, 415428 <error@@Base+0x2340>
  415454:	ldr	x2, [x1, #48]
  415458:	cmp	x2, x19
  41545c:	b.gt	415428 <error@@Base+0x2340>
  415460:	cbz	x2, 415474 <error@@Base+0x238c>
  415464:	sub	x19, x2, #0x1
  415468:	ldr	x1, [x1, #24]
  41546c:	cbnz	x1, 415454 <error@@Base+0x236c>
  415470:	b	415428 <error@@Base+0x2340>
  415474:	mov	x19, x2
  415478:	b	415428 <error@@Base+0x2340>
  41547c:	stp	x29, x30, [sp, #-48]!
  415480:	mov	x29, sp
  415484:	stp	x19, x20, [sp, #16]
  415488:	str	x21, [sp, #32]
  41548c:	mov	x4, x0
  415490:	mov	x20, x1
  415494:	mov	w21, w2
  415498:	mov	x19, x3
  41549c:	cbz	x3, 4154a4 <error@@Base+0x23bc>
  4154a0:	str	wzr, [x3]
  4154a4:	adrp	x0, 43b000 <PC+0x47b8>
  4154a8:	ldr	w0, [x0, #528]
  4154ac:	cbnz	w0, 4154fc <error@@Base+0x2414>
  4154b0:	adrp	x0, 433000 <winch@@Base+0x1d21c>
  4154b4:	ldr	x0, [x0, #616]
  4154b8:	cmn	x0, #0x1
  4154bc:	b.eq	4154fc <error@@Base+0x2414>  // b.none
  4154c0:	adrp	x1, 433000 <winch@@Base+0x1d21c>
  4154c4:	ldr	x1, [x1, #608]
  4154c8:	cmp	x1, x4
  4154cc:	b.le	4154fc <error@@Base+0x2414>
  4154d0:	cmp	x0, x20
  4154d4:	mov	w0, #0x1                   	// #1
  4154d8:	ccmn	x20, #0x1, #0x4, ge  // ge = tcont
  4154dc:	b.eq	41552c <error@@Base+0x2444>  // b.none
  4154e0:	mov	x1, x4
  4154e4:	adrp	x0, 43b000 <PC+0x47b8>
  4154e8:	add	x0, x0, #0x88
  4154ec:	add	x0, x0, #0x8
  4154f0:	bl	414ea0 <error@@Base+0x1db8>
  4154f4:	cbnz	x0, 41551c <error@@Base+0x2434>
  4154f8:	b	415528 <error@@Base+0x2440>
  4154fc:	mov	x1, x4
  415500:	adrp	x0, 43b000 <PC+0x47b8>
  415504:	add	x0, x0, #0x88
  415508:	add	x0, x0, #0x8
  41550c:	bl	414ea0 <error@@Base+0x1db8>
  415510:	cbz	x0, 415528 <error@@Base+0x2440>
  415514:	cmn	x20, #0x1
  415518:	b.eq	415544 <error@@Base+0x245c>  // b.none
  41551c:	ldr	x0, [x0, #48]
  415520:	cmp	x20, x0
  415524:	b.gt	415544 <error@@Base+0x245c>
  415528:	mov	w0, #0x0                   	// #0
  41552c:	ldp	x19, x20, [sp, #16]
  415530:	ldr	x21, [sp, #32]
  415534:	ldp	x29, x30, [sp], #48
  415538:	ret
  41553c:	mov	w0, #0x1                   	// #1
  415540:	b	41552c <error@@Base+0x2444>
  415544:	cbz	x19, 41553c <error@@Base+0x2454>
  415548:	mov	w0, #0x1                   	// #1
  41554c:	str	w0, [x19]
  415550:	adrp	x0, 43b000 <PC+0x47b8>
  415554:	ldr	w0, [x0, #636]
  415558:	cbz	w0, 41552c <error@@Base+0x2444>
  41555c:	mov	w0, #0x1                   	// #1
  415560:	cbnz	w21, 41552c <error@@Base+0x2444>
  415564:	adrp	x0, 43b000 <PC+0x47b8>
  415568:	ldr	w0, [x0, #224]
  41556c:	cmp	w0, #0x0
  415570:	cset	w0, eq  // eq = none
  415574:	b	41552c <error@@Base+0x2444>
  415578:	stp	x29, x30, [sp, #-32]!
  41557c:	mov	x29, sp
  415580:	stp	x19, x20, [sp, #16]
  415584:	mov	x19, x0
  415588:	mov	w20, w1
  41558c:	bl	414e54 <error@@Base+0x1d6c>
  415590:	cbz	x19, 41559c <error@@Base+0x24b4>
  415594:	ldrb	w0, [x19]
  415598:	cbnz	w0, 4155c4 <error@@Base+0x24dc>
  41559c:	adrp	x0, 43b000 <PC+0x47b8>
  4155a0:	add	x0, x0, #0x88
  4155a4:	add	x0, x0, #0x40
  4155a8:	bl	414554 <error@@Base+0x146c>
  4155ac:	adrp	x0, 43b000 <PC+0x47b8>
  4155b0:	mov	w1, #0x1                   	// #1
  4155b4:	str	w1, [x0, #468]
  4155b8:	ldp	x19, x20, [sp, #16]
  4155bc:	ldp	x29, x30, [sp], #32
  4155c0:	ret
  4155c4:	mov	w2, w20
  4155c8:	mov	x1, x19
  4155cc:	adrp	x0, 43b000 <PC+0x47b8>
  4155d0:	add	x0, x0, #0x88
  4155d4:	add	x0, x0, #0x40
  4155d8:	bl	4148d0 <error@@Base+0x17e8>
  4155dc:	b	4155ac <error@@Base+0x24c4>
  4155e0:	stp	x29, x30, [sp, #-16]!
  4155e4:	mov	x29, sp
  4155e8:	bl	4049b0 <clear@@Base+0x1344>
  4155ec:	mov	w1, w0
  4155f0:	mov	w0, #0x0                   	// #0
  4155f4:	tbz	w1, #3, 415600 <error@@Base+0x2518>
  4155f8:	ldp	x29, x30, [sp], #16
  4155fc:	ret
  415600:	adrp	x0, 43b000 <PC+0x47b8>
  415604:	add	x0, x0, #0x88
  415608:	add	x0, x0, #0x40
  41560c:	bl	41451c <error@@Base+0x1434>
  415610:	b	4155f8 <error@@Base+0x2510>
  415614:	stp	x29, x30, [sp, #-96]!
  415618:	mov	x29, sp
  41561c:	stp	x19, x20, [sp, #16]
  415620:	stp	x21, x22, [sp, #32]
  415624:	stp	x23, x24, [sp, #48]
  415628:	stp	x25, x26, [sp, #64]
  41562c:	mov	x19, x0
  415630:	mov	x21, x1
  415634:	mov	w22, w2
  415638:	adrp	x1, 43b000 <PC+0x47b8>
  41563c:	add	x1, x1, #0x88
  415640:	ldr	x24, [x1, #104]
  415644:	ldr	x25, [x1, #96]
  415648:	add	x0, x1, #0x28
  41564c:	bl	41451c <error@@Base+0x1434>
  415650:	cbnz	w0, 41565c <error@@Base+0x2574>
  415654:	bl	4155e0 <error@@Base+0x24f8>
  415658:	cbz	w0, 415868 <error@@Base+0x2780>
  41565c:	mov	x2, #0x0                   	// #0
  415660:	mov	x1, #0x0                   	// #0
  415664:	add	x0, x19, #0x1
  415668:	bl	40f768 <clear@@Base+0xc0fc>
  41566c:	mov	x23, x0
  415670:	mov	x19, #0xffffffffffffffff    	// #-1
  415674:	tbnz	w22, #31, 4156a8 <error@@Base+0x25c0>
  415678:	cmp	w22, #0x0
  41567c:	b.le	4157ac <error@@Base+0x26c4>
  415680:	mov	x19, x0
  415684:	mov	w20, #0x0                   	// #0
  415688:	mov	x2, #0x0                   	// #0
  41568c:	mov	x1, #0x0                   	// #0
  415690:	mov	x0, x19
  415694:	bl	40f644 <clear@@Base+0xbfd8>
  415698:	mov	x19, x0
  41569c:	add	w20, w20, #0x1
  4156a0:	cmp	w22, w20
  4156a4:	b.ne	415688 <error@@Base+0x25a0>  // b.any
  4156a8:	adrp	x0, 43b000 <PC+0x47b8>
  4156ac:	ldr	x0, [x0, #240]
  4156b0:	cmn	x0, #0x1
  4156b4:	b.eq	4156d4 <error@@Base+0x25ec>  // b.none
  4156b8:	cmp	x0, x21
  4156bc:	ccmn	x21, #0x1, #0x4, gt
  4156c0:	b.ne	41581c <error@@Base+0x2734>  // b.any
  4156c4:	adrp	x1, 43b000 <PC+0x47b8>
  4156c8:	ldr	x1, [x1, #232]
  4156cc:	cmp	x1, x23
  4156d0:	b.ge	4157b4 <error@@Base+0x26cc>  // b.tcont
  4156d4:	bl	414db4 <error@@Base+0x1ccc>
  4156d8:	bl	414e54 <error@@Base+0x1d6c>
  4156dc:	mov	x24, x23
  4156e0:	cmn	x21, #0x1
  4156e4:	b.ne	415824 <error@@Base+0x273c>  // b.any
  4156e8:	mov	x21, #0xffffffffffffffff    	// #-1
  4156ec:	adrp	x0, 43b000 <PC+0x47b8>
  4156f0:	ldr	w19, [x0, #192]
  4156f4:	and	w19, w19, #0x1000
  4156f8:	mov	w0, #0x11                  	// #17
  4156fc:	orr	w19, w19, w0
  415700:	adrp	x20, 43b000 <PC+0x47b8>
  415704:	add	x20, x20, #0x88
  415708:	mov	w26, #0x1                   	// #1
  41570c:	add	x6, sp, #0x58
  415710:	mov	x5, #0x0                   	// #0
  415714:	mov	w4, w22
  415718:	mov	w3, #0x0                   	// #0
  41571c:	mov	w2, w19
  415720:	mov	x1, x21
  415724:	mov	x0, x23
  415728:	bl	414fc0 <error@@Base+0x1ed8>
  41572c:	tbnz	w0, #31, 415868 <error@@Base+0x2780>
  415730:	ldr	x1, [x20, #96]
  415734:	cmn	x1, #0x1
  415738:	b.eq	415890 <error@@Base+0x27a8>  // b.none
  41573c:	ldr	x0, [sp, #88]
  415740:	cmp	x1, x0
  415744:	b.lt	415890 <error@@Base+0x27a8>  // b.tstop
  415748:	cmp	x1, x25
  41574c:	b.ge	415758 <error@@Base+0x2670>  // b.tcont
  415750:	cmp	x0, x25
  415754:	b.ge	415898 <error@@Base+0x27b0>  // b.tcont
  415758:	ldr	x0, [x20, #104]
  41575c:	cmp	x0, x24
  415760:	ccmn	x0, #0x1, #0x4, le
  415764:	b.ne	415858 <error@@Base+0x2770>  // b.any
  415768:	cmp	x24, #0x0
  41576c:	b.le	415858 <error@@Base+0x2770>
  415770:	mov	x0, x24
  415774:	bl	414f68 <error@@Base+0x1e80>
  415778:	cbz	w0, 415858 <error@@Base+0x2770>
  41577c:	mov	x2, #0x0                   	// #0
  415780:	mov	x1, #0x0                   	// #0
  415784:	mov	x0, x24
  415788:	bl	40f768 <clear@@Base+0xc0fc>
  41578c:	mov	x23, x0
  415790:	cmn	x0, #0x1
  415794:	b.eq	415858 <error@@Base+0x2770>  // b.none
  415798:	mov	x1, x23
  41579c:	mov	x21, x24
  4157a0:	mov	x24, x1
  4157a4:	mov	w22, w26
  4157a8:	b	41570c <error@@Base+0x2624>
  4157ac:	mov	x19, x0
  4157b0:	b	4156a8 <error@@Base+0x25c0>
  4157b4:	cmn	x21, #0x1
  4157b8:	b.eq	415880 <error@@Base+0x2798>  // b.none
  4157bc:	cmp	x1, x21
  4157c0:	b.ge	4157e4 <error@@Base+0x26fc>  // b.tcont
  4157c4:	adrp	x2, 437000 <PC+0x7b8>
  4157c8:	ldr	w2, [x2, #2140]
  4157cc:	add	w2, w2, w2, lsl #1
  4157d0:	add	x21, x21, w2, sxtw
  4157d4:	cmp	x0, x23
  4157d8:	b.gt	4157ec <error@@Base+0x2704>
  4157dc:	mov	x23, x1
  4157e0:	b	415838 <error@@Base+0x2750>
  4157e4:	mov	x21, x0
  4157e8:	b	4157d4 <error@@Base+0x26ec>
  4157ec:	adrp	x0, 437000 <PC+0x7b8>
  4157f0:	ldr	w0, [x0, #2140]
  4157f4:	add	w0, w0, w0, lsl #1
  4157f8:	sxtw	x1, w0
  4157fc:	cmp	x23, w0, sxtw
  415800:	b.lt	415810 <error@@Base+0x2728>  // b.tstop
  415804:	sub	x23, x23, x1
  415808:	mov	x24, x23
  41580c:	b	415838 <error@@Base+0x2750>
  415810:	mov	x24, #0x0                   	// #0
  415814:	mov	x23, #0x0                   	// #0
  415818:	b	415838 <error@@Base+0x2750>
  41581c:	bl	414db4 <error@@Base+0x1ccc>
  415820:	bl	414e54 <error@@Base+0x1d6c>
  415824:	adrp	x0, 437000 <PC+0x7b8>
  415828:	ldr	w0, [x0, #2140]
  41582c:	add	w0, w0, w0, lsl #1
  415830:	add	x21, x21, w0, sxtw
  415834:	mov	x24, x23
  415838:	cmn	x21, #0x1
  41583c:	ccmn	x19, #0x1, #0x4, ne  // ne = any
  415840:	b.eq	41584c <error@@Base+0x2764>  // b.none
  415844:	cmp	x21, x19
  415848:	csel	x21, x21, x19, le
  41584c:	cmp	x21, x23
  415850:	ccmn	x21, #0x1, #0x4, le
  415854:	b.eq	4156ec <error@@Base+0x2604>  // b.none
  415858:	adrp	x0, 43b000 <PC+0x47b8>
  41585c:	add	x0, x0, #0x88
  415860:	str	x24, [x0, #104]
  415864:	str	x25, [x0, #96]
  415868:	ldp	x19, x20, [sp, #16]
  41586c:	ldp	x21, x22, [sp, #32]
  415870:	ldp	x23, x24, [sp, #48]
  415874:	ldp	x25, x26, [sp, #64]
  415878:	ldp	x29, x30, [sp], #96
  41587c:	ret
  415880:	cmp	x0, x23
  415884:	b.gt	4158cc <error@@Base+0x27e4>
  415888:	mov	x23, x1
  41588c:	b	4156e8 <error@@Base+0x2600>
  415890:	ldr	x0, [sp, #88]
  415894:	mov	x25, x0
  415898:	sub	x0, x0, #0x1
  41589c:	bl	414f68 <error@@Base+0x1e80>
  4158a0:	cbz	w0, 415758 <error@@Base+0x2670>
  4158a4:	mov	x2, #0x0                   	// #0
  4158a8:	mov	x1, #0x0                   	// #0
  4158ac:	mov	x0, x25
  4158b0:	bl	40f644 <clear@@Base+0xbfd8>
  4158b4:	cmn	x0, #0x1
  4158b8:	b.eq	415858 <error@@Base+0x2770>  // b.none
  4158bc:	mov	x1, x24
  4158c0:	mov	x24, x0
  4158c4:	mov	x23, x25
  4158c8:	b	41579c <error@@Base+0x26b4>
  4158cc:	adrp	x0, 437000 <PC+0x7b8>
  4158d0:	ldr	w0, [x0, #2140]
  4158d4:	add	w0, w0, w0, lsl #1
  4158d8:	sxtw	x1, w0
  4158dc:	cmp	x23, w0, sxtw
  4158e0:	b.ge	415804 <error@@Base+0x271c>  // b.tcont
  4158e4:	mov	x24, #0x0                   	// #0
  4158e8:	mov	x23, #0x0                   	// #0
  4158ec:	b	41584c <error@@Base+0x2764>
  4158f0:	stp	x29, x30, [sp, #-48]!
  4158f4:	mov	x29, sp
  4158f8:	str	x19, [sp, #16]
  4158fc:	mov	w1, #0x0                   	// #0
  415900:	add	x0, sp, #0x20
  415904:	bl	413834 <error@@Base+0x74c>
  415908:	ldr	x19, [sp, #32]
  41590c:	cmn	x19, #0x1
  415910:	b.eq	415934 <error@@Base+0x284c>  // b.none
  415914:	mov	w0, #0xfffffffe            	// #-2
  415918:	bl	41362c <error@@Base+0x544>
  41591c:	mov	w2, #0xffffffff            	// #-1
  415920:	mov	x1, x0
  415924:	mov	x0, x19
  415928:	bl	415614 <error@@Base+0x252c>
  41592c:	mov	w0, #0x1                   	// #1
  415930:	bl	414b50 <error@@Base+0x1a68>
  415934:	ldr	x19, [sp, #16]
  415938:	ldp	x29, x30, [sp], #48
  41593c:	ret
  415940:	stp	x29, x30, [sp, #-16]!
  415944:	mov	x29, sp
  415948:	bl	414db4 <error@@Base+0x1ccc>
  41594c:	adrp	x0, 43b000 <PC+0x47b8>
  415950:	str	wzr, [x0, #224]
  415954:	adrp	x0, 43b000 <PC+0x47b8>
  415958:	ldr	w0, [x0, #636]
  41595c:	cmp	w0, #0x2
  415960:	b.eq	41596c <error@@Base+0x2884>  // b.none
  415964:	ldp	x29, x30, [sp], #16
  415968:	ret
  41596c:	bl	4158f0 <error@@Base+0x2808>
  415970:	b	415964 <error@@Base+0x287c>
  415974:	stp	x29, x30, [sp, #-32]!
  415978:	mov	x29, sp
  41597c:	str	x19, [sp, #16]
  415980:	mov	w19, w0
  415984:	mov	w1, #0x0                   	// #0
  415988:	adrp	x0, 435000 <winch@@Base+0x1f21c>
  41598c:	ldr	x0, [x0, #1200]
  415990:	bl	4069b8 <clear@@Base+0x334c>
  415994:	bl	4075b8 <clear@@Base+0x3f4c>
  415998:	cbz	x0, 4159fc <error@@Base+0x2914>
  41599c:	mov	x1, x0
  4159a0:	mov	w2, w19
  4159a4:	adrp	x0, 43b000 <PC+0x47b8>
  4159a8:	add	x0, x0, #0x88
  4159ac:	add	x0, x0, #0x28
  4159b0:	bl	4148d0 <error@@Base+0x17e8>
  4159b4:	mov	w1, w0
  4159b8:	mov	w0, #0x0                   	// #0
  4159bc:	tbnz	w1, #31, 4159d4 <error@@Base+0x28ec>
  4159c0:	adrp	x0, 43b000 <PC+0x47b8>
  4159c4:	ldr	w1, [x0, #636]
  4159c8:	mov	w0, #0x1                   	// #1
  4159cc:	cmp	w1, #0x2
  4159d0:	b.eq	4159e0 <error@@Base+0x28f8>  // b.none
  4159d4:	ldr	x19, [sp, #16]
  4159d8:	ldp	x29, x30, [sp], #32
  4159dc:	ret
  4159e0:	adrp	x0, 43b000 <PC+0x47b8>
  4159e4:	ldr	w1, [x0, #224]
  4159e8:	mov	w0, #0x1                   	// #1
  4159ec:	cbnz	w1, 4159d4 <error@@Base+0x28ec>
  4159f0:	bl	4158f0 <error@@Base+0x2808>
  4159f4:	mov	w0, #0x1                   	// #1
  4159f8:	b	4159d4 <error@@Base+0x28ec>
  4159fc:	mov	w0, #0x0                   	// #0
  415a00:	b	4159d4 <error@@Base+0x28ec>
  415a04:	adrp	x0, 43b000 <PC+0x47b8>
  415a08:	ldr	w0, [x0, #140]
  415a0c:	cbnz	w0, 415a24 <error@@Base+0x293c>
  415a10:	adrp	x0, 43b000 <PC+0x47b8>
  415a14:	ldr	w1, [x0, #504]
  415a18:	adrp	x0, 43b000 <PC+0x47b8>
  415a1c:	str	w1, [x0, #136]
  415a20:	ret
  415a24:	stp	x29, x30, [sp, #-32]!
  415a28:	mov	x29, sp
  415a2c:	str	x19, [sp, #16]
  415a30:	adrp	x19, 43b000 <PC+0x47b8>
  415a34:	add	x19, x19, #0x88
  415a38:	add	x19, x19, #0x28
  415a3c:	mov	x0, x19
  415a40:	bl	414554 <error@@Base+0x146c>
  415a44:	ldr	w0, [x19, #16]
  415a48:	bl	415974 <error@@Base+0x288c>
  415a4c:	ldr	x19, [sp, #16]
  415a50:	ldp	x29, x30, [sp], #32
  415a54:	ret
  415a58:	stp	x29, x30, [sp, #-64]!
  415a5c:	mov	x29, sp
  415a60:	stp	x19, x20, [sp, #16]
  415a64:	mov	w19, w0
  415a68:	mov	w20, w2
  415a6c:	cbz	x1, 415a78 <error@@Base+0x2990>
  415a70:	ldrb	w0, [x1]
  415a74:	cbnz	w0, 415b98 <error@@Base+0x2ab0>
  415a78:	orr	w19, w19, #0x4000
  415a7c:	adrp	x0, 43b000 <PC+0x47b8>
  415a80:	add	x0, x0, #0x88
  415a84:	add	x0, x0, #0x28
  415a88:	bl	41451c <error@@Base+0x1434>
  415a8c:	cbz	w0, 415b40 <error@@Base+0x2a58>
  415a90:	adrp	x0, 43b000 <PC+0x47b8>
  415a94:	ldr	w0, [x0, #192]
  415a98:	eor	w0, w19, w0
  415a9c:	tbnz	w0, #12, 415b64 <error@@Base+0x2a7c>
  415aa0:	adrp	x0, 43b000 <PC+0x47b8>
  415aa4:	ldr	w0, [x0, #636]
  415aa8:	cmp	w0, #0x1
  415aac:	b.eq	415abc <error@@Base+0x29d4>  // b.none
  415ab0:	adrp	x0, 43b000 <PC+0x47b8>
  415ab4:	ldr	w0, [x0, #528]
  415ab8:	cbz	w0, 415ac4 <error@@Base+0x29dc>
  415abc:	mov	w0, #0x0                   	// #0
  415ac0:	bl	414b50 <error@@Base+0x1a68>
  415ac4:	adrp	x0, 43b000 <PC+0x47b8>
  415ac8:	ldr	w0, [x0, #636]
  415acc:	cmp	w0, #0x2
  415ad0:	b.eq	415b7c <error@@Base+0x2a94>  // b.none
  415ad4:	adrp	x0, 43b000 <PC+0x47b8>
  415ad8:	str	wzr, [x0, #224]
  415adc:	bl	413810 <error@@Base+0x728>
  415ae0:	cbz	w0, 415c24 <error@@Base+0x2b3c>
  415ae4:	mov	x0, #0x0                   	// #0
  415ae8:	tbz	w19, #0, 415c00 <error@@Base+0x2b18>
  415aec:	str	x0, [sp, #56]
  415af0:	mov	x6, #0x0                   	// #0
  415af4:	add	x5, sp, #0x38
  415af8:	mov	w4, #0xffffffff            	// #-1
  415afc:	mov	w3, w20
  415b00:	mov	w2, w19
  415b04:	mov	x1, #0xffffffffffffffff    	// #-1
  415b08:	bl	414fc0 <error@@Base+0x1ed8>
  415b0c:	mov	w20, w0
  415b10:	cbnz	w0, 415d80 <error@@Base+0x2c98>
  415b14:	tbz	w19, #2, 415db0 <error@@Base+0x2cc8>
  415b18:	adrp	x0, 43b000 <PC+0x47b8>
  415b1c:	ldr	w0, [x0, #636]
  415b20:	cmp	w0, #0x1
  415b24:	b.eq	415b34 <error@@Base+0x2a4c>  // b.none
  415b28:	adrp	x0, 43b000 <PC+0x47b8>
  415b2c:	ldr	w0, [x0, #528]
  415b30:	cbz	w0, 415dcc <error@@Base+0x2ce4>
  415b34:	mov	w0, #0x1                   	// #1
  415b38:	bl	414b50 <error@@Base+0x1a68>
  415b3c:	b	415d34 <error@@Base+0x2c4c>
  415b40:	mov	w0, w19
  415b44:	bl	415974 <error@@Base+0x288c>
  415b48:	cbnz	w0, 415a90 <error@@Base+0x29a8>
  415b4c:	mov	x1, #0x0                   	// #0
  415b50:	adrp	x0, 41c000 <winch@@Base+0x621c>
  415b54:	add	x0, x0, #0xaa0
  415b58:	bl	4130e8 <error@@Base>
  415b5c:	mov	w20, #0xffffffff            	// #-1
  415b60:	b	415d34 <error@@Base+0x2c4c>
  415b64:	mov	x1, #0x0                   	// #0
  415b68:	adrp	x0, 41c000 <winch@@Base+0x621c>
  415b6c:	add	x0, x0, #0xac0
  415b70:	bl	4130e8 <error@@Base>
  415b74:	mov	w20, #0xffffffff            	// #-1
  415b78:	b	415d34 <error@@Base+0x2c4c>
  415b7c:	adrp	x0, 43b000 <PC+0x47b8>
  415b80:	ldr	w0, [x0, #224]
  415b84:	cbz	w0, 415ad4 <error@@Base+0x29ec>
  415b88:	adrp	x0, 43b000 <PC+0x47b8>
  415b8c:	str	wzr, [x0, #224]
  415b90:	bl	4158f0 <error@@Base+0x2808>
  415b94:	b	415ad4 <error@@Base+0x29ec>
  415b98:	mov	w2, w19
  415b9c:	adrp	x0, 43b000 <PC+0x47b8>
  415ba0:	add	x0, x0, #0x88
  415ba4:	add	x0, x0, #0x28
  415ba8:	bl	4148d0 <error@@Base+0x17e8>
  415bac:	tbnz	w0, #31, 415dc4 <error@@Base+0x2cdc>
  415bb0:	adrp	x0, 43b000 <PC+0x47b8>
  415bb4:	ldr	w0, [x0, #636]
  415bb8:	adrp	x1, 43b000 <PC+0x47b8>
  415bbc:	ldr	w1, [x1, #528]
  415bc0:	orr	w0, w0, w1
  415bc4:	cbz	w0, 415adc <error@@Base+0x29f4>
  415bc8:	mov	w0, #0x0                   	// #0
  415bcc:	bl	414b50 <error@@Base+0x1a68>
  415bd0:	adrp	x0, 43b000 <PC+0x47b8>
  415bd4:	str	wzr, [x0, #224]
  415bd8:	bl	414db4 <error@@Base+0x1ccc>
  415bdc:	adrp	x0, 43b000 <PC+0x47b8>
  415be0:	ldr	w0, [x0, #636]
  415be4:	cmp	w0, #0x2
  415be8:	b.eq	415bf8 <error@@Base+0x2b10>  // b.none
  415bec:	adrp	x0, 43b000 <PC+0x47b8>
  415bf0:	ldr	w0, [x0, #528]
  415bf4:	cbz	w0, 415adc <error@@Base+0x29f4>
  415bf8:	bl	4158f0 <error@@Base+0x2808>
  415bfc:	b	415adc <error@@Base+0x29f4>
  415c00:	bl	403bf4 <clear@@Base+0x588>
  415c04:	cmn	x0, #0x1
  415c08:	b.eq	415c18 <error@@Base+0x2b30>  // b.none
  415c0c:	cmn	x0, #0x1
  415c10:	b.ne	415aec <error@@Base+0x2a04>  // b.any
  415c14:	b	415cac <error@@Base+0x2bc4>
  415c18:	bl	4044a4 <clear@@Base+0xe38>
  415c1c:	bl	403bf4 <clear@@Base+0x588>
  415c20:	b	415c0c <error@@Base+0x2b24>
  415c24:	stp	x21, x22, [sp, #32]
  415c28:	adrp	x0, 43b000 <PC+0x47b8>
  415c2c:	ldr	w0, [x0, #612]
  415c30:	cmp	w0, #0x1
  415c34:	b.eq	415c5c <error@@Base+0x2b74>  // b.none
  415c38:	cmp	w0, #0x2
  415c3c:	b.ne	415cb8 <error@@Base+0x2bd0>  // b.any
  415c40:	and	w21, w19, #0x4000
  415c44:	tbnz	w19, #14, 415cb8 <error@@Base+0x2bd0>
  415c48:	tbnz	w19, #0, 415c70 <error@@Base+0x2b88>
  415c4c:	adrp	x0, 43b000 <PC+0x47b8>
  415c50:	ldr	w21, [x0, #384]
  415c54:	sub	w21, w21, #0x1
  415c58:	b	415c70 <error@@Base+0x2b88>
  415c5c:	and	w21, w19, #0x1
  415c60:	tbz	w19, #0, 415c70 <error@@Base+0x2b88>
  415c64:	adrp	x0, 43b000 <PC+0x47b8>
  415c68:	ldr	w21, [x0, #384]
  415c6c:	sub	w21, w21, #0x1
  415c70:	mov	w0, w21
  415c74:	bl	41362c <error@@Base+0x544>
  415c78:	tbnz	w19, #0, 415cdc <error@@Base+0x2bf4>
  415c7c:	cmn	x0, #0x1
  415c80:	b.ne	415dd4 <error@@Base+0x2cec>  // b.any
  415c84:	subs	w21, w21, #0x1
  415c88:	b.mi	415d14 <error@@Base+0x2c2c>  // b.first
  415c8c:	mov	w0, w21
  415c90:	bl	41362c <error@@Base+0x544>
  415c94:	cmn	x0, #0x1
  415c98:	b.ne	415d1c <error@@Base+0x2c34>  // b.any
  415c9c:	sub	w21, w21, #0x1
  415ca0:	cmn	w21, #0x1
  415ca4:	b.ne	415c8c <error@@Base+0x2ba4>  // b.any
  415ca8:	ldp	x21, x22, [sp, #32]
  415cac:	mov	x0, #0xffffffffffffffff    	// #-1
  415cb0:	str	x0, [sp, #56]
  415cb4:	b	415d30 <error@@Base+0x2c48>
  415cb8:	adrp	x0, 43b000 <PC+0x47b8>
  415cbc:	ldr	w0, [x0, #564]
  415cc0:	bl	4139a4 <error@@Base+0x8bc>
  415cc4:	mov	w21, w0
  415cc8:	bl	41362c <error@@Base+0x544>
  415ccc:	tbz	w19, #0, 415c7c <error@@Base+0x2b94>
  415cd0:	mov	x2, #0x0                   	// #0
  415cd4:	mov	x1, #0x0                   	// #0
  415cd8:	bl	40f644 <clear@@Base+0xbfd8>
  415cdc:	cmn	x0, #0x1
  415ce0:	b.ne	415ddc <error@@Base+0x2cf4>  // b.any
  415ce4:	adrp	x22, 43b000 <PC+0x47b8>
  415ce8:	add	x22, x22, #0x180
  415cec:	add	w21, w21, #0x1
  415cf0:	ldr	w0, [x22]
  415cf4:	cmp	w21, w0
  415cf8:	b.ge	415d24 <error@@Base+0x2c3c>  // b.tcont
  415cfc:	mov	w0, w21
  415d00:	bl	41362c <error@@Base+0x544>
  415d04:	cmn	x0, #0x1
  415d08:	b.eq	415cec <error@@Base+0x2c04>  // b.none
  415d0c:	ldp	x21, x22, [sp, #32]
  415d10:	b	415aec <error@@Base+0x2a04>
  415d14:	ldp	x21, x22, [sp, #32]
  415d18:	b	415cac <error@@Base+0x2bc4>
  415d1c:	ldp	x21, x22, [sp, #32]
  415d20:	b	415aec <error@@Base+0x2a04>
  415d24:	mov	x0, #0xffffffffffffffff    	// #-1
  415d28:	str	x0, [sp, #56]
  415d2c:	ldp	x21, x22, [sp, #32]
  415d30:	tbz	w19, #9, 415d44 <error@@Base+0x2c5c>
  415d34:	mov	w0, w20
  415d38:	ldp	x19, x20, [sp, #16]
  415d3c:	ldp	x29, x30, [sp], #64
  415d40:	ret
  415d44:	adrp	x0, 43b000 <PC+0x47b8>
  415d48:	ldr	w0, [x0, #636]
  415d4c:	cmp	w0, #0x1
  415d50:	b.eq	415d60 <error@@Base+0x2c78>  // b.none
  415d54:	adrp	x0, 43b000 <PC+0x47b8>
  415d58:	ldr	w0, [x0, #528]
  415d5c:	cbz	w0, 415d68 <error@@Base+0x2c80>
  415d60:	mov	w0, #0x1                   	// #1
  415d64:	bl	414b50 <error@@Base+0x1a68>
  415d68:	mov	x1, #0x0                   	// #0
  415d6c:	adrp	x0, 41c000 <winch@@Base+0x621c>
  415d70:	add	x0, x0, #0xae0
  415d74:	bl	4130e8 <error@@Base>
  415d78:	mov	w20, #0xffffffff            	// #-1
  415d7c:	b	415d34 <error@@Base+0x2c4c>
  415d80:	adrp	x0, 43b000 <PC+0x47b8>
  415d84:	ldr	w0, [x0, #636]
  415d88:	cmp	w0, #0x1
  415d8c:	b.eq	415d9c <error@@Base+0x2cb4>  // b.none
  415d90:	adrp	x0, 43b000 <PC+0x47b8>
  415d94:	ldr	w0, [x0, #528]
  415d98:	cbz	w0, 415d34 <error@@Base+0x2c4c>
  415d9c:	cmp	w20, #0x0
  415da0:	b.le	415d34 <error@@Base+0x2c4c>
  415da4:	mov	w0, #0x1                   	// #1
  415da8:	bl	414b50 <error@@Base+0x1a68>
  415dac:	b	415d34 <error@@Base+0x2c4c>
  415db0:	adrp	x0, 43b000 <PC+0x47b8>
  415db4:	ldr	w1, [x0, #564]
  415db8:	ldr	x0, [sp, #56]
  415dbc:	bl	40d5bc <clear@@Base+0x9f50>
  415dc0:	b	415b18 <error@@Base+0x2a30>
  415dc4:	mov	w20, #0xffffffff            	// #-1
  415dc8:	b	415d34 <error@@Base+0x2c4c>
  415dcc:	mov	w20, w0
  415dd0:	b	415d34 <error@@Base+0x2c4c>
  415dd4:	ldp	x21, x22, [sp, #32]
  415dd8:	b	415aec <error@@Base+0x2a04>
  415ddc:	ldp	x21, x22, [sp, #32]
  415de0:	b	415aec <error@@Base+0x2a04>

0000000000415de4 <winch@@Base>:
  415de4:	stp	x29, x30, [sp, #-16]!
  415de8:	mov	x29, sp
  415dec:	adrp	x1, 415000 <error@@Base+0x1f18>
  415df0:	add	x1, x1, #0xde4
  415df4:	mov	w0, #0x1c                  	// #28
  415df8:	bl	4018b0 <signal@plt>
  415dfc:	adrp	x1, 43b000 <PC+0x47b8>
  415e00:	ldr	w0, [x1, #696]
  415e04:	orr	w0, w0, #0x4
  415e08:	str	w0, [x1, #696]
  415e0c:	adrp	x0, 43b000 <PC+0x47b8>
  415e10:	ldr	w0, [x0, #648]
  415e14:	cbnz	w0, 415e20 <winch@@Base+0x3c>
  415e18:	ldp	x29, x30, [sp], #16
  415e1c:	ret
  415e20:	bl	412a94 <clear@@Base+0xf428>
  415e24:	b	415e18 <winch@@Base+0x34>
  415e28:	stp	x29, x30, [sp, #-16]!
  415e2c:	mov	x29, sp
  415e30:	adrp	x1, 415000 <error@@Base+0x1f18>
  415e34:	add	x1, x1, #0xe28
  415e38:	mov	w0, #0x14                  	// #20
  415e3c:	bl	4018b0 <signal@plt>
  415e40:	adrp	x1, 43b000 <PC+0x47b8>
  415e44:	ldr	w0, [x1, #696]
  415e48:	orr	w0, w0, #0x2
  415e4c:	str	w0, [x1, #696]
  415e50:	adrp	x0, 43b000 <PC+0x47b8>
  415e54:	ldr	w0, [x0, #648]
  415e58:	cbnz	w0, 415e64 <winch@@Base+0x80>
  415e5c:	ldp	x29, x30, [sp], #16
  415e60:	ret
  415e64:	bl	412a94 <clear@@Base+0xf428>
  415e68:	b	415e5c <winch@@Base+0x78>
  415e6c:	stp	x29, x30, [sp, #-16]!
  415e70:	mov	x29, sp
  415e74:	mov	w0, #0xf                   	// #15
  415e78:	bl	401e44 <setlocale@plt+0x224>
  415e7c:	ldp	x29, x30, [sp], #16
  415e80:	ret
  415e84:	stp	x29, x30, [sp, #-16]!
  415e88:	mov	x29, sp
  415e8c:	bl	40363c <setlocale@plt+0x1a1c>
  415e90:	adrp	x1, 415000 <error@@Base+0x1f18>
  415e94:	add	x1, x1, #0xe84
  415e98:	mov	w0, #0x2                   	// #2
  415e9c:	bl	4018b0 <signal@plt>
  415ea0:	adrp	x1, 43b000 <PC+0x47b8>
  415ea4:	ldr	w0, [x1, #696]
  415ea8:	orr	w0, w0, #0x1
  415eac:	str	w0, [x1, #696]
  415eb0:	adrp	x0, 43b000 <PC+0x47b8>
  415eb4:	ldr	w0, [x0, #648]
  415eb8:	cbnz	w0, 415ec4 <winch@@Base+0xe0>
  415ebc:	ldp	x29, x30, [sp], #16
  415ec0:	ret
  415ec4:	bl	412a94 <clear@@Base+0xf428>
  415ec8:	b	415ebc <winch@@Base+0xd8>
  415ecc:	stp	x29, x30, [sp, #-16]!
  415ed0:	mov	x29, sp
  415ed4:	cbz	w0, 415f2c <winch@@Base+0x148>
  415ed8:	adrp	x1, 415000 <error@@Base+0x1f18>
  415edc:	add	x1, x1, #0xe84
  415ee0:	mov	w0, #0x2                   	// #2
  415ee4:	bl	4018b0 <signal@plt>
  415ee8:	adrp	x1, 415000 <error@@Base+0x1f18>
  415eec:	add	x1, x1, #0xe28
  415ef0:	mov	w0, #0x14                  	// #20
  415ef4:	bl	4018b0 <signal@plt>
  415ef8:	adrp	x1, 415000 <error@@Base+0x1f18>
  415efc:	add	x1, x1, #0xde4
  415f00:	mov	w0, #0x1c                  	// #28
  415f04:	bl	4018b0 <signal@plt>
  415f08:	mov	x1, #0x1                   	// #1
  415f0c:	mov	w0, #0x3                   	// #3
  415f10:	bl	4018b0 <signal@plt>
  415f14:	adrp	x1, 415000 <error@@Base+0x1f18>
  415f18:	add	x1, x1, #0xe6c
  415f1c:	mov	w0, #0xf                   	// #15
  415f20:	bl	4018b0 <signal@plt>
  415f24:	ldp	x29, x30, [sp], #16
  415f28:	ret
  415f2c:	mov	x1, #0x0                   	// #0
  415f30:	mov	w0, #0x2                   	// #2
  415f34:	bl	4018b0 <signal@plt>
  415f38:	mov	x1, #0x0                   	// #0
  415f3c:	mov	w0, #0x14                  	// #20
  415f40:	bl	4018b0 <signal@plt>
  415f44:	mov	x1, #0x1                   	// #1
  415f48:	mov	w0, #0x1c                  	// #28
  415f4c:	bl	4018b0 <signal@plt>
  415f50:	mov	x1, #0x0                   	// #0
  415f54:	mov	w0, #0x3                   	// #3
  415f58:	bl	4018b0 <signal@plt>
  415f5c:	mov	x1, #0x0                   	// #0
  415f60:	mov	w0, #0xf                   	// #15
  415f64:	bl	4018b0 <signal@plt>
  415f68:	b	415f24 <winch@@Base+0x140>
  415f6c:	stp	x29, x30, [sp, #-48]!
  415f70:	mov	x29, sp
  415f74:	stp	x19, x20, [sp, #16]
  415f78:	adrp	x0, 43b000 <PC+0x47b8>
  415f7c:	ldr	w19, [x0, #696]
  415f80:	cbz	w19, 415fa0 <winch@@Base+0x1bc>
  415f84:	str	wzr, [x0, #696]
  415f88:	tbnz	w19, #1, 415fac <winch@@Base+0x1c8>
  415f8c:	tbnz	w19, #2, 416020 <winch@@Base+0x23c>
  415f90:	tbz	w19, #0, 415fa0 <winch@@Base+0x1bc>
  415f94:	adrp	x0, 43b000 <PC+0x47b8>
  415f98:	ldr	w0, [x0, #608]
  415f9c:	cbnz	w0, 41608c <winch@@Base+0x2a8>
  415fa0:	ldp	x19, x20, [sp, #16]
  415fa4:	ldp	x29, x30, [sp], #48
  415fa8:	ret
  415fac:	mov	x1, #0x1                   	// #1
  415fb0:	mov	w0, #0x16                  	// #22
  415fb4:	bl	4018b0 <signal@plt>
  415fb8:	bl	403844 <clear@@Base+0x1d8>
  415fbc:	bl	403384 <setlocale@plt+0x1764>
  415fc0:	bl	412bcc <clear@@Base+0xf560>
  415fc4:	mov	w0, #0x0                   	// #0
  415fc8:	bl	40261c <setlocale@plt+0x9fc>
  415fcc:	mov	x1, #0x0                   	// #0
  415fd0:	mov	w0, #0x16                  	// #22
  415fd4:	bl	4018b0 <signal@plt>
  415fd8:	mov	x1, #0x0                   	// #0
  415fdc:	mov	w0, #0x14                  	// #20
  415fe0:	bl	4018b0 <signal@plt>
  415fe4:	bl	4018e0 <getpid@plt>
  415fe8:	mov	w1, #0x14                  	// #20
  415fec:	bl	401840 <kill@plt>
  415ff0:	adrp	x1, 415000 <error@@Base+0x1f18>
  415ff4:	add	x1, x1, #0xe28
  415ff8:	mov	w0, #0x14                  	// #20
  415ffc:	bl	4018b0 <signal@plt>
  416000:	mov	w0, #0x1                   	// #1
  416004:	bl	40261c <setlocale@plt+0x9fc>
  416008:	bl	4034e0 <setlocale@plt+0x18c0>
  41600c:	adrp	x0, 43b000 <PC+0x47b8>
  416010:	mov	w1, #0x1                   	// #1
  416014:	str	w1, [x0, #468]
  416018:	orr	w19, w19, #0x4
  41601c:	b	415f8c <winch@@Base+0x1a8>
  416020:	stp	x21, x22, [sp, #32]
  416024:	adrp	x20, 43b000 <PC+0x47b8>
  416028:	ldr	w21, [x20, #396]
  41602c:	adrp	x0, 43b000 <PC+0x47b8>
  416030:	ldr	w22, [x0, #384]
  416034:	bl	402bcc <setlocale@plt+0xfac>
  416038:	ldr	w0, [x20, #396]
  41603c:	cmp	w0, w21
  416040:	b.ne	416054 <winch@@Base+0x270>  // b.any
  416044:	adrp	x0, 43b000 <PC+0x47b8>
  416048:	ldr	w0, [x0, #384]
  41604c:	cmp	w0, w22
  416050:	b.eq	416078 <winch@@Base+0x294>  // b.none
  416054:	adrp	x0, 43b000 <PC+0x47b8>
  416058:	ldr	w0, [x0, #384]
  41605c:	add	w0, w0, #0x1
  416060:	add	w0, w0, w0, lsr #31
  416064:	asr	w0, w0, #1
  416068:	adrp	x1, 43b000 <PC+0x47b8>
  41606c:	str	w0, [x1, #360]
  416070:	bl	410e64 <clear@@Base+0xd7f8>
  416074:	bl	410ff0 <clear@@Base+0xd984>
  416078:	adrp	x0, 43b000 <PC+0x47b8>
  41607c:	mov	w1, #0x1                   	// #1
  416080:	str	w1, [x0, #468]
  416084:	ldp	x21, x22, [sp, #32]
  416088:	b	415f90 <winch@@Base+0x1ac>
  41608c:	mov	w0, #0x2                   	// #2
  416090:	bl	401e44 <setlocale@plt+0x224>
  416094:	b	415fa0 <winch@@Base+0x1bc>
  416098:	stp	x29, x30, [sp, #-64]!
  41609c:	mov	x29, sp
  4160a0:	stp	x19, x20, [sp, #16]
  4160a4:	stp	x21, x22, [sp, #32]
  4160a8:	str	x23, [sp, #48]
  4160ac:	mov	x21, x1
  4160b0:	mov	x23, x2
  4160b4:	mov	x20, x3
  4160b8:	mov	w22, w4
  4160bc:	mov	w1, #0x1                   	// #1
  4160c0:	mov	w0, #0x30                  	// #48
  4160c4:	bl	401ec0 <setlocale@plt+0x2a0>
  4160c8:	mov	x19, x0
  4160cc:	mov	x0, x21
  4160d0:	bl	4017b0 <strlen@plt>
  4160d4:	mov	w1, #0x1                   	// #1
  4160d8:	add	w0, w0, w1
  4160dc:	bl	401ec0 <setlocale@plt+0x2a0>
  4160e0:	str	x0, [x19, #16]
  4160e4:	mov	x1, x21
  4160e8:	bl	401ac0 <strcpy@plt>
  4160ec:	str	x23, [x19, #24]
  4160f0:	strb	w22, [x19, #40]
  4160f4:	cbz	x20, 416130 <winch@@Base+0x34c>
  4160f8:	mov	x0, x20
  4160fc:	bl	4017b0 <strlen@plt>
  416100:	mov	w1, #0x1                   	// #1
  416104:	add	w0, w0, w1
  416108:	bl	401ec0 <setlocale@plt+0x2a0>
  41610c:	str	x0, [x19, #32]
  416110:	mov	x1, x20
  416114:	bl	401ac0 <strcpy@plt>
  416118:	mov	x0, x19
  41611c:	ldp	x19, x20, [sp, #16]
  416120:	ldp	x21, x22, [sp, #32]
  416124:	ldr	x23, [sp, #48]
  416128:	ldp	x29, x30, [sp], #64
  41612c:	ret
  416130:	str	xzr, [x19, #32]
  416134:	b	416118 <winch@@Base+0x334>
  416138:	stp	x29, x30, [sp, #-64]!
  41613c:	mov	x29, sp
  416140:	stp	x19, x20, [sp, #16]
  416144:	stp	x21, x22, [sp, #32]
  416148:	str	x23, [sp, #48]
  41614c:	mov	x20, x0
  416150:	mov	x23, x1
  416154:	adrp	x0, 43b000 <PC+0x47b8>
  416158:	ldr	x22, [x0, #280]
  41615c:	ldr	x21, [x22, #32]
  416160:	mov	x0, x21
  416164:	bl	4017b0 <strlen@plt>
  416168:	sxtw	x19, w0
  41616c:	mov	x2, x19
  416170:	mov	x1, x20
  416174:	mov	x0, x21
  416178:	bl	401950 <strncmp@plt>
  41617c:	cbnz	w0, 4161ac <winch@@Base+0x3c8>
  416180:	ldrb	w1, [x22, #40]
  416184:	cbz	w1, 416198 <winch@@Base+0x3b4>
  416188:	ldrb	w1, [x20, x19]
  41618c:	cmp	w1, #0x0
  416190:	ccmp	w1, #0xd, #0x4, ne  // ne = any
  416194:	b.ne	4161b0 <winch@@Base+0x3cc>  // b.any
  416198:	mov	x0, x23
  41619c:	bl	40fc38 <clear@@Base+0xc5cc>
  4161a0:	str	x0, [x22, #24]
  4161a4:	mov	w0, #0x1                   	// #1
  4161a8:	b	4161b0 <winch@@Base+0x3cc>
  4161ac:	mov	w0, #0x0                   	// #0
  4161b0:	ldp	x19, x20, [sp, #16]
  4161b4:	ldp	x21, x22, [sp, #32]
  4161b8:	ldr	x23, [sp, #48]
  4161bc:	ldp	x29, x30, [sp], #64
  4161c0:	ret
  4161c4:	stp	x29, x30, [sp, #-32]!
  4161c8:	mov	x29, sp
  4161cc:	stp	x19, x20, [sp, #16]
  4161d0:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4161d4:	add	x1, x0, #0x810
  4161d8:	ldr	x19, [x0, #2064]
  4161dc:	cmp	x19, x1
  4161e0:	b.eq	416220 <winch@@Base+0x43c>  // b.none
  4161e4:	mov	x20, x1
  4161e8:	ldr	x1, [x19]
  4161ec:	ldr	x0, [x19, #8]
  4161f0:	str	x0, [x1, #8]
  4161f4:	ldr	x1, [x19]
  4161f8:	str	x1, [x0]
  4161fc:	ldr	x0, [x19, #16]
  416200:	bl	401a90 <free@plt>
  416204:	ldr	x0, [x19, #32]
  416208:	bl	401a90 <free@plt>
  41620c:	mov	x0, x19
  416210:	bl	401a90 <free@plt>
  416214:	ldr	x19, [x20]
  416218:	cmp	x19, x20
  41621c:	b.ne	4161e8 <winch@@Base+0x404>  // b.any
  416220:	adrp	x1, 43b000 <PC+0x47b8>
  416224:	add	x0, x1, #0x118
  416228:	str	xzr, [x1, #280]
  41622c:	str	wzr, [x0, #8]
  416230:	str	wzr, [x0, #12]
  416234:	ldp	x19, x20, [sp, #16]
  416238:	ldp	x29, x30, [sp], #32
  41623c:	ret
  416240:	sub	sp, sp, #0x450
  416244:	stp	x29, x30, [sp]
  416248:	mov	x29, sp
  41624c:	stp	x19, x20, [sp, #16]
  416250:	mov	x20, x0
  416254:	adrp	x0, 436000 <winch@@Base+0x2021c>
  416258:	ldr	x0, [x0, #2080]
  41625c:	bl	40b4f4 <clear@@Base+0x7e88>
  416260:	str	x0, [sp, #1096]
  416264:	adrp	x1, 41c000 <winch@@Base+0x621c>
  416268:	add	x1, x1, #0x368
  41626c:	bl	401900 <fopen@plt>
  416270:	mov	x19, x0
  416274:	ldr	x0, [sp, #1096]
  416278:	bl	401a90 <free@plt>
  41627c:	mov	w0, #0x1                   	// #1
  416280:	cbz	x19, 4164a0 <winch@@Base+0x6bc>
  416284:	stp	x21, x22, [sp, #32]
  416288:	str	x23, [sp, #48]
  41628c:	bl	4161c4 <winch@@Base+0x3e0>
  416290:	adrp	x0, 43b000 <PC+0x47b8>
  416294:	str	wzr, [x0, #292]
  416298:	mov	x0, x20
  41629c:	bl	4017b0 <strlen@plt>
  4162a0:	sxtw	x21, w0
  4162a4:	add	x1, sp, #0x40
  4162a8:	add	x22, x1, w0, sxtw
  4162ac:	mov	x2, x19
  4162b0:	mov	w1, #0x400                 	// #1024
  4162b4:	add	x0, sp, #0x40
  4162b8:	bl	401bf0 <fgets@plt>
  4162bc:	cbz	x0, 416460 <winch@@Base+0x67c>
  4162c0:	ldrb	w1, [sp, #64]
  4162c4:	cmp	w1, #0x21
  4162c8:	b.eq	4162ac <winch@@Base+0x4c8>  // b.none
  4162cc:	mov	x2, x21
  4162d0:	add	x1, sp, #0x40
  4162d4:	mov	x0, x20
  4162d8:	bl	401950 <strncmp@plt>
  4162dc:	cbnz	w0, 4162ac <winch@@Base+0x4c8>
  4162e0:	add	x0, sp, #0x40
  4162e4:	ldrb	w1, [x0, x21]
  4162e8:	cmp	w1, #0x20
  4162ec:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  4162f0:	b.ne	4162ac <winch@@Base+0x4c8>  // b.any
  4162f4:	mov	x0, x22
  4162f8:	bl	401d80 <setlocale@plt+0x160>
  4162fc:	mov	x23, x0
  416300:	str	x0, [sp, #1096]
  416304:	ldrb	w0, [x0]
  416308:	cbz	w0, 4162ac <winch@@Base+0x4c8>
  41630c:	cmp	w0, #0x20
  416310:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  416314:	b.eq	4163b8 <winch@@Base+0x5d4>  // b.none
  416318:	add	x1, x23, #0x1
  41631c:	mov	x0, x1
  416320:	str	x1, [sp, #1096]
  416324:	ldrb	w2, [x1], #1
  416328:	and	w3, w2, #0xffffffdf
  41632c:	tst	w3, #0xff
  416330:	ccmp	w2, #0x9, #0x4, ne  // ne = any
  416334:	b.ne	41631c <winch@@Base+0x538>  // b.any
  416338:	add	x1, x0, #0x1
  41633c:	str	x1, [sp, #1096]
  416340:	strb	wzr, [x0]
  416344:	ldr	x0, [sp, #1096]
  416348:	bl	401d80 <setlocale@plt+0x160>
  41634c:	str	x0, [sp, #1096]
  416350:	ldrb	w0, [x0]
  416354:	cbz	w0, 4162ac <winch@@Base+0x4c8>
  416358:	add	x2, sp, #0x444
  41635c:	mov	x1, #0x0                   	// #0
  416360:	add	x0, sp, #0x448
  416364:	bl	411c60 <clear@@Base+0xe5f4>
  416368:	ldr	w4, [sp, #1092]
  41636c:	cbnz	w4, 4163c0 <winch@@Base+0x5dc>
  416370:	sxtw	x2, w0
  416374:	mov	x3, #0x0                   	// #0
  416378:	mov	x1, x23
  41637c:	mov	x0, x20
  416380:	bl	416098 <winch@@Base+0x2b4>
  416384:	adrp	x1, 436000 <winch@@Base+0x2021c>
  416388:	add	x1, x1, #0x810
  41638c:	str	x1, [x0]
  416390:	ldr	x2, [x1, #8]
  416394:	str	x2, [x0, #8]
  416398:	str	x0, [x2]
  41639c:	str	x0, [x1, #8]
  4163a0:	adrp	x0, 43b000 <PC+0x47b8>
  4163a4:	add	x0, x0, #0x118
  4163a8:	ldr	w1, [x0, #12]
  4163ac:	add	w1, w1, #0x1
  4163b0:	str	w1, [x0, #12]
  4163b4:	b	4162ac <winch@@Base+0x4c8>
  4163b8:	mov	x0, x23
  4163bc:	b	416338 <winch@@Base+0x554>
  4163c0:	ldr	x0, [sp, #1096]
  4163c4:	add	x1, x0, #0x1
  4163c8:	str	x1, [sp, #1096]
  4163cc:	ldrb	w2, [x0]
  4163d0:	ldrb	w3, [x0, #1]
  4163d4:	add	x0, x0, #0x2
  4163d8:	cmp	w3, #0x5e
  4163dc:	csel	x0, x0, x1, eq  // eq = none
  4163e0:	str	x0, [sp, #1096]
  4163e4:	mov	x3, x0
  4163e8:	ldrb	w0, [x0]
  4163ec:	cmp	w0, #0x0
  4163f0:	ccmp	w2, w0, #0x4, ne  // ne = any
  4163f4:	b.eq	416430 <winch@@Base+0x64c>  // b.none
  4163f8:	mov	x1, x3
  4163fc:	b	41641c <winch@@Base+0x638>
  416400:	ldr	x0, [sp, #1096]
  416404:	add	x1, x0, #0x1
  416408:	str	x1, [sp, #1096]
  41640c:	ldrb	w0, [x0, #1]
  416410:	cmp	w0, #0x0
  416414:	ccmp	w2, w0, #0x4, ne  // ne = any
  416418:	b.eq	416434 <winch@@Base+0x650>  // b.none
  41641c:	cmp	w0, #0x5c
  416420:	b.ne	416400 <winch@@Base+0x61c>  // b.any
  416424:	add	x1, x1, #0x1
  416428:	str	x1, [sp, #1096]
  41642c:	b	416400 <winch@@Base+0x61c>
  416430:	mov	x1, x3
  416434:	ldurb	w0, [x1, #-1]
  416438:	cmp	w0, #0x24
  41643c:	cset	w4, eq  // eq = none
  416440:	b.eq	416454 <winch@@Base+0x670>  // b.none
  416444:	ldr	x0, [sp, #1096]
  416448:	strb	wzr, [x0]
  41644c:	mov	x2, #0x0                   	// #0
  416450:	b	416378 <winch@@Base+0x594>
  416454:	sub	x1, x1, #0x1
  416458:	str	x1, [sp, #1096]
  41645c:	b	416444 <winch@@Base+0x660>
  416460:	mov	x0, x19
  416464:	bl	4018c0 <fclose@plt>
  416468:	adrp	x0, 43b000 <PC+0x47b8>
  41646c:	ldr	w1, [x0, #292]
  416470:	mov	w0, #0x2                   	// #2
  416474:	cbz	w1, 4164b0 <winch@@Base+0x6cc>
  416478:	adrp	x0, 43b000 <PC+0x47b8>
  41647c:	add	x1, x0, #0x118
  416480:	adrp	x2, 436000 <winch@@Base+0x2021c>
  416484:	ldr	x2, [x2, #2064]
  416488:	str	x2, [x0, #280]
  41648c:	mov	w0, #0x1                   	// #1
  416490:	str	w0, [x1, #8]
  416494:	mov	w0, #0x0                   	// #0
  416498:	ldp	x21, x22, [sp, #32]
  41649c:	ldr	x23, [sp, #48]
  4164a0:	ldp	x19, x20, [sp, #16]
  4164a4:	ldp	x29, x30, [sp]
  4164a8:	add	sp, sp, #0x450
  4164ac:	ret
  4164b0:	ldp	x21, x22, [sp, #32]
  4164b4:	ldr	x23, [sp, #48]
  4164b8:	b	4164a0 <winch@@Base+0x6bc>
  4164bc:	cmp	x0, #0x0
  4164c0:	ccmp	w1, #0x1, #0x4, eq  // eq = none
  4164c4:	b.eq	4164d0 <winch@@Base+0x6ec>  // b.none
  4164c8:	mov	w0, #0x1                   	// #1
  4164cc:	ret
  4164d0:	stp	x29, x30, [sp, #-320]!
  4164d4:	mov	x29, sp
  4164d8:	stp	x19, x20, [sp, #16]
  4164dc:	stp	x21, x22, [sp, #32]
  4164e0:	mov	x20, x0
  4164e4:	mov	w19, w1
  4164e8:	bl	4161c4 <winch@@Base+0x3e0>
  4164ec:	adrp	x0, 43b000 <PC+0x47b8>
  4164f0:	str	wzr, [x0, #292]
  4164f4:	cmp	w19, #0x1
  4164f8:	b.ne	416534 <winch@@Base+0x750>  // b.any
  4164fc:	adrp	x0, 436000 <winch@@Base+0x2021c>
  416500:	ldr	x20, [x0, #2112]
  416504:	adrp	x0, 436000 <winch@@Base+0x2021c>
  416508:	add	x0, x0, #0x810
  41650c:	add	x1, x0, #0x18
  416510:	str	x1, [x0, #16]
  416514:	cbz	x20, 4168c0 <winch@@Base+0xadc>
  416518:	stp	x23, x24, [sp, #48]
  41651c:	add	x21, sp, #0x40
  416520:	adrp	x23, 43b000 <PC+0x47b8>
  416524:	add	x23, x23, #0x2b8
  416528:	adrp	x22, 436000 <winch@@Base+0x2021c>
  41652c:	add	x22, x22, #0x810
  416530:	b	416858 <winch@@Base+0xa74>
  416534:	adrp	x0, 41c000 <winch@@Base+0x621c>
  416538:	add	x0, x0, #0xb00
  41653c:	bl	409fcc <clear@@Base+0x6960>
  416540:	mov	x21, x0
  416544:	bl	40a044 <clear@@Base+0x69d8>
  416548:	mov	w1, w0
  41654c:	mov	w0, #0x1                   	// #1
  416550:	cbnz	w1, 4168ec <winch@@Base+0xb08>
  416554:	cmp	w19, #0x4
  416558:	b.eq	416634 <winch@@Base+0x850>  // b.none
  41655c:	cmp	w19, #0x4
  416560:	b.gt	416618 <winch@@Base+0x834>
  416564:	cmp	w19, #0x2
  416568:	b.eq	416644 <winch@@Base+0x860>  // b.none
  41656c:	mov	w0, #0x3                   	// #3
  416570:	cmp	w19, #0x3
  416574:	b.ne	4168ec <winch@@Base+0xb08>  // b.any
  416578:	stp	x23, x24, [sp, #48]
  41657c:	adrp	x19, 41c000 <winch@@Base+0x621c>
  416580:	add	x19, x19, #0x368
  416584:	mov	x0, x20
  416588:	bl	40b61c <clear@@Base+0x7fb0>
  41658c:	mov	x22, x0
  416590:	cbz	x0, 416904 <winch@@Base+0xb20>
  416594:	mov	x0, x21
  416598:	bl	4017b0 <strlen@plt>
  41659c:	mov	x23, x0
  4165a0:	mov	x0, x19
  4165a4:	bl	4017b0 <strlen@plt>
  4165a8:	mov	x24, x0
  4165ac:	mov	x0, x22
  4165b0:	bl	4017b0 <strlen@plt>
  4165b4:	add	w0, w0, #0x5
  4165b8:	add	w23, w23, w24
  4165bc:	mov	w1, #0x1                   	// #1
  4165c0:	add	w0, w0, w23
  4165c4:	bl	401ec0 <setlocale@plt+0x2a0>
  4165c8:	mov	x23, x0
  4165cc:	mov	x4, x22
  4165d0:	mov	x3, x19
  4165d4:	mov	x2, x21
  4165d8:	adrp	x1, 41c000 <winch@@Base+0x621c>
  4165dc:	add	x1, x1, #0xb10
  4165e0:	bl	401820 <sprintf@plt>
  4165e4:	cmp	x20, x22
  4165e8:	b.eq	4165f4 <winch@@Base+0x810>  // b.none
  4165ec:	mov	x0, x22
  4165f0:	bl	401a90 <free@plt>
  4165f4:	adrp	x1, 41c000 <winch@@Base+0x621c>
  4165f8:	add	x1, x1, #0x368
  4165fc:	mov	x0, x23
  416600:	bl	401930 <popen@plt>
  416604:	mov	x20, x0
  416608:	mov	x0, x23
  41660c:	bl	401a90 <free@plt>
  416610:	ldp	x23, x24, [sp, #48]
  416614:	b	416514 <winch@@Base+0x730>
  416618:	mov	w0, #0x3                   	// #3
  41661c:	cmp	w19, #0x5
  416620:	b.ne	4168ec <winch@@Base+0xb08>  // b.any
  416624:	stp	x23, x24, [sp, #48]
  416628:	adrp	x19, 41c000 <winch@@Base+0x621c>
  41662c:	add	x19, x19, #0xaf8
  416630:	b	416584 <winch@@Base+0x7a0>
  416634:	stp	x23, x24, [sp, #48]
  416638:	adrp	x19, 41b000 <winch@@Base+0x521c>
  41663c:	add	x19, x19, #0x7f8
  416640:	b	416584 <winch@@Base+0x7a0>
  416644:	stp	x23, x24, [sp, #48]
  416648:	adrp	x19, 41b000 <winch@@Base+0x521c>
  41664c:	add	x19, x19, #0x6a0
  416650:	b	416584 <winch@@Base+0x7a0>
  416654:	adrp	x0, 436000 <winch@@Base+0x2021c>
  416658:	ldr	x1, [x0, #2112]
  41665c:	mov	w0, #0x4                   	// #4
  416660:	cmp	x1, x20
  416664:	b.eq	416958 <winch@@Base+0xb74>  // b.none
  416668:	mov	x0, x20
  41666c:	bl	401b90 <pclose@plt>
  416670:	mov	w0, #0x4                   	// #4
  416674:	ldp	x23, x24, [sp, #48]
  416678:	b	4168ec <winch@@Base+0xb08>
  41667c:	mov	x0, x20
  416680:	bl	401980 <fgetc@plt>
  416684:	cmp	w0, #0xa
  416688:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  41668c:	b.ne	41667c <winch@@Base+0x898>  // b.any
  416690:	ldrb	w19, [sp, #64]
  416694:	cbz	w19, 4166b8 <winch@@Base+0x8d4>
  416698:	bl	401a70 <__ctype_b_loc@plt>
  41669c:	ldr	x1, [x0]
  4166a0:	add	x0, sp, #0x40
  4166a4:	and	x2, x19, #0xff
  4166a8:	ldrh	w2, [x1, x2, lsl #1]
  4166ac:	tbnz	w2, #13, 4166dc <winch@@Base+0x8f8>
  4166b0:	ldrb	w19, [x0, #1]!
  4166b4:	cbnz	w19, 4166a4 <winch@@Base+0x8c0>
  4166b8:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4166bc:	ldr	x0, [x0, #2112]
  4166c0:	cmp	x0, x20
  4166c4:	b.eq	4168bc <winch@@Base+0xad8>  // b.none
  4166c8:	mov	x0, x20
  4166cc:	bl	401b90 <pclose@plt>
  4166d0:	cbnz	w0, 41689c <winch@@Base+0xab8>
  4166d4:	ldp	x23, x24, [sp, #48]
  4166d8:	b	4168c0 <winch@@Base+0xadc>
  4166dc:	cbz	w19, 4166b8 <winch@@Base+0x8d4>
  4166e0:	mov	x19, x0
  4166e4:	strb	wzr, [x19], #1
  4166e8:	ldrb	w0, [x0, #1]
  4166ec:	cbz	w0, 4166b8 <winch@@Base+0x8d4>
  4166f0:	and	x2, x0, #0xff
  4166f4:	ldrh	w2, [x1, x2, lsl #1]
  4166f8:	tbz	w2, #13, 416708 <winch@@Base+0x924>
  4166fc:	ldrb	w0, [x19, #1]!
  416700:	cbnz	w0, 4166f0 <winch@@Base+0x90c>
  416704:	b	4166b8 <winch@@Base+0x8d4>
  416708:	cbz	w0, 4166b8 <winch@@Base+0x8d4>
  41670c:	tbnz	w2, #11, 41672c <winch@@Base+0x948>
  416710:	ldrb	w2, [x19]
  416714:	cbz	w2, 41672c <winch@@Base+0x948>
  416718:	and	x2, x2, #0xff
  41671c:	ldrh	w0, [x1, x2, lsl #1]
  416720:	tbnz	w0, #13, 41675c <winch@@Base+0x978>
  416724:	ldrb	w2, [x19, #1]!
  416728:	cbnz	w2, 416718 <winch@@Base+0x934>
  41672c:	ldrb	w0, [x19]
  416730:	and	x2, x0, #0xff
  416734:	ldrh	w2, [x1, x2, lsl #1]
  416738:	tbz	w2, #11, 4166b8 <winch@@Base+0x8d4>
  41673c:	cbz	w0, 4166b8 <winch@@Base+0x8d4>
  416740:	mov	x2, x19
  416744:	and	x3, x0, #0xff
  416748:	ldrh	w3, [x1, x3, lsl #1]
  41674c:	tbnz	w3, #13, 41677c <winch@@Base+0x998>
  416750:	ldrb	w0, [x2, #1]!
  416754:	cbnz	w0, 416744 <winch@@Base+0x960>
  416758:	b	4166b8 <winch@@Base+0x8d4>
  41675c:	ldrb	w0, [x19]
  416760:	cbz	w0, 4166b8 <winch@@Base+0x8d4>
  416764:	and	x0, x0, #0xff
  416768:	ldrh	w0, [x1, x0, lsl #1]
  41676c:	tbz	w0, #13, 41672c <winch@@Base+0x948>
  416770:	ldrb	w0, [x19, #1]!
  416774:	cbnz	w0, 416764 <winch@@Base+0x980>
  416778:	b	41672c <winch@@Base+0x948>
  41677c:	cbz	w0, 4166b8 <winch@@Base+0x8d4>
  416780:	mov	x24, x2
  416784:	strb	wzr, [x24], #1
  416788:	ldrb	w0, [x2, #1]
  41678c:	cbz	w0, 4166b8 <winch@@Base+0x8d4>
  416790:	and	x2, x0, #0xff
  416794:	ldrh	w2, [x1, x2, lsl #1]
  416798:	tbz	w2, #13, 4167a8 <winch@@Base+0x9c4>
  41679c:	ldrb	w0, [x24, #1]!
  4167a0:	cbnz	w0, 416790 <winch@@Base+0x9ac>
  4167a4:	b	4166b8 <winch@@Base+0x8d4>
  4167a8:	cbz	w0, 4166b8 <winch@@Base+0x8d4>
  4167ac:	ldrb	w0, [x24]
  4167b0:	cbz	w0, 4166b8 <winch@@Base+0x8d4>
  4167b4:	mov	x2, x24
  4167b8:	and	x3, x0, #0xff
  4167bc:	ldrh	w3, [x1, x3, lsl #1]
  4167c0:	tbnz	w3, #13, 4167d0 <winch@@Base+0x9ec>
  4167c4:	ldrb	w0, [x2, #1]!
  4167c8:	cbnz	w0, 4167b8 <winch@@Base+0x9d4>
  4167cc:	b	4166b8 <winch@@Base+0x8d4>
  4167d0:	cbz	w0, 4166b8 <winch@@Base+0x8d4>
  4167d4:	strb	wzr, [x2]
  4167d8:	ldrb	w0, [sp, #64]
  4167dc:	cbz	w0, 4166b8 <winch@@Base+0x8d4>
  4167e0:	ldrb	w0, [x19]
  4167e4:	cbz	w0, 4166b8 <winch@@Base+0x8d4>
  4167e8:	ldrb	w0, [x24]
  4167ec:	cbz	w0, 4166b8 <winch@@Base+0x8d4>
  4167f0:	mov	w2, #0xa                   	// #10
  4167f4:	mov	x1, #0x0                   	// #0
  4167f8:	mov	x0, x19
  4167fc:	bl	401a80 <strtol@plt>
  416800:	cmp	w0, #0x0
  416804:	b.le	4166b8 <winch@@Base+0x8d4>
  416808:	mov	w2, #0xa                   	// #10
  41680c:	mov	x1, #0x0                   	// #0
  416810:	mov	x0, x19
  416814:	bl	401a80 <strtol@plt>
  416818:	mov	w4, #0x0                   	// #0
  41681c:	mov	x3, #0x0                   	// #0
  416820:	sxtw	x2, w0
  416824:	mov	x1, x24
  416828:	mov	x0, x21
  41682c:	bl	416098 <winch@@Base+0x2b4>
  416830:	str	x22, [x0]
  416834:	ldr	x1, [x22, #8]
  416838:	str	x1, [x0, #8]
  41683c:	str	x0, [x1]
  416840:	str	x0, [x22, #8]
  416844:	adrp	x0, 43b000 <PC+0x47b8>
  416848:	add	x0, x0, #0x118
  41684c:	ldr	w1, [x0, #12]
  416850:	add	w1, w1, #0x1
  416854:	str	w1, [x0, #12]
  416858:	mov	x2, x20
  41685c:	mov	w1, #0x100                 	// #256
  416860:	mov	x0, x21
  416864:	bl	401bf0 <fgets@plt>
  416868:	cbz	x0, 4166b8 <winch@@Base+0x8d4>
  41686c:	ldr	w0, [x23]
  416870:	cbnz	w0, 416654 <winch@@Base+0x870>
  416874:	mov	x0, x21
  416878:	bl	4017b0 <strlen@plt>
  41687c:	cmp	w0, #0x0
  416880:	b.le	41667c <winch@@Base+0x898>
  416884:	sub	w0, w0, #0x1
  416888:	ldrb	w1, [x21, w0, sxtw]
  41688c:	cmp	w1, #0xa
  416890:	b.ne	41667c <winch@@Base+0x898>  // b.any
  416894:	strb	wzr, [x21, w0, sxtw]
  416898:	b	416690 <winch@@Base+0x8ac>
  41689c:	adrp	x1, 43b000 <PC+0x47b8>
  4168a0:	add	x0, x1, #0x118
  4168a4:	str	xzr, [x1, #280]
  4168a8:	str	wzr, [x0, #8]
  4168ac:	str	wzr, [x0, #12]
  4168b0:	mov	w0, #0x1                   	// #1
  4168b4:	ldp	x23, x24, [sp, #48]
  4168b8:	b	4168ec <winch@@Base+0xb08>
  4168bc:	ldp	x23, x24, [sp, #48]
  4168c0:	adrp	x0, 436000 <winch@@Base+0x2021c>
  4168c4:	add	x1, x0, #0x810
  4168c8:	ldr	x0, [x0, #2064]
  4168cc:	cmp	x0, x1
  4168d0:	b.eq	4168fc <winch@@Base+0xb18>  // b.none
  4168d4:	adrp	x1, 43b000 <PC+0x47b8>
  4168d8:	add	x2, x1, #0x118
  4168dc:	str	x0, [x1, #280]
  4168e0:	mov	w0, #0x1                   	// #1
  4168e4:	str	w0, [x2, #8]
  4168e8:	mov	w0, #0x0                   	// #0
  4168ec:	ldp	x19, x20, [sp, #16]
  4168f0:	ldp	x21, x22, [sp, #32]
  4168f4:	ldp	x29, x30, [sp], #320
  4168f8:	ret
  4168fc:	mov	w0, #0x2                   	// #2
  416900:	b	4168ec <winch@@Base+0xb08>
  416904:	mov	x0, x21
  416908:	bl	4017b0 <strlen@plt>
  41690c:	mov	x22, x0
  416910:	mov	x0, x19
  416914:	bl	4017b0 <strlen@plt>
  416918:	mov	x23, x0
  41691c:	mov	x0, x20
  416920:	bl	4017b0 <strlen@plt>
  416924:	add	w22, w22, w23
  416928:	add	w0, w0, #0x5
  41692c:	mov	w1, #0x1                   	// #1
  416930:	add	w0, w22, w0
  416934:	bl	401ec0 <setlocale@plt+0x2a0>
  416938:	mov	x23, x0
  41693c:	mov	x4, x20
  416940:	mov	x3, x19
  416944:	mov	x2, x21
  416948:	adrp	x1, 41c000 <winch@@Base+0x621c>
  41694c:	add	x1, x1, #0xb10
  416950:	bl	401820 <sprintf@plt>
  416954:	b	4165f4 <winch@@Base+0x810>
  416958:	ldp	x23, x24, [sp, #48]
  41695c:	b	4168ec <winch@@Base+0xb08>
  416960:	stp	x29, x30, [sp, #-32]!
  416964:	mov	x29, sp
  416968:	str	x19, [sp, #16]
  41696c:	adrp	x0, 436000 <winch@@Base+0x2021c>
  416970:	ldr	x19, [x0, #2080]
  416974:	adrp	x1, 41c000 <winch@@Base+0x621c>
  416978:	add	x1, x1, #0xb20
  41697c:	mov	x0, x19
  416980:	bl	401a60 <strcmp@plt>
  416984:	mov	w1, #0x2                   	// #2
  416988:	cbz	w0, 4169ec <winch@@Base+0xc08>
  41698c:	adrp	x1, 41c000 <winch@@Base+0x621c>
  416990:	add	x1, x1, #0xb28
  416994:	mov	x0, x19
  416998:	bl	401a60 <strcmp@plt>
  41699c:	mov	w1, #0x3                   	// #3
  4169a0:	cbz	w0, 4169ec <winch@@Base+0xc08>
  4169a4:	adrp	x1, 41c000 <winch@@Base+0x621c>
  4169a8:	add	x1, x1, #0xb30
  4169ac:	mov	x0, x19
  4169b0:	bl	401a60 <strcmp@plt>
  4169b4:	mov	w1, #0x4                   	// #4
  4169b8:	cbz	w0, 4169ec <winch@@Base+0xc08>
  4169bc:	adrp	x1, 41c000 <winch@@Base+0x621c>
  4169c0:	add	x1, x1, #0xb38
  4169c4:	mov	x0, x19
  4169c8:	bl	401a60 <strcmp@plt>
  4169cc:	mov	w1, #0x5                   	// #5
  4169d0:	cbz	w0, 4169ec <winch@@Base+0xc08>
  4169d4:	adrp	x1, 416000 <winch@@Base+0x21c>
  4169d8:	add	x1, x1, #0xff0
  4169dc:	mov	x0, x19
  4169e0:	bl	401a60 <strcmp@plt>
  4169e4:	mov	w1, #0x1                   	// #1
  4169e8:	cbnz	w0, 4169fc <winch@@Base+0xc18>
  4169ec:	mov	w0, w1
  4169f0:	ldr	x19, [sp, #16]
  4169f4:	ldp	x29, x30, [sp], #32
  4169f8:	ret
  4169fc:	mov	w1, #0x0                   	// #0
  416a00:	mov	x0, x19
  416a04:	bl	401920 <open@plt>
  416a08:	mov	w1, #0x2                   	// #2
  416a0c:	tbnz	w0, #31, 4169ec <winch@@Base+0xc08>
  416a10:	bl	401a20 <close@plt>
  416a14:	mov	w1, #0x0                   	// #0
  416a18:	b	4169ec <winch@@Base+0xc08>
  416a1c:	stp	x29, x30, [sp, #-32]!
  416a20:	mov	x29, sp
  416a24:	str	x19, [sp, #16]
  416a28:	mov	x19, x0
  416a2c:	bl	416960 <winch@@Base+0xb7c>
  416a30:	cbnz	w0, 416a60 <winch@@Base+0xc7c>
  416a34:	mov	x0, x19
  416a38:	bl	416240 <winch@@Base+0x45c>
  416a3c:	cmp	w0, #0x2
  416a40:	b.eq	416a84 <winch@@Base+0xca0>  // b.none
  416a44:	cmp	w0, #0x3
  416a48:	b.eq	416a98 <winch@@Base+0xcb4>  // b.none
  416a4c:	cmp	w0, #0x1
  416a50:	b.eq	416a70 <winch@@Base+0xc8c>  // b.none
  416a54:	ldr	x19, [sp, #16]
  416a58:	ldp	x29, x30, [sp], #32
  416a5c:	ret
  416a60:	mov	w1, w0
  416a64:	mov	x0, x19
  416a68:	bl	4164bc <winch@@Base+0x6d8>
  416a6c:	b	416a3c <winch@@Base+0xc58>
  416a70:	mov	x1, #0x0                   	// #0
  416a74:	adrp	x0, 41c000 <winch@@Base+0x621c>
  416a78:	add	x0, x0, #0xb40
  416a7c:	bl	4130e8 <error@@Base>
  416a80:	b	416a54 <winch@@Base+0xc70>
  416a84:	mov	x1, #0x0                   	// #0
  416a88:	adrp	x0, 41c000 <winch@@Base+0x621c>
  416a8c:	add	x0, x0, #0xb50
  416a90:	bl	4130e8 <error@@Base>
  416a94:	b	416a54 <winch@@Base+0xc70>
  416a98:	mov	x1, #0x0                   	// #0
  416a9c:	adrp	x0, 41c000 <winch@@Base+0x621c>
  416aa0:	add	x0, x0, #0xb70
  416aa4:	bl	4130e8 <error@@Base>
  416aa8:	b	416a54 <winch@@Base+0xc70>
  416aac:	stp	x29, x30, [sp, #-96]!
  416ab0:	mov	x29, sp
  416ab4:	stp	x19, x20, [sp, #16]
  416ab8:	adrp	x0, 43b000 <PC+0x47b8>
  416abc:	ldr	x0, [x0, #280]
  416ac0:	cbz	x0, 416c28 <winch@@Base+0xe44>
  416ac4:	ldr	x19, [x0, #24]
  416ac8:	cbz	x19, 416adc <winch@@Base+0xcf8>
  416acc:	mov	x0, x19
  416ad0:	bl	40fe40 <clear@@Base+0xc7d4>
  416ad4:	mov	x19, x0
  416ad8:	b	416c04 <winch@@Base+0xe20>
  416adc:	stp	x21, x22, [sp, #32]
  416ae0:	stp	x23, x24, [sp, #48]
  416ae4:	stp	x25, x26, [sp, #64]
  416ae8:	mov	x0, #0x0                   	// #0
  416aec:	bl	40fc38 <clear@@Base+0xc5cc>
  416af0:	mov	x21, x0
  416af4:	adrp	x26, 43b000 <PC+0x47b8>
  416af8:	add	x26, x26, #0x2b8
  416afc:	adrp	x25, 43b000 <PC+0x47b8>
  416b00:	add	x25, x25, #0x1fc
  416b04:	b	416ba0 <winch@@Base+0xdbc>
  416b08:	mov	x1, #0x0                   	// #0
  416b0c:	adrp	x0, 41c000 <winch@@Base+0x621c>
  416b10:	add	x0, x0, #0xb88
  416b14:	bl	4130e8 <error@@Base>
  416b18:	mov	x19, x20
  416b1c:	ldp	x21, x22, [sp, #32]
  416b20:	ldp	x23, x24, [sp, #48]
  416b24:	ldp	x25, x26, [sp, #64]
  416b28:	b	416c04 <winch@@Base+0xe20>
  416b2c:	mov	x1, x20
  416b30:	mov	x0, x21
  416b34:	bl	40faf0 <clear@@Base+0xc484>
  416b38:	b	416bd8 <winch@@Base+0xdf4>
  416b3c:	mov	w1, #0x8                   	// #8
  416b40:	ldr	w0, [sp, #84]
  416b44:	bl	409734 <clear@@Base+0x60c8>
  416b48:	mov	w22, w0
  416b4c:	bl	409750 <clear@@Base+0x60e4>
  416b50:	mov	x23, x0
  416b54:	mov	w1, w22
  416b58:	mov	w0, #0x1                   	// #1
  416b5c:	bl	401ec0 <setlocale@plt+0x2a0>
  416b60:	mov	x22, x0
  416b64:	mov	w4, #0x8                   	// #8
  416b68:	add	x3, sp, #0x54
  416b6c:	mov	x2, x23
  416b70:	ldr	x1, [sp, #88]
  416b74:	bl	409798 <clear@@Base+0x612c>
  416b78:	mov	x1, x19
  416b7c:	mov	x0, x22
  416b80:	bl	416138 <winch@@Base+0x354>
  416b84:	mov	w24, w0
  416b88:	mov	x0, x23
  416b8c:	bl	401a90 <free@plt>
  416b90:	mov	x0, x22
  416b94:	bl	401a90 <free@plt>
  416b98:	cbnz	w24, 416c30 <winch@@Base+0xe4c>
  416b9c:	mov	x19, x20
  416ba0:	ldr	w0, [x26]
  416ba4:	tst	x0, #0x3
  416ba8:	b.ne	416c14 <winch@@Base+0xe30>  // b.any
  416bac:	add	x2, sp, #0x54
  416bb0:	add	x1, sp, #0x58
  416bb4:	mov	x0, x19
  416bb8:	bl	40f644 <clear@@Base+0xbfd8>
  416bbc:	mov	x20, x0
  416bc0:	cmp	x21, #0x0
  416bc4:	cinc	x21, x21, ne  // ne = any
  416bc8:	cmn	x0, #0x1
  416bcc:	b.eq	416b08 <winch@@Base+0xd24>  // b.none
  416bd0:	ldr	w0, [x25]
  416bd4:	cbnz	w0, 416b2c <winch@@Base+0xd48>
  416bd8:	adrp	x0, 43b000 <PC+0x47b8>
  416bdc:	ldr	w0, [x0, #600]
  416be0:	cmp	w0, #0x2
  416be4:	b.eq	416b3c <winch@@Base+0xd58>  // b.none
  416be8:	mov	x1, x19
  416bec:	ldr	x0, [sp, #88]
  416bf0:	bl	416138 <winch@@Base+0x354>
  416bf4:	cbz	w0, 416b9c <winch@@Base+0xdb8>
  416bf8:	ldp	x21, x22, [sp, #32]
  416bfc:	ldp	x23, x24, [sp, #48]
  416c00:	ldp	x25, x26, [sp, #64]
  416c04:	mov	x0, x19
  416c08:	ldp	x19, x20, [sp, #16]
  416c0c:	ldp	x29, x30, [sp], #96
  416c10:	ret
  416c14:	mov	x19, #0xffffffffffffffff    	// #-1
  416c18:	ldp	x21, x22, [sp, #32]
  416c1c:	ldp	x23, x24, [sp, #48]
  416c20:	ldp	x25, x26, [sp, #64]
  416c24:	b	416c04 <winch@@Base+0xe20>
  416c28:	mov	x19, #0xffffffffffffffff    	// #-1
  416c2c:	b	416c04 <winch@@Base+0xe20>
  416c30:	ldp	x21, x22, [sp, #32]
  416c34:	ldp	x23, x24, [sp, #48]
  416c38:	ldp	x25, x26, [sp, #64]
  416c3c:	b	416c04 <winch@@Base+0xe20>
  416c40:	sub	w2, w0, #0x1
  416c44:	cmp	w0, #0x0
  416c48:	b.le	416cd8 <winch@@Base+0xef4>
  416c4c:	adrp	x0, 43b000 <PC+0x47b8>
  416c50:	add	x1, x0, #0x118
  416c54:	ldr	x3, [x0, #280]
  416c58:	ldr	w4, [x1, #8]
  416c5c:	mov	w8, #0x0                   	// #0
  416c60:	mov	w6, #0x0                   	// #0
  416c64:	adrp	x5, 436000 <winch@@Base+0x2021c>
  416c68:	add	x5, x5, #0x810
  416c6c:	mov	x9, #0x0                   	// #0
  416c70:	mov	w7, #0x1                   	// #1
  416c74:	mov	w10, w7
  416c78:	b	416c9c <winch@@Base+0xeb8>
  416c7c:	add	w4, w4, #0x1
  416c80:	ldr	x0, [x1, #16]
  416c84:	mov	x3, x1
  416c88:	mov	w8, w7
  416c8c:	mov	w6, w10
  416c90:	sub	w2, w2, #0x1
  416c94:	cmn	w2, #0x1
  416c98:	b.eq	416cbc <winch@@Base+0xed8>  // b.none
  416c9c:	cbz	x3, 416cb4 <winch@@Base+0xed0>
  416ca0:	ldr	x1, [x3]
  416ca4:	mov	x0, x9
  416ca8:	cmp	x1, x5
  416cac:	b.ne	416c7c <winch@@Base+0xe98>  // b.any
  416cb0:	b	416c90 <winch@@Base+0xeac>
  416cb4:	mov	x0, x3
  416cb8:	b	416c90 <winch@@Base+0xeac>
  416cbc:	cbz	w6, 416cc8 <winch@@Base+0xee4>
  416cc0:	adrp	x1, 43b000 <PC+0x47b8>
  416cc4:	str	x3, [x1, #280]
  416cc8:	cbz	w8, 416cd4 <winch@@Base+0xef0>
  416ccc:	adrp	x1, 43b000 <PC+0x47b8>
  416cd0:	str	w4, [x1, #288]
  416cd4:	ret
  416cd8:	mov	x0, #0x0                   	// #0
  416cdc:	b	416cd4 <winch@@Base+0xef0>
  416ce0:	sub	w2, w0, #0x1
  416ce4:	cmp	w0, #0x0
  416ce8:	b.le	416d78 <winch@@Base+0xf94>
  416cec:	adrp	x0, 43b000 <PC+0x47b8>
  416cf0:	add	x1, x0, #0x118
  416cf4:	ldr	x3, [x0, #280]
  416cf8:	ldr	w4, [x1, #8]
  416cfc:	mov	w8, #0x0                   	// #0
  416d00:	mov	w6, #0x0                   	// #0
  416d04:	adrp	x5, 436000 <winch@@Base+0x2021c>
  416d08:	add	x5, x5, #0x810
  416d0c:	mov	x9, #0x0                   	// #0
  416d10:	mov	w7, #0x1                   	// #1
  416d14:	mov	w10, w7
  416d18:	b	416d3c <winch@@Base+0xf58>
  416d1c:	sub	w4, w4, #0x1
  416d20:	ldr	x0, [x1, #16]
  416d24:	mov	x3, x1
  416d28:	mov	w8, w7
  416d2c:	mov	w6, w10
  416d30:	sub	w2, w2, #0x1
  416d34:	cmn	w2, #0x1
  416d38:	b.eq	416d5c <winch@@Base+0xf78>  // b.none
  416d3c:	cbz	x3, 416d54 <winch@@Base+0xf70>
  416d40:	ldr	x1, [x3, #8]
  416d44:	mov	x0, x9
  416d48:	cmp	x1, x5
  416d4c:	b.ne	416d1c <winch@@Base+0xf38>  // b.any
  416d50:	b	416d30 <winch@@Base+0xf4c>
  416d54:	mov	x0, x3
  416d58:	b	416d30 <winch@@Base+0xf4c>
  416d5c:	cbz	w6, 416d68 <winch@@Base+0xf84>
  416d60:	adrp	x1, 43b000 <PC+0x47b8>
  416d64:	str	x3, [x1, #280]
  416d68:	cbz	w8, 416d74 <winch@@Base+0xf90>
  416d6c:	adrp	x1, 43b000 <PC+0x47b8>
  416d70:	str	w4, [x1, #288]
  416d74:	ret
  416d78:	mov	x0, #0x0                   	// #0
  416d7c:	b	416d74 <winch@@Base+0xf90>
  416d80:	adrp	x0, 43b000 <PC+0x47b8>
  416d84:	ldr	w0, [x0, #292]
  416d88:	ret
  416d8c:	adrp	x0, 43b000 <PC+0x47b8>
  416d90:	ldr	w0, [x0, #288]
  416d94:	ret
  416d98:	adrp	x0, 43b000 <PC+0x47b8>
  416d9c:	ldr	x1, [x0, #280]
  416da0:	mov	w0, #0x1                   	// #1
  416da4:	cbz	x1, 416dc0 <winch@@Base+0xfdc>
  416da8:	stp	x29, x30, [sp, #-16]!
  416dac:	mov	x29, sp
  416db0:	ldr	x0, [x1, #16]
  416db4:	bl	40af70 <clear@@Base+0x7904>
  416db8:	ldp	x29, x30, [sp], #16
  416dbc:	ret
  416dc0:	ret
  416dc4:	stp	x29, x30, [sp, #-16]!
  416dc8:	mov	x29, sp
  416dcc:	mov	w1, #0x0                   	// #0
  416dd0:	adrp	x0, 41b000 <winch@@Base+0x521c>
  416dd4:	add	x0, x0, #0x3d0
  416dd8:	bl	401920 <open@plt>
  416ddc:	tbnz	w0, #31, 416df0 <winch@@Base+0x100c>
  416de0:	adrp	x1, 43b000 <PC+0x47b8>
  416de4:	str	w0, [x1, #700]
  416de8:	ldp	x29, x30, [sp], #16
  416dec:	ret
  416df0:	adrp	x0, 43b000 <PC+0x47b8>
  416df4:	mov	w1, #0x2                   	// #2
  416df8:	str	w1, [x0, #700]
  416dfc:	b	416de8 <winch@@Base+0x1004>
  416e00:	ret
  416e04:	mov	w0, #0x1                   	// #1
  416e08:	ret
  416e0c:	stp	x29, x30, [sp, #-64]!
  416e10:	mov	x29, sp
  416e14:	stp	x19, x20, [sp, #16]
  416e18:	str	x21, [sp, #32]
  416e1c:	adrp	x20, 43b000 <PC+0x47b8>
  416e20:	add	x20, x20, #0x2bc
  416e24:	mov	w19, #0x1                   	// #1
  416e28:	mov	w21, #0xe0                  	// #224
  416e2c:	b	416e38 <winch@@Base+0x1054>
  416e30:	mov	w0, w19
  416e34:	bl	401e44 <setlocale@plt+0x224>
  416e38:	mov	w2, w19
  416e3c:	add	x1, sp, #0x3f
  416e40:	ldr	w0, [x20]
  416e44:	bl	41297c <clear@@Base+0xf310>
  416e48:	ldrb	w1, [sp, #63]
  416e4c:	cmn	w0, #0x2
  416e50:	b.eq	416e6c <winch@@Base+0x1088>  // b.none
  416e54:	tbnz	w0, #31, 416e30 <winch@@Base+0x104c>
  416e58:	cmp	w1, #0x0
  416e5c:	csel	w1, w1, w21, ne  // ne = any
  416e60:	cmp	w0, #0x1
  416e64:	b.ne	416e38 <winch@@Base+0x1054>  // b.any
  416e68:	mov	w0, w1
  416e6c:	ldp	x19, x20, [sp, #16]
  416e70:	ldr	x21, [sp, #32]
  416e74:	ldp	x29, x30, [sp], #64
  416e78:	ret
  416e7c:	nop
  416e80:	stp	x29, x30, [sp, #-64]!
  416e84:	mov	x29, sp
  416e88:	stp	x19, x20, [sp, #16]
  416e8c:	adrp	x20, 432000 <winch@@Base+0x1c21c>
  416e90:	add	x20, x20, #0xde0
  416e94:	stp	x21, x22, [sp, #32]
  416e98:	adrp	x21, 432000 <winch@@Base+0x1c21c>
  416e9c:	add	x21, x21, #0xdd8
  416ea0:	sub	x20, x20, x21
  416ea4:	mov	w22, w0
  416ea8:	stp	x23, x24, [sp, #48]
  416eac:	mov	x23, x1
  416eb0:	mov	x24, x2
  416eb4:	bl	401760 <memcpy@plt-0x40>
  416eb8:	cmp	xzr, x20, asr #3
  416ebc:	b.eq	416ee8 <winch@@Base+0x1104>  // b.none
  416ec0:	asr	x20, x20, #3
  416ec4:	mov	x19, #0x0                   	// #0
  416ec8:	ldr	x3, [x21, x19, lsl #3]
  416ecc:	mov	x2, x24
  416ed0:	add	x19, x19, #0x1
  416ed4:	mov	x1, x23
  416ed8:	mov	w0, w22
  416edc:	blr	x3
  416ee0:	cmp	x20, x19
  416ee4:	b.ne	416ec8 <winch@@Base+0x10e4>  // b.any
  416ee8:	ldp	x19, x20, [sp, #16]
  416eec:	ldp	x21, x22, [sp, #32]
  416ef0:	ldp	x23, x24, [sp, #48]
  416ef4:	ldp	x29, x30, [sp], #64
  416ef8:	ret
  416efc:	nop
  416f00:	ret

Disassembly of section .fini:

0000000000416f04 <.fini>:
  416f04:	stp	x29, x30, [sp, #-16]!
  416f08:	mov	x29, sp
  416f0c:	ldp	x29, x30, [sp], #16
  416f10:	ret
