{
  "module_name": "wanxl.h",
  "hash_id": "1959e5e0fc8b57f8ded2cfe3c05a19cb977be5151ef71f2d64b9fb5b2bdda9ad",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wan/wanxl.h",
  "human_readable_source": " \n \n\n#define RESET_WHILE_LOADING 0\n\n \n#define DETECT_RAM 0\t\t \n#define QUICC_MEMCPY_USES_PLX 1\t \n\n\n#define STATUS_CABLE_V35\t2\n#define STATUS_CABLE_X21\t3\n#define STATUS_CABLE_V24\t4\n#define STATUS_CABLE_EIA530\t5\n#define STATUS_CABLE_INVALID\t6\n#define STATUS_CABLE_NONE\t7\n\n#define STATUS_CABLE_DCE\t0x8000\n#define STATUS_CABLE_DSR\t0x0010\n#define STATUS_CABLE_DCD\t0x0008\n#define STATUS_CABLE_PM_SHIFT\t5\n\n#define PDM_OFFSET 0x1000\n\n#define TX_BUFFERS 10\t\t \n#define RX_BUFFERS 30\n#define RX_QUEUE_LENGTH 40\t \n\n#define PACKET_EMPTY\t\t0x00\n#define PACKET_FULL\t\t0x10\n#define PACKET_SENT\t\t0x20  \n#define PACKET_UNDERRUN\t\t0x30  \n#define PACKET_PORT_MASK\t0x03  \n\n \n#define DOORBELL_FROM_CARD_TX_0\t\t0  \n#define DOORBELL_FROM_CARD_TX_1\t\t1\n#define DOORBELL_FROM_CARD_TX_2\t\t2\n#define DOORBELL_FROM_CARD_TX_3\t\t3\n#define DOORBELL_FROM_CARD_RX\t\t4\n#define DOORBELL_FROM_CARD_CABLE_0\t5  \n#define DOORBELL_FROM_CARD_CABLE_1\t6\n#define DOORBELL_FROM_CARD_CABLE_2\t7\n#define DOORBELL_FROM_CARD_CABLE_3\t8\n\n#define DOORBELL_TO_CARD_OPEN_0\t\t0\n#define DOORBELL_TO_CARD_OPEN_1\t\t1\n#define DOORBELL_TO_CARD_OPEN_2\t\t2\n#define DOORBELL_TO_CARD_OPEN_3\t\t3\n#define DOORBELL_TO_CARD_CLOSE_0\t4\n#define DOORBELL_TO_CARD_CLOSE_1\t5\n#define DOORBELL_TO_CARD_CLOSE_2\t6\n#define DOORBELL_TO_CARD_CLOSE_3\t7\n#define DOORBELL_TO_CARD_TX_0\t\t8  \n#define DOORBELL_TO_CARD_TX_1\t\t9\n#define DOORBELL_TO_CARD_TX_2\t\t10\n#define DOORBELL_TO_CARD_TX_3\t\t11\n\n \n#define TASK_SCC_0\t\t\t12\n#define TASK_SCC_1\t\t\t13\n#define TASK_SCC_2\t\t\t14\n#define TASK_SCC_3\t\t\t15\n\n#define ALIGN32(x) (((x) + 3) & 0xFFFFFFFC)\n#define BUFFER_LENGTH\tALIGN32(HDLC_MAX_MRU + 4)  \n\n \n#define BUFFERS_ADDR\t0x4000\t \n\n#ifndef __ASSEMBLER__\n#define PLX_OFFSET\t\t0\n#else\n#define PLX_OFFSET\t\tPLX + 0x80\n#endif\n\n#define PLX_MAILBOX_0\t\t(PLX_OFFSET + 0x40)\n#define PLX_MAILBOX_1\t\t(PLX_OFFSET + 0x44)\n#define PLX_MAILBOX_2\t\t(PLX_OFFSET + 0x48)\n#define PLX_MAILBOX_3\t\t(PLX_OFFSET + 0x4C)\n#define PLX_MAILBOX_4\t\t(PLX_OFFSET + 0x50)\n#define PLX_MAILBOX_5\t\t(PLX_OFFSET + 0x54)\n#define PLX_MAILBOX_6\t\t(PLX_OFFSET + 0x58)\n#define PLX_MAILBOX_7\t\t(PLX_OFFSET + 0x5C)\n#define PLX_DOORBELL_TO_CARD\t(PLX_OFFSET + 0x60)\n#define PLX_DOORBELL_FROM_CARD\t(PLX_OFFSET + 0x64)\n#define PLX_INTERRUPT_CS\t(PLX_OFFSET + 0x68)\n#define PLX_CONTROL\t\t(PLX_OFFSET + 0x6C)\n\n#ifdef __ASSEMBLER__\n#define PLX_DMA_0_MODE\t\t(PLX + 0x100)\n#define PLX_DMA_0_PCI\t\t(PLX + 0x104)\n#define PLX_DMA_0_LOCAL\t\t(PLX + 0x108)\n#define PLX_DMA_0_LENGTH\t(PLX + 0x10C)\n#define PLX_DMA_0_DESC\t\t(PLX + 0x110)\n#define PLX_DMA_1_MODE\t\t(PLX + 0x114)\n#define PLX_DMA_1_PCI\t\t(PLX + 0x118)\n#define PLX_DMA_1_LOCAL\t\t(PLX + 0x11C)\n#define PLX_DMA_1_LENGTH\t(PLX + 0x120)\n#define PLX_DMA_1_DESC\t\t(PLX + 0x124)\n#define PLX_DMA_CMD_STS\t\t(PLX + 0x128)\n#define PLX_DMA_ARBITR_0\t(PLX + 0x12C)\n#define PLX_DMA_ARBITR_1\t(PLX + 0x130)\n#endif\n\n#define DESC_LENGTH 12\n\n \n \n#define STATUS_OPEN\t\t0\n#define STATUS_CABLE\t\t(STATUS_OPEN + 4)\n#define STATUS_RX_OVERRUNS\t(STATUS_CABLE + 4)\n#define STATUS_RX_FRAME_ERRORS\t(STATUS_RX_OVERRUNS + 4)\n\n \n#define STATUS_PARITY\t\t(STATUS_RX_FRAME_ERRORS + 4)\n#define STATUS_ENCODING\t\t(STATUS_PARITY + 4)\n#define STATUS_CLOCKING\t\t(STATUS_ENCODING + 4)\n#define STATUS_TX_DESCS\t\t(STATUS_CLOCKING + 4)\n\n#ifndef __ASSEMBLER__\n\ntypedef struct {\n\tvolatile u32 stat;\n\tu32 address;\t\t \n\tvolatile u32 length;\n}desc_t;\n\n\ntypedef struct {\n\n\tvolatile u32 open;\n\tvolatile u32 cable;\n\tvolatile u32 rx_overruns;\n\tvolatile u32 rx_frame_errors;\n\n\n\tu32 parity;\n\tu32 encoding;\n\tu32 clocking;\n\tdesc_t tx_descs[TX_BUFFERS];\n}port_status_t;\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}