module reg4(input clk, input rst, input ld, input inc, input [3:0] in, output [3:0] out);

reg [3:0] out_reg, out_next;

assign out = out_reg;

always@(posedge clk, negedge rst) begin
	if(!rst) begin
		out <= 4'b0;
	end else begin
		out_reg <= out_next;
	end
end

always@(*) begin
	out_next = out_reg;
	if(ld) out_next = in;
	else if(inc) out_next = out_reg + 1'b1;
end

endmodule