// dxc_ss_top.v

// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module dxc_ss_top (
		input  wire        csr_in_clk_clk,                          //               csr_in_clk.clk
		input  wire        dsp_in_clk_clk,                          //               dsp_in_clk.clk
		input  wire        soft_rst_rst_soft_n,                     //                 soft_rst.rst_soft_n
		input  wire        ifft_duc_sink_l1_valid,                  //         ifft_duc_sink_l1.valid
		input  wire [31:0] ifft_duc_sink_l1_data,                   //                         .data
		input  wire [7:0]  ifft_duc_sink_l1_channel,                //                         .channel
		input  wire        ifft_duc_sink_l2_valid,                  //         ifft_duc_sink_l2.valid
		input  wire [31:0] ifft_duc_sink_l2_data,                   //                         .data
		input  wire [7:0]  ifft_duc_sink_l2_channel,                //                         .channel
		input  wire        ddc_avst_sink_avst_sink_valid,           //            ddc_avst_sink.avst_sink_valid
		input  wire [7:0]  ddc_avst_sink_avst_sink_channel,         //                         .avst_sink_channel
		input  wire [31:0] ddc_avst_sink_avst_sink_data_l1,         //                         .avst_sink_data_l1
		input  wire [31:0] ddc_avst_sink_avst_sink_data_l2,         //                         .avst_sink_data_l2
		input  wire [31:0] ddc_avst_sink_avst_sink_data_l3,         //                         .avst_sink_data_l3
		input  wire [31:0] ddc_avst_sink_avst_sink_data_l4,         //                         .avst_sink_data_l4
		input  wire [31:0] ddc_avst_sink_avst_sink_data_l5,         //                         .avst_sink_data_l5
		input  wire [31:0] ddc_avst_sink_avst_sink_data_l6,         //                         .avst_sink_data_l6
		input  wire [31:0] ddc_avst_sink_avst_sink_data_l7,         //                         .avst_sink_data_l7
		input  wire [31:0] ddc_avst_sink_avst_sink_data_l8,         //                         .avst_sink_data_l8
		output wire        duc_avst_source_duc_avst_source_valid,   //          duc_avst_source.duc_avst_source_valid
		output wire [31:0] duc_avst_source_duc_avst_source_data0,   //                         .duc_avst_source_data0
		output wire [31:0] duc_avst_source_duc_avst_source_data1,   //                         .duc_avst_source_data1
		output wire [31:0] duc_avst_source_duc_avst_source_data2,   //                         .duc_avst_source_data2
		output wire [31:0] duc_avst_source_duc_avst_source_data3,   //                         .duc_avst_source_data3
		output wire [31:0] duc_avst_source_duc_avst_source_data4,   //                         .duc_avst_source_data4
		output wire [31:0] duc_avst_source_duc_avst_source_data5,   //                         .duc_avst_source_data5
		output wire [31:0] duc_avst_source_duc_avst_source_data6,   //                         .duc_avst_source_data6
		output wire [31:0] duc_avst_source_duc_avst_source_data7,   //                         .duc_avst_source_data7
		output wire [7:0]  duc_avst_source_duc_avst_source_channel, //                         .duc_avst_source_channel
		output wire        ddc_source_l1_valid,                     //            ddc_source_l1.valid
		output wire [31:0] ddc_source_l1_data,                      //                         .data
		output wire [7:0]  ddc_source_l1_channel,                   //                         .channel
		output wire        ddc_source_l2_valid,                     //            ddc_source_l2.valid
		output wire [31:0] ddc_source_l2_data,                      //                         .data
		output wire [7:0]  ddc_source_l2_channel,                   //                         .channel
		input  wire        rfp_pulse_data,                          //                rfp_pulse.data
		input  wire [7:0]  bw_config_cc1_bw_config_cc1,             //            bw_config_cc1.bw_config_cc1
		input  wire [7:0]  bw_config_cc2_bw_config_cc2,             //            bw_config_cc2.bw_config_cc2
		output wire        dxc_avst_selctd_cap_intf_valid,          // dxc_avst_selctd_cap_intf.valid
		output wire [31:0] dxc_avst_selctd_cap_intf_data,           //                         .data
		output wire [2:0]  dxc_avst_selctd_cap_intf_channel,        //                         .channel
		input  wire [31:0] dxc_ss_0_interface_sel_data,             //   dxc_ss_0_interface_sel.data
		output wire        h2f_lw_bridge_s0_waitrequest,            //         h2f_lw_bridge_s0.waitrequest
		output wire [31:0] h2f_lw_bridge_s0_readdata,               //                         .readdata
		output wire        h2f_lw_bridge_s0_readdatavalid,          //                         .readdatavalid
		input  wire [0:0]  h2f_lw_bridge_s0_burstcount,             //                         .burstcount
		input  wire [31:0] h2f_lw_bridge_s0_writedata,              //                         .writedata
		input  wire [16:0] h2f_lw_bridge_s0_address,                //                         .address
		input  wire        h2f_lw_bridge_s0_write,                  //                         .write
		input  wire        h2f_lw_bridge_s0_read,                   //                         .read
		input  wire [3:0]  h2f_lw_bridge_s0_byteenable,             //                         .byteenable
		input  wire        h2f_lw_bridge_s0_debugaccess,            //                         .debugaccess
		input  wire        csr_in_reset_reset,                      //             csr_in_reset.reset
		input  wire        dsp_in_reset_reset_n                     //             dsp_in_reset.reset_n
	);

	wire         clock_bridge_dsp_out_clk_clk;                               // clock_bridge_dsp:out_clk -> [dxc_ss_0:clk_dsp, rst_bridge_dsp:clk]
	wire         clock_bridge_csr_out_clk_clk;                               // clock_bridge_csr:out_clk -> [dxc_ss_0:clk_csr, h2f_lw_bridge:clk, mm_interconnect_0:clock_bridge_csr_out_clk_clk, rst_bridge_csr:clk, rst_controller:clk]
	wire         rst_bridge_csr_out_reset_reset;                             // rst_bridge_csr:out_reset -> [dxc_ss_0:rst_csr_n, h2f_lw_bridge:reset, rst_controller:reset_in0]
	wire         rst_bridge_dsp_out_reset_reset;                             // rst_bridge_dsp:out_reset_n -> dxc_ss_0:rst_dsp_n
	wire         h2f_lw_bridge_m0_waitrequest;                               // mm_interconnect_0:h2f_lw_bridge_m0_waitrequest -> h2f_lw_bridge:m0_waitrequest
	wire  [31:0] h2f_lw_bridge_m0_readdata;                                  // mm_interconnect_0:h2f_lw_bridge_m0_readdata -> h2f_lw_bridge:m0_readdata
	wire         h2f_lw_bridge_m0_debugaccess;                               // h2f_lw_bridge:m0_debugaccess -> mm_interconnect_0:h2f_lw_bridge_m0_debugaccess
	wire  [16:0] h2f_lw_bridge_m0_address;                                   // h2f_lw_bridge:m0_address -> mm_interconnect_0:h2f_lw_bridge_m0_address
	wire         h2f_lw_bridge_m0_read;                                      // h2f_lw_bridge:m0_read -> mm_interconnect_0:h2f_lw_bridge_m0_read
	wire   [3:0] h2f_lw_bridge_m0_byteenable;                                // h2f_lw_bridge:m0_byteenable -> mm_interconnect_0:h2f_lw_bridge_m0_byteenable
	wire         h2f_lw_bridge_m0_readdatavalid;                             // mm_interconnect_0:h2f_lw_bridge_m0_readdatavalid -> h2f_lw_bridge:m0_readdatavalid
	wire  [31:0] h2f_lw_bridge_m0_writedata;                                 // h2f_lw_bridge:m0_writedata -> mm_interconnect_0:h2f_lw_bridge_m0_writedata
	wire         h2f_lw_bridge_m0_write;                                     // h2f_lw_bridge:m0_write -> mm_interconnect_0:h2f_lw_bridge_m0_write
	wire   [0:0] h2f_lw_bridge_m0_burstcount;                                // h2f_lw_bridge:m0_burstcount -> mm_interconnect_0:h2f_lw_bridge_m0_burstcount
	wire  [31:0] mm_interconnect_0_dxc_ss_0_ca_interp_csr_readdata;          // dxc_ss_0:ca_interp_busOut_readdata -> mm_interconnect_0:dxc_ss_0_ca_interp_csr_readdata
	wire         mm_interconnect_0_dxc_ss_0_ca_interp_csr_waitrequest;       // dxc_ss_0:ca_interp_busOut_waitrequest -> mm_interconnect_0:dxc_ss_0_ca_interp_csr_waitrequest
	wire   [6:0] mm_interconnect_0_dxc_ss_0_ca_interp_csr_address;           // mm_interconnect_0:dxc_ss_0_ca_interp_csr_address -> dxc_ss_0:ca_interp_busIn_address
	wire         mm_interconnect_0_dxc_ss_0_ca_interp_csr_read;              // mm_interconnect_0:dxc_ss_0_ca_interp_csr_read -> dxc_ss_0:ca_interp_busIn_read
	wire         mm_interconnect_0_dxc_ss_0_ca_interp_csr_readdatavalid;     // dxc_ss_0:ca_interp_busOut_readdatavalid -> mm_interconnect_0:dxc_ss_0_ca_interp_csr_readdatavalid
	wire         mm_interconnect_0_dxc_ss_0_ca_interp_csr_write;             // mm_interconnect_0:dxc_ss_0_ca_interp_csr_write -> dxc_ss_0:ca_interp_busIn_write
	wire  [31:0] mm_interconnect_0_dxc_ss_0_ca_interp_csr_writedata;         // mm_interconnect_0:dxc_ss_0_ca_interp_csr_writedata -> dxc_ss_0:ca_interp_busIn_writedata
	wire  [31:0] mm_interconnect_0_dxc_ss_0_ddc_csr_l1_readdata;             // dxc_ss_0:ddc_l1_busOut_readdata -> mm_interconnect_0:dxc_ss_0_ddc_csr_l1_readdata
	wire         mm_interconnect_0_dxc_ss_0_ddc_csr_l1_waitrequest;          // dxc_ss_0:ddc_l1_busOut_waitrequest -> mm_interconnect_0:dxc_ss_0_ddc_csr_l1_waitrequest
	wire  [11:0] mm_interconnect_0_dxc_ss_0_ddc_csr_l1_address;              // mm_interconnect_0:dxc_ss_0_ddc_csr_l1_address -> dxc_ss_0:ddc_l1_busIn_address
	wire         mm_interconnect_0_dxc_ss_0_ddc_csr_l1_read;                 // mm_interconnect_0:dxc_ss_0_ddc_csr_l1_read -> dxc_ss_0:ddc_l1_busIn_read
	wire         mm_interconnect_0_dxc_ss_0_ddc_csr_l1_readdatavalid;        // dxc_ss_0:ddc_l1_busOut_readdatavalid -> mm_interconnect_0:dxc_ss_0_ddc_csr_l1_readdatavalid
	wire         mm_interconnect_0_dxc_ss_0_ddc_csr_l1_write;                // mm_interconnect_0:dxc_ss_0_ddc_csr_l1_write -> dxc_ss_0:ddc_l1_busIn_write
	wire  [31:0] mm_interconnect_0_dxc_ss_0_ddc_csr_l1_writedata;            // mm_interconnect_0:dxc_ss_0_ddc_csr_l1_writedata -> dxc_ss_0:ddc_l1_busIn_writedata
	wire  [31:0] mm_interconnect_0_dxc_ss_0_ddc_csr_l2_readdata;             // dxc_ss_0:ddc_l2_busOut_readdata -> mm_interconnect_0:dxc_ss_0_ddc_csr_l2_readdata
	wire         mm_interconnect_0_dxc_ss_0_ddc_csr_l2_waitrequest;          // dxc_ss_0:ddc_l2_busOut_waitrequest -> mm_interconnect_0:dxc_ss_0_ddc_csr_l2_waitrequest
	wire  [11:0] mm_interconnect_0_dxc_ss_0_ddc_csr_l2_address;              // mm_interconnect_0:dxc_ss_0_ddc_csr_l2_address -> dxc_ss_0:ddc_l2_busIn_address
	wire         mm_interconnect_0_dxc_ss_0_ddc_csr_l2_read;                 // mm_interconnect_0:dxc_ss_0_ddc_csr_l2_read -> dxc_ss_0:ddc_l2_busIn_read
	wire         mm_interconnect_0_dxc_ss_0_ddc_csr_l2_readdatavalid;        // dxc_ss_0:ddc_l2_busOut_readdatavalid -> mm_interconnect_0:dxc_ss_0_ddc_csr_l2_readdatavalid
	wire         mm_interconnect_0_dxc_ss_0_ddc_csr_l2_write;                // mm_interconnect_0:dxc_ss_0_ddc_csr_l2_write -> dxc_ss_0:ddc_l2_busIn_write
	wire  [31:0] mm_interconnect_0_dxc_ss_0_ddc_csr_l2_writedata;            // mm_interconnect_0:dxc_ss_0_ddc_csr_l2_writedata -> dxc_ss_0:ddc_l2_busIn_writedata
	wire  [31:0] mm_interconnect_0_dxc_ss_0_dec_dly_comp_csr_readdata;       // dxc_ss_0:dec_dly_comp_busOut_readdata -> mm_interconnect_0:dxc_ss_0_dec_dly_comp_csr_readdata
	wire         mm_interconnect_0_dxc_ss_0_dec_dly_comp_csr_waitrequest;    // dxc_ss_0:dec_dly_comp_busOut_waitrequest -> mm_interconnect_0:dxc_ss_0_dec_dly_comp_csr_waitrequest
	wire   [6:0] mm_interconnect_0_dxc_ss_0_dec_dly_comp_csr_address;        // mm_interconnect_0:dxc_ss_0_dec_dly_comp_csr_address -> dxc_ss_0:dec_dly_comp_busIn_address
	wire         mm_interconnect_0_dxc_ss_0_dec_dly_comp_csr_read;           // mm_interconnect_0:dxc_ss_0_dec_dly_comp_csr_read -> dxc_ss_0:dec_dly_comp_busIn_read
	wire         mm_interconnect_0_dxc_ss_0_dec_dly_comp_csr_readdatavalid;  // dxc_ss_0:dec_dly_comp_busOut_readdatavalid -> mm_interconnect_0:dxc_ss_0_dec_dly_comp_csr_readdatavalid
	wire         mm_interconnect_0_dxc_ss_0_dec_dly_comp_csr_write;          // mm_interconnect_0:dxc_ss_0_dec_dly_comp_csr_write -> dxc_ss_0:dec_dly_comp_busIn_write
	wire  [31:0] mm_interconnect_0_dxc_ss_0_dec_dly_comp_csr_writedata;      // mm_interconnect_0:dxc_ss_0_dec_dly_comp_csr_writedata -> dxc_ss_0:dec_dly_comp_busIn_writedata
	wire  [31:0] mm_interconnect_0_dxc_ss_0_duc_csr_l1_readdata;             // dxc_ss_0:duc_l1_busOut_readdata -> mm_interconnect_0:dxc_ss_0_duc_csr_l1_readdata
	wire         mm_interconnect_0_dxc_ss_0_duc_csr_l1_waitrequest;          // dxc_ss_0:duc_l1_busOut_waitrequest -> mm_interconnect_0:dxc_ss_0_duc_csr_l1_waitrequest
	wire  [11:0] mm_interconnect_0_dxc_ss_0_duc_csr_l1_address;              // mm_interconnect_0:dxc_ss_0_duc_csr_l1_address -> dxc_ss_0:duc_l1_busIn_address
	wire         mm_interconnect_0_dxc_ss_0_duc_csr_l1_read;                 // mm_interconnect_0:dxc_ss_0_duc_csr_l1_read -> dxc_ss_0:duc_l1_busIn_read
	wire         mm_interconnect_0_dxc_ss_0_duc_csr_l1_readdatavalid;        // dxc_ss_0:duc_l1_busOut_readdatavalid -> mm_interconnect_0:dxc_ss_0_duc_csr_l1_readdatavalid
	wire         mm_interconnect_0_dxc_ss_0_duc_csr_l1_write;                // mm_interconnect_0:dxc_ss_0_duc_csr_l1_write -> dxc_ss_0:duc_l1_busIn_write
	wire  [31:0] mm_interconnect_0_dxc_ss_0_duc_csr_l1_writedata;            // mm_interconnect_0:dxc_ss_0_duc_csr_l1_writedata -> dxc_ss_0:duc_l1_busIn_writedata
	wire  [31:0] mm_interconnect_0_dxc_ss_0_duc_csr_l2_readdata;             // dxc_ss_0:duc_l2_busOut_readdata -> mm_interconnect_0:dxc_ss_0_duc_csr_l2_readdata
	wire         mm_interconnect_0_dxc_ss_0_duc_csr_l2_waitrequest;          // dxc_ss_0:duc_l2_busOut_waitrequest -> mm_interconnect_0:dxc_ss_0_duc_csr_l2_waitrequest
	wire  [11:0] mm_interconnect_0_dxc_ss_0_duc_csr_l2_address;              // mm_interconnect_0:dxc_ss_0_duc_csr_l2_address -> dxc_ss_0:duc_l2_busIn_address
	wire         mm_interconnect_0_dxc_ss_0_duc_csr_l2_read;                 // mm_interconnect_0:dxc_ss_0_duc_csr_l2_read -> dxc_ss_0:duc_l2_busIn_read
	wire         mm_interconnect_0_dxc_ss_0_duc_csr_l2_readdatavalid;        // dxc_ss_0:duc_l2_busOut_readdatavalid -> mm_interconnect_0:dxc_ss_0_duc_csr_l2_readdatavalid
	wire         mm_interconnect_0_dxc_ss_0_duc_csr_l2_write;                // mm_interconnect_0:dxc_ss_0_duc_csr_l2_write -> dxc_ss_0:duc_l2_busIn_write
	wire  [31:0] mm_interconnect_0_dxc_ss_0_duc_csr_l2_writedata;            // mm_interconnect_0:dxc_ss_0_duc_csr_l2_writedata -> dxc_ss_0:duc_l2_busIn_writedata
	wire  [31:0] mm_interconnect_0_dxc_ss_0_dxc_ss_config_csr_readdata;      // dxc_ss_0:dxc_ss_config_csr_readdata -> mm_interconnect_0:dxc_ss_0_dxc_ss_config_csr_readdata
	wire         mm_interconnect_0_dxc_ss_0_dxc_ss_config_csr_waitrequest;   // dxc_ss_0:dxc_ss_config_csr_waitrequest -> mm_interconnect_0:dxc_ss_0_dxc_ss_config_csr_waitrequest
	wire   [6:0] mm_interconnect_0_dxc_ss_0_dxc_ss_config_csr_address;       // mm_interconnect_0:dxc_ss_0_dxc_ss_config_csr_address -> dxc_ss_0:dxc_ss_config_csr_address
	wire         mm_interconnect_0_dxc_ss_0_dxc_ss_config_csr_read;          // mm_interconnect_0:dxc_ss_0_dxc_ss_config_csr_read -> dxc_ss_0:dxc_ss_config_csr_read
	wire         mm_interconnect_0_dxc_ss_0_dxc_ss_config_csr_readdatavalid; // dxc_ss_0:dxc_ss_config_csr_readdatavalid -> mm_interconnect_0:dxc_ss_0_dxc_ss_config_csr_readdatavalid
	wire         mm_interconnect_0_dxc_ss_0_dxc_ss_config_csr_write;         // mm_interconnect_0:dxc_ss_0_dxc_ss_config_csr_write -> dxc_ss_0:dxc_ss_config_csr_write
	wire  [31:0] mm_interconnect_0_dxc_ss_0_dxc_ss_config_csr_writedata;     // mm_interconnect_0:dxc_ss_0_dxc_ss_config_csr_writedata -> dxc_ss_0:dxc_ss_config_csr_writedata
	wire         rst_controller_reset_out_reset;                             // rst_controller:reset_out -> [mm_interconnect_0:h2f_lw_bridge_m0_translator_reset_reset_bridge_in_reset_reset, mm_interconnect_0:h2f_lw_bridge_reset_reset_bridge_in_reset_reset]

	clk_bridge_csr clock_bridge_csr (
		.in_clk  (csr_in_clk_clk),               //   input,  width = 1,  in_clk.clk
		.out_clk (clock_bridge_csr_out_clk_clk)  //  output,  width = 1, out_clk.clk
	);

	clk_bridge_dsp clock_bridge_dsp (
		.in_clk  (dsp_in_clk_clk),               //   input,  width = 1,  in_clk.clk
		.out_clk (clock_bridge_dsp_out_clk_clk)  //  output,  width = 1, out_clk.clk
	);

	dxc_ss_top_dxc_ss_0 dxc_ss_0 (
		.clk_csr                           (clock_bridge_csr_out_clk_clk),                               //   input,   width = 1,                clock_csr.clk
		.clk_dsp                           (clock_bridge_dsp_out_clk_clk),                               //   input,   width = 1,                clock_dsp.clk
		.rst_csr_n                         (~rst_bridge_csr_out_reset_reset),                            //   input,   width = 1,                rst_csr_n.reset_n
		.rst_dsp_n                         (rst_bridge_dsp_out_reset_reset),                             //   input,   width = 1,                rst_dsp_n.reset_n
		.rst_soft_n                        (soft_rst_rst_soft_n),                                        //   input,   width = 1,                 soft_rst.rst_soft_n
		.ifft_duc_sink_valid1              (ifft_duc_sink_l1_valid),                                     //   input,   width = 1,         ifft_duc_sink_l1.valid
		.ifft_duc_sink_data1               (ifft_duc_sink_l1_data),                                      //   input,  width = 32,                         .data
		.ifft_duc_sink_channel1            (ifft_duc_sink_l1_channel),                                   //   input,   width = 8,                         .channel
		.ifft_duc_sink_valid2              (ifft_duc_sink_l2_valid),                                     //   input,   width = 1,         ifft_duc_sink_l2.valid
		.ifft_duc_sink_data2               (ifft_duc_sink_l2_data),                                      //   input,  width = 32,                         .data
		.ifft_duc_sink_channel2            (ifft_duc_sink_l2_channel),                                   //   input,   width = 8,                         .channel
		.avst_sink_valid                   (ddc_avst_sink_avst_sink_valid),                              //   input,   width = 1,            ddc_avst_sink.avst_sink_valid
		.avst_sink_channel                 (ddc_avst_sink_avst_sink_channel),                            //   input,   width = 8,                         .avst_sink_channel
		.avst_sink_data_l1                 (ddc_avst_sink_avst_sink_data_l1),                            //   input,  width = 32,                         .avst_sink_data_l1
		.avst_sink_data_l2                 (ddc_avst_sink_avst_sink_data_l2),                            //   input,  width = 32,                         .avst_sink_data_l2
		.avst_sink_data_l3                 (ddc_avst_sink_avst_sink_data_l3),                            //   input,  width = 32,                         .avst_sink_data_l3
		.avst_sink_data_l4                 (ddc_avst_sink_avst_sink_data_l4),                            //   input,  width = 32,                         .avst_sink_data_l4
		.avst_sink_data_l5                 (ddc_avst_sink_avst_sink_data_l5),                            //   input,  width = 32,                         .avst_sink_data_l5
		.avst_sink_data_l6                 (ddc_avst_sink_avst_sink_data_l6),                            //   input,  width = 32,                         .avst_sink_data_l6
		.avst_sink_data_l7                 (ddc_avst_sink_avst_sink_data_l7),                            //   input,  width = 32,                         .avst_sink_data_l7
		.avst_sink_data_l8                 (ddc_avst_sink_avst_sink_data_l8),                            //   input,  width = 32,                         .avst_sink_data_l8
		.duc_avst_source_valid             (duc_avst_source_duc_avst_source_valid),                      //  output,   width = 1,          duc_avst_source.duc_avst_source_valid
		.duc_avst_source_data0             (duc_avst_source_duc_avst_source_data0),                      //  output,  width = 32,                         .duc_avst_source_data0
		.duc_avst_source_data1             (duc_avst_source_duc_avst_source_data1),                      //  output,  width = 32,                         .duc_avst_source_data1
		.duc_avst_source_data2             (duc_avst_source_duc_avst_source_data2),                      //  output,  width = 32,                         .duc_avst_source_data2
		.duc_avst_source_data3             (duc_avst_source_duc_avst_source_data3),                      //  output,  width = 32,                         .duc_avst_source_data3
		.duc_avst_source_data4             (duc_avst_source_duc_avst_source_data4),                      //  output,  width = 32,                         .duc_avst_source_data4
		.duc_avst_source_data5             (duc_avst_source_duc_avst_source_data5),                      //  output,  width = 32,                         .duc_avst_source_data5
		.duc_avst_source_data6             (duc_avst_source_duc_avst_source_data6),                      //  output,  width = 32,                         .duc_avst_source_data6
		.duc_avst_source_data7             (duc_avst_source_duc_avst_source_data7),                      //  output,  width = 32,                         .duc_avst_source_data7
		.duc_avst_source_channel           (duc_avst_source_duc_avst_source_channel),                    //  output,   width = 8,                         .duc_avst_source_channel
		.ddc_source_valid1                 (ddc_source_l1_valid),                                        //  output,   width = 1,            ddc_source_l1.valid
		.ddc_source_data1                  (ddc_source_l1_data),                                         //  output,  width = 32,                         .data
		.ddc_source_channel1               (ddc_source_l1_channel),                                      //  output,   width = 8,                         .channel
		.ddc_source_valid2                 (ddc_source_l2_valid),                                        //  output,   width = 1,            ddc_source_l2.valid
		.ddc_source_data2                  (ddc_source_l2_data),                                         //  output,  width = 32,                         .data
		.ddc_source_channel2               (ddc_source_l2_channel),                                      //  output,   width = 8,                         .channel
		.rfp_pul                           (rfp_pulse_data),                                             //   input,   width = 1,                rfp_pulse.data
		.bw_config_cc1                     (bw_config_cc1_bw_config_cc1),                                //   input,   width = 8,            bw_config_cc1.bw_config_cc1
		.bw_config_cc2                     (bw_config_cc2_bw_config_cc2),                                //   input,   width = 8,            bw_config_cc2.bw_config_cc2
		.dxc_avst_selctd_cap_intf_valid    (dxc_avst_selctd_cap_intf_valid),                             //  output,   width = 1, dxc_avst_selctd_cap_intf.valid
		.dxc_avst_selctd_cap_intf_data     (dxc_avst_selctd_cap_intf_data),                              //  output,  width = 32,                         .data
		.dxc_avst_selctd_cap_intf_chan     (dxc_avst_selctd_cap_intf_channel),                           //  output,   width = 3,                         .channel
		.dxc_ss_config_csr_address         (mm_interconnect_0_dxc_ss_0_dxc_ss_config_csr_address),       //   input,   width = 7,        dxc_ss_config_csr.address
		.dxc_ss_config_csr_write           (mm_interconnect_0_dxc_ss_0_dxc_ss_config_csr_write),         //   input,   width = 1,                         .write
		.dxc_ss_config_csr_writedata       (mm_interconnect_0_dxc_ss_0_dxc_ss_config_csr_writedata),     //   input,  width = 32,                         .writedata
		.dxc_ss_config_csr_readdata        (mm_interconnect_0_dxc_ss_0_dxc_ss_config_csr_readdata),      //  output,  width = 32,                         .readdata
		.dxc_ss_config_csr_readdatavalid   (mm_interconnect_0_dxc_ss_0_dxc_ss_config_csr_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.dxc_ss_config_csr_waitrequest     (mm_interconnect_0_dxc_ss_0_dxc_ss_config_csr_waitrequest),   //  output,   width = 1,                         .waitrequest
		.dxc_ss_config_csr_read            (mm_interconnect_0_dxc_ss_0_dxc_ss_config_csr_read),          //   input,   width = 1,                         .read
		.duc_l1_busIn_writedata            (mm_interconnect_0_dxc_ss_0_duc_csr_l1_writedata),            //   input,  width = 32,               duc_csr_l1.writedata
		.duc_l1_busIn_address              (mm_interconnect_0_dxc_ss_0_duc_csr_l1_address),              //   input,  width = 12,                         .address
		.duc_l1_busIn_write                (mm_interconnect_0_dxc_ss_0_duc_csr_l1_write),                //   input,   width = 1,                         .write
		.duc_l1_busIn_read                 (mm_interconnect_0_dxc_ss_0_duc_csr_l1_read),                 //   input,   width = 1,                         .read
		.duc_l1_busOut_readdatavalid       (mm_interconnect_0_dxc_ss_0_duc_csr_l1_readdatavalid),        //  output,   width = 1,                         .readdatavalid
		.duc_l1_busOut_readdata            (mm_interconnect_0_dxc_ss_0_duc_csr_l1_readdata),             //  output,  width = 32,                         .readdata
		.duc_l1_busOut_waitrequest         (mm_interconnect_0_dxc_ss_0_duc_csr_l1_waitrequest),          //  output,   width = 1,                         .waitrequest
		.ddc_l1_busIn_writedata            (mm_interconnect_0_dxc_ss_0_ddc_csr_l1_writedata),            //   input,  width = 32,               ddc_csr_l1.writedata
		.ddc_l1_busIn_address              (mm_interconnect_0_dxc_ss_0_ddc_csr_l1_address),              //   input,  width = 12,                         .address
		.ddc_l1_busIn_write                (mm_interconnect_0_dxc_ss_0_ddc_csr_l1_write),                //   input,   width = 1,                         .write
		.ddc_l1_busIn_read                 (mm_interconnect_0_dxc_ss_0_ddc_csr_l1_read),                 //   input,   width = 1,                         .read
		.ddc_l1_busOut_readdatavalid       (mm_interconnect_0_dxc_ss_0_ddc_csr_l1_readdatavalid),        //  output,   width = 1,                         .readdatavalid
		.ddc_l1_busOut_readdata            (mm_interconnect_0_dxc_ss_0_ddc_csr_l1_readdata),             //  output,  width = 32,                         .readdata
		.ddc_l1_busOut_waitrequest         (mm_interconnect_0_dxc_ss_0_ddc_csr_l1_waitrequest),          //  output,   width = 1,                         .waitrequest
		.duc_l2_busIn_writedata            (mm_interconnect_0_dxc_ss_0_duc_csr_l2_writedata),            //   input,  width = 32,               duc_csr_l2.writedata
		.duc_l2_busIn_address              (mm_interconnect_0_dxc_ss_0_duc_csr_l2_address),              //   input,  width = 12,                         .address
		.duc_l2_busIn_write                (mm_interconnect_0_dxc_ss_0_duc_csr_l2_write),                //   input,   width = 1,                         .write
		.duc_l2_busIn_read                 (mm_interconnect_0_dxc_ss_0_duc_csr_l2_read),                 //   input,   width = 1,                         .read
		.duc_l2_busOut_readdatavalid       (mm_interconnect_0_dxc_ss_0_duc_csr_l2_readdatavalid),        //  output,   width = 1,                         .readdatavalid
		.duc_l2_busOut_readdata            (mm_interconnect_0_dxc_ss_0_duc_csr_l2_readdata),             //  output,  width = 32,                         .readdata
		.duc_l2_busOut_waitrequest         (mm_interconnect_0_dxc_ss_0_duc_csr_l2_waitrequest),          //  output,   width = 1,                         .waitrequest
		.ddc_l2_busIn_writedata            (mm_interconnect_0_dxc_ss_0_ddc_csr_l2_writedata),            //   input,  width = 32,               ddc_csr_l2.writedata
		.ddc_l2_busIn_address              (mm_interconnect_0_dxc_ss_0_ddc_csr_l2_address),              //   input,  width = 12,                         .address
		.ddc_l2_busIn_write                (mm_interconnect_0_dxc_ss_0_ddc_csr_l2_write),                //   input,   width = 1,                         .write
		.ddc_l2_busIn_read                 (mm_interconnect_0_dxc_ss_0_ddc_csr_l2_read),                 //   input,   width = 1,                         .read
		.ddc_l2_busOut_readdatavalid       (mm_interconnect_0_dxc_ss_0_ddc_csr_l2_readdatavalid),        //  output,   width = 1,                         .readdatavalid
		.ddc_l2_busOut_readdata            (mm_interconnect_0_dxc_ss_0_ddc_csr_l2_readdata),             //  output,  width = 32,                         .readdata
		.ddc_l2_busOut_waitrequest         (mm_interconnect_0_dxc_ss_0_ddc_csr_l2_waitrequest),          //  output,   width = 1,                         .waitrequest
		.ca_interp_busIn_writedata         (mm_interconnect_0_dxc_ss_0_ca_interp_csr_writedata),         //   input,  width = 32,            ca_interp_csr.writedata
		.ca_interp_busIn_address           (mm_interconnect_0_dxc_ss_0_ca_interp_csr_address),           //   input,   width = 7,                         .address
		.ca_interp_busIn_write             (mm_interconnect_0_dxc_ss_0_ca_interp_csr_write),             //   input,   width = 1,                         .write
		.ca_interp_busIn_read              (mm_interconnect_0_dxc_ss_0_ca_interp_csr_read),              //   input,   width = 1,                         .read
		.ca_interp_busOut_readdatavalid    (mm_interconnect_0_dxc_ss_0_ca_interp_csr_readdatavalid),     //  output,   width = 1,                         .readdatavalid
		.ca_interp_busOut_readdata         (mm_interconnect_0_dxc_ss_0_ca_interp_csr_readdata),          //  output,  width = 32,                         .readdata
		.ca_interp_busOut_waitrequest      (mm_interconnect_0_dxc_ss_0_ca_interp_csr_waitrequest),       //  output,   width = 1,                         .waitrequest
		.dec_dly_comp_busIn_writedata      (mm_interconnect_0_dxc_ss_0_dec_dly_comp_csr_writedata),      //   input,  width = 32,         dec_dly_comp_csr.writedata
		.dec_dly_comp_busIn_address        (mm_interconnect_0_dxc_ss_0_dec_dly_comp_csr_address),        //   input,   width = 7,                         .address
		.dec_dly_comp_busIn_write          (mm_interconnect_0_dxc_ss_0_dec_dly_comp_csr_write),          //   input,   width = 1,                         .write
		.dec_dly_comp_busIn_read           (mm_interconnect_0_dxc_ss_0_dec_dly_comp_csr_read),           //   input,   width = 1,                         .read
		.dec_dly_comp_busOut_readdatavalid (mm_interconnect_0_dxc_ss_0_dec_dly_comp_csr_readdatavalid),  //  output,   width = 1,                         .readdatavalid
		.dec_dly_comp_busOut_readdata      (mm_interconnect_0_dxc_ss_0_dec_dly_comp_csr_readdata),       //  output,  width = 32,                         .readdata
		.dec_dly_comp_busOut_waitrequest   (mm_interconnect_0_dxc_ss_0_dec_dly_comp_csr_waitrequest),    //  output,   width = 1,                         .waitrequest
		.interface_sel                     (dxc_ss_0_interface_sel_data)                                 //   input,  width = 32,            interface_sel.data
	);

	dxc_ss_top_mm_bridge_0 h2f_lw_bridge (
		.clk              (clock_bridge_csr_out_clk_clk),   //   input,   width = 1,   clk.clk
		.reset            (rst_bridge_csr_out_reset_reset), //   input,   width = 1, reset.reset
		.s0_waitrequest   (h2f_lw_bridge_s0_waitrequest),   //  output,   width = 1,    s0.waitrequest
		.s0_readdata      (h2f_lw_bridge_s0_readdata),      //  output,  width = 32,      .readdata
		.s0_readdatavalid (h2f_lw_bridge_s0_readdatavalid), //  output,   width = 1,      .readdatavalid
		.s0_burstcount    (h2f_lw_bridge_s0_burstcount),    //   input,   width = 1,      .burstcount
		.s0_writedata     (h2f_lw_bridge_s0_writedata),     //   input,  width = 32,      .writedata
		.s0_address       (h2f_lw_bridge_s0_address),       //   input,  width = 17,      .address
		.s0_write         (h2f_lw_bridge_s0_write),         //   input,   width = 1,      .write
		.s0_read          (h2f_lw_bridge_s0_read),          //   input,   width = 1,      .read
		.s0_byteenable    (h2f_lw_bridge_s0_byteenable),    //   input,   width = 4,      .byteenable
		.s0_debugaccess   (h2f_lw_bridge_s0_debugaccess),   //   input,   width = 1,      .debugaccess
		.m0_waitrequest   (h2f_lw_bridge_m0_waitrequest),   //   input,   width = 1,    m0.waitrequest
		.m0_readdata      (h2f_lw_bridge_m0_readdata),      //   input,  width = 32,      .readdata
		.m0_readdatavalid (h2f_lw_bridge_m0_readdatavalid), //   input,   width = 1,      .readdatavalid
		.m0_burstcount    (h2f_lw_bridge_m0_burstcount),    //  output,   width = 1,      .burstcount
		.m0_writedata     (h2f_lw_bridge_m0_writedata),     //  output,  width = 32,      .writedata
		.m0_address       (h2f_lw_bridge_m0_address),       //  output,  width = 17,      .address
		.m0_write         (h2f_lw_bridge_m0_write),         //  output,   width = 1,      .write
		.m0_read          (h2f_lw_bridge_m0_read),          //  output,   width = 1,      .read
		.m0_byteenable    (h2f_lw_bridge_m0_byteenable),    //  output,   width = 4,      .byteenable
		.m0_debugaccess   (h2f_lw_bridge_m0_debugaccess)    //  output,   width = 1,      .debugaccess
	);

	rst_bridge_csr rst_bridge_csr (
		.clk       (clock_bridge_csr_out_clk_clk),   //   input,  width = 1,       clk.clk
		.in_reset  (csr_in_reset_reset),             //   input,  width = 1,  in_reset.reset
		.out_reset (rst_bridge_csr_out_reset_reset)  //  output,  width = 1, out_reset.reset
	);

	rst_bridge_dsp rst_bridge_dsp (
		.clk         (clock_bridge_dsp_out_clk_clk),   //   input,  width = 1,       clk.clk
		.in_reset_n  (dsp_in_reset_reset_n),           //   input,  width = 1,  in_reset.reset_n
		.out_reset_n (rst_bridge_dsp_out_reset_reset)  //  output,  width = 1, out_reset.reset_n
	);

	dxc_ss_top_altera_mm_interconnect_1920_666ssxa mm_interconnect_0 (
		.h2f_lw_bridge_m0_address                                      (h2f_lw_bridge_m0_address),                                   //   input,  width = 17,                                        h2f_lw_bridge_m0.address
		.h2f_lw_bridge_m0_waitrequest                                  (h2f_lw_bridge_m0_waitrequest),                               //  output,   width = 1,                                                        .waitrequest
		.h2f_lw_bridge_m0_burstcount                                   (h2f_lw_bridge_m0_burstcount),                                //   input,   width = 1,                                                        .burstcount
		.h2f_lw_bridge_m0_byteenable                                   (h2f_lw_bridge_m0_byteenable),                                //   input,   width = 4,                                                        .byteenable
		.h2f_lw_bridge_m0_read                                         (h2f_lw_bridge_m0_read),                                      //   input,   width = 1,                                                        .read
		.h2f_lw_bridge_m0_readdata                                     (h2f_lw_bridge_m0_readdata),                                  //  output,  width = 32,                                                        .readdata
		.h2f_lw_bridge_m0_readdatavalid                                (h2f_lw_bridge_m0_readdatavalid),                             //  output,   width = 1,                                                        .readdatavalid
		.h2f_lw_bridge_m0_write                                        (h2f_lw_bridge_m0_write),                                     //   input,   width = 1,                                                        .write
		.h2f_lw_bridge_m0_writedata                                    (h2f_lw_bridge_m0_writedata),                                 //   input,  width = 32,                                                        .writedata
		.h2f_lw_bridge_m0_debugaccess                                  (h2f_lw_bridge_m0_debugaccess),                               //   input,   width = 1,                                                        .debugaccess
		.dxc_ss_0_ca_interp_csr_address                                (mm_interconnect_0_dxc_ss_0_ca_interp_csr_address),           //  output,   width = 7,                                  dxc_ss_0_ca_interp_csr.address
		.dxc_ss_0_ca_interp_csr_write                                  (mm_interconnect_0_dxc_ss_0_ca_interp_csr_write),             //  output,   width = 1,                                                        .write
		.dxc_ss_0_ca_interp_csr_read                                   (mm_interconnect_0_dxc_ss_0_ca_interp_csr_read),              //  output,   width = 1,                                                        .read
		.dxc_ss_0_ca_interp_csr_readdata                               (mm_interconnect_0_dxc_ss_0_ca_interp_csr_readdata),          //   input,  width = 32,                                                        .readdata
		.dxc_ss_0_ca_interp_csr_writedata                              (mm_interconnect_0_dxc_ss_0_ca_interp_csr_writedata),         //  output,  width = 32,                                                        .writedata
		.dxc_ss_0_ca_interp_csr_readdatavalid                          (mm_interconnect_0_dxc_ss_0_ca_interp_csr_readdatavalid),     //   input,   width = 1,                                                        .readdatavalid
		.dxc_ss_0_ca_interp_csr_waitrequest                            (mm_interconnect_0_dxc_ss_0_ca_interp_csr_waitrequest),       //   input,   width = 1,                                                        .waitrequest
		.dxc_ss_0_ddc_csr_l1_address                                   (mm_interconnect_0_dxc_ss_0_ddc_csr_l1_address),              //  output,  width = 12,                                     dxc_ss_0_ddc_csr_l1.address
		.dxc_ss_0_ddc_csr_l1_write                                     (mm_interconnect_0_dxc_ss_0_ddc_csr_l1_write),                //  output,   width = 1,                                                        .write
		.dxc_ss_0_ddc_csr_l1_read                                      (mm_interconnect_0_dxc_ss_0_ddc_csr_l1_read),                 //  output,   width = 1,                                                        .read
		.dxc_ss_0_ddc_csr_l1_readdata                                  (mm_interconnect_0_dxc_ss_0_ddc_csr_l1_readdata),             //   input,  width = 32,                                                        .readdata
		.dxc_ss_0_ddc_csr_l1_writedata                                 (mm_interconnect_0_dxc_ss_0_ddc_csr_l1_writedata),            //  output,  width = 32,                                                        .writedata
		.dxc_ss_0_ddc_csr_l1_readdatavalid                             (mm_interconnect_0_dxc_ss_0_ddc_csr_l1_readdatavalid),        //   input,   width = 1,                                                        .readdatavalid
		.dxc_ss_0_ddc_csr_l1_waitrequest                               (mm_interconnect_0_dxc_ss_0_ddc_csr_l1_waitrequest),          //   input,   width = 1,                                                        .waitrequest
		.dxc_ss_0_ddc_csr_l2_address                                   (mm_interconnect_0_dxc_ss_0_ddc_csr_l2_address),              //  output,  width = 12,                                     dxc_ss_0_ddc_csr_l2.address
		.dxc_ss_0_ddc_csr_l2_write                                     (mm_interconnect_0_dxc_ss_0_ddc_csr_l2_write),                //  output,   width = 1,                                                        .write
		.dxc_ss_0_ddc_csr_l2_read                                      (mm_interconnect_0_dxc_ss_0_ddc_csr_l2_read),                 //  output,   width = 1,                                                        .read
		.dxc_ss_0_ddc_csr_l2_readdata                                  (mm_interconnect_0_dxc_ss_0_ddc_csr_l2_readdata),             //   input,  width = 32,                                                        .readdata
		.dxc_ss_0_ddc_csr_l2_writedata                                 (mm_interconnect_0_dxc_ss_0_ddc_csr_l2_writedata),            //  output,  width = 32,                                                        .writedata
		.dxc_ss_0_ddc_csr_l2_readdatavalid                             (mm_interconnect_0_dxc_ss_0_ddc_csr_l2_readdatavalid),        //   input,   width = 1,                                                        .readdatavalid
		.dxc_ss_0_ddc_csr_l2_waitrequest                               (mm_interconnect_0_dxc_ss_0_ddc_csr_l2_waitrequest),          //   input,   width = 1,                                                        .waitrequest
		.dxc_ss_0_dec_dly_comp_csr_address                             (mm_interconnect_0_dxc_ss_0_dec_dly_comp_csr_address),        //  output,   width = 7,                               dxc_ss_0_dec_dly_comp_csr.address
		.dxc_ss_0_dec_dly_comp_csr_write                               (mm_interconnect_0_dxc_ss_0_dec_dly_comp_csr_write),          //  output,   width = 1,                                                        .write
		.dxc_ss_0_dec_dly_comp_csr_read                                (mm_interconnect_0_dxc_ss_0_dec_dly_comp_csr_read),           //  output,   width = 1,                                                        .read
		.dxc_ss_0_dec_dly_comp_csr_readdata                            (mm_interconnect_0_dxc_ss_0_dec_dly_comp_csr_readdata),       //   input,  width = 32,                                                        .readdata
		.dxc_ss_0_dec_dly_comp_csr_writedata                           (mm_interconnect_0_dxc_ss_0_dec_dly_comp_csr_writedata),      //  output,  width = 32,                                                        .writedata
		.dxc_ss_0_dec_dly_comp_csr_readdatavalid                       (mm_interconnect_0_dxc_ss_0_dec_dly_comp_csr_readdatavalid),  //   input,   width = 1,                                                        .readdatavalid
		.dxc_ss_0_dec_dly_comp_csr_waitrequest                         (mm_interconnect_0_dxc_ss_0_dec_dly_comp_csr_waitrequest),    //   input,   width = 1,                                                        .waitrequest
		.dxc_ss_0_duc_csr_l1_address                                   (mm_interconnect_0_dxc_ss_0_duc_csr_l1_address),              //  output,  width = 12,                                     dxc_ss_0_duc_csr_l1.address
		.dxc_ss_0_duc_csr_l1_write                                     (mm_interconnect_0_dxc_ss_0_duc_csr_l1_write),                //  output,   width = 1,                                                        .write
		.dxc_ss_0_duc_csr_l1_read                                      (mm_interconnect_0_dxc_ss_0_duc_csr_l1_read),                 //  output,   width = 1,                                                        .read
		.dxc_ss_0_duc_csr_l1_readdata                                  (mm_interconnect_0_dxc_ss_0_duc_csr_l1_readdata),             //   input,  width = 32,                                                        .readdata
		.dxc_ss_0_duc_csr_l1_writedata                                 (mm_interconnect_0_dxc_ss_0_duc_csr_l1_writedata),            //  output,  width = 32,                                                        .writedata
		.dxc_ss_0_duc_csr_l1_readdatavalid                             (mm_interconnect_0_dxc_ss_0_duc_csr_l1_readdatavalid),        //   input,   width = 1,                                                        .readdatavalid
		.dxc_ss_0_duc_csr_l1_waitrequest                               (mm_interconnect_0_dxc_ss_0_duc_csr_l1_waitrequest),          //   input,   width = 1,                                                        .waitrequest
		.dxc_ss_0_duc_csr_l2_address                                   (mm_interconnect_0_dxc_ss_0_duc_csr_l2_address),              //  output,  width = 12,                                     dxc_ss_0_duc_csr_l2.address
		.dxc_ss_0_duc_csr_l2_write                                     (mm_interconnect_0_dxc_ss_0_duc_csr_l2_write),                //  output,   width = 1,                                                        .write
		.dxc_ss_0_duc_csr_l2_read                                      (mm_interconnect_0_dxc_ss_0_duc_csr_l2_read),                 //  output,   width = 1,                                                        .read
		.dxc_ss_0_duc_csr_l2_readdata                                  (mm_interconnect_0_dxc_ss_0_duc_csr_l2_readdata),             //   input,  width = 32,                                                        .readdata
		.dxc_ss_0_duc_csr_l2_writedata                                 (mm_interconnect_0_dxc_ss_0_duc_csr_l2_writedata),            //  output,  width = 32,                                                        .writedata
		.dxc_ss_0_duc_csr_l2_readdatavalid                             (mm_interconnect_0_dxc_ss_0_duc_csr_l2_readdatavalid),        //   input,   width = 1,                                                        .readdatavalid
		.dxc_ss_0_duc_csr_l2_waitrequest                               (mm_interconnect_0_dxc_ss_0_duc_csr_l2_waitrequest),          //   input,   width = 1,                                                        .waitrequest
		.dxc_ss_0_dxc_ss_config_csr_address                            (mm_interconnect_0_dxc_ss_0_dxc_ss_config_csr_address),       //  output,   width = 7,                              dxc_ss_0_dxc_ss_config_csr.address
		.dxc_ss_0_dxc_ss_config_csr_write                              (mm_interconnect_0_dxc_ss_0_dxc_ss_config_csr_write),         //  output,   width = 1,                                                        .write
		.dxc_ss_0_dxc_ss_config_csr_read                               (mm_interconnect_0_dxc_ss_0_dxc_ss_config_csr_read),          //  output,   width = 1,                                                        .read
		.dxc_ss_0_dxc_ss_config_csr_readdata                           (mm_interconnect_0_dxc_ss_0_dxc_ss_config_csr_readdata),      //   input,  width = 32,                                                        .readdata
		.dxc_ss_0_dxc_ss_config_csr_writedata                          (mm_interconnect_0_dxc_ss_0_dxc_ss_config_csr_writedata),     //  output,  width = 32,                                                        .writedata
		.dxc_ss_0_dxc_ss_config_csr_readdatavalid                      (mm_interconnect_0_dxc_ss_0_dxc_ss_config_csr_readdatavalid), //   input,   width = 1,                                                        .readdatavalid
		.dxc_ss_0_dxc_ss_config_csr_waitrequest                        (mm_interconnect_0_dxc_ss_0_dxc_ss_config_csr_waitrequest),   //   input,   width = 1,                                                        .waitrequest
		.h2f_lw_bridge_reset_reset_bridge_in_reset_reset               (rst_controller_reset_out_reset),                             //   input,   width = 1,               h2f_lw_bridge_reset_reset_bridge_in_reset.reset
		.h2f_lw_bridge_m0_translator_reset_reset_bridge_in_reset_reset (rst_controller_reset_out_reset),                             //   input,   width = 1, h2f_lw_bridge_m0_translator_reset_reset_bridge_in_reset.reset
		.clock_bridge_csr_out_clk_clk                                  (clock_bridge_csr_out_clk_clk)                                //   input,   width = 1,                                clock_bridge_csr_out_clk.clk
	);

	altera_reset_controller #(
		.NUM_RESET_INPUTS          (1),
		.OUTPUT_RESET_SYNC_EDGES   ("both"),
		.SYNC_DEPTH                (2),
		.RESET_REQUEST_PRESENT     (0),
		.RESET_REQ_WAIT_TIME       (1),
		.MIN_RST_ASSERTION_TIME    (3),
		.RESET_REQ_EARLY_DSRT_TIME (1),
		.USE_RESET_REQUEST_IN0     (0),
		.USE_RESET_REQUEST_IN1     (0),
		.USE_RESET_REQUEST_IN2     (0),
		.USE_RESET_REQUEST_IN3     (0),
		.USE_RESET_REQUEST_IN4     (0),
		.USE_RESET_REQUEST_IN5     (0),
		.USE_RESET_REQUEST_IN6     (0),
		.USE_RESET_REQUEST_IN7     (0),
		.USE_RESET_REQUEST_IN8     (0),
		.USE_RESET_REQUEST_IN9     (0),
		.USE_RESET_REQUEST_IN10    (0),
		.USE_RESET_REQUEST_IN11    (0),
		.USE_RESET_REQUEST_IN12    (0),
		.USE_RESET_REQUEST_IN13    (0),
		.USE_RESET_REQUEST_IN14    (0),
		.USE_RESET_REQUEST_IN15    (0),
		.ADAPT_RESET_REQUEST       (0)
	) rst_controller (
		.reset_in0      (rst_bridge_csr_out_reset_reset), //   input,  width = 1, reset_in0.reset
		.clk            (clock_bridge_csr_out_clk_clk),   //   input,  width = 1,       clk.clk
		.reset_out      (rst_controller_reset_out_reset), //  output,  width = 1, reset_out.reset
		.reset_req      (),                               // (terminated),                       
		.reset_req_in0  (1'b0),                           // (terminated),                       
		.reset_in1      (1'b0),                           // (terminated),                       
		.reset_req_in1  (1'b0),                           // (terminated),                       
		.reset_in2      (1'b0),                           // (terminated),                       
		.reset_req_in2  (1'b0),                           // (terminated),                       
		.reset_in3      (1'b0),                           // (terminated),                       
		.reset_req_in3  (1'b0),                           // (terminated),                       
		.reset_in4      (1'b0),                           // (terminated),                       
		.reset_req_in4  (1'b0),                           // (terminated),                       
		.reset_in5      (1'b0),                           // (terminated),                       
		.reset_req_in5  (1'b0),                           // (terminated),                       
		.reset_in6      (1'b0),                           // (terminated),                       
		.reset_req_in6  (1'b0),                           // (terminated),                       
		.reset_in7      (1'b0),                           // (terminated),                       
		.reset_req_in7  (1'b0),                           // (terminated),                       
		.reset_in8      (1'b0),                           // (terminated),                       
		.reset_req_in8  (1'b0),                           // (terminated),                       
		.reset_in9      (1'b0),                           // (terminated),                       
		.reset_req_in9  (1'b0),                           // (terminated),                       
		.reset_in10     (1'b0),                           // (terminated),                       
		.reset_req_in10 (1'b0),                           // (terminated),                       
		.reset_in11     (1'b0),                           // (terminated),                       
		.reset_req_in11 (1'b0),                           // (terminated),                       
		.reset_in12     (1'b0),                           // (terminated),                       
		.reset_req_in12 (1'b0),                           // (terminated),                       
		.reset_in13     (1'b0),                           // (terminated),                       
		.reset_req_in13 (1'b0),                           // (terminated),                       
		.reset_in14     (1'b0),                           // (terminated),                       
		.reset_req_in14 (1'b0),                           // (terminated),                       
		.reset_in15     (1'b0),                           // (terminated),                       
		.reset_req_in15 (1'b0)                            // (terminated),                       
	);

endmodule
