[{"DBLP title": "Comparative evaluation of Body Biasing and Voltage Scaling for Low-Power Design on 28nm UTBB FD-SOI Technology.", "DBLP authors": ["Ricardo Gomez Gomez", "Edwige Bano", "Sylvain Clerc"], "year": 2019, "MAG papers": [{"PaperId": 2972031513, "PaperTitle": "comparative evaluation of body biasing and voltage scaling for low power design on 28nm utbb fd soi technology", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"stmicroelectronics": 2.0, "grenoble institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Automatic GDSII Generator for On-Chip Voltage Regulator for Easy Integration in Digital SoCs.", "DBLP authors": ["Venkata Chaitanya Krishna Chekuri", "Nihar Dasari", "Arvind Singh", "Saibal Mukhopadhyay"], "year": 2019, "MAG papers": [{"PaperId": 2971613094, "PaperTitle": "automatic gdsii generator for on chip voltage regulator for easy integration in digital socs", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"georgia institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "MessageFusion: On-path Message Coalescing for Energy Efficient and Scalable Graph Analytics.", "DBLP authors": ["Leul Belayneh", "Abraham Addisie", "Valeria Bertacco"], "year": 2019, "MAG papers": [{"PaperId": 2971357606, "PaperTitle": "messagefusion on path message coalescing for energy efficient and scalable graph analytics", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of michigan": 3.0}}], "source": "ES"}, {"DBLP title": "Tier Partitioning and Flip-flop Relocation Methods for Clock Trees in Monolithic 3D ICs.", "DBLP authors": ["Da Eun Shim", "Sai Pentapati", "Jeehyun Lee", "Yun Seop Yu", "Sung Kyu Lim"], "year": 2019, "MAG papers": [{"PaperId": 2972214490, "PaperTitle": "tier partitioning and flip flop relocation methods for clock trees in monolithic 3d ics", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"georgia institute of technology": 4.0, "hankyong national university": 1.0}}], "source": "ES"}, {"DBLP title": "NCFET-Aware Voltage Scaling.", "DBLP authors": ["Sami Salamin", "Martin Rapp", "Hussam Amrouch", "Girish Pahwa", "Yogesh Singh Chauhan", "J\u00f6rg Henkel"], "year": 2019, "MAG papers": [{"PaperId": 2971810382, "PaperTitle": "ncfet aware voltage scaling", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"karlsruhe institute of technology": 4.0, "indian institute of technology kanpur": 2.0}}], "source": "ES"}, {"DBLP title": "FPGA-based Acceleration of Binary Neural Network Training with Minimized Off-Chip Memory Access.", "DBLP authors": ["Pavan Kumar Chundi", "Peiye Liu", "Sangsu Park", "Seho Lee", "Mingoo Seok"], "year": 2019, "MAG papers": [{"PaperId": 2972200983, "PaperTitle": "fpga based acceleration of binary neural network training with minimized off chip memory access", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"columbia university": 3.0, "sk hynix": 2.0}}], "source": "ES"}, {"DBLP title": "Muffin: Minimally-Buffered Zero-Delay Power-Gating Technique in On-Chip Routers.", "DBLP authors": ["Hossein Farrokhbakht", "Hadi Mardani Kamali", "Natalie D. Enright Jerger"], "year": 2019, "MAG papers": [{"PaperId": 2971468271, "PaperTitle": "muffin minimally buffered zero delay power gating technique in on chip routers", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of toronto": 2.0, "george mason university": 1.0}}], "source": "ES"}, {"DBLP title": "Local Learning in RRAM Neural Networks with Sparse Direct Feedback Alignment.", "DBLP authors": ["Brian Crafton", "Matt West", "Padip Basnet", "Eric Vogel", "Arijit Raychowdhury"], "year": 2019, "MAG papers": [{"PaperId": 2971607840, "PaperTitle": "local learning in rram neural networks with sparse direct feedback alignment", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"georgia institute of technology": 5.0}}], "source": "ES"}, {"DBLP title": "K-Nearest Neighbor Hardware Accelerator Using In-Memory Computing SRAM.", "DBLP authors": ["Jyotishman Saikia", "Shihui Yin", "Zhewei Jiang", "Mingoo Seok", "Jae-sun Seo"], "year": 2019, "MAG papers": [{"PaperId": 2971888105, "PaperTitle": "k nearest neighbor hardware accelerator using in memory computing sram", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"columbia university": 2.0, "arizona state university": 3.0}}], "source": "ES"}, {"DBLP title": "Temperature-aware Adaptive VM Allocation in Heterogeneous Data Centers.", "DBLP authors": ["Young Geun Kim", "Jeong In Kim", "Seung Hun Choi", "Seon Young Kim", "Sung Woo Chung"], "year": 2019, "MAG papers": [{"PaperId": 2971824971, "PaperTitle": "temperature aware adaptive vm allocation in heterogeneous data centers", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"korea university": 5.0}}], "source": "ES"}, {"DBLP title": "A Logic Compatible 4T Dual Embedded DRAM Array for In-Memory Computation of Deep Neural Networks.", "DBLP authors": ["Taegeun Yoo", "Hyunjoon Kim", "Qian Chen", "Tony Tae-Hyoung Kim", "Bongjin Kim"], "year": 2019, "MAG papers": [{"PaperId": 2971738511, "PaperTitle": "a logic compatible 4t dual embedded dram array for in memory computation of deep neural networks", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"nanyang technological university": 5.0}}], "source": "ES"}, {"DBLP title": "Energy-Autonomous MCU Operating in sub-VT Regime with Tightly-Integrated Energy-Harvester : A SoC for IoT smart nodes containing a MCU with minimum-energy point of 2.9pJ/cycle and a harvester with output power range from sub-\u00b5W to 4.32mW.", "DBLP authors": ["Jian Deng", "Jean-Luc Nagel", "Lo\u00efc Zahnd", "Marc Pons", "David Ruffieux", "Claude Arm", "Pascal Persechini", "St\u00e9phane Emery"], "year": 2019, "MAG papers": [{"PaperId": 2972132002, "PaperTitle": "energy autonomous mcu operating in sub vt regime with tightly integrated energy harvester a soc for iot smart nodes containing a mcu with minimum energy point of 2 9pj cycle and a harvester with output power range from sub \u00b5w to 4 32mw", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "RAPID: A ReRAM Processing in-Memory Architecture for DNA Sequence Alignment.", "DBLP authors": ["Saransh Gupta", "Mohsen Imani", "Behnam Khaleghi", "Venkatesh Kumar", "Tajana Rosing"], "year": 2019, "MAG papers": [{"PaperId": 2971801673, "PaperTitle": "rapid a reram processing in memory architecture for dna sequence alignment", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of california san diego": 5.0}}], "source": "ES"}, {"DBLP title": "Balancing Memory Accesses for Energy-Efficient Graph Analytics Accelerators.", "DBLP authors": ["Mingyu Yan", "Xing Hu", "Shuangchen Li", "Itir Akgun", "Han Li", "Xin Ma", "Lei Deng", "Xiaochun Ye", "Zhimin Zhang", "Dongrui Fan", "Yuan Xie"], "year": 2019, "MAG papers": [{"PaperId": 2971368241, "PaperTitle": "balancing memory accesses for energy efficient graph analytics accelerators", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of california santa barbara": 6.0}}], "source": "ES"}, {"DBLP title": "MemGANs: Memory Management for Energy-Efficient Acceleration of Complex Computations in Hardware Architectures for Generative Adversarial Networks.", "DBLP authors": ["Muhammad Abdullah Hanif", "Muhammad Zuhaib Akbar", "Rehan Ahmed", "Semeen Rehman", "Axel Jantsch", "Muhammad Shafique"], "year": 2019, "MAG papers": [{"PaperId": 3084146579, "PaperTitle": "memgans memory management for energy efficient acceleration of complex computations in hardware architectures for generative adversarial networks", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2971713338, "PaperTitle": "memgans memory management for energy efficient acceleration of complex computations in hardware architectures for generative adversarial networks", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"vienna university of technology": 4.0, "university of the sciences": 2.0}}], "source": "ES"}, {"DBLP title": "Concurrent Multipoint-to-Multipoint Communication on Interposer Channels.", "DBLP authors": ["Lejie Lu", "Richard Afoakwa", "Michael C. Huang", "Hui Wu"], "year": 2019, "MAG papers": [{"PaperId": 2971757030, "PaperTitle": "concurrent multipoint to multipoint communication on interposer channels", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of rochester": 4.0}}], "source": "ES"}, {"DBLP title": "Battery-Aware Electric Truck Delivery Route Planner.", "DBLP authors": ["Donkyu Baek", "Yukai Chen", "Enrico Macii", "Massimo Poncino", "Naehyuck Chang"], "year": 2019, "MAG papers": [{"PaperId": 2971733804, "PaperTitle": "battery aware electric truck delivery route planner", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"kaist": 1.0, "polytechnic university of turin": 4.0}}], "source": "ES"}, {"DBLP title": "A Pulse-Width Modulated Cochlear Implant Interface Electronics with 513 \u00b5W Power Consumption.", "DBLP authors": ["Halil Anda\u00e7 Yigit", "Hasan Ulusan", "Muhammed Berat Yuksel", "Salar Chamanian", "Berkay \u00c7iftci", "Aziz Koyuncuoglu", "Ali Muhtaroglu", "Haluk K\u00fclah"], "year": 2019, "MAG papers": [{"PaperId": 2971587530, "PaperTitle": "a pulse width modulated cochlear implant interface electronics with 513 \u00b5w power consumption", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"middle east technical university": 8.0}}], "source": "ES"}, {"DBLP title": "A2M: Approximate Algebraic Memory Using Polynomials Rings.", "DBLP authors": ["Dong Kai Wang", "Nam Sung Kim"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Compressing Sparse Ternary Weight Convolutional Neural Networks for Efficient Hardware Acceleration.", "DBLP authors": ["Hyeonwook Wi", "Hyeonuk Kim", "Seungkyu Choi", "Lee-Sup Kim"], "year": 2019, "MAG papers": [{"PaperId": 2972118631, "PaperTitle": "compressing sparse ternary weight convolutional neural networks for efficient hardware acceleration", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"kaist": 4.0}}], "source": "ES"}, {"DBLP title": "Similarity-Based LSTM Architecture for Energy-Efficient Edge-Level Speech Recognition.", "DBLP authors": ["Junseo Jo", "Jaeha Kung", "Sunggu Lee", "Youngjoo Lee"], "year": 2019, "MAG papers": [{"PaperId": 2971382311, "PaperTitle": "similarity based lstm architecture for energy efficient edge level speech recognition", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"daegu gyeongbuk institute of science and technology": 1.0, "pohang university of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "A Low-Energy Inductive Transceiver using Spike-Latency Encoding for Wireless 3D Integration.", "DBLP authors": ["Benjamin J. Fletcher", "Shidhartha Das", "Terrence S. T. Mak"], "year": 2019, "MAG papers": [{"PaperId": 2967236369, "PaperTitle": "a low energy inductive transceiver using spike latency encoding for wireless 3d integration", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of southampton": 2.0}}], "source": "ES"}, {"DBLP title": "3DTUBE: A Design Framework for High-Variation Carbon Nanotube-based Transistor Technology.", "DBLP authors": ["Aporva Amarnath", "Javad Bagherzadeh", "Jielun Tan", "Ronald G. Dreslinski"], "year": 2019, "MAG papers": [{"PaperId": 2971729070, "PaperTitle": "3dtube a design framework for high variation carbon nanotube based transistor technology", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of michigan": 4.0}}], "source": "ES"}, {"DBLP title": "FLASH: Content-based Power-saving Design for Scrolling Operations in Browser Applications on Mobile OLED Devices.", "DBLP authors": ["Hao-Chun Chang", "Yu-Chieh Yang", "Liang-Yan Yu", "Chun-Han Lin"], "year": 2019, "MAG papers": [{"PaperId": 2971765869, "PaperTitle": "flash content based power saving design for scrolling operations in browser applications on mobile oled devices", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national taiwan normal university": 4.0}}], "source": "ES"}, {"DBLP title": "A Low-Power and Low-Noise 20: 1 Serializer with Two Calibration Loops in 55-nm CMOS.", "DBLP authors": ["Yong-Un Jeong", "Joo-Hyung Chae", "Sungphil Choi", "Jaekwang Yun", "Shin-Hyun Jeong", "Suhwan Kim"], "year": 2019, "MAG papers": [{"PaperId": 2972221098, "PaperTitle": "a low power and low noise 20 1 serializer with two calibration loops in 55 nm cmos", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"seoul national university": 5.0, "sk hynix": 1.0}}], "source": "ES"}, {"DBLP title": "A Design Framework for Thermal-Aware Power Delivery Network in 3D MPSoCs with Integrated Flow Cell Arrays.", "DBLP authors": ["Halima Najibi", "Alexandre Levisse", "Marina Zapater"], "year": 2019, "MAG papers": [{"PaperId": 2971747182, "PaperTitle": "a design framework for thermal aware power delivery network in 3d mpsocs with integrated flow cell arrays", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0}}], "source": "ES"}, {"DBLP title": "Dynamic Spike Bundling for Energy-Efficient Spiking Neural Networks.", "DBLP authors": ["Sarada Krithivasan", "Sanchari Sen", "Swagath Venkataramani", "Anand Raghunathan"], "year": 2019, "MAG papers": [{"PaperId": 2971489542, "PaperTitle": "dynamic spike bundling for energy efficient spiking neural networks", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"purdue university": 3.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Rethinking Last-level-cache Write-back Strategy for MLC STT-RAM Main Memory with Asymmetric Write Energy.", "DBLP authors": ["Yu-Pei Liang", "Tseng-Yi Chen", "Yuan-Hao Chang", "Shuo-Han Chen", "Pei-Yu Chen", "Wei-Kuan Shih"], "year": 2019, "MAG papers": [{"PaperId": 2971445524, "PaperTitle": "rethinking last level cache write back strategy for mlc stt ram main memory with asymmetric write energy", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national tsing hua university": 5.0, "yuan ze university": 1.0}}], "source": "ES"}, {"DBLP title": "VCAM: Variation Compensation through Activation Matching for Analog Binarized Neural Networks.", "DBLP authors": ["Jaehyun Kim", "Chaeun Lee", "Jihun Kim", "Yumin Kim", "Cheol Seong Hwang", "Kiyoung Choi"], "year": 2019, "MAG papers": [{"PaperId": 2971791668, "PaperTitle": "vcam variation compensation through activation matching for analog binarized neural networks", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"seoul national university": 6.0}}], "source": "ES"}, {"DBLP title": "Addressing Temporal Variations in Qubit Quality Metrics for Parameterized Quantum Circuits.", "DBLP authors": ["Mahabubul Alam", "Abdullah Ash-Saki", "Swaroop Ghosh"], "year": 2019, "MAG papers": [{"PaperId": 2924736373, "PaperTitle": "addressing temporal variations in qubit quality metrics for parameterized quantum circuits", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"pennsylvania state university": 3.0}}, {"PaperId": 2971805687, "PaperTitle": "addressing temporal variations in qubit quality metrics for parameterized quantum circuits", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"pennsylvania state university": 3.0}}], "source": "ES"}, {"DBLP title": "CompHD: Efficient Hyperdimensional Computing Using Model Compression.", "DBLP authors": ["Justin Morris", "Mohsen Imani", "Samuel Bosch", "Anthony Thomas", "Helen Shu", "Tajana Rosing"], "year": 2019, "MAG papers": [{"PaperId": 2971739303, "PaperTitle": "comphd efficient hyperdimensional computing using model compression", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of duisburg essen": 6.0}}], "source": "ES"}, {"DBLP title": "Towards a Complete Methodology for Synthesizing Bundled-Data Asynchronous Circuits on FPGAs.", "DBLP authors": ["Kshitij Bhardwaj", "Paolo Mantovani", "Luca P. Carloni", "Steven M. Nowick"], "year": 2019, "MAG papers": [{"PaperId": 2972173057, "PaperTitle": "towards a complete methodology for synthesizing bundled data asynchronous circuits on fpgas", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"columbia university": 4.0}}], "source": "ES"}, {"DBLP title": "Autonomous I/O for Intermittent IoT Systems.", "DBLP authors": ["Yu-Chen Lin", "Pi-Cheng Hsiu", "Tei-Wei Kuo"], "year": 2019, "MAG papers": [{"PaperId": 2971956498, "PaperTitle": "autonomous i o for intermittent iot systems", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"national taiwan university": 2.0, "center for information technology": 1.0}}], "source": "ES"}, {"DBLP title": "TIP: A Temperature Effect Inversion-Aware Ultra-Low Power System-on-Chip Platform.", "DBLP authors": ["Kyuseung Han", "Sukho Lee", "Jae-Jin Lee", "Woojoo Lee", "Massoud Pedram"], "year": 2019, "MAG papers": [{"PaperId": 2971464131, "PaperTitle": "tip a temperature effect inversion aware ultra low power system on chip platform", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of southern california": 1.0, "electronics and telecommunications research institute": 3.0, "chung ang university": 1.0}}, {"PaperId": 3035234151, "PaperTitle": "tip a temperature effect inversion aware ultra low power system on chip platform", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "HR3AM: A Heat Resilient Design for RRAM-based Neuromorphic Computing.", "DBLP authors": ["Xiao Liu", "Mingxuan Zhou", "Tajana Simunic Rosing", "Jishen Zhao"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "TEA-DNN: the Quest for Time-Energy-Accuracy Co-optimized Deep Neural Networks.", "DBLP authors": ["Lile Cai", "Anne-Maelle Barneche", "Arthur Herbout", "Chuan Sheng Foo", "Jie Lin", "Vijay Ramaseshan Chandrasekhar", "Mohamed M. Sabry Aly"], "year": 2019, "MAG papers": [{"PaperId": 2971428146, "PaperTitle": "tea dnn the quest for time energy accuracy co optimized deep neural networks", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"supelec": 1.0, "nanyang technological university": 1.0}}], "source": "ES"}, {"DBLP title": "On Trade-off Between Static and Dynamic Power Consumption in NoC Power Gating.", "DBLP authors": ["Di Zhu", "Yunfan Li", "Lizhong Chen"], "year": 2019, "MAG papers": [{"PaperId": 2972036948, "PaperTitle": "on trade off between static and dynamic power consumption in noc power gating", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of southern california": 1.0, "oregon state university": 2.0}}], "source": "ES"}, {"DBLP title": "A Compact Self-Capacitance Sensing Analog Front-End for a Touch Detection in Low-Power Mode.", "DBLP authors": ["Jiheon Park", "Young-Ha Hwang", "Jonghyun Oh", "Yoonho Song", "Jun-Eun Park", "Deog-Kyoon Jeong"], "year": 2019, "MAG papers": [{"PaperId": 2971434438, "PaperTitle": "a compact self capacitance sensing analog front end for a touch detection in low power mode", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"seoul national university": 6.0}}], "source": "ES"}, {"DBLP title": "An Energy-efficient On-chip Learning Architecture for STDP based Sparse Coding.", "DBLP authors": ["Heetak Kim", "Hoyoung Tang", "Jongsun Park"], "year": 2019, "MAG papers": [{"PaperId": 2971541781, "PaperTitle": "an energy efficient on chip learning architecture for stdp based sparse coding", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"korea university": 3.0}}], "source": "ES"}, {"DBLP title": "A Sound Activity Detector Embedded Low-Power MEMS Microphone Readout Interface for Speech Recognition.", "DBLP authors": ["Youngtae Yang", "Jun Soo Cho", "Byunggyu Lee", "Suhwan Kim"], "year": 2019, "MAG papers": [{"PaperId": 2971435112, "PaperTitle": "a sound activity detector embedded low power mems microphone readout interface for speech recognition", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"seoul national university": 4.0}}], "source": "ES"}, {"DBLP title": "An Ultra-Efficient Memristor-Based DNN Framework with Structured Weight Pruning and Quantization Using ADMM.", "DBLP authors": ["Geng Yuan", "Xiaolong Ma", "Caiwen Ding", "Sheng Lin", "Tianyun Zhang", "Zeinab S. Jalali", "Yilong Zhao", "Li Jiang", "Sucheta Soundarajan", "Yanzhi Wang"], "year": 2019, "MAG papers": [{"PaperId": 2971533524, "PaperTitle": "an ultra efficient memristor based dnn framework with structured weight pruning and quantization using admm", "Year": 2019, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"northeastern university": 5.0, "syracuse university": 3.0, "shanghai jiao tong university": 2.0}}, {"PaperId": 2971326276, "PaperTitle": "an ultra efficient memristor based dnn framework with structured weight pruning and quantization using admm", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"northeastern university": 5.0, "syracuse university": 3.0, "shanghai jiao tong university": 2.0}}], "source": "ES"}, {"DBLP title": "Exploring the Relation between Monolithic 3D L1 GPU Cache Capacity and Warp Scheduling Efficiency.", "DBLP authors": ["Cong Thuan Do", "Young-Ho Gong", "Cheol Hong Kim", "Seon Wook Kim", "Sung Woo Chung"], "year": 2019, "MAG papers": [{"PaperId": 2971528351, "PaperTitle": "exploring the relation between monolithic 3d l1 gpu cache capacity and warp scheduling efficiency", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"korea university": 3.0, "chonnam national university": 1.0, "samsung": 1.0}}], "source": "ES"}, {"DBLP title": "Non-Volatile Memory utilizing Reconfigurable Ferroelectric Transistors to enable Differential Read and Energy-Efficient In-Memory Computation.", "DBLP authors": ["Sandeep Krishna Thirumala", "Shubham Jain", "Anand Raghunathan", "Sumeet Kumar Gupta"], "year": 2019, "MAG papers": [{"PaperId": 2971594460, "PaperTitle": "non volatile memory utilizing reconfigurable ferroelectric transistors to enable differential read and energy efficient in memory computation", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"purdue university": 4.0}}], "source": "ES"}, {"DBLP title": "Improving Energy Efficiency by Memoizing Data Access Information.", "DBLP authors": ["Michael Stokes", "Ryan Baird", "Zhaoxiang Jin", "David B. Whalley", "Soner \u00d6nder"], "year": 2019, "MAG papers": [{"PaperId": 2971573768, "PaperTitle": "improving energy efficiency by memoizing data access information", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"florida state university": 3.0, "michigan technological university": 2.0}}], "source": "ES"}, {"DBLP title": "SHRIMP: Efficient Instruction Delivery with Domain Wall Memory.", "DBLP authors": ["Joonas Multanen", "Pekka J\u00e4\u00e4skel\u00e4inen", "Asif Ali Khan", "Fazal Hameed", "Jer\u00f3nimo Castrill\u00f3n"], "year": 2019, "MAG papers": [{"PaperId": 2971735931, "PaperTitle": "shrimp efficient instruction delivery with domain wall memory", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"dresden university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "BottleNet: A Deep Learning Architecture for Intelligent Mobile Cloud Computing Services.", "DBLP authors": ["Amir Erfan Eshratifar", "Amirhossein Esmaili", "Massoud Pedram"], "year": 2019, "MAG papers": [{"PaperId": 2912298604, "PaperTitle": "bottlenet a deep learning architecture for intelligent mobile cloud computing services", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of southern california": 3.0}}, {"PaperId": 2971714613, "PaperTitle": "bottlenet a deep learning architecture for intelligent mobile cloud computing services", "Year": 2019, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"university of southern california": 3.0}}], "source": "ES"}, {"DBLP title": "Robust Low Power Clock Synchronization for Multi-Die Systems.", "DBLP authors": ["Ragh Kuttappa", "Baris Taskin", "Scott Lerner", "Vasil Pano", "Ioannis Savidis"], "year": 2019, "MAG papers": [{"PaperId": 2971909604, "PaperTitle": "robust low power clock synchronization for multi die systems", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"drexel university": 5.0}}], "source": "ES"}, {"DBLP title": "SECO: A Scalable Accuracy Approximate Exponential Function Via Cross-Layer Optimization.", "DBLP authors": ["Di Wu", "Tianen Chen", "Chienfu Chen", "Oghenefego Ahia", "Joshua San Miguel", "Mikko H. Lipasti", "Younghyun Kim"], "year": 2019, "MAG papers": [{"PaperId": 2971601850, "PaperTitle": "seco a scalable accuracy approximate exponential function via cross layer optimization", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of wisconsin madison": 7.0}}], "source": "ES"}, {"DBLP title": "Modeling and Optimization of Chip Cooling with Two-Phase Vapor Chambers.", "DBLP authors": ["Zihao Yuan", "Geoffrey Vaartstra", "Prachi Shukla", "Sherief Reda", "Evelyn Wang", "Ayse K. Coskun"], "year": 2019, "MAG papers": [{"PaperId": 2971630296, "PaperTitle": "modeling and optimization of chip cooling with two phase vapor chambers", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"boston university": 3.0, "brown university": 1.0, "massachusetts institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A 65nm switched source line sub-threshold ROM using data encoding, with 0.3V Vmin and 47fJ/b access energy.", "DBLP authors": ["Supreet Jeloka", "Pranay Prabhat", "Graham Knight", "James Myers"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "An Automated Approximation Methodology for Arithmetic Circuits.", "DBLP authors": ["Sayandip De", "Jos Huisken", "Henk Corporaal"], "year": 2019, "MAG papers": [{"PaperId": 2971844763, "PaperTitle": "an automated approximation methodology for arithmetic circuits", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"eindhoven university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "WMixNet: An Energy-Scalable and Computationally Lightweight Deep Learning Accelerator.", "DBLP authors": ["Sangwoo Jung", "Seungsik Moon", "Youngjoo Lee", "Jaeha Kung"], "year": 2019, "MAG papers": [{"PaperId": 2971465303, "PaperTitle": "wmixnet an energy scalable and computationally lightweight deep learning accelerator", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"pohang university of science and technology": 2.0, "daegu gyeongbuk institute of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "SHINE: A Novel SHA-3 Implementation Using ReRAM-based In-Memory Computing.", "DBLP authors": ["Karthikeyan Nagarajan", "Sina Sayyah Ensan", "Mohammad Nasim Imtiaz Khan", "Swaroop Ghosh", "Anupam Chattopadhyay"], "year": 2019, "MAG papers": [{"PaperId": 2971657531, "PaperTitle": "shine a novel sha 3 implementation using reram based in memory computing", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"pennsylvania state university": 4.0, "nanyang technological university": 1.0}}], "source": "ES"}, {"DBLP title": "CNN-Based Camera-less User Attention Detection for Smartphone Power Management.", "DBLP authors": ["Daniele Jahier Pagliari", "Matteo Ansaldi", "Enrico Macii", "Massimo Poncino"], "year": 2019, "MAG papers": [{"PaperId": 2971553241, "PaperTitle": "cnn based camera less user attention detection for smartphone power management", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"polytechnic university of turin": 4.0}}], "source": "ES"}, {"DBLP title": "Enhanced 3D Implementation of an Arm\u00ae Cortex\u00ae-A Microprocessor.", "DBLP authors": ["Xiaoqing Xu", "Mudit Bhargava", "Steve Moore", "Saurabh Sinha", "Brian Cline"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "A Probabilistic Approach to Energy-Constrained Mixed-Criticality Systems.", "DBLP authors": ["Federico Reghenzani", "Giuseppe Massari", "William Fornaciari"], "year": 2019, "MAG papers": [{"PaperId": 2972025803, "PaperTitle": "a probabilistic approach to energy constrained mixed criticality systems", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"polytechnic university of milan": 3.0}}], "source": "ES"}, {"DBLP title": "Power Delivery Resonant Virus: Concept and Applications.", "DBLP authors": ["Tianhao Shen", "Di Gao", "Yiyu Shi", "Cheng Zhuo"], "year": 2019, "MAG papers": [{"PaperId": 2972180141, "PaperTitle": "power delivery resonant virus concept and applications", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"zhejiang university": 3.0, "university of notre dame": 1.0}}], "source": "ES"}]