$comment
	File created using the following command:
		vcd file ALU.msim.vcd -direction
$end
$date
	Tue Jul 18 13:21:29 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ALU_vlg_vec_tst $end
$var reg 16 ! a [15:0] $end
$var reg 16 " b [15:0] $end
$var reg 1 # x $end
$var reg 1 $ y $end
$var wire 1 % s [15] $end
$var wire 1 & s [14] $end
$var wire 1 ' s [13] $end
$var wire 1 ( s [12] $end
$var wire 1 ) s [11] $end
$var wire 1 * s [10] $end
$var wire 1 + s [9] $end
$var wire 1 , s [8] $end
$var wire 1 - s [7] $end
$var wire 1 . s [6] $end
$var wire 1 / s [5] $end
$var wire 1 0 s [4] $end
$var wire 1 1 s [3] $end
$var wire 1 2 s [2] $end
$var wire 1 3 s [1] $end
$var wire 1 4 s [0] $end
$var wire 1 5 sampler $end
$scope module i1 $end
$var wire 1 6 gnd $end
$var wire 1 7 vcc $end
$var wire 1 8 unknown $end
$var tri1 1 9 devclrn $end
$var tri1 1 : devpor $end
$var tri1 1 ; devoe $end
$var wire 1 < a[15]~input_o $end
$var wire 1 = s[0]~output_o $end
$var wire 1 > s[1]~output_o $end
$var wire 1 ? s[2]~output_o $end
$var wire 1 @ s[3]~output_o $end
$var wire 1 A s[4]~output_o $end
$var wire 1 B s[5]~output_o $end
$var wire 1 C s[6]~output_o $end
$var wire 1 D s[7]~output_o $end
$var wire 1 E s[8]~output_o $end
$var wire 1 F s[9]~output_o $end
$var wire 1 G s[10]~output_o $end
$var wire 1 H s[11]~output_o $end
$var wire 1 I s[12]~output_o $end
$var wire 1 J s[13]~output_o $end
$var wire 1 K s[14]~output_o $end
$var wire 1 L s[15]~output_o $end
$var wire 1 M a[0]~input_o $end
$var wire 1 N b[0]~input_o $end
$var wire 1 O x~input_o $end
$var wire 1 P y~input_o $end
$var wire 1 Q u1|u0|s~0_combout $end
$var wire 1 R a[1]~input_o $end
$var wire 1 S u0|u15|ia~0_combout $end
$var wire 1 T u1|u0|co~0_combout $end
$var wire 1 U b[1]~input_o $end
$var wire 1 V u0|u1|ib~combout $end
$var wire 1 W u1|u1|s~combout $end
$var wire 1 X a[2]~input_o $end
$var wire 1 Y u1|u1|co~0_combout $end
$var wire 1 Z b[2]~input_o $end
$var wire 1 [ u0|u2|ib~combout $end
$var wire 1 \ u1|u2|s~combout $end
$var wire 1 ] a[3]~input_o $end
$var wire 1 ^ u1|u2|co~0_combout $end
$var wire 1 _ b[3]~input_o $end
$var wire 1 ` u0|u3|ib~combout $end
$var wire 1 a u1|u3|s~combout $end
$var wire 1 b a[4]~input_o $end
$var wire 1 c u1|u3|co~0_combout $end
$var wire 1 d b[4]~input_o $end
$var wire 1 e u0|u4|ib~combout $end
$var wire 1 f u1|u4|s~combout $end
$var wire 1 g a[5]~input_o $end
$var wire 1 h u1|u4|co~0_combout $end
$var wire 1 i b[5]~input_o $end
$var wire 1 j u0|u5|ib~combout $end
$var wire 1 k u1|u5|s~combout $end
$var wire 1 l a[6]~input_o $end
$var wire 1 m u1|u5|co~0_combout $end
$var wire 1 n b[6]~input_o $end
$var wire 1 o u0|u6|ib~combout $end
$var wire 1 p u1|u6|s~combout $end
$var wire 1 q a[7]~input_o $end
$var wire 1 r u1|u6|co~0_combout $end
$var wire 1 s b[7]~input_o $end
$var wire 1 t u0|u7|ib~combout $end
$var wire 1 u u1|u7|s~combout $end
$var wire 1 v a[8]~input_o $end
$var wire 1 w u1|u7|co~0_combout $end
$var wire 1 x b[8]~input_o $end
$var wire 1 y u0|u8|ib~combout $end
$var wire 1 z u1|u8|s~combout $end
$var wire 1 { a[9]~input_o $end
$var wire 1 | u1|u8|co~0_combout $end
$var wire 1 } b[9]~input_o $end
$var wire 1 ~ u0|u9|ib~combout $end
$var wire 1 !! u1|u9|s~combout $end
$var wire 1 "! a[10]~input_o $end
$var wire 1 #! u1|u9|co~0_combout $end
$var wire 1 $! b[10]~input_o $end
$var wire 1 %! u0|u10|ib~combout $end
$var wire 1 &! u1|u10|s~combout $end
$var wire 1 '! a[11]~input_o $end
$var wire 1 (! u1|u10|co~0_combout $end
$var wire 1 )! b[11]~input_o $end
$var wire 1 *! u0|u11|ib~combout $end
$var wire 1 +! u1|u11|s~combout $end
$var wire 1 ,! a[12]~input_o $end
$var wire 1 -! u1|u11|co~0_combout $end
$var wire 1 .! b[12]~input_o $end
$var wire 1 /! u0|u12|ib~combout $end
$var wire 1 0! u1|u12|s~combout $end
$var wire 1 1! a[13]~input_o $end
$var wire 1 2! u1|u12|co~0_combout $end
$var wire 1 3! b[13]~input_o $end
$var wire 1 4! u0|u13|ib~combout $end
$var wire 1 5! u1|u13|s~combout $end
$var wire 1 6! a[14]~input_o $end
$var wire 1 7! u1|u13|co~0_combout $end
$var wire 1 8! b[14]~input_o $end
$var wire 1 9! u0|u14|ib~combout $end
$var wire 1 :! u1|u14|s~combout $end
$var wire 1 ;! u1|u14|co~0_combout $end
$var wire 1 <! b[15]~input_o $end
$var wire 1 =! u1|u15|s~0_combout $end
$var wire 1 >! u1|u15|s~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 !
b11 "
1#
0$
04
13
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
x5
06
17
x8
19
1:
1;
0<
0=
1>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
1M
1N
1O
0P
0Q
0R
0S
1T
1U
0V
1W
1X
0Y
0Z
1[
0\
0]
1^
0_
1`
0a
0b
1c
0d
1e
0f
0g
1h
0i
1j
0k
0l
1m
0n
1o
0p
0q
1r
0s
1t
0u
0v
1w
0x
1y
0z
0{
1|
0}
1~
0!!
0"!
1#!
0$!
1%!
0&!
0'!
1(!
0)!
1*!
0+!
0,!
1-!
0.!
1/!
00!
01!
12!
03!
14!
05!
06!
17!
08!
19!
0:!
1;!
0<!
1=!
0>!
$end
#1000000
