Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Oct 10 01:34:38 2024
| Host         : Computer running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: claire/ddd/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: claire/ddd/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: claire/ddd/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: claire/fiftyHzclk/clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: claire/oneHzclk/clk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: claire/thirtyHzclk/clk_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m/reg_clock_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kashfy/nolabel_line73/get_fps_clock/reg_clock_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: sk/clk1000hz/reg_clock_reg/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: tim/b/clk1k/reg_clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 484 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.967        0.000                      0                  812        0.099        0.000                      0                  812        4.500        0.000                       0                   444  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.967        0.000                      0                  812        0.099        0.000                      0                  812        4.500        0.000                       0                   444  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.967ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 claire/ddd/y_green_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/ddd/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 1.262ns (25.078%)  route 3.770ns (74.922%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.556     5.077    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X46Y50         FDSE                                         r  claire/ddd/y_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDSE (Prop_fdse_C_Q)         0.518     5.595 f  claire/ddd/y_green_reg[3]/Q
                         net (fo=6, routed)           1.302     6.897    claire/ddd/y_green[3]
    SLICE_X45Y49         LUT4 (Prop_lut4_I0_O)        0.124     7.021 f  claire/ddd/y_green[5]_i_5/O
                         net (fo=1, routed)           0.263     7.284    claire/ddd/y_green[5]_i_5_n_0
    SLICE_X45Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.408 r  claire/ddd/y_green[5]_i_4/O
                         net (fo=6, routed)           0.617     8.025    claire/ddd/y_green[5]_i_4_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I2_O)        0.124     8.149 r  claire/ddd/FSM_sequential_state[2]_i_4/O
                         net (fo=1, routed)           0.475     8.624    claire/ddd/FSM_sequential_state[2]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I1_O)        0.124     8.748 r  claire/ddd/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.448     9.197    claire/ddd/FSM_sequential_state[2]_i_3_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I1_O)        0.124     9.321 r  claire/ddd/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.664     9.985    claire/ddd/FSM_sequential_state[2]_i_2_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I1_O)        0.124    10.109 r  claire/ddd/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.109    claire/ddd/FSM_sequential_state[1]_i_1_n_0
    SLICE_X38Y50         FDRE                                         r  claire/ddd/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.436    14.777    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  claire/ddd/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X38Y50         FDRE (Setup_fdre_C_D)        0.077    15.077    claire/ddd/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -10.109    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             4.974ns  (required time - arrival time)
  Source:                 claire/ddd/y_green_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/ddd/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.029ns  (logic 1.262ns (25.093%)  route 3.767ns (74.907%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.556     5.077    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X46Y50         FDSE                                         r  claire/ddd/y_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDSE (Prop_fdse_C_Q)         0.518     5.595 f  claire/ddd/y_green_reg[3]/Q
                         net (fo=6, routed)           1.302     6.897    claire/ddd/y_green[3]
    SLICE_X45Y49         LUT4 (Prop_lut4_I0_O)        0.124     7.021 f  claire/ddd/y_green[5]_i_5/O
                         net (fo=1, routed)           0.263     7.284    claire/ddd/y_green[5]_i_5_n_0
    SLICE_X45Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.408 r  claire/ddd/y_green[5]_i_4/O
                         net (fo=6, routed)           0.617     8.025    claire/ddd/y_green[5]_i_4_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I2_O)        0.124     8.149 r  claire/ddd/FSM_sequential_state[2]_i_4/O
                         net (fo=1, routed)           0.475     8.624    claire/ddd/FSM_sequential_state[2]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I1_O)        0.124     8.748 r  claire/ddd/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.448     9.197    claire/ddd/FSM_sequential_state[2]_i_3_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I1_O)        0.124     9.321 r  claire/ddd/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.661     9.982    claire/ddd/FSM_sequential_state[2]_i_2_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I1_O)        0.124    10.106 r  claire/ddd/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.106    claire/ddd/FSM_sequential_state[0]_i_1_n_0
    SLICE_X38Y50         FDRE                                         r  claire/ddd/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.436    14.777    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  claire/ddd/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X38Y50         FDRE (Setup_fdre_C_D)        0.081    15.081    claire/ddd/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -10.106    
  -------------------------------------------------------------------
                         slack                                  4.974    

Slack (MET) :             4.990ns  (required time - arrival time)
  Source:                 clk6hz/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6hz/reg_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.688ns  (logic 1.777ns (37.903%)  route 2.911ns (62.097%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.561     5.082    clk6hz/CLOCK_IBUF_BUFG
    SLICE_X31Y37         FDRE                                         r  clk6hz/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  clk6hz/count_reg[2]/Q
                         net (fo=2, routed)           0.955     6.493    clk6hz/count_reg[2]
    SLICE_X30Y40         LUT3 (Prop_lut3_I1_O)        0.124     6.617 r  clk6hz/count[0]_i_16__3/O
                         net (fo=1, routed)           0.000     6.617    clk6hz/count[0]_i_16__3_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.130 r  clk6hz/count_reg[0]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000     7.130    clk6hz/count_reg[0]_i_8__2_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.247 r  clk6hz/count_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.247    clk6hz/count_reg[0]_i_3__2_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.476 r  clk6hz/count_reg[0]_i_1__2/CO[2]
                         net (fo=33, routed)          1.610     9.086    clk6hz/clear
    SLICE_X32Y31         LUT2 (Prop_lut2_I0_O)        0.338     9.424 r  clk6hz/reg_clock_i_1__2/O
                         net (fo=1, routed)           0.346     9.771    clk6hz/reg_clock_i_1__2_n_0
    SLICE_X32Y31         FDRE                                         r  clk6hz/reg_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.435    14.776    clk6hz/CLOCK_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  clk6hz/reg_clock_reg/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X32Y31         FDRE (Setup_fdre_C_D)       -0.255    14.761    clk6hz/reg_clock_reg
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                  4.990    

Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/ddd/y_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 0.704ns (14.310%)  route 4.215ns (85.689%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.559     5.080    CLOCK_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  reset_reg/Q
                         net (fo=42, routed)          2.498     8.034    claire/ddd/reset
    SLICE_X49Y50         LUT5 (Prop_lut5_I0_O)        0.124     8.158 f  claire/ddd/y_green[7]_i_3/O
                         net (fo=3, routed)           1.718     9.876    claire/ddd/y_green[7]_i_3_n_0
    SLICE_X45Y49         LUT4 (Prop_lut4_I3_O)        0.124    10.000 r  claire/ddd/y_green[6]_i_1/O
                         net (fo=1, routed)           0.000    10.000    claire/ddd/y_green[6]_i_1_n_0
    SLICE_X45Y49         FDRE                                         r  claire/ddd/y_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.449    14.790    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  claire/ddd/y_green_reg[6]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X45Y49         FDRE (Setup_fdre_C_D)        0.029    15.044    claire/ddd/y_green_reg[6]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.000    
  -------------------------------------------------------------------
                         slack                                  5.044    

Slack (MET) :             5.081ns  (required time - arrival time)
  Source:                 claire/ddd/y_green_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/ddd/y_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.854ns  (logic 1.014ns (20.889%)  route 3.840ns (79.111%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.556     5.077    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X46Y50         FDSE                                         r  claire/ddd/y_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDSE (Prop_fdse_C_Q)         0.518     5.595 r  claire/ddd/y_green_reg[3]/Q
                         net (fo=6, routed)           1.302     6.897    claire/ddd/y_green[3]
    SLICE_X45Y49         LUT4 (Prop_lut4_I0_O)        0.124     7.021 r  claire/ddd/y_green[5]_i_5/O
                         net (fo=1, routed)           0.263     7.284    claire/ddd/y_green[5]_i_5_n_0
    SLICE_X45Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.408 f  claire/ddd/y_green[5]_i_4/O
                         net (fo=6, routed)           1.090     8.499    claire/ddd/y_green[5]_i_4_n_0
    SLICE_X49Y50         LUT4 (Prop_lut4_I3_O)        0.124     8.623 r  claire/ddd/y_green[7]_i_2/O
                         net (fo=3, routed)           1.185     9.807    claire/ddd/y_green[7]_i_2_n_0
    SLICE_X46Y48         LUT4 (Prop_lut4_I1_O)        0.124     9.931 r  claire/ddd/y_green[0]_i_1/O
                         net (fo=1, routed)           0.000     9.931    claire/ddd/y_green[0]_i_1_n_0
    SLICE_X46Y48         FDRE                                         r  claire/ddd/y_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.449    14.790    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X46Y48         FDRE                                         r  claire/ddd/y_green_reg[0]/C
                         clock pessimism              0.180    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X46Y48         FDRE (Setup_fdre_C_D)        0.077    15.012    claire/ddd/y_green_reg[0]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                          -9.931    
  -------------------------------------------------------------------
                         slack                                  5.081    

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 claire/ddd/y_green_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/ddd/x_red_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 1.014ns (23.161%)  route 3.364ns (76.839%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.556     5.077    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X46Y50         FDSE                                         r  claire/ddd/y_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDSE (Prop_fdse_C_Q)         0.518     5.595 f  claire/ddd/y_green_reg[3]/Q
                         net (fo=6, routed)           1.302     6.897    claire/ddd/y_green[3]
    SLICE_X45Y49         LUT4 (Prop_lut4_I0_O)        0.124     7.021 f  claire/ddd/y_green[5]_i_5/O
                         net (fo=1, routed)           0.263     7.284    claire/ddd/y_green[5]_i_5_n_0
    SLICE_X45Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.408 r  claire/ddd/y_green[5]_i_4/O
                         net (fo=6, routed)           0.712     8.120    claire/ddd/y_green[5]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     8.244 f  claire/ddd/x_red[7]_i_3/O
                         net (fo=1, routed)           0.518     8.763    claire/ddd/x_red[7]_i_3_n_0
    SLICE_X40Y48         LUT3 (Prop_lut3_I1_O)        0.124     8.887 r  claire/ddd/x_red[7]_i_1/O
                         net (fo=8, routed)           0.568     9.455    claire/ddd/x_red[7]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  claire/ddd/x_red_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.446    14.787    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  claire/ddd/x_red_reg[0]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X38Y49         FDRE (Setup_fdre_C_CE)      -0.169    14.763    claire/ddd/x_red_reg[0]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                  5.308    

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 claire/ddd/y_green_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/ddd/x_red_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 1.014ns (23.161%)  route 3.364ns (76.839%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.556     5.077    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X46Y50         FDSE                                         r  claire/ddd/y_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDSE (Prop_fdse_C_Q)         0.518     5.595 f  claire/ddd/y_green_reg[3]/Q
                         net (fo=6, routed)           1.302     6.897    claire/ddd/y_green[3]
    SLICE_X45Y49         LUT4 (Prop_lut4_I0_O)        0.124     7.021 f  claire/ddd/y_green[5]_i_5/O
                         net (fo=1, routed)           0.263     7.284    claire/ddd/y_green[5]_i_5_n_0
    SLICE_X45Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.408 r  claire/ddd/y_green[5]_i_4/O
                         net (fo=6, routed)           0.712     8.120    claire/ddd/y_green[5]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     8.244 f  claire/ddd/x_red[7]_i_3/O
                         net (fo=1, routed)           0.518     8.763    claire/ddd/x_red[7]_i_3_n_0
    SLICE_X40Y48         LUT3 (Prop_lut3_I1_O)        0.124     8.887 r  claire/ddd/x_red[7]_i_1/O
                         net (fo=8, routed)           0.568     9.455    claire/ddd/x_red[7]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  claire/ddd/x_red_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.446    14.787    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  claire/ddd/x_red_reg[1]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X38Y49         FDRE (Setup_fdre_C_CE)      -0.169    14.763    claire/ddd/x_red_reg[1]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                  5.308    

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 claire/ddd/y_green_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/ddd/x_red_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 1.014ns (23.161%)  route 3.364ns (76.839%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.556     5.077    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X46Y50         FDSE                                         r  claire/ddd/y_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDSE (Prop_fdse_C_Q)         0.518     5.595 f  claire/ddd/y_green_reg[3]/Q
                         net (fo=6, routed)           1.302     6.897    claire/ddd/y_green[3]
    SLICE_X45Y49         LUT4 (Prop_lut4_I0_O)        0.124     7.021 f  claire/ddd/y_green[5]_i_5/O
                         net (fo=1, routed)           0.263     7.284    claire/ddd/y_green[5]_i_5_n_0
    SLICE_X45Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.408 r  claire/ddd/y_green[5]_i_4/O
                         net (fo=6, routed)           0.712     8.120    claire/ddd/y_green[5]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     8.244 f  claire/ddd/x_red[7]_i_3/O
                         net (fo=1, routed)           0.518     8.763    claire/ddd/x_red[7]_i_3_n_0
    SLICE_X40Y48         LUT3 (Prop_lut3_I1_O)        0.124     8.887 r  claire/ddd/x_red[7]_i_1/O
                         net (fo=8, routed)           0.568     9.455    claire/ddd/x_red[7]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  claire/ddd/x_red_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.446    14.787    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  claire/ddd/x_red_reg[2]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X38Y49         FDRE (Setup_fdre_C_CE)      -0.169    14.763    claire/ddd/x_red_reg[2]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                  5.308    

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 claire/ddd/y_green_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/ddd/x_red_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 1.014ns (23.161%)  route 3.364ns (76.839%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.556     5.077    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X46Y50         FDSE                                         r  claire/ddd/y_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDSE (Prop_fdse_C_Q)         0.518     5.595 f  claire/ddd/y_green_reg[3]/Q
                         net (fo=6, routed)           1.302     6.897    claire/ddd/y_green[3]
    SLICE_X45Y49         LUT4 (Prop_lut4_I0_O)        0.124     7.021 f  claire/ddd/y_green[5]_i_5/O
                         net (fo=1, routed)           0.263     7.284    claire/ddd/y_green[5]_i_5_n_0
    SLICE_X45Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.408 r  claire/ddd/y_green[5]_i_4/O
                         net (fo=6, routed)           0.712     8.120    claire/ddd/y_green[5]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     8.244 f  claire/ddd/x_red[7]_i_3/O
                         net (fo=1, routed)           0.518     8.763    claire/ddd/x_red[7]_i_3_n_0
    SLICE_X40Y48         LUT3 (Prop_lut3_I1_O)        0.124     8.887 r  claire/ddd/x_red[7]_i_1/O
                         net (fo=8, routed)           0.568     9.455    claire/ddd/x_red[7]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  claire/ddd/x_red_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.446    14.787    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  claire/ddd/x_red_reg[5]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X38Y49         FDRE (Setup_fdre_C_CE)      -0.169    14.763    claire/ddd/x_red_reg[5]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                  5.308    

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 claire/ddd/y_green_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/ddd/x_red_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 1.014ns (23.161%)  route 3.364ns (76.839%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.556     5.077    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X46Y50         FDSE                                         r  claire/ddd/y_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDSE (Prop_fdse_C_Q)         0.518     5.595 f  claire/ddd/y_green_reg[3]/Q
                         net (fo=6, routed)           1.302     6.897    claire/ddd/y_green[3]
    SLICE_X45Y49         LUT4 (Prop_lut4_I0_O)        0.124     7.021 f  claire/ddd/y_green[5]_i_5/O
                         net (fo=1, routed)           0.263     7.284    claire/ddd/y_green[5]_i_5_n_0
    SLICE_X45Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.408 r  claire/ddd/y_green[5]_i_4/O
                         net (fo=6, routed)           0.712     8.120    claire/ddd/y_green[5]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     8.244 f  claire/ddd/x_red[7]_i_3/O
                         net (fo=1, routed)           0.518     8.763    claire/ddd/x_red[7]_i_3_n_0
    SLICE_X40Y48         LUT3 (Prop_lut3_I1_O)        0.124     8.887 r  claire/ddd/x_red[7]_i_1/O
                         net (fo=8, routed)           0.568     9.455    claire/ddd/x_red[7]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  claire/ddd/x_red_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.446    14.787    claire/ddd/CLOCK_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  claire/ddd/x_red_reg[7]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X38Y49         FDRE (Setup_fdre_C_CE)      -0.169    14.763    claire/ddd/x_red_reg[7]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                  5.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 tim/b/clk1k/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tim/b/clk1k/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.563     1.446    tim/b/clk1k/CLOCK_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  tim/b/clk1k/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  tim/b/clk1k/count_reg[18]/Q
                         net (fo=2, routed)           0.127     1.737    tim/b/clk1k/count_reg[18]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  tim/b/clk1k/count_reg[16]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.893    tim/b/clk1k/count_reg[16]_i_1__5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.946 r  tim/b/clk1k/count_reg[20]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     1.946    tim/b/clk1k/count_reg[20]_i_1__5_n_7
    SLICE_X34Y50         FDRE                                         r  tim/b/clk1k/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.829     1.957    tim/b/clk1k/CLOCK_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  tim/b/clk1k/count_reg[20]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    tim/b/clk1k/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 claire/thirtyHzclk/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/thirtyHzclk/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.381%)  route 0.122ns (25.619%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.564     1.447    claire/thirtyHzclk/CLOCK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  claire/thirtyHzclk/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  claire/thirtyHzclk/COUNT_reg[18]/Q
                         net (fo=3, routed)           0.122     1.710    claire/thirtyHzclk/COUNT_reg[18]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  claire/thirtyHzclk/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.870    claire/thirtyHzclk/COUNT_reg[16]_i_1__0_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.924 r  claire/thirtyHzclk/COUNT_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.924    claire/thirtyHzclk/COUNT_reg[20]_i_1__0_n_7
    SLICE_X29Y50         FDRE                                         r  claire/thirtyHzclk/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.832     1.959    claire/thirtyHzclk/CLOCK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  claire/thirtyHzclk/COUNT_reg[20]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    claire/thirtyHzclk/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 tim/b/clk1k/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tim/b/clk1k/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.563     1.446    tim/b/clk1k/CLOCK_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  tim/b/clk1k/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  tim/b/clk1k/count_reg[18]/Q
                         net (fo=2, routed)           0.127     1.737    tim/b/clk1k/count_reg[18]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  tim/b/clk1k/count_reg[16]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.893    tim/b/clk1k/count_reg[16]_i_1__5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.959 r  tim/b/clk1k/count_reg[20]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     1.959    tim/b/clk1k/count_reg[20]_i_1__5_n_5
    SLICE_X34Y50         FDRE                                         r  tim/b/clk1k/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.829     1.957    tim/b/clk1k/CLOCK_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  tim/b/clk1k/count_reg[22]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    tim/b/clk1k/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 claire/thirtyHzclk/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/thirtyHzclk/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.958%)  route 0.122ns (25.042%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.564     1.447    claire/thirtyHzclk/CLOCK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  claire/thirtyHzclk/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  claire/thirtyHzclk/COUNT_reg[18]/Q
                         net (fo=3, routed)           0.122     1.710    claire/thirtyHzclk/COUNT_reg[18]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  claire/thirtyHzclk/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.870    claire/thirtyHzclk/COUNT_reg[16]_i_1__0_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.935 r  claire/thirtyHzclk/COUNT_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.935    claire/thirtyHzclk/COUNT_reg[20]_i_1__0_n_5
    SLICE_X29Y50         FDRE                                         r  claire/thirtyHzclk/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.832     1.959    claire/thirtyHzclk/CLOCK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  claire/thirtyHzclk/COUNT_reg[22]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    claire/thirtyHzclk/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 claire/oneHzclk/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/oneHzclk/COUNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.555%)  route 0.134ns (27.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.564     1.447    claire/oneHzclk/CLOCK_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  claire/oneHzclk/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  claire/oneHzclk/COUNT_reg[6]/Q
                         net (fo=3, routed)           0.134     1.722    claire/oneHzclk/COUNT_reg[6]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  claire/oneHzclk/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    claire/oneHzclk/COUNT_reg[4]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  claire/oneHzclk/COUNT_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.936    claire/oneHzclk/COUNT_reg[8]_i_1_n_7
    SLICE_X28Y50         FDRE                                         r  claire/oneHzclk/COUNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.832     1.959    claire/oneHzclk/CLOCK_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  claire/oneHzclk/COUNT_reg[8]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    claire/oneHzclk/COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 sk/clk1000hz/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sk/clk1000hz/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.683%)  route 0.133ns (27.316%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.564     1.447    sk/clk1000hz/CLOCK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  sk/clk1000hz/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  sk/clk1000hz/count_reg[22]/Q
                         net (fo=2, routed)           0.133     1.721    sk/clk1000hz/count_reg[22]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  sk/clk1000hz/count_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.882    sk/clk1000hz/count_reg[20]_i_1__3_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  sk/clk1000hz/count_reg[24]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     1.936    sk/clk1000hz/count_reg[24]_i_1__3_n_7
    SLICE_X32Y50         FDRE                                         r  sk/clk1000hz/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.830     1.958    sk/clk1000hz/CLOCK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  sk/clk1000hz/count_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    sk/clk1000hz/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 claire/oneHzclk/COUNT_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/oneHzclk/clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.231ns (45.384%)  route 0.278ns (54.616%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.561     1.444    claire/oneHzclk/CLOCK_IBUF_BUFG
    SLICE_X28Y55         FDRE                                         r  claire/oneHzclk/COUNT_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  claire/oneHzclk/COUNT_reg[30]/Q
                         net (fo=2, routed)           0.065     1.650    claire/oneHzclk/COUNT_reg[30]
    SLICE_X29Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.695 r  claire/oneHzclk/COUNT[0]_i_5/O
                         net (fo=2, routed)           0.213     1.908    claire/oneHzclk/COUNT[0]_i_5_n_0
    SLICE_X30Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.953 r  claire/oneHzclk/clk_i_1/O
                         net (fo=1, routed)           0.000     1.953    claire/oneHzclk/clk_i_1_n_0
    SLICE_X30Y49         FDRE                                         r  claire/oneHzclk/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.833     1.960    claire/oneHzclk/CLOCK_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  claire/oneHzclk/clk_reg/C
                         clock pessimism             -0.244     1.716    
    SLICE_X30Y49         FDRE (Hold_fdre_C_D)         0.120     1.836    claire/oneHzclk/clk_reg
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 claire/fiftyHzclk/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/fiftyHzclk/COUNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.564     1.447    claire/fiftyHzclk/CLOCK_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  claire/fiftyHzclk/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  claire/fiftyHzclk/COUNT_reg[10]/Q
                         net (fo=3, routed)           0.134     1.722    claire/fiftyHzclk/COUNT_reg[10]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  claire/fiftyHzclk/COUNT_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.882    claire/fiftyHzclk/COUNT_reg[8]_i_1__1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  claire/fiftyHzclk/COUNT_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.936    claire/fiftyHzclk/COUNT_reg[12]_i_1__1_n_7
    SLICE_X36Y50         FDRE                                         r  claire/fiftyHzclk/COUNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.830     1.958    claire/fiftyHzclk/CLOCK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  claire/fiftyHzclk/COUNT_reg[12]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    claire/fiftyHzclk/COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 claire/oneHzclk/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            claire/oneHzclk/COUNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.158%)  route 0.134ns (26.842%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.564     1.447    claire/oneHzclk/CLOCK_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  claire/oneHzclk/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  claire/oneHzclk/COUNT_reg[6]/Q
                         net (fo=3, routed)           0.134     1.722    claire/oneHzclk/COUNT_reg[6]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  claire/oneHzclk/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    claire/oneHzclk/COUNT_reg[4]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.947 r  claire/oneHzclk/COUNT_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.947    claire/oneHzclk/COUNT_reg[8]_i_1_n_5
    SLICE_X28Y50         FDRE                                         r  claire/oneHzclk/COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.832     1.959    claire/oneHzclk/CLOCK_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  claire/oneHzclk/COUNT_reg[10]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    claire/oneHzclk/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 sk/clk1000hz/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sk/clk1000hz/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.285%)  route 0.133ns (26.715%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.564     1.447    sk/clk1000hz/CLOCK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  sk/clk1000hz/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  sk/clk1000hz/count_reg[22]/Q
                         net (fo=2, routed)           0.133     1.721    sk/clk1000hz/count_reg[22]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  sk/clk1000hz/count_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.882    sk/clk1000hz/count_reg[20]_i_1__3_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.947 r  sk/clk1000hz/count_reg[24]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     1.947    sk/clk1000hz/count_reg[24]_i_1__3_n_5
    SLICE_X32Y50         FDRE                                         r  sk/clk1000hz/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.830     1.958    sk/clk1000hz/CLOCK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  sk/clk1000hz/count_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    sk/clk1000hz/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y33   activity_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y50   claire/ddd/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y50   claire/ddd/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y50   claire/ddd/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y37   sk/oled_data_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y49   claire/ddd/increment_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y50   claire/ddd/oled_data_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y50   claire/ddd/oled_data_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y37   sk/oled_data_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   tim/b/clk1k/reg_clock_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y49   claire/ddd/x_red_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y49   claire/ddd/x_red_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y49   claire/ddd/x_red_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y47   claire/ddd/x_red_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y49   claire/ddd/x_red_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y49   claire/ddd/x_red_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   claire/fiftyHzclk/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   claire/fiftyHzclk/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   claire/fiftyHzclk/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y33   activity_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y50   claire/ddd/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y50   claire/ddd/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y50   claire/ddd/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y49   claire/ddd/increment_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y50   claire/ddd/waiting_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X40Y50   claire/ddd/x_green_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X40Y50   claire/ddd/x_green_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X40Y50   claire/ddd/x_green_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X42Y51   claire/ddd/x_green_reg[3]/C



