// Seed: 821757773
module module_0 #(
    parameter id_1 = 32'd97
) (
    output supply0 id_0,
    input uwire _id_1
    , id_7,
    output uwire id_2,
    input tri0 id_3,
    output wor id_4,
    output wor id_5
);
  wire id_8;
  wire [id_1 : 1] id_9;
  logic id_10;
  parameter id_11 = -1'd0;
  tri0 id_12, id_13 = 1;
  assign id_5 = (-1 + 1);
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd90
) (
    output tri1 id_0,
    input tri1 id_1 id_7,
    output tri id_2,
    input uwire _id_3,
    output wire id_4
    , id_8,
    output tri id_5
);
  supply1 [1 : -1 'b0 *  (  id_3  )] id_9 = 1;
  tri id_10;
  ;
  parameter id_11 = 1;
  assign id_10 = -1;
  wire id_12;
  localparam id_13 = id_11 == id_11 <-> -1, id_14 = "", id_15 = 1'd0 <-> id_3, id_16 = 1;
  parameter id_17 = id_16;
  wire id_18 = id_8[1];
  module_0 modCall_1 (
      id_5,
      id_16,
      id_5,
      id_1,
      id_2,
      id_4
  );
endmodule
