{"vcs1":{"timestamp_begin":1746534156.525756729, "rt":7.41, "ut":7.08, "st":0.26}}
{"vcselab":{"timestamp_begin":1746534164.016537543, "rt":0.29, "ut":0.18, "st":0.11}}
{"link":{"timestamp_begin":1746534164.367184056, "rt":0.30, "ut":0.15, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746534156.207612326}
{"VCS_COMP_START_TIME": 1746534156.207612326}
{"VCS_COMP_END_TIME": 1746534164.742960375}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 379400}}
{"vcselab": {"peak_mem": 174928}}
