{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1601807809982 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1601807809983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 04 18:36:49 2020 " "Processing started: Sun Oct 04 18:36:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1601807809983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1601807809983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nco -c nco " "Command: quartus_map --read_settings_files=on --write_settings_files=off nco -c nco" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1601807809983 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1601807810537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/fpga_project/nco/rtl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/fpga_project/nco/rtl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../rtl/top.v" "" { Text "F:/Code/FPGA_project/nco/rtl/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601807810625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601807810625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/fpga_project/nco/rtl/mixer.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/fpga_project/nco/rtl/mixer.v" { { "Info" "ISGN_ENTITY_NAME" "1 mixer " "Found entity 1: mixer" {  } { { "../rtl/mixer.v" "" { Text "F:/Code/FPGA_project/nco/rtl/mixer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601807810628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601807810628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ipcore/pll.v" "" { Text "F:/Code/FPGA_project/nco/par/ipcore/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601807810631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601807810631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/mult1.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/mult1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult1 " "Found entity 1: mult1" {  } { { "ipcore/mult1.v" "" { Text "F:/Code/FPGA_project/nco/par/ipcore/mult1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601807810634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601807810634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/nco_st.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/nco_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco_st " "Found entity 1: nco_st" {  } { { "ipcore/nco_st.v" "" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco_st.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601807810637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601807810637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/nco.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco " "Found entity 1: nco" {  } { { "ipcore/nco.v" "" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601807810641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601807810641 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk top.v(15) " "Verilog HDL Implicit Net warning at top.v(15): created implicit net for \"clk\"" {  } { { "../rtl/top.v" "" { Text "F:/Code/FPGA_project/nco/rtl/top.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601807810641 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1601807810796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mixer mixer:u_mixer " "Elaborating entity \"mixer\" for hierarchy \"mixer:u_mixer\"" {  } { { "../rtl/top.v" "u_mixer" { Text "F:/Code/FPGA_project/nco/rtl/top.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807810811 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 mixer.v(12) " "Verilog HDL assignment warning at mixer.v(12): truncated value with size 20 to match size of target (1)" {  } { { "../rtl/mixer.v" "" { Text "F:/Code/FPGA_project/nco/rtl/mixer.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1601807810812 "|top|mixer:u_mixer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nco nco:u_nco " "Elaborating entity \"nco\" for hierarchy \"nco:u_nco\"" {  } { { "../rtl/top.v" "u_nco" { Text "F:/Code/FPGA_project/nco/rtl/top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807810827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nco_st nco:u_nco\|nco_st:nco_st_inst " "Elaborating entity \"nco_st\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\"" {  } { { "ipcore/nco.v" "nco_st_inst" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807810830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/nco-library/asj_xnqg.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/nco-library/asj_xnqg.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_xnqg " "Found entity 1: asj_xnqg" {  } { { "asj_xnqg.v" "" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco-library/asj_xnqg.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601807810903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601807810903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_xnqg nco:u_nco\|nco_st:nco_st_inst\|asj_xnqg:u011 " "Elaborating entity \"asj_xnqg\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|asj_xnqg:u011\"" {  } { { "ipcore/nco_st.v" "u011" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco_st.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807810908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/nco-library/segment_arr_tdl.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/nco-library/segment_arr_tdl.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment_arr_tdl " "Found entity 1: segment_arr_tdl" {  } { { "segment_arr_tdl.v" "" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco-library/segment_arr_tdl.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601807810943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601807810943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_arr_tdl nco:u_nco\|nco_st:nco_st_inst\|segment_arr_tdl:tdl " "Elaborating entity \"segment_arr_tdl\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|segment_arr_tdl:tdl\"" {  } { { "ipcore/nco_st.v" "tdl" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco_st.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807810949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/nco-library/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/nco-library/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "asj_altqmcpipe.v" "" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco-library/asj_altqmcpipe.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601807810984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601807810984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_altqmcpipe nco:u_nco\|nco_st:nco_st_inst\|asj_altqmcpipe:ux000 " "Elaborating entity \"asj_altqmcpipe\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|asj_altqmcpipe:ux000\"" {  } { { "ipcore/nco_st.v" "ux000" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco_st.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807810989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nco:u_nco\|nco_st:nco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "asj_altqmcpipe.v" "acc" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco-library/asj_altqmcpipe.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811042 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:u_nco\|nco_st:nco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"nco:u_nco\|nco_st:nco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "asj_altqmcpipe.v" "" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco-library/asj_altqmcpipe.v" 52 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601807811045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:u_nco\|nco_st:nco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Instantiated megafunction \"nco:u_nco\|nco_st:nco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811046 ""}  } { { "asj_altqmcpipe.v" "" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco-library/asj_altqmcpipe.v" 52 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1601807811046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_15i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_15i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_15i " "Found entity 1: add_sub_15i" {  } { { "db/add_sub_15i.tdf" "" { Text "F:/Code/FPGA_project/nco/par/db/add_sub_15i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601807811124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601807811124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_15i nco:u_nco\|nco_st:nco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_15i:auto_generated " "Elaborating entity \"add_sub_15i\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_15i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/nco-library/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/nco-library/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "asj_dxx_g.v" "" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco-library/asj_dxx_g.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601807811157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601807811157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx_g nco:u_nco\|nco_st:nco_st_inst\|asj_dxx_g:ux001 " "Elaborating entity \"asj_dxx_g\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|asj_dxx_g:ux001\"" {  } { { "ipcore/nco_st.v" "ux001" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco_st.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/nco-library/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/nco-library/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "asj_dxx.v" "" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco-library/asj_dxx.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601807811199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601807811199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx nco:u_nco\|nco_st:nco_st_inst\|asj_dxx:ux002 " "Elaborating entity \"asj_dxx\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|asj_dxx:ux002\"" {  } { { "ipcore/nco_st.v" "ux002" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco_st.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nco:u_nco\|nco_st:nco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014\"" {  } { { "asj_dxx.v" "ux014" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco-library/asj_dxx.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811214 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:u_nco\|nco_st:nco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014 " "Elaborated megafunction instantiation \"nco:u_nco\|nco_st:nco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014\"" {  } { { "asj_dxx.v" "" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco-library/asj_dxx.v" 41 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601807811216 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:u_nco\|nco_st:nco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014 " "Instantiated megafunction \"nco:u_nco\|nco_st:nco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811216 ""}  } { { "asj_dxx.v" "" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco-library/asj_dxx.v" 41 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1601807811216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qth " "Found entity 1: add_sub_qth" {  } { { "db/add_sub_qth.tdf" "" { Text "F:/Code/FPGA_project/nco/par/db/add_sub_qth.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601807811296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601807811296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qth nco:u_nco\|nco_st:nco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014\|add_sub_qth:auto_generated " "Elaborating entity \"add_sub_qth\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014\|add_sub_qth:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/nco-library/asj_nco_aprid_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/nco-library/asj_nco_aprid_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_aprid_dxx " "Found entity 1: asj_nco_aprid_dxx" {  } { { "asj_nco_aprid_dxx.v" "" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco-library/asj_nco_aprid_dxx.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601807811326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601807811326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_aprid_dxx nco:u_nco\|nco_st:nco_st_inst\|asj_nco_aprid_dxx:ux0219 " "Elaborating entity \"asj_nco_aprid_dxx\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|asj_nco_aprid_dxx:ux0219\"" {  } { { "ipcore/nco_st.v" "ux0219" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco_st.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/nco-library/asj_gar.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/nco-library/asj_gar.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gar " "Found entity 1: asj_gar" {  } { { "asj_gar.v" "" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco-library/asj_gar.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601807811366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601807811366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_gar nco:u_nco\|nco_st:nco_st_inst\|asj_gar:ux007 " "Elaborating entity \"asj_gar\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|asj_gar:ux007\"" {  } { { "ipcore/nco_st.v" "ux007" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco_st.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/nco-library/sid_2c_1p.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/nco-library/sid_2c_1p.v" { { "Info" "ISGN_ENTITY_NAME" "1 sid_2c_1p " "Found entity 1: sid_2c_1p" {  } { { "sid_2c_1p.v" "" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco-library/sid_2c_1p.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601807811407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601807811407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sid_2c_1p nco:u_nco\|nco_st:nco_st_inst\|sid_2c_1p:sid2c " "Elaborating entity \"sid_2c_1p\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|sid_2c_1p:sid2c\"" {  } { { "ipcore/nco_st.v" "sid2c" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco_st.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/nco-library/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/nco-library/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "asj_nco_as_m_cen.v" "" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco-library/asj_nco_as_m_cen.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601807811449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601807811449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen nco:u_nco\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0120 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0120\"" {  } { { "ipcore/nco_st.v" "ux0120" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco_st.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nco:u_nco\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\"" {  } { { "asj_nco_as_m_cen.v" "altsyncram_component0" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco-library/asj_nco_as_m_cen.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:u_nco\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"nco:u_nco\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\"" {  } { { "asj_nco_as_m_cen.v" "" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco-library/asj_nco_as_m_cen.v" 39 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601807811517 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:u_nco\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"nco:u_nco\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nco_sin.hex " "Parameter \"init_file\" = \"nco_sin.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CycloneII " "Parameter \"intended_device_family\" = \"CycloneII\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811517 ""}  } { { "asj_nco_as_m_cen.v" "" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco-library/asj_nco_as_m_cen.v" 39 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1601807811517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9s81 " "Found entity 1: altsyncram_9s81" {  } { { "db/altsyncram_9s81.tdf" "" { Text "F:/Code/FPGA_project/nco/par/db/altsyncram_9s81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601807811599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601807811599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9s81 nco:u_nco\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_9s81:auto_generated " "Elaborating entity \"altsyncram_9s81\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_9s81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen nco:u_nco\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0121 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0121\"" {  } { { "ipcore/nco_st.v" "ux0121" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco_st.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nco:u_nco\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\"" {  } { { "asj_nco_as_m_cen.v" "altsyncram_component0" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco-library/asj_nco_as_m_cen.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811616 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:u_nco\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"nco:u_nco\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\"" {  } { { "asj_nco_as_m_cen.v" "" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco-library/asj_nco_as_m_cen.v" 39 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601807811620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:u_nco\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"nco:u_nco\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nco_cos.hex " "Parameter \"init_file\" = \"nco_cos.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CycloneII " "Parameter \"intended_device_family\" = \"CycloneII\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811620 ""}  } { { "asj_nco_as_m_cen.v" "" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco-library/asj_nco_as_m_cen.v" 39 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1601807811620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4s81 " "Found entity 1: altsyncram_4s81" {  } { { "db/altsyncram_4s81.tdf" "" { Text "F:/Code/FPGA_project/nco/par/db/altsyncram_4s81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601807811702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601807811702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4s81 nco:u_nco\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_4s81:auto_generated " "Elaborating entity \"altsyncram_4s81\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_4s81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/nco-library/segment_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/nco-library/segment_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment_sel " "Found entity 1: segment_sel" {  } { { "segment_sel.v" "" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco-library/segment_sel.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601807811737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601807811737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_sel nco:u_nco\|nco_st:nco_st_inst\|segment_sel:rot " "Elaborating entity \"segment_sel\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|segment_sel:rot\"" {  } { { "ipcore/nco_st.v" "rot" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco_st.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/nco-library/asj_nco_mob_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/nco-library/asj_nco_mob_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_rw " "Found entity 1: asj_nco_mob_rw" {  } { { "asj_nco_mob_rw.v" "" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco-library/asj_nco_mob_rw.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601807811778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601807811778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_mob_rw nco:u_nco\|nco_st:nco_st_inst\|asj_nco_mob_rw:ux122 " "Elaborating entity \"asj_nco_mob_rw\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|asj_nco_mob_rw:ux122\"" {  } { { "ipcore/nco_st.v" "ux122" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco_st.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/nco-library/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/nco-library/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "asj_nco_isdr.v" "" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco-library/asj_nco_isdr.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601807811822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601807811822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_isdr nco:u_nco\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr " "Elaborating entity \"asj_nco_isdr\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\"" {  } { { "ipcore/nco_st.v" "ux710isdr" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco_st.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter nco:u_nco\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "asj_nco_isdr.v" "lpm_counter_component" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco-library/asj_nco_isdr.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:u_nco\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"nco:u_nco\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "asj_nco_isdr.v" "" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco-library/asj_nco_isdr.v" 33 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601807811883 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:u_nco\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"nco:u_nco\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811884 ""}  } { { "asj_nco_isdr.v" "" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco-library/asj_nco_isdr.v" 33 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1601807811884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ori.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ori.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ori " "Found entity 1: cntr_ori" {  } { { "db/cntr_ori.tdf" "" { Text "F:/Code/FPGA_project/nco/par/db/cntr_ori.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601807811971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601807811971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ori nco:u_nco\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_ori:auto_generated " "Elaborating entity \"cntr_ori\" for hierarchy \"nco:u_nco\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_ori:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult1 mult1:u_mult1 " "Elaborating entity \"mult1\" for hierarchy \"mult1:u_mult1\"" {  } { { "../rtl/top.v" "u_mult1" { Text "F:/Code/FPGA_project/nco/rtl/top.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807811977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mult1:u_mult1\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"mult1:u_mult1\|lpm_mult:lpm_mult_component\"" {  } { { "ipcore/mult1.v" "lpm_mult_component" { Text "F:/Code/FPGA_project/nco/par/ipcore/mult1.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812019 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mult1:u_mult1\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mult1:u_mult1\|lpm_mult:lpm_mult_component\"" {  } { { "ipcore/mult1.v" "" { Text "F:/Code/FPGA_project/nco/par/ipcore/mult1.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601807812022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mult1:u_mult1\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"mult1:u_mult1\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 10 " "Parameter \"lpm_widtha\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 10 " "Parameter \"lpm_widthb\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 20 " "Parameter \"lpm_widthp\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812022 ""}  } { { "ipcore/mult1.v" "" { Text "F:/Code/FPGA_project/nco/par/ipcore/mult1.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1601807812022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_68n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_68n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_68n " "Found entity 1: mult_68n" {  } { { "db/mult_68n.tdf" "" { Text "F:/Code/FPGA_project/nco/par/db/mult_68n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601807812099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601807812099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_68n mult1:u_mult1\|lpm_mult:lpm_mult_component\|mult_68n:auto_generated " "Elaborating entity \"mult_68n\" for hierarchy \"mult1:u_mult1\|lpm_mult:lpm_mult_component\|mult_68n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:u_pll " "Elaborating entity \"pll\" for hierarchy \"pll:u_pll\"" {  } { { "../rtl/top.v" "u_pll" { Text "F:/Code/FPGA_project/nco/rtl/top.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:u_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:u_pll\|altpll:altpll_component\"" {  } { { "ipcore/pll.v" "altpll_component" { Text "F:/Code/FPGA_project/nco/par/ipcore/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812157 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:u_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:u_pll\|altpll:altpll_component\"" {  } { { "ipcore/pll.v" "" { Text "F:/Code/FPGA_project/nco/par/ipcore/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601807812162 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:u_pll\|altpll:altpll_component " "Instantiated megafunction \"pll:u_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812163 ""}  } { { "ipcore/pll.v" "" { Text "F:/Code/FPGA_project/nco/par/ipcore/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1601807812163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "F:/Code/FPGA_project/nco/par/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601807812252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601807812252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601807812253 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cos_rom_d rot 10 9 " "Port \"cos_rom_d\" on the entity instantiation of \"rot\" is connected to a signal of width 10. The formal width of the signal in the module is 9.  The extra bits will be ignored." {  } { { "ipcore/nco_st.v" "rot" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco_st.v" 208 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1601807812305 "|top|nco:u_nco|nco_st:nco_st_inst|segment_sel:rot"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "sin_rom_d rot 10 9 " "Port \"sin_rom_d\" on the entity instantiation of \"rot\" is connected to a signal of width 10. The formal width of the signal in the module is 9.  The extra bits will be ignored." {  } { { "ipcore/nco_st.v" "rot" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco_st.v" 208 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1601807812305 "|top|nco:u_nco|nco_st:nco_st_inst|segment_sel:rot"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "pcc_d ux0219 21 22 " "Port \"pcc_d\" on the entity instantiation of \"ux0219\" is connected to a signal of width 21. The formal width of the signal in the module is 22.  The extra bits will be left dangling without any fan-out logic." {  } { { "ipcore/nco_st.v" "ux0219" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco_st.v" 144 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1601807812306 "|top|nco:u_nco|nco_st:nco_st_inst|asj_nco_aprid_dxx:ux0219"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1601807812919 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "asj_dxx_g.v" "" { Text "F:/Code/FPGA_project/nco/par/ipcore/nco-library/asj_dxx_g.v" 35 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1601807812938 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1601807812938 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[1\] GND " "Pin \"dout\[1\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Code/FPGA_project/nco/rtl/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1601807812998 "|top|dout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[2\] GND " "Pin \"dout\[2\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Code/FPGA_project/nco/rtl/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1601807812998 "|top|dout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[3\] GND " "Pin \"dout\[3\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Code/FPGA_project/nco/rtl/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1601807812998 "|top|dout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[4\] GND " "Pin \"dout\[4\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Code/FPGA_project/nco/rtl/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1601807812998 "|top|dout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[5\] GND " "Pin \"dout\[5\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Code/FPGA_project/nco/rtl/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1601807812998 "|top|dout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[6\] GND " "Pin \"dout\[6\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Code/FPGA_project/nco/rtl/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1601807812998 "|top|dout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[7\] GND " "Pin \"dout\[7\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Code/FPGA_project/nco/rtl/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1601807812998 "|top|dout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[8\] GND " "Pin \"dout\[8\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Code/FPGA_project/nco/rtl/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1601807812998 "|top|dout[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[9\] GND " "Pin \"dout\[9\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Code/FPGA_project/nco/rtl/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1601807812998 "|top|dout[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[10\] GND " "Pin \"dout\[10\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Code/FPGA_project/nco/rtl/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1601807812998 "|top|dout[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[11\] GND " "Pin \"dout\[11\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Code/FPGA_project/nco/rtl/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1601807812998 "|top|dout[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[12\] GND " "Pin \"dout\[12\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Code/FPGA_project/nco/rtl/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1601807812998 "|top|dout[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[13\] GND " "Pin \"dout\[13\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Code/FPGA_project/nco/rtl/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1601807812998 "|top|dout[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[14\] GND " "Pin \"dout\[14\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Code/FPGA_project/nco/rtl/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1601807812998 "|top|dout[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[15\] GND " "Pin \"dout\[15\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Code/FPGA_project/nco/rtl/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1601807812998 "|top|dout[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[16\] GND " "Pin \"dout\[16\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Code/FPGA_project/nco/rtl/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1601807812998 "|top|dout[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[17\] GND " "Pin \"dout\[17\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Code/FPGA_project/nco/rtl/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1601807812998 "|top|dout[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[18\] GND " "Pin \"dout\[18\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Code/FPGA_project/nco/rtl/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1601807812998 "|top|dout[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[19\] GND " "Pin \"dout\[19\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Code/FPGA_project/nco/rtl/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1601807812998 "|top|dout[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1601807812998 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1601807813133 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1601807813714 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601807813714 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "212 " "Implemented 212 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1601807813822 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1601807813822 ""} { "Info" "ICUT_CUT_TM_LCELLS" "148 " "Implemented 148 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1601807813822 ""} { "Info" "ICUT_CUT_TM_RAMS" "18 " "Implemented 18 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1601807813822 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1601807813822 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1601807813822 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1601807813822 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1601807813857 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 04 18:36:53 2020 " "Processing ended: Sun Oct 04 18:36:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1601807813857 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1601807813857 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1601807813857 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1601807813857 ""}
