
*** Running vivado
    with args -log audio_testbench.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source audio_testbench.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source audio_testbench.tcl -notrace
Command: synth_design -top audio_testbench -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11340 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 728.305 ; gain = 177.902
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'audio_testbench' [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 test vhdl/audio_playback_top.vhd:49]
	Parameter CLKP bound to: 32'b00000000100110001001011010000000 
	Parameter DEBT bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 test vhdl/audio_playback_top.vhd:88]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 test vhdl/audio_playback_top.vhd:88]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 test vhdl/audio_playback_top.vhd:91]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 test vhdl/audio_playback_top.vhd:92]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 test vhdl/audio_playback_top.vhd:92]
	Parameter CLKP bound to: 10000000 - type: integer 
	Parameter DEBT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'audio_top' declared at 'C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 driver vhdl/audio_top.vhd:45' bound to instance 'i_audio' of component 'audio_top' [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 test vhdl/audio_playback_top.vhd:105]
INFO: [Synth 8-638] synthesizing module 'audio_top' [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 driver vhdl/audio_top.vhd:82]
	Parameter CLKP bound to: 10000000 - type: integer 
	Parameter DEBT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'clocking' declared at 'C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 driver vhdl/clocking.vhd:30' bound to instance 'i_clocking' of component 'clocking' [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 driver vhdl/audio_top.vhd:143]
INFO: [Synth 8-638] synthesizing module 'clocking' [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 driver vhdl/clocking.vhd:42]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'clkin1_buf' to cell 'IBUFG' [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 driver vhdl/clocking.vhd:57]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 49.500000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.625000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 driver vhdl/clocking.vhd:68]
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFG' [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 driver vhdl/clocking.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'clocking' (1#1) [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 driver vhdl/clocking.vhd:42]
INFO: [Synth 8-3491] module 'adau1761_izedboard' declared at 'C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 driver vhdl/adau1761_izedboard.vhd:26' bound to instance 'Inst_adau1761_izedboard' of component 'adau1761_izedboard' [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 driver vhdl/audio_top.vhd:150]
INFO: [Synth 8-638] synthesizing module 'adau1761_izedboard' [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 driver vhdl/adau1761_izedboard.vhd:47]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'i_i2s_sda_obuf' to cell 'IOBUF' [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 driver vhdl/adau1761_izedboard.vhd:132]
INFO: [Synth 8-3491] module 'i2c' declared at 'C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 driver vhdl/i2c.vhd:9' bound to instance 'Inst_i2c' of component 'i2c' [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 driver vhdl/adau1761_izedboard.vhd:140]
INFO: [Synth 8-638] synthesizing module 'i2c' [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 driver vhdl/i2c.vhd:19]
INFO: [Synth 8-3491] module 'adau1761_configuraiton_data' declared at 'C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 driver vhdl/adau1761_configuraiton_data.vhd:13' bound to instance 'Inst_adau1761_configuraiton_data' of component 'adau1761_configuraiton_data' [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 driver vhdl/i2c.vhd:56]
INFO: [Synth 8-638] synthesizing module 'adau1761_configuraiton_data' [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 driver vhdl/adau1761_configuraiton_data.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'adau1761_configuraiton_data' (2#1) [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 driver vhdl/adau1761_configuraiton_data.vhd:19]
	Parameter clk_divide bound to: 8'b01111000 
INFO: [Synth 8-3491] module 'i3c2' declared at 'C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 driver vhdl/i3c2.vhd:18' bound to instance 'Inst_i3c2' of component 'i3c2' [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 driver vhdl/i2c.vhd:62]
INFO: [Synth 8-638] synthesizing module 'i3c2' [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 driver vhdl/i3c2.vhd:38]
	Parameter clk_divide bound to: 8'b01111000 
INFO: [Synth 8-256] done synthesizing module 'i3c2' (3#1) [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 driver vhdl/i3c2.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'i2c' (4#1) [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 driver vhdl/i2c.vhd:19]
INFO: [Synth 8-3491] module 'ADAU1761_interface' declared at 'C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 driver vhdl/ADAU1761_interface.vhd:11' bound to instance 'i_ADAU1761_interface' of component 'ADAU1761_interface' [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 driver vhdl/adau1761_izedboard.vhd:150]
INFO: [Synth 8-638] synthesizing module 'ADAU1761_interface' [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 driver vhdl/ADAU1761_interface.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ADAU1761_interface' (5#1) [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 driver vhdl/ADAU1761_interface.vhd:16]
INFO: [Synth 8-3491] module 'i2s_data_interface' declared at 'C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 driver vhdl/i2s_data_interface.vhd:13' bound to instance 'Inst_i2s_data_interface' of component 'i2s_data_interface' [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 driver vhdl/adau1761_izedboard.vhd:155]
INFO: [Synth 8-638] synthesizing module 'i2s_data_interface' [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 driver vhdl/i2s_data_interface.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'i2s_data_interface' (6#1) [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 driver vhdl/i2s_data_interface.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'adau1761_izedboard' (7#1) [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 driver vhdl/adau1761_izedboard.vhd:47]
	Parameter CLKP bound to: 10000000 - type: integer 
	Parameter DEBT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'button_counter' declared at 'C:/Moje_stvari/School/Vivado_Projects/debouncer_v6/debouncer_v6.srcs/sources_1/new/button_counter.vhd:5' bound to instance 'volume_counter' of component 'button_counter' [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 driver vhdl/audio_top.vhd:170]
INFO: [Synth 8-638] synthesizing module 'button_counter' [C:/Moje_stvari/School/Vivado_Projects/debouncer_v6/debouncer_v6.srcs/sources_1/new/button_counter.vhd:16]
	Parameter CLKP bound to: 10000000 - type: integer 
	Parameter DEBT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Moje_stvari/School/Vivado_Projects/debouncer_v6/debouncer_v6.srcs/sources_1/new/debouncer.vhd:5' bound to instance 'debouncer_btnU' of component 'debouncer' [C:/Moje_stvari/School/Vivado_Projects/debouncer_v6/debouncer_v6.srcs/sources_1/new/button_counter.vhd:29]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Moje_stvari/School/Vivado_Projects/debouncer_v6/debouncer_v6.srcs/sources_1/new/debouncer.vhd:17]
	Parameter CLKP bound to: 32'b00000000100110001001011010000000 
	Parameter DEBT bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'debouncer' (8#1) [C:/Moje_stvari/School/Vivado_Projects/debouncer_v6/debouncer_v6.srcs/sources_1/new/debouncer.vhd:17]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Moje_stvari/School/Vivado_Projects/debouncer_v6/debouncer_v6.srcs/sources_1/new/debouncer.vhd:5' bound to instance 'debouncer_btnD' of component 'debouncer' [C:/Moje_stvari/School/Vivado_Projects/debouncer_v6/debouncer_v6.srcs/sources_1/new/button_counter.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'button_counter' (9#1) [C:/Moje_stvari/School/Vivado_Projects/debouncer_v6/debouncer_v6.srcs/sources_1/new/button_counter.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'audio_top' (10#1) [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 driver vhdl/audio_top.vhd:82]
INFO: [Synth 8-113] binding component instance 'BUFG_inst' to cell 'BUFG' [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 test vhdl/audio_playback_top.vhd:201]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 test vhdl/audio_playback_top.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'audio_testbench' (11#1) [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 test vhdl/audio_playback_top.vhd:49]
WARNING: [Synth 8-3331] design audio_top has unconnected port hphone_r_valid_dummy
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 793.059 ; gain = 242.656
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 793.059 ; gain = 242.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 793.059 ; gain = 242.656
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'i_audio/i_clocking/clkin1_buf' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/constrs_1/imports/constraints/zed_audio.xdc]
INFO: [Timing 38-2] Deriving generated clocks [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/constrs_1/imports/constraints/zed_audio.xdc:4]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/constrs_1/imports/constraints/zed_audio.xdc:33]
Finished Parsing XDC File [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/constrs_1/imports/constraints/zed_audio.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/constrs_1/imports/constraints/zed_audio.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/audio_testbench_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/audio_testbench_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 926.879 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUFG => IBUF: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 926.879 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 926.879 ; gain = 376.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 926.879 ; gain = 376.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 926.879 ; gain = 376.477
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'debug_scl_reg' into 'i2c_scl_reg' [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 driver vhdl/i3c2.vhd:129]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 926.879 ; gain = 376.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              127 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 8     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 29    
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	  21 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   6 Input     16 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   6 Input     10 Bit        Muxes := 1     
	  13 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	  13 Input      9 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 10    
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	  13 Input      1 Bit        Muxes := 6     
	  19 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
	   6 Input      1 Bit        Muxes := 14    
	  14 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module audio_testbench 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module adau1761_configuraiton_data 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module i3c2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	  21 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   6 Input     10 Bit        Muxes := 1     
	  13 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	  13 Input      9 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 6     
	  19 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 29    
	   6 Input      1 Bit        Muxes := 14    
	  14 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ADAU1761_interface 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module i2s_data_interface 
Detailed RTL Component Info : 
+---Registers : 
	              127 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module button_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
Module audio_top 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 4     
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6040] Register i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-3917] design audio_testbench has port AC_ADR0 driven by constant 1
WARNING: [Synth 8-3917] design audio_testbench has port AC_ADR1 driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[0]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[1]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[2] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[2]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[3]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[4] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[4]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[5] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[5]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[6] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[6]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 926.879 ; gain = 376.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------+------------------------------------------------------------------------------------+---------------+----------------+
|Module Name     | RTL Object                                                                         | Depth x Width | Implemented As | 
+----------------+------------------------------------------------------------------------------------+---------------+----------------+
|audio_testbench | i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg | 1024x9        | Block RAM      | 
+----------------+------------------------------------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 926.879 ; gain = 376.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 926.879 ; gain = 376.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 926.879 ; gain = 376.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5410] Found another clock driver BUFG_inst:O [C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.srcs/sources_1/imports/Audio/adau1761 test vhdl/audio_playback_top.vhd:201]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 931.488 ; gain = 381.086
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 931.488 ; gain = 381.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 931.488 ; gain = 381.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 931.488 ; gain = 381.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 931.488 ; gain = 381.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 931.488 ; gain = 381.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|audio_testbench | i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[1] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|audio_testbench | i_audio/sample_clk_48k_d3_48_reg                                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|audio_testbench | i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[103]    | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|audio_testbench | i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[71]     | 72     | 1     | NO           | NO                 | YES               | 0      | 3       | 
+----------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |    52|
|3     |LUT1       |    60|
|4     |LUT2       |   117|
|5     |LUT3       |    26|
|6     |LUT4       |    83|
|7     |LUT5       |    53|
|8     |LUT6       |   189|
|9     |MMCME2_ADV |     1|
|10    |RAMB18E1   |     1|
|11    |SRL16E     |     3|
|12    |SRLC32E    |     3|
|13    |FDRE       |   513|
|14    |IBUF       |     6|
|15    |IBUFG      |     1|
|16    |IOBUF      |     1|
|17    |OBUF       |    37|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------+----------------------------+------+
|      |Instance                                 |Module                      |Cells |
+------+-----------------------------------------+----------------------------+------+
|1     |top                                      |                            |  1149|
|2     |  i_audio                                |audio_top                   |  1055|
|3     |    Inst_adau1761_izedboard              |adau1761_izedboard          |   443|
|4     |      Inst_i2c                           |i2c                         |   223|
|5     |        Inst_adau1761_configuraiton_data |adau1761_configuraiton_data |    54|
|6     |        Inst_i3c2                        |i3c2                        |   169|
|7     |      Inst_i2s_data_interface            |i2s_data_interface          |   217|
|8     |      i_ADAU1761_interface               |ADAU1761_interface          |     2|
|9     |    i_clocking                           |clocking                    |     3|
|10    |    volume_counter                       |button_counter              |   503|
|11    |      debouncer_btnD                     |debouncer                   |   111|
|12    |      debouncer_btnU                     |debouncer_0                 |    78|
+------+-----------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 931.488 ; gain = 381.086
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 931.488 ; gain = 247.266
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 931.488 ; gain = 381.086
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'i_audio/i_clocking/clkin1_buf' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. i_audio/i_clocking/clkin1_buf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 941.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 941.930 ; gain = 640.387
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 941.930 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Moje_stvari/School/Vivado_Projects/mixer/mixer.runs/synth_1/audio_testbench.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file audio_testbench_utilization_synth.rpt -pb audio_testbench_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 27 19:33:34 2023...
