\begin{figure}
	\centering
	\begin{lstlisting}[frame=single]
{
	int16_t inp0, inp1, inp2, inp3,
	abs0, abs1, abs2, abs3;
	#define ABS(x) ( x<0 ? -x : x )
	
	inp0 = input0;
	inp1 = input0 >> 16;
	inp2 = input1;
	inp3 = input1 >> 16;
	
	abs0 = ABS(inp0);
	abs1 = ABS(inp1);
	abs2 = ABS(inp2);
	abs3 = ABS(inp3);
	
	return abs0 + abs1 + abs2 + abs3;
}

	\end{lstlisting}
	\caption{Test code for VHDL improvements}
\label{code:vhdl-eval}
\end{figure}