// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        data_0_val,
        data_1_val,
        data_2_val,
        data_3_val,
        data_4_val,
        data_5_val,
        data_6_val,
        data_7_val,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [15:0] data_0_val;
input  [15:0] data_1_val;
input  [15:0] data_2_val;
input  [15:0] data_3_val;
input  [15:0] data_4_val;
input  [15:0] data_5_val;
input  [15:0] data_6_val;
input  [15:0] data_7_val;
output  [32:0] ap_return_0;
output  [32:0] ap_return_1;
output  [32:0] ap_return_2;
output  [32:0] ap_return_3;
output  [32:0] ap_return_4;
output  [32:0] ap_return_5;
output  [32:0] ap_return_6;
output  [32:0] ap_return_7;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_idle_pp0;
reg    ap_block_pp0_stage0_subdone;
wire   [11:0] invert_sqr_table_address0;
reg    invert_sqr_table_ce0;
wire   [7:0] invert_sqr_table_q0;
wire  signed [14:0] sext_ln81_fu_411_p1;
reg  signed [14:0] sext_ln81_reg_5090;
wire    ap_block_pp0_stage0_11001;
reg  signed [14:0] sext_ln81_reg_5090_pp0_iter1_reg;
wire  signed [14:0] sext_ln81_1_fu_415_p1;
reg  signed [14:0] sext_ln81_1_reg_5095;
reg  signed [14:0] sext_ln81_1_reg_5095_pp0_iter1_reg;
wire  signed [14:0] sext_ln81_3_fu_583_p1;
reg  signed [14:0] sext_ln81_3_reg_5100;
reg  signed [14:0] sext_ln81_3_reg_5100_pp0_iter1_reg;
wire  signed [14:0] sext_ln81_5_fu_751_p1;
reg  signed [14:0] sext_ln81_5_reg_5105;
reg  signed [14:0] sext_ln81_5_reg_5105_pp0_iter1_reg;
wire  signed [14:0] sext_ln81_7_fu_919_p1;
reg  signed [14:0] sext_ln81_7_reg_5110;
reg  signed [14:0] sext_ln81_7_reg_5110_pp0_iter1_reg;
wire   [14:0] add_ln81_3_fu_923_p2;
reg   [14:0] add_ln81_3_reg_5115;
reg   [0:0] tmp_20_reg_5120;
reg   [0:0] tmp_21_reg_5126;
wire   [13:0] select_ln81_19_fu_1037_p3;
reg   [13:0] select_ln81_19_reg_5132;
wire   [13:0] select_ln81_23_fu_1137_p3;
reg   [13:0] select_ln81_23_reg_5137;
wire   [13:0] select_ln81_27_fu_1237_p3;
reg   [13:0] select_ln81_27_reg_5142;
wire  signed [14:0] sext_ln81_9_fu_1282_p1;
reg  signed [14:0] sext_ln81_9_reg_5147;
wire  signed [14:0] sext_ln81_11_fu_1349_p1;
reg  signed [14:0] sext_ln81_11_reg_5152;
wire  signed [14:0] sext_ln81_13_fu_1416_p1;
reg  signed [14:0] sext_ln81_13_reg_5157;
reg   [0:0] tmp_38_reg_5162;
wire  signed [11:0] add_ln83_fu_1551_p2;
reg  signed [11:0] add_ln83_reg_5168;
reg   [0:0] tmp_41_reg_5173;
wire  signed [13:0] select_ln87_1_fu_1663_p3;
reg  signed [13:0] select_ln87_1_reg_5179;
reg  signed [13:0] select_ln87_1_reg_5179_pp0_iter3_reg;
reg  signed [13:0] select_ln87_1_reg_5179_pp0_iter4_reg;
reg  signed [13:0] select_ln87_1_reg_5179_pp0_iter5_reg;
reg  signed [13:0] select_ln87_1_reg_5179_pp0_iter6_reg;
wire  signed [13:0] select_ln87_3_fu_1722_p3;
reg  signed [13:0] select_ln87_3_reg_5185;
reg  signed [13:0] select_ln87_3_reg_5185_pp0_iter3_reg;
reg  signed [13:0] select_ln87_3_reg_5185_pp0_iter4_reg;
reg  signed [13:0] select_ln87_3_reg_5185_pp0_iter5_reg;
reg  signed [13:0] select_ln87_3_reg_5185_pp0_iter6_reg;
wire  signed [13:0] select_ln87_5_fu_1781_p3;
reg  signed [13:0] select_ln87_5_reg_5191;
reg  signed [13:0] select_ln87_5_reg_5191_pp0_iter3_reg;
reg  signed [13:0] select_ln87_5_reg_5191_pp0_iter4_reg;
reg  signed [13:0] select_ln87_5_reg_5191_pp0_iter5_reg;
reg  signed [13:0] select_ln87_5_reg_5191_pp0_iter6_reg;
wire  signed [13:0] select_ln87_7_fu_1840_p3;
reg  signed [13:0] select_ln87_7_reg_5197;
reg  signed [13:0] select_ln87_7_reg_5197_pp0_iter3_reg;
reg  signed [13:0] select_ln87_7_reg_5197_pp0_iter4_reg;
reg  signed [13:0] select_ln87_7_reg_5197_pp0_iter5_reg;
reg  signed [13:0] select_ln87_7_reg_5197_pp0_iter6_reg;
wire  signed [13:0] select_ln87_9_fu_1899_p3;
reg  signed [13:0] select_ln87_9_reg_5203;
reg  signed [13:0] select_ln87_9_reg_5203_pp0_iter3_reg;
reg  signed [13:0] select_ln87_9_reg_5203_pp0_iter4_reg;
reg  signed [13:0] select_ln87_9_reg_5203_pp0_iter5_reg;
reg  signed [13:0] select_ln87_9_reg_5203_pp0_iter6_reg;
wire  signed [13:0] select_ln87_11_fu_1958_p3;
reg  signed [13:0] select_ln87_11_reg_5209;
reg  signed [13:0] select_ln87_11_reg_5209_pp0_iter3_reg;
reg  signed [13:0] select_ln87_11_reg_5209_pp0_iter4_reg;
reg  signed [13:0] select_ln87_11_reg_5209_pp0_iter5_reg;
reg  signed [13:0] select_ln87_11_reg_5209_pp0_iter6_reg;
wire  signed [13:0] select_ln87_13_fu_2017_p3;
reg  signed [13:0] select_ln87_13_reg_5215;
reg  signed [13:0] select_ln87_13_reg_5215_pp0_iter3_reg;
reg  signed [13:0] select_ln87_13_reg_5215_pp0_iter4_reg;
reg  signed [13:0] select_ln87_13_reg_5215_pp0_iter5_reg;
reg  signed [13:0] select_ln87_13_reg_5215_pp0_iter6_reg;
wire  signed [13:0] select_ln87_15_fu_2076_p3;
reg  signed [13:0] select_ln87_15_reg_5221;
reg  signed [13:0] select_ln87_15_reg_5221_pp0_iter3_reg;
reg  signed [13:0] select_ln87_15_reg_5221_pp0_iter4_reg;
reg  signed [13:0] select_ln87_15_reg_5221_pp0_iter5_reg;
reg  signed [13:0] select_ln87_15_reg_5221_pp0_iter6_reg;
wire  signed [13:0] diff_8_fu_2329_p3;
reg  signed [13:0] diff_8_reg_5227;
wire  signed [13:0] diff_fu_2582_p3;
reg  signed [13:0] diff_reg_5233;
wire  signed [13:0] diff_2_fu_2835_p3;
reg  signed [13:0] diff_2_reg_5239;
wire  signed [13:0] diff_3_fu_3088_p3;
reg  signed [13:0] diff_3_reg_5245;
wire  signed [13:0] diff_4_fu_3341_p3;
reg  signed [13:0] diff_4_reg_5251;
wire   [13:0] sum_cache2_7_fu_3558_p2;
reg   [13:0] sum_cache2_7_reg_5257;
reg   [0:0] tmp_98_reg_5262;
reg   [0:0] tmp_99_reg_5268;
wire  signed [13:0] diff_5_fu_3830_p3;
reg  signed [13:0] diff_5_reg_5274;
wire  signed [13:0] diff_6_fu_4083_p3;
reg  signed [13:0] diff_6_reg_5280;
wire  signed [13:0] diff_7_fu_4336_p3;
reg  signed [13:0] diff_7_reg_5286;
wire   [13:0] sum_cache2_14_fu_4569_p3;
reg   [13:0] sum_cache2_14_reg_5292;
reg   [0:0] tmp_136_reg_5299;
wire   [1:0] trunc_ln91_fu_4585_p1;
reg   [1:0] trunc_ln91_reg_5305;
wire   [21:0] mul_ln102_fu_4773_p2;
reg  signed [21:0] mul_ln102_reg_5315;
wire   [21:0] mul_ln102_2_fu_4782_p2;
reg  signed [21:0] mul_ln102_2_reg_5320;
wire   [21:0] mul_ln102_4_fu_4791_p2;
reg  signed [21:0] mul_ln102_4_reg_5325;
wire   [21:0] mul_ln102_6_fu_4800_p2;
reg  signed [21:0] mul_ln102_6_reg_5330;
wire   [21:0] mul_ln102_8_fu_4809_p2;
reg  signed [21:0] mul_ln102_8_reg_5335;
wire   [21:0] mul_ln102_10_fu_4818_p2;
reg  signed [21:0] mul_ln102_10_reg_5340;
wire   [21:0] mul_ln102_12_fu_4827_p2;
reg  signed [21:0] mul_ln102_12_reg_5345;
wire   [21:0] mul_ln102_14_fu_4836_p2;
reg  signed [21:0] mul_ln102_14_reg_5350;
wire   [63:0] zext_ln98_fu_4761_p1;
wire    ap_block_pp0_stage0;
wire   [1:0] tmp4_fu_231_p4;
wire   [0:0] tmp_1_fu_223_p3;
wire   [0:0] icmp_ln81_fu_241_p2;
wire   [0:0] tmp_fu_211_p3;
wire   [0:0] or_ln81_fu_247_p2;
wire   [0:0] xor_ln81_fu_253_p2;
wire   [0:0] icmp_ln81_1_fu_271_p2;
wire   [0:0] xor_ln81_1_fu_265_p2;
wire   [0:0] or_ln81_1_fu_277_p2;
wire   [0:0] and_ln81_fu_259_p2;
wire   [0:0] and_ln81_1_fu_283_p2;
wire   [0:0] or_ln81_2_fu_297_p2;
wire   [13:0] select_ln81_fu_289_p3;
wire   [13:0] trunc_ln81_fu_219_p1;
wire   [1:0] tmp_s_fu_331_p4;
wire   [0:0] tmp_3_fu_323_p3;
wire   [0:0] icmp_ln81_2_fu_341_p2;
wire   [0:0] tmp_2_fu_311_p3;
wire   [0:0] or_ln81_3_fu_347_p2;
wire   [0:0] xor_ln81_2_fu_353_p2;
wire   [0:0] icmp_ln81_3_fu_371_p2;
wire   [0:0] xor_ln81_3_fu_365_p2;
wire   [0:0] or_ln81_4_fu_377_p2;
wire   [0:0] and_ln81_2_fu_359_p2;
wire   [0:0] and_ln81_3_fu_383_p2;
wire   [0:0] or_ln81_5_fu_397_p2;
wire   [13:0] select_ln81_2_fu_389_p3;
wire   [13:0] trunc_ln81_1_fu_319_p1;
wire   [13:0] sum_cache_fu_303_p3;
wire   [13:0] select_ln81_3_fu_403_p3;
wire   [14:0] add_ln81_fu_419_p2;
wire   [0:0] tmp_4_fu_425_p3;
wire   [0:0] tmp_5_fu_437_p3;
wire   [0:0] xor_ln81_4_fu_445_p2;
wire   [0:0] and_ln81_4_fu_451_p2;
wire   [0:0] xor_ln81_5_fu_457_p2;
wire   [13:0] select_ln81_4_fu_463_p3;
wire   [13:0] sum_cache_1_fu_433_p1;
wire   [1:0] tmp_9_fu_499_p4;
wire   [0:0] tmp_7_fu_491_p3;
wire   [0:0] icmp_ln81_4_fu_509_p2;
wire   [0:0] tmp_6_fu_479_p3;
wire   [0:0] or_ln81_6_fu_515_p2;
wire   [0:0] xor_ln81_6_fu_521_p2;
wire   [0:0] icmp_ln81_5_fu_539_p2;
wire   [0:0] xor_ln81_7_fu_533_p2;
wire   [0:0] or_ln81_7_fu_545_p2;
wire   [0:0] and_ln81_5_fu_527_p2;
wire   [0:0] and_ln81_6_fu_551_p2;
wire   [0:0] or_ln81_8_fu_565_p2;
wire   [13:0] select_ln81_6_fu_557_p3;
wire   [13:0] trunc_ln81_3_fu_487_p1;
wire   [13:0] sum_cache_2_fu_471_p3;
wire   [13:0] select_ln81_7_fu_571_p3;
wire  signed [14:0] sext_ln81_2_fu_579_p1;
wire   [14:0] add_ln81_1_fu_587_p2;
wire   [0:0] tmp_10_fu_593_p3;
wire   [0:0] tmp_11_fu_605_p3;
wire   [0:0] xor_ln81_8_fu_613_p2;
wire   [0:0] and_ln81_7_fu_619_p2;
wire   [0:0] xor_ln81_9_fu_625_p2;
wire   [13:0] select_ln81_8_fu_631_p3;
wire   [13:0] sum_cache_3_fu_601_p1;
wire   [1:0] tmp_14_fu_667_p4;
wire   [0:0] tmp_13_fu_659_p3;
wire   [0:0] icmp_ln81_6_fu_677_p2;
wire   [0:0] tmp_12_fu_647_p3;
wire   [0:0] or_ln81_9_fu_683_p2;
wire   [0:0] xor_ln81_10_fu_689_p2;
wire   [0:0] icmp_ln81_7_fu_707_p2;
wire   [0:0] xor_ln81_11_fu_701_p2;
wire   [0:0] or_ln81_10_fu_713_p2;
wire   [0:0] and_ln81_8_fu_695_p2;
wire   [0:0] and_ln81_9_fu_719_p2;
wire   [0:0] or_ln81_11_fu_733_p2;
wire   [13:0] select_ln81_10_fu_725_p3;
wire   [13:0] trunc_ln81_5_fu_655_p1;
wire   [13:0] sum_cache_4_fu_639_p3;
wire   [13:0] select_ln81_11_fu_739_p3;
wire  signed [14:0] sext_ln81_4_fu_747_p1;
wire   [14:0] add_ln81_2_fu_755_p2;
wire   [0:0] tmp_15_fu_761_p3;
wire   [0:0] tmp_16_fu_773_p3;
wire   [0:0] xor_ln81_12_fu_781_p2;
wire   [0:0] and_ln81_10_fu_787_p2;
wire   [0:0] xor_ln81_13_fu_793_p2;
wire   [13:0] select_ln81_12_fu_799_p3;
wire   [13:0] sum_cache_5_fu_769_p1;
wire   [1:0] tmp_19_fu_835_p4;
wire   [0:0] tmp_18_fu_827_p3;
wire   [0:0] icmp_ln81_8_fu_845_p2;
wire   [0:0] tmp_17_fu_815_p3;
wire   [0:0] or_ln81_12_fu_851_p2;
wire   [0:0] xor_ln81_14_fu_857_p2;
wire   [0:0] icmp_ln81_9_fu_875_p2;
wire   [0:0] xor_ln81_15_fu_869_p2;
wire   [0:0] or_ln81_13_fu_881_p2;
wire   [0:0] and_ln81_11_fu_863_p2;
wire   [0:0] and_ln81_12_fu_887_p2;
wire   [0:0] or_ln81_14_fu_901_p2;
wire   [13:0] select_ln81_14_fu_893_p3;
wire   [13:0] trunc_ln81_7_fu_823_p1;
wire   [13:0] sum_cache_6_fu_807_p3;
wire   [13:0] select_ln81_15_fu_907_p3;
wire  signed [14:0] sext_ln81_6_fu_915_p1;
wire   [1:0] tmp_24_fu_965_p4;
wire   [0:0] tmp_23_fu_957_p3;
wire   [0:0] icmp_ln81_10_fu_975_p2;
wire   [0:0] tmp_22_fu_945_p3;
wire   [0:0] or_ln81_15_fu_981_p2;
wire   [0:0] xor_ln81_18_fu_987_p2;
wire   [0:0] icmp_ln81_11_fu_1005_p2;
wire   [0:0] xor_ln81_19_fu_999_p2;
wire   [0:0] or_ln81_16_fu_1011_p2;
wire   [0:0] and_ln81_14_fu_993_p2;
wire   [0:0] and_ln81_15_fu_1017_p2;
wire   [0:0] or_ln81_17_fu_1031_p2;
wire   [13:0] select_ln81_18_fu_1023_p3;
wire   [13:0] trunc_ln81_9_fu_953_p1;
wire   [1:0] tmp_29_fu_1065_p4;
wire   [0:0] tmp_28_fu_1057_p3;
wire   [0:0] icmp_ln81_12_fu_1075_p2;
wire   [0:0] tmp_27_fu_1045_p3;
wire   [0:0] or_ln81_18_fu_1081_p2;
wire   [0:0] xor_ln81_22_fu_1087_p2;
wire   [0:0] icmp_ln81_13_fu_1105_p2;
wire   [0:0] xor_ln81_23_fu_1099_p2;
wire   [0:0] or_ln81_19_fu_1111_p2;
wire   [0:0] and_ln81_17_fu_1093_p2;
wire   [0:0] and_ln81_18_fu_1117_p2;
wire   [0:0] or_ln81_20_fu_1131_p2;
wire   [13:0] select_ln81_22_fu_1123_p3;
wire   [13:0] trunc_ln81_11_fu_1053_p1;
wire   [1:0] tmp_34_fu_1165_p4;
wire   [0:0] tmp_33_fu_1157_p3;
wire   [0:0] icmp_ln81_14_fu_1175_p2;
wire   [0:0] tmp_32_fu_1145_p3;
wire   [0:0] or_ln81_21_fu_1181_p2;
wire   [0:0] xor_ln81_26_fu_1187_p2;
wire   [0:0] icmp_ln81_15_fu_1205_p2;
wire   [0:0] xor_ln81_27_fu_1199_p2;
wire   [0:0] or_ln81_22_fu_1211_p2;
wire   [0:0] and_ln81_20_fu_1193_p2;
wire   [0:0] and_ln81_21_fu_1217_p2;
wire   [0:0] or_ln81_23_fu_1231_p2;
wire   [13:0] select_ln81_26_fu_1223_p3;
wire   [13:0] trunc_ln81_13_fu_1153_p1;
wire   [0:0] xor_ln81_16_fu_1248_p2;
wire   [0:0] and_ln81_13_fu_1253_p2;
wire   [0:0] xor_ln81_17_fu_1258_p2;
wire   [13:0] select_ln81_16_fu_1262_p3;
wire   [13:0] sum_cache_7_fu_1245_p1;
wire   [13:0] sum_cache_8_fu_1270_p3;
wire  signed [14:0] sext_ln81_8_fu_1278_p1;
wire   [14:0] add_ln81_4_fu_1285_p2;
wire   [0:0] tmp_25_fu_1291_p3;
wire   [0:0] tmp_26_fu_1303_p3;
wire   [0:0] xor_ln81_20_fu_1311_p2;
wire   [0:0] and_ln81_16_fu_1317_p2;
wire   [0:0] xor_ln81_21_fu_1323_p2;
wire   [13:0] select_ln81_20_fu_1329_p3;
wire   [13:0] sum_cache_9_fu_1299_p1;
wire   [13:0] sum_cache_10_fu_1337_p3;
wire  signed [14:0] sext_ln81_10_fu_1345_p1;
wire   [14:0] add_ln81_5_fu_1352_p2;
wire   [0:0] tmp_30_fu_1358_p3;
wire   [0:0] tmp_31_fu_1370_p3;
wire   [0:0] xor_ln81_24_fu_1378_p2;
wire   [0:0] and_ln81_19_fu_1384_p2;
wire   [0:0] xor_ln81_25_fu_1390_p2;
wire   [13:0] select_ln81_24_fu_1396_p3;
wire   [13:0] sum_cache_11_fu_1366_p1;
wire   [13:0] sum_cache_12_fu_1404_p3;
wire  signed [14:0] sext_ln81_12_fu_1412_p1;
wire   [14:0] add_ln81_6_fu_1419_p2;
wire   [0:0] tmp_36_fu_1425_p3;
wire   [0:0] tmp_37_fu_1437_p3;
wire   [0:0] xor_ln81_28_fu_1445_p2;
wire   [0:0] and_ln81_22_fu_1451_p2;
wire   [0:0] xor_ln81_29_fu_1457_p2;
wire   [13:0] select_ln81_28_fu_1463_p3;
wire   [13:0] sum_cache_13_fu_1433_p1;
wire   [13:0] sum_cache_14_fu_1471_p3;
wire   [10:0] trunc_ln1_fu_1487_p4;
wire   [1:0] trunc_ln83_fu_1517_p1;
wire   [8:0] tmp_8_fu_1521_p3;
wire   [0:0] tmp_39_fu_1501_p3;
wire   [0:0] icmp_ln83_fu_1529_p2;
wire   [0:0] or_ln83_fu_1535_p2;
wire   [0:0] tmp_40_fu_1509_p3;
wire   [0:0] and_ln83_fu_1541_p2;
wire  signed [11:0] sext_ln83_fu_1497_p1;
wire   [11:0] zext_ln83_fu_1547_p1;
wire   [0:0] xor_ln83_fu_1568_p2;
wire   [0:0] or_ln83_2_fu_1573_p2;
wire   [0:0] xor_ln83_1_fu_1578_p2;
wire   [0:0] xor_ln83_2_fu_1583_p2;
wire   [0:0] or_ln83_1_fu_1589_p2;
wire   [0:0] and_ln83_1_fu_1594_p2;
wire  signed [13:0] sext_ln83_1_fu_1565_p1;
wire   [13:0] mean_fu_1600_p3;
wire  signed [14:0] sext_ln87_fu_1608_p1;
wire   [14:0] sub_ln87_fu_1612_p2;
wire   [0:0] tmp_42_fu_1617_p3;
wire   [0:0] tmp_43_fu_1629_p3;
wire   [0:0] xor_ln87_fu_1637_p2;
wire   [0:0] and_ln87_fu_1643_p2;
wire   [0:0] xor_ln87_1_fu_1649_p2;
wire   [13:0] select_ln87_fu_1655_p3;
wire   [13:0] trunc_ln87_fu_1625_p1;
wire   [14:0] sub_ln87_1_fu_1671_p2;
wire   [0:0] tmp_52_fu_1676_p3;
wire   [0:0] tmp_53_fu_1688_p3;
wire   [0:0] xor_ln87_2_fu_1696_p2;
wire   [0:0] and_ln87_1_fu_1702_p2;
wire   [0:0] xor_ln87_3_fu_1708_p2;
wire   [13:0] select_ln87_2_fu_1714_p3;
wire   [13:0] trunc_ln87_1_fu_1684_p1;
wire   [14:0] sub_ln87_2_fu_1730_p2;
wire   [0:0] tmp_64_fu_1735_p3;
wire   [0:0] tmp_65_fu_1747_p3;
wire   [0:0] xor_ln87_4_fu_1755_p2;
wire   [0:0] and_ln87_2_fu_1761_p2;
wire   [0:0] xor_ln87_5_fu_1767_p2;
wire   [13:0] select_ln87_4_fu_1773_p3;
wire   [13:0] trunc_ln87_2_fu_1743_p1;
wire   [14:0] sub_ln87_3_fu_1789_p2;
wire   [0:0] tmp_76_fu_1794_p3;
wire   [0:0] tmp_77_fu_1806_p3;
wire   [0:0] xor_ln87_6_fu_1814_p2;
wire   [0:0] and_ln87_3_fu_1820_p2;
wire   [0:0] xor_ln87_7_fu_1826_p2;
wire   [13:0] select_ln87_6_fu_1832_p3;
wire   [13:0] trunc_ln87_3_fu_1802_p1;
wire   [14:0] sub_ln87_4_fu_1848_p2;
wire   [0:0] tmp_88_fu_1853_p3;
wire   [0:0] tmp_89_fu_1865_p3;
wire   [0:0] xor_ln87_8_fu_1873_p2;
wire   [0:0] and_ln87_4_fu_1879_p2;
wire   [0:0] xor_ln87_9_fu_1885_p2;
wire   [13:0] select_ln87_8_fu_1891_p3;
wire   [13:0] trunc_ln87_4_fu_1861_p1;
wire   [14:0] sub_ln87_5_fu_1907_p2;
wire   [0:0] tmp_100_fu_1912_p3;
wire   [0:0] tmp_101_fu_1924_p3;
wire   [0:0] xor_ln87_10_fu_1932_p2;
wire   [0:0] and_ln87_5_fu_1938_p2;
wire   [0:0] xor_ln87_11_fu_1944_p2;
wire   [13:0] select_ln87_10_fu_1950_p3;
wire   [13:0] trunc_ln87_5_fu_1920_p1;
wire   [14:0] sub_ln87_6_fu_1966_p2;
wire   [0:0] tmp_112_fu_1971_p3;
wire   [0:0] tmp_113_fu_1983_p3;
wire   [0:0] xor_ln87_12_fu_1991_p2;
wire   [0:0] and_ln87_6_fu_1997_p2;
wire   [0:0] xor_ln87_13_fu_2003_p2;
wire   [13:0] select_ln87_12_fu_2009_p3;
wire   [13:0] trunc_ln87_6_fu_1979_p1;
wire   [14:0] sub_ln87_7_fu_2025_p2;
wire   [0:0] tmp_124_fu_2030_p3;
wire   [0:0] tmp_125_fu_2042_p3;
wire   [0:0] xor_ln87_14_fu_2050_p2;
wire   [0:0] and_ln87_7_fu_2056_p2;
wire   [0:0] xor_ln87_15_fu_2062_p2;
wire   [13:0] select_ln87_14_fu_2068_p3;
wire   [13:0] trunc_ln87_7_fu_2038_p1;
wire  signed [13:0] mul_ln88_fu_2087_p0;
wire  signed [27:0] sext_ln88_fu_2084_p1;
wire  signed [13:0] mul_ln88_fu_2087_p1;
wire   [27:0] mul_ln88_fu_2087_p2;
wire   [8:0] trunc_ln88_fu_2127_p1;
wire   [0:0] tmp_45_fu_2111_p3;
wire   [0:0] icmp_ln88_fu_2131_p2;
wire   [0:0] or_ln88_fu_2145_p2;
wire   [0:0] tmp_46_fu_2119_p3;
wire   [0:0] and_ln88_fu_2151_p2;
wire   [13:0] trunc_ln3_fu_2101_p4;
wire   [13:0] zext_ln88_fu_2157_p1;
wire   [13:0] add_ln88_fu_2161_p2;
wire   [0:0] tmp_48_fu_2167_p3;
wire   [0:0] tmp_47_fu_2137_p3;
wire   [0:0] xor_ln88_fu_2175_p2;
wire   [2:0] tmp_49_fu_2187_p4;
wire   [3:0] tmp_50_fu_2203_p4;
wire   [0:0] and_ln88_1_fu_2181_p2;
wire   [0:0] icmp_ln88_2_fu_2213_p2;
wire   [0:0] icmp_ln88_3_fu_2219_p2;
wire   [0:0] tmp_51_fu_2233_p3;
wire   [0:0] icmp_ln88_1_fu_2197_p2;
wire   [0:0] xor_ln88_32_fu_2241_p2;
wire   [0:0] and_ln88_2_fu_2247_p2;
wire   [0:0] select_ln88_fu_2225_p3;
wire   [0:0] xor_ln88_1_fu_2267_p2;
wire   [0:0] tmp_44_fu_2093_p3;
wire   [0:0] or_ln88_1_fu_2273_p2;
wire   [0:0] xor_ln88_2_fu_2279_p2;
wire   [0:0] select_ln88_1_fu_2253_p3;
wire   [0:0] and_ln88_3_fu_2261_p2;
wire   [0:0] and_ln88_5_fu_2291_p2;
wire   [0:0] or_ln88_24_fu_2297_p2;
wire   [0:0] xor_ln88_3_fu_2303_p2;
wire   [0:0] and_ln88_4_fu_2285_p2;
wire   [0:0] and_ln88_6_fu_2309_p2;
wire   [0:0] or_ln88_2_fu_2323_p2;
wire   [13:0] select_ln88_2_fu_2315_p3;
wire  signed [13:0] mul_ln88_1_fu_2340_p0;
wire  signed [27:0] sext_ln88_1_fu_2337_p1;
wire  signed [13:0] mul_ln88_1_fu_2340_p1;
wire   [27:0] mul_ln88_1_fu_2340_p2;
wire   [8:0] trunc_ln88_8_fu_2380_p1;
wire   [0:0] tmp_55_fu_2364_p3;
wire   [0:0] icmp_ln88_4_fu_2384_p2;
wire   [0:0] or_ln88_3_fu_2398_p2;
wire   [0:0] tmp_56_fu_2372_p3;
wire   [0:0] and_ln88_7_fu_2404_p2;
wire   [13:0] trunc_ln88_1_fu_2354_p4;
wire   [13:0] zext_ln88_1_fu_2410_p1;
wire   [13:0] add_ln88_1_fu_2414_p2;
wire   [0:0] tmp_58_fu_2420_p3;
wire   [0:0] tmp_57_fu_2390_p3;
wire   [0:0] xor_ln88_4_fu_2428_p2;
wire   [2:0] tmp_59_fu_2440_p4;
wire   [3:0] tmp_60_fu_2456_p4;
wire   [0:0] and_ln88_8_fu_2434_p2;
wire   [0:0] icmp_ln88_6_fu_2466_p2;
wire   [0:0] icmp_ln88_7_fu_2472_p2;
wire   [0:0] tmp_61_fu_2486_p3;
wire   [0:0] icmp_ln88_5_fu_2450_p2;
wire   [0:0] xor_ln88_33_fu_2494_p2;
wire   [0:0] and_ln88_9_fu_2500_p2;
wire   [0:0] select_ln88_4_fu_2478_p3;
wire   [0:0] xor_ln88_5_fu_2520_p2;
wire   [0:0] tmp_54_fu_2346_p3;
wire   [0:0] or_ln88_4_fu_2526_p2;
wire   [0:0] xor_ln88_6_fu_2532_p2;
wire   [0:0] select_ln88_5_fu_2506_p3;
wire   [0:0] and_ln88_10_fu_2514_p2;
wire   [0:0] and_ln88_12_fu_2544_p2;
wire   [0:0] or_ln88_25_fu_2550_p2;
wire   [0:0] xor_ln88_7_fu_2556_p2;
wire   [0:0] and_ln88_11_fu_2538_p2;
wire   [0:0] and_ln88_13_fu_2562_p2;
wire   [0:0] or_ln88_5_fu_2576_p2;
wire   [13:0] select_ln88_6_fu_2568_p3;
wire  signed [13:0] mul_ln88_2_fu_2593_p0;
wire  signed [27:0] sext_ln88_2_fu_2590_p1;
wire  signed [13:0] mul_ln88_2_fu_2593_p1;
wire   [27:0] mul_ln88_2_fu_2593_p2;
wire   [8:0] trunc_ln88_9_fu_2633_p1;
wire   [0:0] tmp_67_fu_2617_p3;
wire   [0:0] icmp_ln88_8_fu_2637_p2;
wire   [0:0] or_ln88_6_fu_2651_p2;
wire   [0:0] tmp_68_fu_2625_p3;
wire   [0:0] and_ln88_14_fu_2657_p2;
wire   [13:0] trunc_ln88_2_fu_2607_p4;
wire   [13:0] zext_ln88_2_fu_2663_p1;
wire   [13:0] add_ln88_2_fu_2667_p2;
wire   [0:0] tmp_70_fu_2673_p3;
wire   [0:0] tmp_69_fu_2643_p3;
wire   [0:0] xor_ln88_8_fu_2681_p2;
wire   [2:0] tmp_71_fu_2693_p4;
wire   [3:0] tmp_72_fu_2709_p4;
wire   [0:0] and_ln88_15_fu_2687_p2;
wire   [0:0] icmp_ln88_10_fu_2719_p2;
wire   [0:0] icmp_ln88_11_fu_2725_p2;
wire   [0:0] tmp_73_fu_2739_p3;
wire   [0:0] icmp_ln88_9_fu_2703_p2;
wire   [0:0] xor_ln88_34_fu_2747_p2;
wire   [0:0] and_ln88_16_fu_2753_p2;
wire   [0:0] select_ln88_8_fu_2731_p3;
wire   [0:0] xor_ln88_9_fu_2773_p2;
wire   [0:0] tmp_66_fu_2599_p3;
wire   [0:0] or_ln88_7_fu_2779_p2;
wire   [0:0] xor_ln88_10_fu_2785_p2;
wire   [0:0] select_ln88_9_fu_2759_p3;
wire   [0:0] and_ln88_17_fu_2767_p2;
wire   [0:0] and_ln88_19_fu_2797_p2;
wire   [0:0] or_ln88_26_fu_2803_p2;
wire   [0:0] xor_ln88_11_fu_2809_p2;
wire   [0:0] and_ln88_18_fu_2791_p2;
wire   [0:0] and_ln88_20_fu_2815_p2;
wire   [0:0] or_ln88_8_fu_2829_p2;
wire   [13:0] select_ln88_10_fu_2821_p3;
wire  signed [13:0] mul_ln88_3_fu_2846_p0;
wire  signed [27:0] sext_ln88_3_fu_2843_p1;
wire  signed [13:0] mul_ln88_3_fu_2846_p1;
wire   [27:0] mul_ln88_3_fu_2846_p2;
wire   [8:0] trunc_ln88_10_fu_2886_p1;
wire   [0:0] tmp_79_fu_2870_p3;
wire   [0:0] icmp_ln88_12_fu_2890_p2;
wire   [0:0] or_ln88_9_fu_2904_p2;
wire   [0:0] tmp_80_fu_2878_p3;
wire   [0:0] and_ln88_21_fu_2910_p2;
wire   [13:0] trunc_ln88_3_fu_2860_p4;
wire   [13:0] zext_ln88_3_fu_2916_p1;
wire   [13:0] add_ln88_3_fu_2920_p2;
wire   [0:0] tmp_82_fu_2926_p3;
wire   [0:0] tmp_81_fu_2896_p3;
wire   [0:0] xor_ln88_12_fu_2934_p2;
wire   [2:0] tmp_83_fu_2946_p4;
wire   [3:0] tmp_84_fu_2962_p4;
wire   [0:0] and_ln88_22_fu_2940_p2;
wire   [0:0] icmp_ln88_14_fu_2972_p2;
wire   [0:0] icmp_ln88_15_fu_2978_p2;
wire   [0:0] tmp_85_fu_2992_p3;
wire   [0:0] icmp_ln88_13_fu_2956_p2;
wire   [0:0] xor_ln88_35_fu_3000_p2;
wire   [0:0] and_ln88_23_fu_3006_p2;
wire   [0:0] select_ln88_12_fu_2984_p3;
wire   [0:0] xor_ln88_13_fu_3026_p2;
wire   [0:0] tmp_78_fu_2852_p3;
wire   [0:0] or_ln88_10_fu_3032_p2;
wire   [0:0] xor_ln88_14_fu_3038_p2;
wire   [0:0] select_ln88_13_fu_3012_p3;
wire   [0:0] and_ln88_24_fu_3020_p2;
wire   [0:0] and_ln88_26_fu_3050_p2;
wire   [0:0] or_ln88_27_fu_3056_p2;
wire   [0:0] xor_ln88_15_fu_3062_p2;
wire   [0:0] and_ln88_25_fu_3044_p2;
wire   [0:0] and_ln88_27_fu_3068_p2;
wire   [0:0] or_ln88_11_fu_3082_p2;
wire   [13:0] select_ln88_14_fu_3074_p3;
wire  signed [13:0] mul_ln88_4_fu_3099_p0;
wire  signed [27:0] sext_ln88_4_fu_3096_p1;
wire  signed [13:0] mul_ln88_4_fu_3099_p1;
wire   [27:0] mul_ln88_4_fu_3099_p2;
wire   [8:0] trunc_ln88_11_fu_3139_p1;
wire   [0:0] tmp_91_fu_3123_p3;
wire   [0:0] icmp_ln88_16_fu_3143_p2;
wire   [0:0] or_ln88_12_fu_3157_p2;
wire   [0:0] tmp_92_fu_3131_p3;
wire   [0:0] and_ln88_28_fu_3163_p2;
wire   [13:0] trunc_ln88_4_fu_3113_p4;
wire   [13:0] zext_ln88_4_fu_3169_p1;
wire   [13:0] add_ln88_4_fu_3173_p2;
wire   [0:0] tmp_94_fu_3179_p3;
wire   [0:0] tmp_93_fu_3149_p3;
wire   [0:0] xor_ln88_16_fu_3187_p2;
wire   [2:0] tmp_95_fu_3199_p4;
wire   [3:0] tmp_96_fu_3215_p4;
wire   [0:0] and_ln88_29_fu_3193_p2;
wire   [0:0] icmp_ln88_18_fu_3225_p2;
wire   [0:0] icmp_ln88_19_fu_3231_p2;
wire   [0:0] tmp_97_fu_3245_p3;
wire   [0:0] icmp_ln88_17_fu_3209_p2;
wire   [0:0] xor_ln88_36_fu_3253_p2;
wire   [0:0] and_ln88_30_fu_3259_p2;
wire   [0:0] select_ln88_16_fu_3237_p3;
wire   [0:0] xor_ln88_17_fu_3279_p2;
wire   [0:0] tmp_90_fu_3105_p3;
wire   [0:0] or_ln88_13_fu_3285_p2;
wire   [0:0] xor_ln88_18_fu_3291_p2;
wire   [0:0] select_ln88_17_fu_3265_p3;
wire   [0:0] and_ln88_31_fu_3273_p2;
wire   [0:0] and_ln88_33_fu_3303_p2;
wire   [0:0] or_ln88_28_fu_3309_p2;
wire   [0:0] xor_ln88_19_fu_3315_p2;
wire   [0:0] and_ln88_32_fu_3297_p2;
wire   [0:0] and_ln88_34_fu_3321_p2;
wire   [0:0] or_ln88_14_fu_3335_p2;
wire   [13:0] select_ln88_18_fu_3327_p3;
wire  signed [14:0] sext_ln89_1_fu_3352_p1;
wire  signed [14:0] sext_ln89_fu_3349_p1;
wire   [14:0] add_ln89_fu_3359_p2;
wire   [13:0] sum_cache2_1_fu_3355_p2;
wire   [0:0] tmp_62_fu_3365_p3;
wire   [0:0] tmp_63_fu_3373_p3;
wire   [0:0] xor_ln89_fu_3381_p2;
wire   [0:0] and_ln89_fu_3387_p2;
wire   [0:0] xor_ln89_1_fu_3393_p2;
wire   [13:0] select_ln89_fu_3399_p3;
wire  signed [13:0] sum_cache2_2_fu_3407_p3;
wire  signed [14:0] sext_ln89_3_fu_3419_p1;
wire  signed [14:0] sext_ln89_2_fu_3415_p1;
wire   [14:0] add_ln89_1_fu_3427_p2;
wire   [13:0] sum_cache2_3_fu_3422_p2;
wire   [0:0] tmp_74_fu_3433_p3;
wire   [0:0] tmp_75_fu_3441_p3;
wire   [0:0] xor_ln89_2_fu_3449_p2;
wire   [0:0] and_ln89_1_fu_3455_p2;
wire   [0:0] xor_ln89_3_fu_3461_p2;
wire   [13:0] select_ln89_2_fu_3467_p3;
wire  signed [13:0] sum_cache2_4_fu_3475_p3;
wire  signed [14:0] sext_ln89_5_fu_3487_p1;
wire  signed [14:0] sext_ln89_4_fu_3483_p1;
wire   [14:0] add_ln89_2_fu_3495_p2;
wire   [13:0] sum_cache2_5_fu_3490_p2;
wire   [0:0] tmp_86_fu_3501_p3;
wire   [0:0] tmp_87_fu_3509_p3;
wire   [0:0] xor_ln89_4_fu_3517_p2;
wire   [0:0] and_ln89_2_fu_3523_p2;
wire   [0:0] xor_ln89_5_fu_3529_p2;
wire   [13:0] select_ln89_4_fu_3535_p3;
wire  signed [13:0] sum_cache2_6_fu_3543_p3;
wire  signed [14:0] sext_ln89_7_fu_3555_p1;
wire  signed [14:0] sext_ln89_6_fu_3551_p1;
wire   [14:0] add_ln89_3_fu_3563_p2;
wire  signed [13:0] mul_ln88_5_fu_3588_p0;
wire  signed [27:0] sext_ln88_5_fu_3585_p1;
wire  signed [13:0] mul_ln88_5_fu_3588_p1;
wire   [27:0] mul_ln88_5_fu_3588_p2;
wire   [8:0] trunc_ln88_12_fu_3628_p1;
wire   [0:0] tmp_103_fu_3612_p3;
wire   [0:0] icmp_ln88_20_fu_3632_p2;
wire   [0:0] or_ln88_15_fu_3646_p2;
wire   [0:0] tmp_104_fu_3620_p3;
wire   [0:0] and_ln88_35_fu_3652_p2;
wire   [13:0] trunc_ln88_5_fu_3602_p4;
wire   [13:0] zext_ln88_5_fu_3658_p1;
wire   [13:0] add_ln88_5_fu_3662_p2;
wire   [0:0] tmp_106_fu_3668_p3;
wire   [0:0] tmp_105_fu_3638_p3;
wire   [0:0] xor_ln88_20_fu_3676_p2;
wire   [2:0] tmp_107_fu_3688_p4;
wire   [3:0] tmp_108_fu_3704_p4;
wire   [0:0] and_ln88_36_fu_3682_p2;
wire   [0:0] icmp_ln88_22_fu_3714_p2;
wire   [0:0] icmp_ln88_23_fu_3720_p2;
wire   [0:0] tmp_109_fu_3734_p3;
wire   [0:0] icmp_ln88_21_fu_3698_p2;
wire   [0:0] xor_ln88_37_fu_3742_p2;
wire   [0:0] and_ln88_37_fu_3748_p2;
wire   [0:0] select_ln88_20_fu_3726_p3;
wire   [0:0] xor_ln88_21_fu_3768_p2;
wire   [0:0] tmp_102_fu_3594_p3;
wire   [0:0] or_ln88_16_fu_3774_p2;
wire   [0:0] xor_ln88_22_fu_3780_p2;
wire   [0:0] select_ln88_21_fu_3754_p3;
wire   [0:0] and_ln88_38_fu_3762_p2;
wire   [0:0] and_ln88_40_fu_3792_p2;
wire   [0:0] or_ln88_29_fu_3798_p2;
wire   [0:0] xor_ln88_23_fu_3804_p2;
wire   [0:0] and_ln88_39_fu_3786_p2;
wire   [0:0] and_ln88_41_fu_3810_p2;
wire   [0:0] or_ln88_17_fu_3824_p2;
wire   [13:0] select_ln88_22_fu_3816_p3;
wire  signed [13:0] mul_ln88_6_fu_3841_p0;
wire  signed [27:0] sext_ln88_6_fu_3838_p1;
wire  signed [13:0] mul_ln88_6_fu_3841_p1;
wire   [27:0] mul_ln88_6_fu_3841_p2;
wire   [8:0] trunc_ln88_13_fu_3881_p1;
wire   [0:0] tmp_115_fu_3865_p3;
wire   [0:0] icmp_ln88_24_fu_3885_p2;
wire   [0:0] or_ln88_18_fu_3899_p2;
wire   [0:0] tmp_116_fu_3873_p3;
wire   [0:0] and_ln88_42_fu_3905_p2;
wire   [13:0] trunc_ln88_6_fu_3855_p4;
wire   [13:0] zext_ln88_6_fu_3911_p1;
wire   [13:0] add_ln88_6_fu_3915_p2;
wire   [0:0] tmp_118_fu_3921_p3;
wire   [0:0] tmp_117_fu_3891_p3;
wire   [0:0] xor_ln88_24_fu_3929_p2;
wire   [2:0] tmp_119_fu_3941_p4;
wire   [3:0] tmp_120_fu_3957_p4;
wire   [0:0] and_ln88_43_fu_3935_p2;
wire   [0:0] icmp_ln88_26_fu_3967_p2;
wire   [0:0] icmp_ln88_27_fu_3973_p2;
wire   [0:0] tmp_121_fu_3987_p3;
wire   [0:0] icmp_ln88_25_fu_3951_p2;
wire   [0:0] xor_ln88_38_fu_3995_p2;
wire   [0:0] and_ln88_44_fu_4001_p2;
wire   [0:0] select_ln88_24_fu_3979_p3;
wire   [0:0] xor_ln88_25_fu_4021_p2;
wire   [0:0] tmp_114_fu_3847_p3;
wire   [0:0] or_ln88_19_fu_4027_p2;
wire   [0:0] xor_ln88_26_fu_4033_p2;
wire   [0:0] select_ln88_25_fu_4007_p3;
wire   [0:0] and_ln88_45_fu_4015_p2;
wire   [0:0] and_ln88_47_fu_4045_p2;
wire   [0:0] or_ln88_30_fu_4051_p2;
wire   [0:0] xor_ln88_27_fu_4057_p2;
wire   [0:0] and_ln88_46_fu_4039_p2;
wire   [0:0] and_ln88_48_fu_4063_p2;
wire   [0:0] or_ln88_20_fu_4077_p2;
wire   [13:0] select_ln88_26_fu_4069_p3;
wire  signed [13:0] mul_ln88_7_fu_4094_p0;
wire  signed [27:0] sext_ln88_7_fu_4091_p1;
wire  signed [13:0] mul_ln88_7_fu_4094_p1;
wire   [27:0] mul_ln88_7_fu_4094_p2;
wire   [8:0] trunc_ln88_14_fu_4134_p1;
wire   [0:0] tmp_127_fu_4118_p3;
wire   [0:0] icmp_ln88_28_fu_4138_p2;
wire   [0:0] or_ln88_21_fu_4152_p2;
wire   [0:0] tmp_128_fu_4126_p3;
wire   [0:0] and_ln88_49_fu_4158_p2;
wire   [13:0] trunc_ln88_7_fu_4108_p4;
wire   [13:0] zext_ln88_7_fu_4164_p1;
wire   [13:0] add_ln88_7_fu_4168_p2;
wire   [0:0] tmp_130_fu_4174_p3;
wire   [0:0] tmp_129_fu_4144_p3;
wire   [0:0] xor_ln88_28_fu_4182_p2;
wire   [2:0] tmp_131_fu_4194_p4;
wire   [3:0] tmp_132_fu_4210_p4;
wire   [0:0] and_ln88_50_fu_4188_p2;
wire   [0:0] icmp_ln88_30_fu_4220_p2;
wire   [0:0] icmp_ln88_31_fu_4226_p2;
wire   [0:0] tmp_133_fu_4240_p3;
wire   [0:0] icmp_ln88_29_fu_4204_p2;
wire   [0:0] xor_ln88_39_fu_4248_p2;
wire   [0:0] and_ln88_51_fu_4254_p2;
wire   [0:0] select_ln88_28_fu_4232_p3;
wire   [0:0] xor_ln88_29_fu_4274_p2;
wire   [0:0] tmp_126_fu_4100_p3;
wire   [0:0] or_ln88_22_fu_4280_p2;
wire   [0:0] xor_ln88_30_fu_4286_p2;
wire   [0:0] select_ln88_29_fu_4260_p3;
wire   [0:0] and_ln88_52_fu_4268_p2;
wire   [0:0] and_ln88_54_fu_4298_p2;
wire   [0:0] or_ln88_31_fu_4304_p2;
wire   [0:0] xor_ln88_31_fu_4310_p2;
wire   [0:0] and_ln88_53_fu_4292_p2;
wire   [0:0] and_ln88_55_fu_4316_p2;
wire   [0:0] or_ln88_23_fu_4330_p2;
wire   [13:0] select_ln88_30_fu_4322_p3;
wire   [0:0] xor_ln89_6_fu_4344_p2;
wire   [0:0] and_ln89_3_fu_4349_p2;
wire   [0:0] xor_ln89_7_fu_4354_p2;
wire   [13:0] select_ln89_6_fu_4358_p3;
wire  signed [13:0] sum_cache2_8_fu_4366_p3;
wire  signed [14:0] sext_ln89_9_fu_4377_p1;
wire  signed [14:0] sext_ln89_8_fu_4373_p1;
wire   [14:0] add_ln89_4_fu_4385_p2;
wire   [13:0] sum_cache2_9_fu_4380_p2;
wire   [0:0] tmp_110_fu_4391_p3;
wire   [0:0] tmp_111_fu_4399_p3;
wire   [0:0] xor_ln89_8_fu_4407_p2;
wire   [0:0] and_ln89_4_fu_4413_p2;
wire   [0:0] xor_ln89_9_fu_4419_p2;
wire   [13:0] select_ln89_8_fu_4425_p3;
wire  signed [13:0] sum_cache2_10_fu_4433_p3;
wire  signed [14:0] sext_ln89_11_fu_4445_p1;
wire  signed [14:0] sext_ln89_10_fu_4441_p1;
wire   [14:0] add_ln89_5_fu_4453_p2;
wire   [13:0] sum_cache2_11_fu_4448_p2;
wire   [0:0] tmp_122_fu_4459_p3;
wire   [0:0] tmp_123_fu_4467_p3;
wire   [0:0] xor_ln89_10_fu_4475_p2;
wire   [0:0] and_ln89_5_fu_4481_p2;
wire   [0:0] xor_ln89_11_fu_4487_p2;
wire   [13:0] select_ln89_10_fu_4493_p3;
wire  signed [13:0] sum_cache2_12_fu_4501_p3;
wire  signed [14:0] sext_ln89_13_fu_4513_p1;
wire  signed [14:0] sext_ln89_12_fu_4509_p1;
wire   [14:0] add_ln89_6_fu_4521_p2;
wire   [13:0] sum_cache2_13_fu_4516_p2;
wire   [0:0] tmp_134_fu_4527_p3;
wire   [0:0] tmp_135_fu_4535_p3;
wire   [0:0] xor_ln89_12_fu_4543_p2;
wire   [0:0] and_ln89_6_fu_4549_p2;
wire   [0:0] xor_ln89_13_fu_4555_p2;
wire   [13:0] select_ln89_12_fu_4561_p3;
wire   [10:0] trunc_ln4_fu_4589_p4;
wire   [8:0] tmp_35_fu_4616_p3;
wire   [0:0] tmp_137_fu_4602_p3;
wire   [0:0] icmp_ln91_fu_4623_p2;
wire   [0:0] or_ln91_fu_4629_p2;
wire   [0:0] tmp_138_fu_4609_p3;
wire   [0:0] and_ln91_fu_4635_p2;
wire  signed [11:0] sext_ln91_fu_4598_p1;
wire   [11:0] zext_ln91_fu_4641_p1;
wire  signed [11:0] add_ln91_fu_4645_p2;
wire   [0:0] tmp_139_fu_4655_p3;
wire   [0:0] xor_ln91_fu_4663_p2;
wire   [0:0] or_ln91_2_fu_4668_p2;
wire   [0:0] xor_ln91_1_fu_4674_p2;
wire   [0:0] xor_ln91_2_fu_4679_p2;
wire   [0:0] or_ln91_1_fu_4685_p2;
wire   [0:0] and_ln91_1_fu_4691_p2;
wire  signed [13:0] sext_ln91_1_fu_4651_p1;
wire   [13:0] var_fu_4697_p3;
wire   [12:0] trunc_ln93_fu_4705_p1;
wire   [0:0] tmp_140_fu_4717_p3;
wire   [14:0] tmp_37_cast_fu_4709_p3;
wire   [14:0] index_fu_4725_p3;
wire   [2:0] tmp_141_fu_4737_p4;
wire   [0:0] icmp_ln96_fu_4747_p2;
wire   [11:0] trunc_ln93_1_fu_4733_p1;
wire   [11:0] index_1_fu_4753_p3;
wire   [7:0] mul_ln102_fu_4773_p1;
wire   [21:0] zext_ln102_fu_4769_p1;
wire   [7:0] mul_ln102_2_fu_4782_p1;
wire   [7:0] mul_ln102_4_fu_4791_p1;
wire   [7:0] mul_ln102_6_fu_4800_p1;
wire   [7:0] mul_ln102_8_fu_4809_p1;
wire   [7:0] mul_ln102_10_fu_4818_p1;
wire   [7:0] mul_ln102_12_fu_4827_p1;
wire   [7:0] mul_ln102_14_fu_4836_p1;
wire  signed [32:0] grp_fu_5018_p3;
wire   [29:0] trunc_ln6_fu_4845_p4;
wire  signed [31:0] grp_fu_5027_p3;
wire   [28:0] trunc_ln102_1_fu_4861_p4;
wire  signed [31:0] grp_fu_5036_p3;
wire   [28:0] trunc_ln102_2_fu_4877_p4;
wire  signed [32:0] trunc_ln102_3_fu_4893_p1;
wire   [32:0] grp_fu_5045_p3;
wire   [29:0] trunc_ln102_3_fu_4893_p4;
wire  signed [31:0] grp_fu_5054_p3;
wire   [28:0] trunc_ln102_4_fu_4909_p4;
wire  signed [31:0] trunc_ln102_5_fu_4925_p1;
wire   [31:0] grp_fu_5063_p3;
wire   [28:0] trunc_ln102_5_fu_4925_p4;
wire  signed [32:0] grp_fu_5072_p3;
wire   [29:0] trunc_ln102_6_fu_4941_p4;
wire  signed [32:0] trunc_ln102_7_fu_4957_p1;
wire   [32:0] grp_fu_5081_p3;
wire   [29:0] trunc_ln102_7_fu_4957_p4;
wire  signed [32:0] sext_ln102_3_fu_4854_p1;
wire  signed [32:0] sext_ln102_7_fu_4870_p1;
wire  signed [32:0] sext_ln102_11_fu_4886_p1;
wire  signed [32:0] sext_ln102_15_fu_4902_p1;
wire  signed [32:0] sext_ln102_17_fu_4918_p1;
wire  signed [32:0] sext_ln102_19_fu_4934_p1;
wire  signed [32:0] sext_ln102_21_fu_4950_p1;
wire  signed [32:0] sext_ln102_23_fu_4966_p1;
wire   [10:0] grp_fu_5018_p1;
wire  signed [20:0] grp_fu_5018_p2;
wire   [9:0] grp_fu_5027_p1;
wire  signed [19:0] grp_fu_5027_p2;
wire   [9:0] grp_fu_5036_p1;
wire  signed [19:0] grp_fu_5036_p2;
wire   [10:0] grp_fu_5045_p1;
wire   [17:0] grp_fu_5045_p2;
wire   [9:0] grp_fu_5054_p1;
wire  signed [20:0] grp_fu_5054_p2;
wire   [9:0] grp_fu_5063_p1;
wire   [19:0] grp_fu_5063_p2;
wire   [10:0] grp_fu_5072_p1;
wire  signed [20:0] grp_fu_5072_p2;
wire   [10:0] grp_fu_5081_p1;
wire   [16:0] grp_fu_5081_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to7;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
end

myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
invert_sqr_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(invert_sqr_table_address0),
    .ce0(invert_sqr_table_ce0),
    .q0(invert_sqr_table_q0)
);

myproject_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_14s_14s_28_1_1_U82(
    .din0(mul_ln88_fu_2087_p0),
    .din1(mul_ln88_fu_2087_p1),
    .dout(mul_ln88_fu_2087_p2)
);

myproject_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_14s_14s_28_1_1_U83(
    .din0(mul_ln88_1_fu_2340_p0),
    .din1(mul_ln88_1_fu_2340_p1),
    .dout(mul_ln88_1_fu_2340_p2)
);

myproject_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_14s_14s_28_1_1_U84(
    .din0(mul_ln88_2_fu_2593_p0),
    .din1(mul_ln88_2_fu_2593_p1),
    .dout(mul_ln88_2_fu_2593_p2)
);

myproject_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_14s_14s_28_1_1_U85(
    .din0(mul_ln88_3_fu_2846_p0),
    .din1(mul_ln88_3_fu_2846_p1),
    .dout(mul_ln88_3_fu_2846_p2)
);

myproject_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_14s_14s_28_1_1_U86(
    .din0(mul_ln88_4_fu_3099_p0),
    .din1(mul_ln88_4_fu_3099_p1),
    .dout(mul_ln88_4_fu_3099_p2)
);

myproject_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_14s_14s_28_1_1_U87(
    .din0(mul_ln88_5_fu_3588_p0),
    .din1(mul_ln88_5_fu_3588_p1),
    .dout(mul_ln88_5_fu_3588_p2)
);

myproject_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_14s_14s_28_1_1_U88(
    .din0(mul_ln88_6_fu_3841_p0),
    .din1(mul_ln88_6_fu_3841_p1),
    .dout(mul_ln88_6_fu_3841_p2)
);

myproject_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_14s_14s_28_1_1_U89(
    .din0(mul_ln88_7_fu_4094_p0),
    .din1(mul_ln88_7_fu_4094_p1),
    .dout(mul_ln88_7_fu_4094_p2)
);

myproject_mul_14s_8ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 22 ))
mul_14s_8ns_22_1_1_U90(
    .din0(select_ln87_1_reg_5179_pp0_iter6_reg),
    .din1(mul_ln102_fu_4773_p1),
    .dout(mul_ln102_fu_4773_p2)
);

myproject_mul_14s_8ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 22 ))
mul_14s_8ns_22_1_1_U91(
    .din0(select_ln87_3_reg_5185_pp0_iter6_reg),
    .din1(mul_ln102_2_fu_4782_p1),
    .dout(mul_ln102_2_fu_4782_p2)
);

myproject_mul_14s_8ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 22 ))
mul_14s_8ns_22_1_1_U92(
    .din0(select_ln87_5_reg_5191_pp0_iter6_reg),
    .din1(mul_ln102_4_fu_4791_p1),
    .dout(mul_ln102_4_fu_4791_p2)
);

myproject_mul_14s_8ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 22 ))
mul_14s_8ns_22_1_1_U93(
    .din0(select_ln87_7_reg_5197_pp0_iter6_reg),
    .din1(mul_ln102_6_fu_4800_p1),
    .dout(mul_ln102_6_fu_4800_p2)
);

myproject_mul_14s_8ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 22 ))
mul_14s_8ns_22_1_1_U94(
    .din0(select_ln87_9_reg_5203_pp0_iter6_reg),
    .din1(mul_ln102_8_fu_4809_p1),
    .dout(mul_ln102_8_fu_4809_p2)
);

myproject_mul_14s_8ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 22 ))
mul_14s_8ns_22_1_1_U95(
    .din0(select_ln87_11_reg_5209_pp0_iter6_reg),
    .din1(mul_ln102_10_fu_4818_p1),
    .dout(mul_ln102_10_fu_4818_p2)
);

myproject_mul_14s_8ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 22 ))
mul_14s_8ns_22_1_1_U96(
    .din0(select_ln87_13_reg_5215_pp0_iter6_reg),
    .din1(mul_ln102_12_fu_4827_p1),
    .dout(mul_ln102_12_fu_4827_p2)
);

myproject_mul_14s_8ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 22 ))
mul_14s_8ns_22_1_1_U97(
    .din0(select_ln87_15_reg_5221_pp0_iter6_reg),
    .din1(mul_ln102_14_fu_4836_p1),
    .dout(mul_ln102_14_fu_4836_p2)
);

myproject_mac_muladd_22s_11ns_21s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 33 ))
mac_muladd_22s_11ns_21s_33_1_1_U98(
    .din0(mul_ln102_reg_5315),
    .din1(grp_fu_5018_p1),
    .din2(grp_fu_5018_p2),
    .dout(grp_fu_5018_p3)
);

myproject_mac_muladd_22s_10ns_20s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 32 ))
mac_muladd_22s_10ns_20s_32_1_1_U99(
    .din0(mul_ln102_2_reg_5320),
    .din1(grp_fu_5027_p1),
    .din2(grp_fu_5027_p2),
    .dout(grp_fu_5027_p3)
);

myproject_mac_muladd_22s_10ns_20s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 32 ))
mac_muladd_22s_10ns_20s_32_1_1_U100(
    .din0(mul_ln102_4_reg_5325),
    .din1(grp_fu_5036_p1),
    .din2(grp_fu_5036_p2),
    .dout(grp_fu_5036_p3)
);

myproject_mac_muladd_22s_11ns_18ns_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 33 ))
mac_muladd_22s_11ns_18ns_33_1_1_U101(
    .din0(mul_ln102_6_reg_5330),
    .din1(grp_fu_5045_p1),
    .din2(grp_fu_5045_p2),
    .dout(grp_fu_5045_p3)
);

myproject_mac_muladd_22s_10ns_21s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 32 ))
mac_muladd_22s_10ns_21s_32_1_1_U102(
    .din0(mul_ln102_8_reg_5335),
    .din1(grp_fu_5054_p1),
    .din2(grp_fu_5054_p2),
    .dout(grp_fu_5054_p3)
);

myproject_mac_muladd_22s_10ns_20ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 32 ))
mac_muladd_22s_10ns_20ns_32_1_1_U103(
    .din0(mul_ln102_10_reg_5340),
    .din1(grp_fu_5063_p1),
    .din2(grp_fu_5063_p2),
    .dout(grp_fu_5063_p3)
);

myproject_mac_muladd_22s_11ns_21s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 33 ))
mac_muladd_22s_11ns_21s_33_1_1_U104(
    .din0(mul_ln102_12_reg_5345),
    .din1(grp_fu_5072_p1),
    .din2(grp_fu_5072_p2),
    .dout(grp_fu_5072_p3)
);

myproject_mac_muladd_22s_11ns_17ns_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 33 ))
mac_muladd_22s_11ns_17ns_33_1_1_U105(
    .din0(mul_ln102_14_reg_5350),
    .din1(grp_fu_5081_p1),
    .din2(grp_fu_5081_p2),
    .dout(grp_fu_5081_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln81_3_reg_5115 <= add_ln81_3_fu_923_p2;
        add_ln83_reg_5168 <= add_ln83_fu_1551_p2;
        select_ln81_19_reg_5132 <= select_ln81_19_fu_1037_p3;
        select_ln81_23_reg_5137 <= select_ln81_23_fu_1137_p3;
        select_ln81_27_reg_5142 <= select_ln81_27_fu_1237_p3;
        sext_ln81_11_reg_5152 <= sext_ln81_11_fu_1349_p1;
        sext_ln81_13_reg_5157 <= sext_ln81_13_fu_1416_p1;
        sext_ln81_1_reg_5095 <= sext_ln81_1_fu_415_p1;
        sext_ln81_1_reg_5095_pp0_iter1_reg <= sext_ln81_1_reg_5095;
        sext_ln81_3_reg_5100 <= sext_ln81_3_fu_583_p1;
        sext_ln81_3_reg_5100_pp0_iter1_reg <= sext_ln81_3_reg_5100;
        sext_ln81_5_reg_5105 <= sext_ln81_5_fu_751_p1;
        sext_ln81_5_reg_5105_pp0_iter1_reg <= sext_ln81_5_reg_5105;
        sext_ln81_7_reg_5110 <= sext_ln81_7_fu_919_p1;
        sext_ln81_7_reg_5110_pp0_iter1_reg <= sext_ln81_7_reg_5110;
        sext_ln81_9_reg_5147 <= sext_ln81_9_fu_1282_p1;
        sext_ln81_reg_5090 <= sext_ln81_fu_411_p1;
        sext_ln81_reg_5090_pp0_iter1_reg <= sext_ln81_reg_5090;
        tmp_20_reg_5120 <= add_ln81_3_fu_923_p2[32'd14];
        tmp_21_reg_5126 <= add_ln81_3_fu_923_p2[32'd13];
        tmp_38_reg_5162 <= sum_cache_14_fu_1471_p3[32'd13];
        tmp_41_reg_5173 <= add_ln83_fu_1551_p2[32'd11];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        diff_2_reg_5239 <= diff_2_fu_2835_p3;
        diff_3_reg_5245 <= diff_3_fu_3088_p3;
        diff_4_reg_5251 <= diff_4_fu_3341_p3;
        diff_5_reg_5274 <= diff_5_fu_3830_p3;
        diff_6_reg_5280 <= diff_6_fu_4083_p3;
        diff_7_reg_5286 <= diff_7_fu_4336_p3;
        diff_8_reg_5227 <= diff_8_fu_2329_p3;
        diff_reg_5233 <= diff_fu_2582_p3;
        mul_ln102_10_reg_5340 <= mul_ln102_10_fu_4818_p2;
        mul_ln102_12_reg_5345 <= mul_ln102_12_fu_4827_p2;
        mul_ln102_14_reg_5350 <= mul_ln102_14_fu_4836_p2;
        mul_ln102_2_reg_5320 <= mul_ln102_2_fu_4782_p2;
        mul_ln102_4_reg_5325 <= mul_ln102_4_fu_4791_p2;
        mul_ln102_6_reg_5330 <= mul_ln102_6_fu_4800_p2;
        mul_ln102_8_reg_5335 <= mul_ln102_8_fu_4809_p2;
        mul_ln102_reg_5315 <= mul_ln102_fu_4773_p2;
        select_ln87_11_reg_5209 <= select_ln87_11_fu_1958_p3;
        select_ln87_11_reg_5209_pp0_iter3_reg <= select_ln87_11_reg_5209;
        select_ln87_11_reg_5209_pp0_iter4_reg <= select_ln87_11_reg_5209_pp0_iter3_reg;
        select_ln87_11_reg_5209_pp0_iter5_reg <= select_ln87_11_reg_5209_pp0_iter4_reg;
        select_ln87_11_reg_5209_pp0_iter6_reg <= select_ln87_11_reg_5209_pp0_iter5_reg;
        select_ln87_13_reg_5215 <= select_ln87_13_fu_2017_p3;
        select_ln87_13_reg_5215_pp0_iter3_reg <= select_ln87_13_reg_5215;
        select_ln87_13_reg_5215_pp0_iter4_reg <= select_ln87_13_reg_5215_pp0_iter3_reg;
        select_ln87_13_reg_5215_pp0_iter5_reg <= select_ln87_13_reg_5215_pp0_iter4_reg;
        select_ln87_13_reg_5215_pp0_iter6_reg <= select_ln87_13_reg_5215_pp0_iter5_reg;
        select_ln87_15_reg_5221 <= select_ln87_15_fu_2076_p3;
        select_ln87_15_reg_5221_pp0_iter3_reg <= select_ln87_15_reg_5221;
        select_ln87_15_reg_5221_pp0_iter4_reg <= select_ln87_15_reg_5221_pp0_iter3_reg;
        select_ln87_15_reg_5221_pp0_iter5_reg <= select_ln87_15_reg_5221_pp0_iter4_reg;
        select_ln87_15_reg_5221_pp0_iter6_reg <= select_ln87_15_reg_5221_pp0_iter5_reg;
        select_ln87_1_reg_5179 <= select_ln87_1_fu_1663_p3;
        select_ln87_1_reg_5179_pp0_iter3_reg <= select_ln87_1_reg_5179;
        select_ln87_1_reg_5179_pp0_iter4_reg <= select_ln87_1_reg_5179_pp0_iter3_reg;
        select_ln87_1_reg_5179_pp0_iter5_reg <= select_ln87_1_reg_5179_pp0_iter4_reg;
        select_ln87_1_reg_5179_pp0_iter6_reg <= select_ln87_1_reg_5179_pp0_iter5_reg;
        select_ln87_3_reg_5185 <= select_ln87_3_fu_1722_p3;
        select_ln87_3_reg_5185_pp0_iter3_reg <= select_ln87_3_reg_5185;
        select_ln87_3_reg_5185_pp0_iter4_reg <= select_ln87_3_reg_5185_pp0_iter3_reg;
        select_ln87_3_reg_5185_pp0_iter5_reg <= select_ln87_3_reg_5185_pp0_iter4_reg;
        select_ln87_3_reg_5185_pp0_iter6_reg <= select_ln87_3_reg_5185_pp0_iter5_reg;
        select_ln87_5_reg_5191 <= select_ln87_5_fu_1781_p3;
        select_ln87_5_reg_5191_pp0_iter3_reg <= select_ln87_5_reg_5191;
        select_ln87_5_reg_5191_pp0_iter4_reg <= select_ln87_5_reg_5191_pp0_iter3_reg;
        select_ln87_5_reg_5191_pp0_iter5_reg <= select_ln87_5_reg_5191_pp0_iter4_reg;
        select_ln87_5_reg_5191_pp0_iter6_reg <= select_ln87_5_reg_5191_pp0_iter5_reg;
        select_ln87_7_reg_5197 <= select_ln87_7_fu_1840_p3;
        select_ln87_7_reg_5197_pp0_iter3_reg <= select_ln87_7_reg_5197;
        select_ln87_7_reg_5197_pp0_iter4_reg <= select_ln87_7_reg_5197_pp0_iter3_reg;
        select_ln87_7_reg_5197_pp0_iter5_reg <= select_ln87_7_reg_5197_pp0_iter4_reg;
        select_ln87_7_reg_5197_pp0_iter6_reg <= select_ln87_7_reg_5197_pp0_iter5_reg;
        select_ln87_9_reg_5203 <= select_ln87_9_fu_1899_p3;
        select_ln87_9_reg_5203_pp0_iter3_reg <= select_ln87_9_reg_5203;
        select_ln87_9_reg_5203_pp0_iter4_reg <= select_ln87_9_reg_5203_pp0_iter3_reg;
        select_ln87_9_reg_5203_pp0_iter5_reg <= select_ln87_9_reg_5203_pp0_iter4_reg;
        select_ln87_9_reg_5203_pp0_iter6_reg <= select_ln87_9_reg_5203_pp0_iter5_reg;
        sum_cache2_14_reg_5292 <= sum_cache2_14_fu_4569_p3;
        sum_cache2_7_reg_5257 <= sum_cache2_7_fu_3558_p2;
        tmp_136_reg_5299 <= sum_cache2_14_fu_4569_p3[32'd13];
        tmp_98_reg_5262 <= add_ln89_3_fu_3563_p2[32'd14];
        tmp_99_reg_5268 <= sum_cache2_7_fu_3558_p2[32'd13];
        trunc_ln91_reg_5305 <= trunc_ln91_fu_4585_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to7 = 1'b1;
    end else begin
        ap_idle_pp0_0to7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to7 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_ce))) begin
        invert_sqr_table_ce0 = 1'b1;
    end else begin
        invert_sqr_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln81_1_fu_587_p2 = ($signed(sext_ln81_2_fu_579_p1) + $signed(sext_ln81_3_fu_583_p1));

assign add_ln81_2_fu_755_p2 = ($signed(sext_ln81_4_fu_747_p1) + $signed(sext_ln81_5_fu_751_p1));

assign add_ln81_3_fu_923_p2 = ($signed(sext_ln81_6_fu_915_p1) + $signed(sext_ln81_7_fu_919_p1));

assign add_ln81_4_fu_1285_p2 = ($signed(sext_ln81_8_fu_1278_p1) + $signed(sext_ln81_9_fu_1282_p1));

assign add_ln81_5_fu_1352_p2 = ($signed(sext_ln81_10_fu_1345_p1) + $signed(sext_ln81_11_fu_1349_p1));

assign add_ln81_6_fu_1419_p2 = ($signed(sext_ln81_12_fu_1412_p1) + $signed(sext_ln81_13_fu_1416_p1));

assign add_ln81_fu_419_p2 = ($signed(sext_ln81_1_fu_415_p1) + $signed(sext_ln81_fu_411_p1));

assign add_ln83_fu_1551_p2 = ($signed(sext_ln83_fu_1497_p1) + $signed(zext_ln83_fu_1547_p1));

assign add_ln88_1_fu_2414_p2 = (trunc_ln88_1_fu_2354_p4 + zext_ln88_1_fu_2410_p1);

assign add_ln88_2_fu_2667_p2 = (trunc_ln88_2_fu_2607_p4 + zext_ln88_2_fu_2663_p1);

assign add_ln88_3_fu_2920_p2 = (trunc_ln88_3_fu_2860_p4 + zext_ln88_3_fu_2916_p1);

assign add_ln88_4_fu_3173_p2 = (trunc_ln88_4_fu_3113_p4 + zext_ln88_4_fu_3169_p1);

assign add_ln88_5_fu_3662_p2 = (trunc_ln88_5_fu_3602_p4 + zext_ln88_5_fu_3658_p1);

assign add_ln88_6_fu_3915_p2 = (trunc_ln88_6_fu_3855_p4 + zext_ln88_6_fu_3911_p1);

assign add_ln88_7_fu_4168_p2 = (trunc_ln88_7_fu_4108_p4 + zext_ln88_7_fu_4164_p1);

assign add_ln88_fu_2161_p2 = (trunc_ln3_fu_2101_p4 + zext_ln88_fu_2157_p1);

assign add_ln89_1_fu_3427_p2 = ($signed(sext_ln89_3_fu_3419_p1) + $signed(sext_ln89_2_fu_3415_p1));

assign add_ln89_2_fu_3495_p2 = ($signed(sext_ln89_5_fu_3487_p1) + $signed(sext_ln89_4_fu_3483_p1));

assign add_ln89_3_fu_3563_p2 = ($signed(sext_ln89_7_fu_3555_p1) + $signed(sext_ln89_6_fu_3551_p1));

assign add_ln89_4_fu_4385_p2 = ($signed(sext_ln89_9_fu_4377_p1) + $signed(sext_ln89_8_fu_4373_p1));

assign add_ln89_5_fu_4453_p2 = ($signed(sext_ln89_11_fu_4445_p1) + $signed(sext_ln89_10_fu_4441_p1));

assign add_ln89_6_fu_4521_p2 = ($signed(sext_ln89_13_fu_4513_p1) + $signed(sext_ln89_12_fu_4509_p1));

assign add_ln89_fu_3359_p2 = ($signed(sext_ln89_1_fu_3352_p1) + $signed(sext_ln89_fu_3349_p1));

assign add_ln91_fu_4645_p2 = ($signed(sext_ln91_fu_4598_p1) + $signed(zext_ln91_fu_4641_p1));

assign and_ln81_10_fu_787_p2 = (xor_ln81_12_fu_781_p2 & tmp_16_fu_773_p3);

assign and_ln81_11_fu_863_p2 = (xor_ln81_14_fu_857_p2 & or_ln81_12_fu_851_p2);

assign and_ln81_12_fu_887_p2 = (tmp_17_fu_815_p3 & or_ln81_13_fu_881_p2);

assign and_ln81_13_fu_1253_p2 = (xor_ln81_16_fu_1248_p2 & tmp_21_reg_5126);

assign and_ln81_14_fu_993_p2 = (xor_ln81_18_fu_987_p2 & or_ln81_15_fu_981_p2);

assign and_ln81_15_fu_1017_p2 = (tmp_22_fu_945_p3 & or_ln81_16_fu_1011_p2);

assign and_ln81_16_fu_1317_p2 = (xor_ln81_20_fu_1311_p2 & tmp_26_fu_1303_p3);

assign and_ln81_17_fu_1093_p2 = (xor_ln81_22_fu_1087_p2 & or_ln81_18_fu_1081_p2);

assign and_ln81_18_fu_1117_p2 = (tmp_27_fu_1045_p3 & or_ln81_19_fu_1111_p2);

assign and_ln81_19_fu_1384_p2 = (xor_ln81_24_fu_1378_p2 & tmp_31_fu_1370_p3);

assign and_ln81_1_fu_283_p2 = (tmp_fu_211_p3 & or_ln81_1_fu_277_p2);

assign and_ln81_20_fu_1193_p2 = (xor_ln81_26_fu_1187_p2 & or_ln81_21_fu_1181_p2);

assign and_ln81_21_fu_1217_p2 = (tmp_32_fu_1145_p3 & or_ln81_22_fu_1211_p2);

assign and_ln81_22_fu_1451_p2 = (xor_ln81_28_fu_1445_p2 & tmp_37_fu_1437_p3);

assign and_ln81_2_fu_359_p2 = (xor_ln81_2_fu_353_p2 & or_ln81_3_fu_347_p2);

assign and_ln81_3_fu_383_p2 = (tmp_2_fu_311_p3 & or_ln81_4_fu_377_p2);

assign and_ln81_4_fu_451_p2 = (xor_ln81_4_fu_445_p2 & tmp_5_fu_437_p3);

assign and_ln81_5_fu_527_p2 = (xor_ln81_6_fu_521_p2 & or_ln81_6_fu_515_p2);

assign and_ln81_6_fu_551_p2 = (tmp_6_fu_479_p3 & or_ln81_7_fu_545_p2);

assign and_ln81_7_fu_619_p2 = (xor_ln81_8_fu_613_p2 & tmp_11_fu_605_p3);

assign and_ln81_8_fu_695_p2 = (xor_ln81_10_fu_689_p2 & or_ln81_9_fu_683_p2);

assign and_ln81_9_fu_719_p2 = (tmp_12_fu_647_p3 & or_ln81_10_fu_713_p2);

assign and_ln81_fu_259_p2 = (xor_ln81_fu_253_p2 & or_ln81_fu_247_p2);

assign and_ln83_1_fu_1594_p2 = (xor_ln83_fu_1568_p2 & or_ln83_1_fu_1589_p2);

assign and_ln83_fu_1541_p2 = (tmp_40_fu_1509_p3 & or_ln83_fu_1535_p2);

assign and_ln87_1_fu_1702_p2 = (xor_ln87_2_fu_1696_p2 & tmp_53_fu_1688_p3);

assign and_ln87_2_fu_1761_p2 = (xor_ln87_4_fu_1755_p2 & tmp_65_fu_1747_p3);

assign and_ln87_3_fu_1820_p2 = (xor_ln87_6_fu_1814_p2 & tmp_77_fu_1806_p3);

assign and_ln87_4_fu_1879_p2 = (xor_ln87_8_fu_1873_p2 & tmp_89_fu_1865_p3);

assign and_ln87_5_fu_1938_p2 = (xor_ln87_10_fu_1932_p2 & tmp_101_fu_1924_p3);

assign and_ln87_6_fu_1997_p2 = (xor_ln87_12_fu_1991_p2 & tmp_113_fu_1983_p3);

assign and_ln87_7_fu_2056_p2 = (xor_ln87_14_fu_2050_p2 & tmp_125_fu_2042_p3);

assign and_ln87_fu_1643_p2 = (xor_ln87_fu_1637_p2 & tmp_43_fu_1629_p3);

assign and_ln88_10_fu_2514_p2 = (icmp_ln88_6_fu_2466_p2 & and_ln88_8_fu_2434_p2);

assign and_ln88_11_fu_2538_p2 = (xor_ln88_6_fu_2532_p2 & or_ln88_4_fu_2526_p2);

assign and_ln88_12_fu_2544_p2 = (tmp_58_fu_2420_p3 & select_ln88_5_fu_2506_p3);

assign and_ln88_13_fu_2562_p2 = (xor_ln88_7_fu_2556_p2 & tmp_54_fu_2346_p3);

assign and_ln88_14_fu_2657_p2 = (tmp_68_fu_2625_p3 & or_ln88_6_fu_2651_p2);

assign and_ln88_15_fu_2687_p2 = (xor_ln88_8_fu_2681_p2 & tmp_69_fu_2643_p3);

assign and_ln88_16_fu_2753_p2 = (xor_ln88_34_fu_2747_p2 & icmp_ln88_9_fu_2703_p2);

assign and_ln88_17_fu_2767_p2 = (icmp_ln88_10_fu_2719_p2 & and_ln88_15_fu_2687_p2);

assign and_ln88_18_fu_2791_p2 = (xor_ln88_10_fu_2785_p2 & or_ln88_7_fu_2779_p2);

assign and_ln88_19_fu_2797_p2 = (tmp_70_fu_2673_p3 & select_ln88_9_fu_2759_p3);

assign and_ln88_1_fu_2181_p2 = (xor_ln88_fu_2175_p2 & tmp_47_fu_2137_p3);

assign and_ln88_20_fu_2815_p2 = (xor_ln88_11_fu_2809_p2 & tmp_66_fu_2599_p3);

assign and_ln88_21_fu_2910_p2 = (tmp_80_fu_2878_p3 & or_ln88_9_fu_2904_p2);

assign and_ln88_22_fu_2940_p2 = (xor_ln88_12_fu_2934_p2 & tmp_81_fu_2896_p3);

assign and_ln88_23_fu_3006_p2 = (xor_ln88_35_fu_3000_p2 & icmp_ln88_13_fu_2956_p2);

assign and_ln88_24_fu_3020_p2 = (icmp_ln88_14_fu_2972_p2 & and_ln88_22_fu_2940_p2);

assign and_ln88_25_fu_3044_p2 = (xor_ln88_14_fu_3038_p2 & or_ln88_10_fu_3032_p2);

assign and_ln88_26_fu_3050_p2 = (tmp_82_fu_2926_p3 & select_ln88_13_fu_3012_p3);

assign and_ln88_27_fu_3068_p2 = (xor_ln88_15_fu_3062_p2 & tmp_78_fu_2852_p3);

assign and_ln88_28_fu_3163_p2 = (tmp_92_fu_3131_p3 & or_ln88_12_fu_3157_p2);

assign and_ln88_29_fu_3193_p2 = (xor_ln88_16_fu_3187_p2 & tmp_93_fu_3149_p3);

assign and_ln88_2_fu_2247_p2 = (xor_ln88_32_fu_2241_p2 & icmp_ln88_1_fu_2197_p2);

assign and_ln88_30_fu_3259_p2 = (xor_ln88_36_fu_3253_p2 & icmp_ln88_17_fu_3209_p2);

assign and_ln88_31_fu_3273_p2 = (icmp_ln88_18_fu_3225_p2 & and_ln88_29_fu_3193_p2);

assign and_ln88_32_fu_3297_p2 = (xor_ln88_18_fu_3291_p2 & or_ln88_13_fu_3285_p2);

assign and_ln88_33_fu_3303_p2 = (tmp_94_fu_3179_p3 & select_ln88_17_fu_3265_p3);

assign and_ln88_34_fu_3321_p2 = (xor_ln88_19_fu_3315_p2 & tmp_90_fu_3105_p3);

assign and_ln88_35_fu_3652_p2 = (tmp_104_fu_3620_p3 & or_ln88_15_fu_3646_p2);

assign and_ln88_36_fu_3682_p2 = (xor_ln88_20_fu_3676_p2 & tmp_105_fu_3638_p3);

assign and_ln88_37_fu_3748_p2 = (xor_ln88_37_fu_3742_p2 & icmp_ln88_21_fu_3698_p2);

assign and_ln88_38_fu_3762_p2 = (icmp_ln88_22_fu_3714_p2 & and_ln88_36_fu_3682_p2);

assign and_ln88_39_fu_3786_p2 = (xor_ln88_22_fu_3780_p2 & or_ln88_16_fu_3774_p2);

assign and_ln88_3_fu_2261_p2 = (icmp_ln88_2_fu_2213_p2 & and_ln88_1_fu_2181_p2);

assign and_ln88_40_fu_3792_p2 = (tmp_106_fu_3668_p3 & select_ln88_21_fu_3754_p3);

assign and_ln88_41_fu_3810_p2 = (xor_ln88_23_fu_3804_p2 & tmp_102_fu_3594_p3);

assign and_ln88_42_fu_3905_p2 = (tmp_116_fu_3873_p3 & or_ln88_18_fu_3899_p2);

assign and_ln88_43_fu_3935_p2 = (xor_ln88_24_fu_3929_p2 & tmp_117_fu_3891_p3);

assign and_ln88_44_fu_4001_p2 = (xor_ln88_38_fu_3995_p2 & icmp_ln88_25_fu_3951_p2);

assign and_ln88_45_fu_4015_p2 = (icmp_ln88_26_fu_3967_p2 & and_ln88_43_fu_3935_p2);

assign and_ln88_46_fu_4039_p2 = (xor_ln88_26_fu_4033_p2 & or_ln88_19_fu_4027_p2);

assign and_ln88_47_fu_4045_p2 = (tmp_118_fu_3921_p3 & select_ln88_25_fu_4007_p3);

assign and_ln88_48_fu_4063_p2 = (xor_ln88_27_fu_4057_p2 & tmp_114_fu_3847_p3);

assign and_ln88_49_fu_4158_p2 = (tmp_128_fu_4126_p3 & or_ln88_21_fu_4152_p2);

assign and_ln88_4_fu_2285_p2 = (xor_ln88_2_fu_2279_p2 & or_ln88_1_fu_2273_p2);

assign and_ln88_50_fu_4188_p2 = (xor_ln88_28_fu_4182_p2 & tmp_129_fu_4144_p3);

assign and_ln88_51_fu_4254_p2 = (xor_ln88_39_fu_4248_p2 & icmp_ln88_29_fu_4204_p2);

assign and_ln88_52_fu_4268_p2 = (icmp_ln88_30_fu_4220_p2 & and_ln88_50_fu_4188_p2);

assign and_ln88_53_fu_4292_p2 = (xor_ln88_30_fu_4286_p2 & or_ln88_22_fu_4280_p2);

assign and_ln88_54_fu_4298_p2 = (tmp_130_fu_4174_p3 & select_ln88_29_fu_4260_p3);

assign and_ln88_55_fu_4316_p2 = (xor_ln88_31_fu_4310_p2 & tmp_126_fu_4100_p3);

assign and_ln88_5_fu_2291_p2 = (tmp_48_fu_2167_p3 & select_ln88_1_fu_2253_p3);

assign and_ln88_6_fu_2309_p2 = (xor_ln88_3_fu_2303_p2 & tmp_44_fu_2093_p3);

assign and_ln88_7_fu_2404_p2 = (tmp_56_fu_2372_p3 & or_ln88_3_fu_2398_p2);

assign and_ln88_8_fu_2434_p2 = (xor_ln88_4_fu_2428_p2 & tmp_57_fu_2390_p3);

assign and_ln88_9_fu_2500_p2 = (xor_ln88_33_fu_2494_p2 & icmp_ln88_5_fu_2450_p2);

assign and_ln88_fu_2151_p2 = (tmp_46_fu_2119_p3 & or_ln88_fu_2145_p2);

assign and_ln89_1_fu_3455_p2 = (xor_ln89_2_fu_3449_p2 & tmp_75_fu_3441_p3);

assign and_ln89_2_fu_3523_p2 = (xor_ln89_4_fu_3517_p2 & tmp_87_fu_3509_p3);

assign and_ln89_3_fu_4349_p2 = (xor_ln89_6_fu_4344_p2 & tmp_99_reg_5268);

assign and_ln89_4_fu_4413_p2 = (xor_ln89_8_fu_4407_p2 & tmp_111_fu_4399_p3);

assign and_ln89_5_fu_4481_p2 = (xor_ln89_10_fu_4475_p2 & tmp_123_fu_4467_p3);

assign and_ln89_6_fu_4549_p2 = (xor_ln89_12_fu_4543_p2 & tmp_135_fu_4535_p3);

assign and_ln89_fu_3387_p2 = (xor_ln89_fu_3381_p2 & tmp_63_fu_3373_p3);

assign and_ln91_1_fu_4691_p2 = (xor_ln91_fu_4663_p2 & or_ln91_1_fu_4685_p2);

assign and_ln91_fu_4635_p2 = (tmp_138_fu_4609_p3 & or_ln91_fu_4629_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (1'b0 == ap_ce);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return_0 = sext_ln102_3_fu_4854_p1;

assign ap_return_1 = sext_ln102_7_fu_4870_p1;

assign ap_return_2 = sext_ln102_11_fu_4886_p1;

assign ap_return_3 = sext_ln102_15_fu_4902_p1;

assign ap_return_4 = sext_ln102_17_fu_4918_p1;

assign ap_return_5 = sext_ln102_19_fu_4934_p1;

assign ap_return_6 = sext_ln102_21_fu_4950_p1;

assign ap_return_7 = sext_ln102_23_fu_4966_p1;

assign diff_2_fu_2835_p3 = ((or_ln88_8_fu_2829_p2[0:0] == 1'b1) ? select_ln88_10_fu_2821_p3 : add_ln88_2_fu_2667_p2);

assign diff_3_fu_3088_p3 = ((or_ln88_11_fu_3082_p2[0:0] == 1'b1) ? select_ln88_14_fu_3074_p3 : add_ln88_3_fu_2920_p2);

assign diff_4_fu_3341_p3 = ((or_ln88_14_fu_3335_p2[0:0] == 1'b1) ? select_ln88_18_fu_3327_p3 : add_ln88_4_fu_3173_p2);

assign diff_5_fu_3830_p3 = ((or_ln88_17_fu_3824_p2[0:0] == 1'b1) ? select_ln88_22_fu_3816_p3 : add_ln88_5_fu_3662_p2);

assign diff_6_fu_4083_p3 = ((or_ln88_20_fu_4077_p2[0:0] == 1'b1) ? select_ln88_26_fu_4069_p3 : add_ln88_6_fu_3915_p2);

assign diff_7_fu_4336_p3 = ((or_ln88_23_fu_4330_p2[0:0] == 1'b1) ? select_ln88_30_fu_4322_p3 : add_ln88_7_fu_4168_p2);

assign diff_8_fu_2329_p3 = ((or_ln88_2_fu_2323_p2[0:0] == 1'b1) ? select_ln88_2_fu_2315_p3 : add_ln88_fu_2161_p2);

assign diff_fu_2582_p3 = ((or_ln88_5_fu_2576_p2[0:0] == 1'b1) ? select_ln88_6_fu_2568_p3 : add_ln88_1_fu_2414_p2);

assign grp_fu_5018_p1 = 33'd1181;

assign grp_fu_5018_p2 = 33'd8589328384;

assign grp_fu_5027_p1 = 32'd993;

assign grp_fu_5027_p2 = 32'd4294623232;

assign grp_fu_5036_p1 = 32'd800;

assign grp_fu_5036_p2 = 32'd4294459392;

assign grp_fu_5045_p1 = 33'd1082;

assign grp_fu_5045_p2 = 33'd147456;

assign grp_fu_5054_p1 = 32'd912;

assign grp_fu_5054_p2 = 32'd4294246400;

assign grp_fu_5063_p1 = 32'd880;

assign grp_fu_5063_p2 = 32'd917504;

assign grp_fu_5072_p1 = 33'd1065;

assign grp_fu_5072_p2 = 33'd8589033472;

assign grp_fu_5081_p1 = 33'd1109;

assign grp_fu_5081_p2 = 33'd98304;

assign icmp_ln81_10_fu_975_p2 = ((tmp_24_fu_965_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln81_11_fu_1005_p2 = ((tmp_24_fu_965_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln81_12_fu_1075_p2 = ((tmp_29_fu_1065_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln81_13_fu_1105_p2 = ((tmp_29_fu_1065_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln81_14_fu_1175_p2 = ((tmp_34_fu_1165_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln81_15_fu_1205_p2 = ((tmp_34_fu_1165_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln81_1_fu_271_p2 = ((tmp4_fu_231_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln81_2_fu_341_p2 = ((tmp_s_fu_331_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln81_3_fu_371_p2 = ((tmp_s_fu_331_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln81_4_fu_509_p2 = ((tmp_9_fu_499_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln81_5_fu_539_p2 = ((tmp_9_fu_499_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln81_6_fu_677_p2 = ((tmp_14_fu_667_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln81_7_fu_707_p2 = ((tmp_14_fu_667_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln81_8_fu_845_p2 = ((tmp_19_fu_835_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln81_9_fu_875_p2 = ((tmp_19_fu_835_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln81_fu_241_p2 = ((tmp4_fu_231_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln83_fu_1529_p2 = ((tmp_8_fu_1521_p3 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln88_10_fu_2719_p2 = ((tmp_72_fu_2709_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln88_11_fu_2725_p2 = ((tmp_72_fu_2709_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln88_12_fu_2890_p2 = ((trunc_ln88_10_fu_2886_p1 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln88_13_fu_2956_p2 = ((tmp_83_fu_2946_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln88_14_fu_2972_p2 = ((tmp_84_fu_2962_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln88_15_fu_2978_p2 = ((tmp_84_fu_2962_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln88_16_fu_3143_p2 = ((trunc_ln88_11_fu_3139_p1 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln88_17_fu_3209_p2 = ((tmp_95_fu_3199_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln88_18_fu_3225_p2 = ((tmp_96_fu_3215_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln88_19_fu_3231_p2 = ((tmp_96_fu_3215_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln88_1_fu_2197_p2 = ((tmp_49_fu_2187_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln88_20_fu_3632_p2 = ((trunc_ln88_12_fu_3628_p1 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln88_21_fu_3698_p2 = ((tmp_107_fu_3688_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln88_22_fu_3714_p2 = ((tmp_108_fu_3704_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln88_23_fu_3720_p2 = ((tmp_108_fu_3704_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln88_24_fu_3885_p2 = ((trunc_ln88_13_fu_3881_p1 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln88_25_fu_3951_p2 = ((tmp_119_fu_3941_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln88_26_fu_3967_p2 = ((tmp_120_fu_3957_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln88_27_fu_3973_p2 = ((tmp_120_fu_3957_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln88_28_fu_4138_p2 = ((trunc_ln88_14_fu_4134_p1 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln88_29_fu_4204_p2 = ((tmp_131_fu_4194_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln88_2_fu_2213_p2 = ((tmp_50_fu_2203_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln88_30_fu_4220_p2 = ((tmp_132_fu_4210_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln88_31_fu_4226_p2 = ((tmp_132_fu_4210_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln88_3_fu_2219_p2 = ((tmp_50_fu_2203_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln88_4_fu_2384_p2 = ((trunc_ln88_8_fu_2380_p1 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln88_5_fu_2450_p2 = ((tmp_59_fu_2440_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln88_6_fu_2466_p2 = ((tmp_60_fu_2456_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln88_7_fu_2472_p2 = ((tmp_60_fu_2456_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln88_8_fu_2637_p2 = ((trunc_ln88_9_fu_2633_p1 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln88_9_fu_2703_p2 = ((tmp_71_fu_2693_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln88_fu_2131_p2 = ((trunc_ln88_fu_2127_p1 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln91_fu_4623_p2 = ((tmp_35_fu_4616_p3 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln96_fu_4747_p2 = ((tmp_141_fu_4737_p4 != 3'd0) ? 1'b1 : 1'b0);

assign index_1_fu_4753_p3 = ((icmp_ln96_fu_4747_p2[0:0] == 1'b1) ? 12'd4095 : trunc_ln93_1_fu_4733_p1);

assign index_fu_4725_p3 = ((tmp_140_fu_4717_p3[0:0] == 1'b1) ? 15'd0 : tmp_37_cast_fu_4709_p3);

assign invert_sqr_table_address0 = zext_ln98_fu_4761_p1;

assign mean_fu_1600_p3 = ((and_ln83_1_fu_1594_p2[0:0] == 1'b1) ? 14'd8191 : sext_ln83_1_fu_1565_p1);

assign mul_ln102_10_fu_4818_p1 = zext_ln102_fu_4769_p1;

assign mul_ln102_12_fu_4827_p1 = zext_ln102_fu_4769_p1;

assign mul_ln102_14_fu_4836_p1 = zext_ln102_fu_4769_p1;

assign mul_ln102_2_fu_4782_p1 = zext_ln102_fu_4769_p1;

assign mul_ln102_4_fu_4791_p1 = zext_ln102_fu_4769_p1;

assign mul_ln102_6_fu_4800_p1 = zext_ln102_fu_4769_p1;

assign mul_ln102_8_fu_4809_p1 = zext_ln102_fu_4769_p1;

assign mul_ln102_fu_4773_p1 = zext_ln102_fu_4769_p1;

assign mul_ln88_1_fu_2340_p0 = sext_ln88_1_fu_2337_p1;

assign mul_ln88_1_fu_2340_p1 = sext_ln88_1_fu_2337_p1;

assign mul_ln88_2_fu_2593_p0 = sext_ln88_2_fu_2590_p1;

assign mul_ln88_2_fu_2593_p1 = sext_ln88_2_fu_2590_p1;

assign mul_ln88_3_fu_2846_p0 = sext_ln88_3_fu_2843_p1;

assign mul_ln88_3_fu_2846_p1 = sext_ln88_3_fu_2843_p1;

assign mul_ln88_4_fu_3099_p0 = sext_ln88_4_fu_3096_p1;

assign mul_ln88_4_fu_3099_p1 = sext_ln88_4_fu_3096_p1;

assign mul_ln88_5_fu_3588_p0 = sext_ln88_5_fu_3585_p1;

assign mul_ln88_5_fu_3588_p1 = sext_ln88_5_fu_3585_p1;

assign mul_ln88_6_fu_3841_p0 = sext_ln88_6_fu_3838_p1;

assign mul_ln88_6_fu_3841_p1 = sext_ln88_6_fu_3838_p1;

assign mul_ln88_7_fu_4094_p0 = sext_ln88_7_fu_4091_p1;

assign mul_ln88_7_fu_4094_p1 = sext_ln88_7_fu_4091_p1;

assign mul_ln88_fu_2087_p0 = sext_ln88_fu_2084_p1;

assign mul_ln88_fu_2087_p1 = sext_ln88_fu_2084_p1;

assign or_ln81_10_fu_713_p2 = (xor_ln81_11_fu_701_p2 | icmp_ln81_7_fu_707_p2);

assign or_ln81_11_fu_733_p2 = (and_ln81_9_fu_719_p2 | and_ln81_8_fu_695_p2);

assign or_ln81_12_fu_851_p2 = (tmp_18_fu_827_p3 | icmp_ln81_8_fu_845_p2);

assign or_ln81_13_fu_881_p2 = (xor_ln81_15_fu_869_p2 | icmp_ln81_9_fu_875_p2);

assign or_ln81_14_fu_901_p2 = (and_ln81_12_fu_887_p2 | and_ln81_11_fu_863_p2);

assign or_ln81_15_fu_981_p2 = (tmp_23_fu_957_p3 | icmp_ln81_10_fu_975_p2);

assign or_ln81_16_fu_1011_p2 = (xor_ln81_19_fu_999_p2 | icmp_ln81_11_fu_1005_p2);

assign or_ln81_17_fu_1031_p2 = (and_ln81_15_fu_1017_p2 | and_ln81_14_fu_993_p2);

assign or_ln81_18_fu_1081_p2 = (tmp_28_fu_1057_p3 | icmp_ln81_12_fu_1075_p2);

assign or_ln81_19_fu_1111_p2 = (xor_ln81_23_fu_1099_p2 | icmp_ln81_13_fu_1105_p2);

assign or_ln81_1_fu_277_p2 = (xor_ln81_1_fu_265_p2 | icmp_ln81_1_fu_271_p2);

assign or_ln81_20_fu_1131_p2 = (and_ln81_18_fu_1117_p2 | and_ln81_17_fu_1093_p2);

assign or_ln81_21_fu_1181_p2 = (tmp_33_fu_1157_p3 | icmp_ln81_14_fu_1175_p2);

assign or_ln81_22_fu_1211_p2 = (xor_ln81_27_fu_1199_p2 | icmp_ln81_15_fu_1205_p2);

assign or_ln81_23_fu_1231_p2 = (and_ln81_21_fu_1217_p2 | and_ln81_20_fu_1193_p2);

assign or_ln81_2_fu_297_p2 = (and_ln81_fu_259_p2 | and_ln81_1_fu_283_p2);

assign or_ln81_3_fu_347_p2 = (tmp_3_fu_323_p3 | icmp_ln81_2_fu_341_p2);

assign or_ln81_4_fu_377_p2 = (xor_ln81_3_fu_365_p2 | icmp_ln81_3_fu_371_p2);

assign or_ln81_5_fu_397_p2 = (and_ln81_3_fu_383_p2 | and_ln81_2_fu_359_p2);

assign or_ln81_6_fu_515_p2 = (tmp_7_fu_491_p3 | icmp_ln81_4_fu_509_p2);

assign or_ln81_7_fu_545_p2 = (xor_ln81_7_fu_533_p2 | icmp_ln81_5_fu_539_p2);

assign or_ln81_8_fu_565_p2 = (and_ln81_6_fu_551_p2 | and_ln81_5_fu_527_p2);

assign or_ln81_9_fu_683_p2 = (tmp_13_fu_659_p3 | icmp_ln81_6_fu_677_p2);

assign or_ln81_fu_247_p2 = (tmp_1_fu_223_p3 | icmp_ln81_fu_241_p2);

assign or_ln83_1_fu_1589_p2 = (xor_ln83_2_fu_1583_p2 | tmp_41_reg_5173);

assign or_ln83_2_fu_1573_p2 = (xor_ln83_fu_1568_p2 | tmp_41_reg_5173);

assign or_ln83_fu_1535_p2 = (tmp_39_fu_1501_p3 | icmp_ln83_fu_1529_p2);

assign or_ln88_10_fu_3032_p2 = (xor_ln88_13_fu_3026_p2 | tmp_82_fu_2926_p3);

assign or_ln88_11_fu_3082_p2 = (and_ln88_27_fu_3068_p2 | and_ln88_25_fu_3044_p2);

assign or_ln88_12_fu_3157_p2 = (tmp_91_fu_3123_p3 | icmp_ln88_16_fu_3143_p2);

assign or_ln88_13_fu_3285_p2 = (xor_ln88_17_fu_3279_p2 | tmp_94_fu_3179_p3);

assign or_ln88_14_fu_3335_p2 = (and_ln88_34_fu_3321_p2 | and_ln88_32_fu_3297_p2);

assign or_ln88_15_fu_3646_p2 = (tmp_103_fu_3612_p3 | icmp_ln88_20_fu_3632_p2);

assign or_ln88_16_fu_3774_p2 = (xor_ln88_21_fu_3768_p2 | tmp_106_fu_3668_p3);

assign or_ln88_17_fu_3824_p2 = (and_ln88_41_fu_3810_p2 | and_ln88_39_fu_3786_p2);

assign or_ln88_18_fu_3899_p2 = (tmp_115_fu_3865_p3 | icmp_ln88_24_fu_3885_p2);

assign or_ln88_19_fu_4027_p2 = (xor_ln88_25_fu_4021_p2 | tmp_118_fu_3921_p3);

assign or_ln88_1_fu_2273_p2 = (xor_ln88_1_fu_2267_p2 | tmp_48_fu_2167_p3);

assign or_ln88_20_fu_4077_p2 = (and_ln88_48_fu_4063_p2 | and_ln88_46_fu_4039_p2);

assign or_ln88_21_fu_4152_p2 = (tmp_127_fu_4118_p3 | icmp_ln88_28_fu_4138_p2);

assign or_ln88_22_fu_4280_p2 = (xor_ln88_29_fu_4274_p2 | tmp_130_fu_4174_p3);

assign or_ln88_23_fu_4330_p2 = (and_ln88_55_fu_4316_p2 | and_ln88_53_fu_4292_p2);

assign or_ln88_24_fu_2297_p2 = (and_ln88_5_fu_2291_p2 | and_ln88_3_fu_2261_p2);

assign or_ln88_25_fu_2550_p2 = (and_ln88_12_fu_2544_p2 | and_ln88_10_fu_2514_p2);

assign or_ln88_26_fu_2803_p2 = (and_ln88_19_fu_2797_p2 | and_ln88_17_fu_2767_p2);

assign or_ln88_27_fu_3056_p2 = (and_ln88_26_fu_3050_p2 | and_ln88_24_fu_3020_p2);

assign or_ln88_28_fu_3309_p2 = (and_ln88_33_fu_3303_p2 | and_ln88_31_fu_3273_p2);

assign or_ln88_29_fu_3798_p2 = (and_ln88_40_fu_3792_p2 | and_ln88_38_fu_3762_p2);

assign or_ln88_2_fu_2323_p2 = (and_ln88_6_fu_2309_p2 | and_ln88_4_fu_2285_p2);

assign or_ln88_30_fu_4051_p2 = (and_ln88_47_fu_4045_p2 | and_ln88_45_fu_4015_p2);

assign or_ln88_31_fu_4304_p2 = (and_ln88_54_fu_4298_p2 | and_ln88_52_fu_4268_p2);

assign or_ln88_3_fu_2398_p2 = (tmp_55_fu_2364_p3 | icmp_ln88_4_fu_2384_p2);

assign or_ln88_4_fu_2526_p2 = (xor_ln88_5_fu_2520_p2 | tmp_58_fu_2420_p3);

assign or_ln88_5_fu_2576_p2 = (and_ln88_13_fu_2562_p2 | and_ln88_11_fu_2538_p2);

assign or_ln88_6_fu_2651_p2 = (tmp_67_fu_2617_p3 | icmp_ln88_8_fu_2637_p2);

assign or_ln88_7_fu_2779_p2 = (xor_ln88_9_fu_2773_p2 | tmp_70_fu_2673_p3);

assign or_ln88_8_fu_2829_p2 = (and_ln88_20_fu_2815_p2 | and_ln88_18_fu_2791_p2);

assign or_ln88_9_fu_2904_p2 = (tmp_79_fu_2870_p3 | icmp_ln88_12_fu_2890_p2);

assign or_ln88_fu_2145_p2 = (tmp_45_fu_2111_p3 | icmp_ln88_fu_2131_p2);

assign or_ln91_1_fu_4685_p2 = (xor_ln91_2_fu_4679_p2 | tmp_139_fu_4655_p3);

assign or_ln91_2_fu_4668_p2 = (xor_ln91_fu_4663_p2 | tmp_139_fu_4655_p3);

assign or_ln91_fu_4629_p2 = (tmp_137_fu_4602_p3 | icmp_ln91_fu_4623_p2);

assign select_ln81_10_fu_725_p3 = ((and_ln81_8_fu_695_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln81_11_fu_739_p3 = ((or_ln81_11_fu_733_p2[0:0] == 1'b1) ? select_ln81_10_fu_725_p3 : trunc_ln81_5_fu_655_p1);

assign select_ln81_12_fu_799_p3 = ((and_ln81_10_fu_787_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln81_14_fu_893_p3 = ((and_ln81_11_fu_863_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln81_15_fu_907_p3 = ((or_ln81_14_fu_901_p2[0:0] == 1'b1) ? select_ln81_14_fu_893_p3 : trunc_ln81_7_fu_823_p1);

assign select_ln81_16_fu_1262_p3 = ((and_ln81_13_fu_1253_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln81_18_fu_1023_p3 = ((and_ln81_14_fu_993_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln81_19_fu_1037_p3 = ((or_ln81_17_fu_1031_p2[0:0] == 1'b1) ? select_ln81_18_fu_1023_p3 : trunc_ln81_9_fu_953_p1);

assign select_ln81_20_fu_1329_p3 = ((and_ln81_16_fu_1317_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln81_22_fu_1123_p3 = ((and_ln81_17_fu_1093_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln81_23_fu_1137_p3 = ((or_ln81_20_fu_1131_p2[0:0] == 1'b1) ? select_ln81_22_fu_1123_p3 : trunc_ln81_11_fu_1053_p1);

assign select_ln81_24_fu_1396_p3 = ((and_ln81_19_fu_1384_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln81_26_fu_1223_p3 = ((and_ln81_20_fu_1193_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln81_27_fu_1237_p3 = ((or_ln81_23_fu_1231_p2[0:0] == 1'b1) ? select_ln81_26_fu_1223_p3 : trunc_ln81_13_fu_1153_p1);

assign select_ln81_28_fu_1463_p3 = ((and_ln81_22_fu_1451_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln81_2_fu_389_p3 = ((and_ln81_2_fu_359_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln81_3_fu_403_p3 = ((or_ln81_5_fu_397_p2[0:0] == 1'b1) ? select_ln81_2_fu_389_p3 : trunc_ln81_1_fu_319_p1);

assign select_ln81_4_fu_463_p3 = ((and_ln81_4_fu_451_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln81_6_fu_557_p3 = ((and_ln81_5_fu_527_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln81_7_fu_571_p3 = ((or_ln81_8_fu_565_p2[0:0] == 1'b1) ? select_ln81_6_fu_557_p3 : trunc_ln81_3_fu_487_p1);

assign select_ln81_8_fu_631_p3 = ((and_ln81_7_fu_619_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln81_fu_289_p3 = ((and_ln81_fu_259_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln87_10_fu_1950_p3 = ((and_ln87_5_fu_1938_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln87_11_fu_1958_p3 = ((xor_ln87_11_fu_1944_p2[0:0] == 1'b1) ? select_ln87_10_fu_1950_p3 : trunc_ln87_5_fu_1920_p1);

assign select_ln87_12_fu_2009_p3 = ((and_ln87_6_fu_1997_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln87_13_fu_2017_p3 = ((xor_ln87_13_fu_2003_p2[0:0] == 1'b1) ? select_ln87_12_fu_2009_p3 : trunc_ln87_6_fu_1979_p1);

assign select_ln87_14_fu_2068_p3 = ((and_ln87_7_fu_2056_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln87_15_fu_2076_p3 = ((xor_ln87_15_fu_2062_p2[0:0] == 1'b1) ? select_ln87_14_fu_2068_p3 : trunc_ln87_7_fu_2038_p1);

assign select_ln87_1_fu_1663_p3 = ((xor_ln87_1_fu_1649_p2[0:0] == 1'b1) ? select_ln87_fu_1655_p3 : trunc_ln87_fu_1625_p1);

assign select_ln87_2_fu_1714_p3 = ((and_ln87_1_fu_1702_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln87_3_fu_1722_p3 = ((xor_ln87_3_fu_1708_p2[0:0] == 1'b1) ? select_ln87_2_fu_1714_p3 : trunc_ln87_1_fu_1684_p1);

assign select_ln87_4_fu_1773_p3 = ((and_ln87_2_fu_1761_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln87_5_fu_1781_p3 = ((xor_ln87_5_fu_1767_p2[0:0] == 1'b1) ? select_ln87_4_fu_1773_p3 : trunc_ln87_2_fu_1743_p1);

assign select_ln87_6_fu_1832_p3 = ((and_ln87_3_fu_1820_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln87_7_fu_1840_p3 = ((xor_ln87_7_fu_1826_p2[0:0] == 1'b1) ? select_ln87_6_fu_1832_p3 : trunc_ln87_3_fu_1802_p1);

assign select_ln87_8_fu_1891_p3 = ((and_ln87_4_fu_1879_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln87_9_fu_1899_p3 = ((xor_ln87_9_fu_1885_p2[0:0] == 1'b1) ? select_ln87_8_fu_1891_p3 : trunc_ln87_4_fu_1861_p1);

assign select_ln87_fu_1655_p3 = ((and_ln87_fu_1643_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln88_10_fu_2821_p3 = ((and_ln88_18_fu_2791_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln88_12_fu_2984_p3 = ((and_ln88_22_fu_2940_p2[0:0] == 1'b1) ? icmp_ln88_14_fu_2972_p2 : icmp_ln88_15_fu_2978_p2);

assign select_ln88_13_fu_3012_p3 = ((and_ln88_22_fu_2940_p2[0:0] == 1'b1) ? and_ln88_23_fu_3006_p2 : icmp_ln88_14_fu_2972_p2);

assign select_ln88_14_fu_3074_p3 = ((and_ln88_25_fu_3044_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln88_16_fu_3237_p3 = ((and_ln88_29_fu_3193_p2[0:0] == 1'b1) ? icmp_ln88_18_fu_3225_p2 : icmp_ln88_19_fu_3231_p2);

assign select_ln88_17_fu_3265_p3 = ((and_ln88_29_fu_3193_p2[0:0] == 1'b1) ? and_ln88_30_fu_3259_p2 : icmp_ln88_18_fu_3225_p2);

assign select_ln88_18_fu_3327_p3 = ((and_ln88_32_fu_3297_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln88_1_fu_2253_p3 = ((and_ln88_1_fu_2181_p2[0:0] == 1'b1) ? and_ln88_2_fu_2247_p2 : icmp_ln88_2_fu_2213_p2);

assign select_ln88_20_fu_3726_p3 = ((and_ln88_36_fu_3682_p2[0:0] == 1'b1) ? icmp_ln88_22_fu_3714_p2 : icmp_ln88_23_fu_3720_p2);

assign select_ln88_21_fu_3754_p3 = ((and_ln88_36_fu_3682_p2[0:0] == 1'b1) ? and_ln88_37_fu_3748_p2 : icmp_ln88_22_fu_3714_p2);

assign select_ln88_22_fu_3816_p3 = ((and_ln88_39_fu_3786_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln88_24_fu_3979_p3 = ((and_ln88_43_fu_3935_p2[0:0] == 1'b1) ? icmp_ln88_26_fu_3967_p2 : icmp_ln88_27_fu_3973_p2);

assign select_ln88_25_fu_4007_p3 = ((and_ln88_43_fu_3935_p2[0:0] == 1'b1) ? and_ln88_44_fu_4001_p2 : icmp_ln88_26_fu_3967_p2);

assign select_ln88_26_fu_4069_p3 = ((and_ln88_46_fu_4039_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln88_28_fu_4232_p3 = ((and_ln88_50_fu_4188_p2[0:0] == 1'b1) ? icmp_ln88_30_fu_4220_p2 : icmp_ln88_31_fu_4226_p2);

assign select_ln88_29_fu_4260_p3 = ((and_ln88_50_fu_4188_p2[0:0] == 1'b1) ? and_ln88_51_fu_4254_p2 : icmp_ln88_30_fu_4220_p2);

assign select_ln88_2_fu_2315_p3 = ((and_ln88_4_fu_2285_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln88_30_fu_4322_p3 = ((and_ln88_53_fu_4292_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln88_4_fu_2478_p3 = ((and_ln88_8_fu_2434_p2[0:0] == 1'b1) ? icmp_ln88_6_fu_2466_p2 : icmp_ln88_7_fu_2472_p2);

assign select_ln88_5_fu_2506_p3 = ((and_ln88_8_fu_2434_p2[0:0] == 1'b1) ? and_ln88_9_fu_2500_p2 : icmp_ln88_6_fu_2466_p2);

assign select_ln88_6_fu_2568_p3 = ((and_ln88_11_fu_2538_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln88_8_fu_2731_p3 = ((and_ln88_15_fu_2687_p2[0:0] == 1'b1) ? icmp_ln88_10_fu_2719_p2 : icmp_ln88_11_fu_2725_p2);

assign select_ln88_9_fu_2759_p3 = ((and_ln88_15_fu_2687_p2[0:0] == 1'b1) ? and_ln88_16_fu_2753_p2 : icmp_ln88_10_fu_2719_p2);

assign select_ln88_fu_2225_p3 = ((and_ln88_1_fu_2181_p2[0:0] == 1'b1) ? icmp_ln88_2_fu_2213_p2 : icmp_ln88_3_fu_2219_p2);

assign select_ln89_10_fu_4493_p3 = ((and_ln89_5_fu_4481_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln89_12_fu_4561_p3 = ((and_ln89_6_fu_4549_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln89_2_fu_3467_p3 = ((and_ln89_1_fu_3455_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln89_4_fu_3535_p3 = ((and_ln89_2_fu_3523_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln89_6_fu_4358_p3 = ((and_ln89_3_fu_4349_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln89_8_fu_4425_p3 = ((and_ln89_4_fu_4413_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign select_ln89_fu_3399_p3 = ((and_ln89_fu_3387_p2[0:0] == 1'b1) ? 14'd8191 : 14'd8192);

assign sext_ln102_11_fu_4886_p1 = $signed(trunc_ln102_2_fu_4877_p4);

assign sext_ln102_15_fu_4902_p1 = $signed(trunc_ln102_3_fu_4893_p4);

assign sext_ln102_17_fu_4918_p1 = $signed(trunc_ln102_4_fu_4909_p4);

assign sext_ln102_19_fu_4934_p1 = $signed(trunc_ln102_5_fu_4925_p4);

assign sext_ln102_21_fu_4950_p1 = $signed(trunc_ln102_6_fu_4941_p4);

assign sext_ln102_23_fu_4966_p1 = $signed(trunc_ln102_7_fu_4957_p4);

assign sext_ln102_3_fu_4854_p1 = $signed(trunc_ln6_fu_4845_p4);

assign sext_ln102_7_fu_4870_p1 = $signed(trunc_ln102_1_fu_4861_p4);

assign sext_ln81_10_fu_1345_p1 = $signed(sum_cache_10_fu_1337_p3);

assign sext_ln81_11_fu_1349_p1 = $signed(select_ln81_23_reg_5137);

assign sext_ln81_12_fu_1412_p1 = $signed(sum_cache_12_fu_1404_p3);

assign sext_ln81_13_fu_1416_p1 = $signed(select_ln81_27_reg_5142);

assign sext_ln81_1_fu_415_p1 = $signed(select_ln81_3_fu_403_p3);

assign sext_ln81_2_fu_579_p1 = $signed(sum_cache_2_fu_471_p3);

assign sext_ln81_3_fu_583_p1 = $signed(select_ln81_7_fu_571_p3);

assign sext_ln81_4_fu_747_p1 = $signed(sum_cache_4_fu_639_p3);

assign sext_ln81_5_fu_751_p1 = $signed(select_ln81_11_fu_739_p3);

assign sext_ln81_6_fu_915_p1 = $signed(sum_cache_6_fu_807_p3);

assign sext_ln81_7_fu_919_p1 = $signed(select_ln81_15_fu_907_p3);

assign sext_ln81_8_fu_1278_p1 = $signed(sum_cache_8_fu_1270_p3);

assign sext_ln81_9_fu_1282_p1 = $signed(select_ln81_19_reg_5132);

assign sext_ln81_fu_411_p1 = $signed(sum_cache_fu_303_p3);

assign sext_ln83_1_fu_1565_p1 = add_ln83_reg_5168;

assign sext_ln83_fu_1497_p1 = $signed(trunc_ln1_fu_1487_p4);

assign sext_ln87_fu_1608_p1 = $signed(mean_fu_1600_p3);

assign sext_ln88_1_fu_2337_p1 = select_ln87_3_reg_5185;

assign sext_ln88_2_fu_2590_p1 = select_ln87_5_reg_5191;

assign sext_ln88_3_fu_2843_p1 = select_ln87_7_reg_5197;

assign sext_ln88_4_fu_3096_p1 = select_ln87_9_reg_5203;

assign sext_ln88_5_fu_3585_p1 = select_ln87_11_reg_5209_pp0_iter3_reg;

assign sext_ln88_6_fu_3838_p1 = select_ln87_13_reg_5215_pp0_iter3_reg;

assign sext_ln88_7_fu_4091_p1 = select_ln87_15_reg_5221_pp0_iter3_reg;

assign sext_ln88_fu_2084_p1 = select_ln87_1_reg_5179;

assign sext_ln89_10_fu_4441_p1 = sum_cache2_10_fu_4433_p3;

assign sext_ln89_11_fu_4445_p1 = diff_6_reg_5280;

assign sext_ln89_12_fu_4509_p1 = sum_cache2_12_fu_4501_p3;

assign sext_ln89_13_fu_4513_p1 = diff_7_reg_5286;

assign sext_ln89_1_fu_3352_p1 = diff_reg_5233;

assign sext_ln89_2_fu_3415_p1 = sum_cache2_2_fu_3407_p3;

assign sext_ln89_3_fu_3419_p1 = diff_2_reg_5239;

assign sext_ln89_4_fu_3483_p1 = sum_cache2_4_fu_3475_p3;

assign sext_ln89_5_fu_3487_p1 = diff_3_reg_5245;

assign sext_ln89_6_fu_3551_p1 = sum_cache2_6_fu_3543_p3;

assign sext_ln89_7_fu_3555_p1 = diff_4_reg_5251;

assign sext_ln89_8_fu_4373_p1 = sum_cache2_8_fu_4366_p3;

assign sext_ln89_9_fu_4377_p1 = diff_5_reg_5274;

assign sext_ln89_fu_3349_p1 = diff_8_reg_5227;

assign sext_ln91_1_fu_4651_p1 = add_ln91_fu_4645_p2;

assign sext_ln91_fu_4598_p1 = $signed(trunc_ln4_fu_4589_p4);

assign sub_ln87_1_fu_1671_p2 = ($signed(sext_ln81_1_reg_5095_pp0_iter1_reg) - $signed(sext_ln87_fu_1608_p1));

assign sub_ln87_2_fu_1730_p2 = ($signed(sext_ln81_3_reg_5100_pp0_iter1_reg) - $signed(sext_ln87_fu_1608_p1));

assign sub_ln87_3_fu_1789_p2 = ($signed(sext_ln81_5_reg_5105_pp0_iter1_reg) - $signed(sext_ln87_fu_1608_p1));

assign sub_ln87_4_fu_1848_p2 = ($signed(sext_ln81_7_reg_5110_pp0_iter1_reg) - $signed(sext_ln87_fu_1608_p1));

assign sub_ln87_5_fu_1907_p2 = ($signed(sext_ln81_9_reg_5147) - $signed(sext_ln87_fu_1608_p1));

assign sub_ln87_6_fu_1966_p2 = ($signed(sext_ln81_11_reg_5152) - $signed(sext_ln87_fu_1608_p1));

assign sub_ln87_7_fu_2025_p2 = ($signed(sext_ln81_13_reg_5157) - $signed(sext_ln87_fu_1608_p1));

assign sub_ln87_fu_1612_p2 = ($signed(sext_ln81_reg_5090_pp0_iter1_reg) - $signed(sext_ln87_fu_1608_p1));

assign sum_cache2_10_fu_4433_p3 = ((xor_ln89_9_fu_4419_p2[0:0] == 1'b1) ? select_ln89_8_fu_4425_p3 : sum_cache2_9_fu_4380_p2);

assign sum_cache2_11_fu_4448_p2 = ($signed(diff_6_reg_5280) + $signed(sum_cache2_10_fu_4433_p3));

assign sum_cache2_12_fu_4501_p3 = ((xor_ln89_11_fu_4487_p2[0:0] == 1'b1) ? select_ln89_10_fu_4493_p3 : sum_cache2_11_fu_4448_p2);

assign sum_cache2_13_fu_4516_p2 = ($signed(diff_7_reg_5286) + $signed(sum_cache2_12_fu_4501_p3));

assign sum_cache2_14_fu_4569_p3 = ((xor_ln89_13_fu_4555_p2[0:0] == 1'b1) ? select_ln89_12_fu_4561_p3 : sum_cache2_13_fu_4516_p2);

assign sum_cache2_1_fu_3355_p2 = ($signed(diff_reg_5233) + $signed(diff_8_reg_5227));

assign sum_cache2_2_fu_3407_p3 = ((xor_ln89_1_fu_3393_p2[0:0] == 1'b1) ? select_ln89_fu_3399_p3 : sum_cache2_1_fu_3355_p2);

assign sum_cache2_3_fu_3422_p2 = ($signed(diff_2_reg_5239) + $signed(sum_cache2_2_fu_3407_p3));

assign sum_cache2_4_fu_3475_p3 = ((xor_ln89_3_fu_3461_p2[0:0] == 1'b1) ? select_ln89_2_fu_3467_p3 : sum_cache2_3_fu_3422_p2);

assign sum_cache2_5_fu_3490_p2 = ($signed(diff_3_reg_5245) + $signed(sum_cache2_4_fu_3475_p3));

assign sum_cache2_6_fu_3543_p3 = ((xor_ln89_5_fu_3529_p2[0:0] == 1'b1) ? select_ln89_4_fu_3535_p3 : sum_cache2_5_fu_3490_p2);

assign sum_cache2_7_fu_3558_p2 = ($signed(diff_4_reg_5251) + $signed(sum_cache2_6_fu_3543_p3));

assign sum_cache2_8_fu_4366_p3 = ((xor_ln89_7_fu_4354_p2[0:0] == 1'b1) ? select_ln89_6_fu_4358_p3 : sum_cache2_7_reg_5257);

assign sum_cache2_9_fu_4380_p2 = ($signed(diff_5_reg_5274) + $signed(sum_cache2_8_fu_4366_p3));

assign sum_cache_10_fu_1337_p3 = ((xor_ln81_21_fu_1323_p2[0:0] == 1'b1) ? select_ln81_20_fu_1329_p3 : sum_cache_9_fu_1299_p1);

assign sum_cache_11_fu_1366_p1 = add_ln81_5_fu_1352_p2[13:0];

assign sum_cache_12_fu_1404_p3 = ((xor_ln81_25_fu_1390_p2[0:0] == 1'b1) ? select_ln81_24_fu_1396_p3 : sum_cache_11_fu_1366_p1);

assign sum_cache_13_fu_1433_p1 = add_ln81_6_fu_1419_p2[13:0];

assign sum_cache_14_fu_1471_p3 = ((xor_ln81_29_fu_1457_p2[0:0] == 1'b1) ? select_ln81_28_fu_1463_p3 : sum_cache_13_fu_1433_p1);

assign sum_cache_1_fu_433_p1 = add_ln81_fu_419_p2[13:0];

assign sum_cache_2_fu_471_p3 = ((xor_ln81_5_fu_457_p2[0:0] == 1'b1) ? select_ln81_4_fu_463_p3 : sum_cache_1_fu_433_p1);

assign sum_cache_3_fu_601_p1 = add_ln81_1_fu_587_p2[13:0];

assign sum_cache_4_fu_639_p3 = ((xor_ln81_9_fu_625_p2[0:0] == 1'b1) ? select_ln81_8_fu_631_p3 : sum_cache_3_fu_601_p1);

assign sum_cache_5_fu_769_p1 = add_ln81_2_fu_755_p2[13:0];

assign sum_cache_6_fu_807_p3 = ((xor_ln81_13_fu_793_p2[0:0] == 1'b1) ? select_ln81_12_fu_799_p3 : sum_cache_5_fu_769_p1);

assign sum_cache_7_fu_1245_p1 = add_ln81_3_reg_5115[13:0];

assign sum_cache_8_fu_1270_p3 = ((xor_ln81_17_fu_1258_p2[0:0] == 1'b1) ? select_ln81_16_fu_1262_p3 : sum_cache_7_fu_1245_p1);

assign sum_cache_9_fu_1299_p1 = add_ln81_4_fu_1285_p2[13:0];

assign sum_cache_fu_303_p3 = ((or_ln81_2_fu_297_p2[0:0] == 1'b1) ? select_ln81_fu_289_p3 : trunc_ln81_fu_219_p1);

assign tmp4_fu_231_p4 = {{data_0_val[15:14]}};

assign tmp_100_fu_1912_p3 = sub_ln87_5_fu_1907_p2[32'd14];

assign tmp_101_fu_1924_p3 = sub_ln87_5_fu_1907_p2[32'd13];

assign tmp_102_fu_3594_p3 = mul_ln88_5_fu_3588_p2[32'd27];

assign tmp_103_fu_3612_p3 = mul_ln88_5_fu_3588_p2[32'd10];

assign tmp_104_fu_3620_p3 = mul_ln88_5_fu_3588_p2[32'd9];

assign tmp_105_fu_3638_p3 = mul_ln88_5_fu_3588_p2[32'd23];

assign tmp_106_fu_3668_p3 = add_ln88_5_fu_3662_p2[32'd13];

assign tmp_107_fu_3688_p4 = {{mul_ln88_5_fu_3588_p2[27:25]}};

assign tmp_108_fu_3704_p4 = {{mul_ln88_5_fu_3588_p2[27:24]}};

assign tmp_109_fu_3734_p3 = mul_ln88_5_fu_3588_p2[32'd24];

assign tmp_10_fu_593_p3 = add_ln81_1_fu_587_p2[32'd14];

assign tmp_110_fu_4391_p3 = add_ln89_4_fu_4385_p2[32'd14];

assign tmp_111_fu_4399_p3 = sum_cache2_9_fu_4380_p2[32'd13];

assign tmp_112_fu_1971_p3 = sub_ln87_6_fu_1966_p2[32'd14];

assign tmp_113_fu_1983_p3 = sub_ln87_6_fu_1966_p2[32'd13];

assign tmp_114_fu_3847_p3 = mul_ln88_6_fu_3841_p2[32'd27];

assign tmp_115_fu_3865_p3 = mul_ln88_6_fu_3841_p2[32'd10];

assign tmp_116_fu_3873_p3 = mul_ln88_6_fu_3841_p2[32'd9];

assign tmp_117_fu_3891_p3 = mul_ln88_6_fu_3841_p2[32'd23];

assign tmp_118_fu_3921_p3 = add_ln88_6_fu_3915_p2[32'd13];

assign tmp_119_fu_3941_p4 = {{mul_ln88_6_fu_3841_p2[27:25]}};

assign tmp_11_fu_605_p3 = add_ln81_1_fu_587_p2[32'd13];

assign tmp_120_fu_3957_p4 = {{mul_ln88_6_fu_3841_p2[27:24]}};

assign tmp_121_fu_3987_p3 = mul_ln88_6_fu_3841_p2[32'd24];

assign tmp_122_fu_4459_p3 = add_ln89_5_fu_4453_p2[32'd14];

assign tmp_123_fu_4467_p3 = sum_cache2_11_fu_4448_p2[32'd13];

assign tmp_124_fu_2030_p3 = sub_ln87_7_fu_2025_p2[32'd14];

assign tmp_125_fu_2042_p3 = sub_ln87_7_fu_2025_p2[32'd13];

assign tmp_126_fu_4100_p3 = mul_ln88_7_fu_4094_p2[32'd27];

assign tmp_127_fu_4118_p3 = mul_ln88_7_fu_4094_p2[32'd10];

assign tmp_128_fu_4126_p3 = mul_ln88_7_fu_4094_p2[32'd9];

assign tmp_129_fu_4144_p3 = mul_ln88_7_fu_4094_p2[32'd23];

assign tmp_12_fu_647_p3 = data_3_val[32'd15];

assign tmp_130_fu_4174_p3 = add_ln88_7_fu_4168_p2[32'd13];

assign tmp_131_fu_4194_p4 = {{mul_ln88_7_fu_4094_p2[27:25]}};

assign tmp_132_fu_4210_p4 = {{mul_ln88_7_fu_4094_p2[27:24]}};

assign tmp_133_fu_4240_p3 = mul_ln88_7_fu_4094_p2[32'd24];

assign tmp_134_fu_4527_p3 = add_ln89_6_fu_4521_p2[32'd14];

assign tmp_135_fu_4535_p3 = sum_cache2_13_fu_4516_p2[32'd13];

assign tmp_137_fu_4602_p3 = sum_cache2_14_reg_5292[32'd3];

assign tmp_138_fu_4609_p3 = sum_cache2_14_reg_5292[32'd2];

assign tmp_139_fu_4655_p3 = add_ln91_fu_4645_p2[32'd11];

assign tmp_13_fu_659_p3 = data_3_val[32'd13];

assign tmp_140_fu_4717_p3 = var_fu_4697_p3[32'd13];

assign tmp_141_fu_4737_p4 = {{index_fu_4725_p3[14:12]}};

assign tmp_14_fu_667_p4 = {{data_3_val[15:14]}};

assign tmp_15_fu_761_p3 = add_ln81_2_fu_755_p2[32'd14];

assign tmp_16_fu_773_p3 = add_ln81_2_fu_755_p2[32'd13];

assign tmp_17_fu_815_p3 = data_4_val[32'd15];

assign tmp_18_fu_827_p3 = data_4_val[32'd13];

assign tmp_19_fu_835_p4 = {{data_4_val[15:14]}};

assign tmp_1_fu_223_p3 = data_0_val[32'd13];

assign tmp_22_fu_945_p3 = data_5_val[32'd15];

assign tmp_23_fu_957_p3 = data_5_val[32'd13];

assign tmp_24_fu_965_p4 = {{data_5_val[15:14]}};

assign tmp_25_fu_1291_p3 = add_ln81_4_fu_1285_p2[32'd14];

assign tmp_26_fu_1303_p3 = add_ln81_4_fu_1285_p2[32'd13];

assign tmp_27_fu_1045_p3 = data_6_val[32'd15];

assign tmp_28_fu_1057_p3 = data_6_val[32'd13];

assign tmp_29_fu_1065_p4 = {{data_6_val[15:14]}};

assign tmp_2_fu_311_p3 = data_1_val[32'd15];

assign tmp_30_fu_1358_p3 = add_ln81_5_fu_1352_p2[32'd14];

assign tmp_31_fu_1370_p3 = add_ln81_5_fu_1352_p2[32'd13];

assign tmp_32_fu_1145_p3 = data_7_val[32'd15];

assign tmp_33_fu_1157_p3 = data_7_val[32'd13];

assign tmp_34_fu_1165_p4 = {{data_7_val[15:14]}};

assign tmp_35_fu_4616_p3 = {{trunc_ln91_reg_5305}, {7'd0}};

assign tmp_36_fu_1425_p3 = add_ln81_6_fu_1419_p2[32'd14];

assign tmp_37_cast_fu_4709_p3 = {{trunc_ln93_fu_4705_p1}, {2'd0}};

assign tmp_37_fu_1437_p3 = add_ln81_6_fu_1419_p2[32'd13];

assign tmp_39_fu_1501_p3 = sum_cache_14_fu_1471_p3[32'd3];

assign tmp_3_fu_323_p3 = data_1_val[32'd13];

assign tmp_40_fu_1509_p3 = sum_cache_14_fu_1471_p3[32'd2];

assign tmp_42_fu_1617_p3 = sub_ln87_fu_1612_p2[32'd14];

assign tmp_43_fu_1629_p3 = sub_ln87_fu_1612_p2[32'd13];

assign tmp_44_fu_2093_p3 = mul_ln88_fu_2087_p2[32'd27];

assign tmp_45_fu_2111_p3 = mul_ln88_fu_2087_p2[32'd10];

assign tmp_46_fu_2119_p3 = mul_ln88_fu_2087_p2[32'd9];

assign tmp_47_fu_2137_p3 = mul_ln88_fu_2087_p2[32'd23];

assign tmp_48_fu_2167_p3 = add_ln88_fu_2161_p2[32'd13];

assign tmp_49_fu_2187_p4 = {{mul_ln88_fu_2087_p2[27:25]}};

assign tmp_4_fu_425_p3 = add_ln81_fu_419_p2[32'd14];

assign tmp_50_fu_2203_p4 = {{mul_ln88_fu_2087_p2[27:24]}};

assign tmp_51_fu_2233_p3 = mul_ln88_fu_2087_p2[32'd24];

assign tmp_52_fu_1676_p3 = sub_ln87_1_fu_1671_p2[32'd14];

assign tmp_53_fu_1688_p3 = sub_ln87_1_fu_1671_p2[32'd13];

assign tmp_54_fu_2346_p3 = mul_ln88_1_fu_2340_p2[32'd27];

assign tmp_55_fu_2364_p3 = mul_ln88_1_fu_2340_p2[32'd10];

assign tmp_56_fu_2372_p3 = mul_ln88_1_fu_2340_p2[32'd9];

assign tmp_57_fu_2390_p3 = mul_ln88_1_fu_2340_p2[32'd23];

assign tmp_58_fu_2420_p3 = add_ln88_1_fu_2414_p2[32'd13];

assign tmp_59_fu_2440_p4 = {{mul_ln88_1_fu_2340_p2[27:25]}};

assign tmp_5_fu_437_p3 = add_ln81_fu_419_p2[32'd13];

assign tmp_60_fu_2456_p4 = {{mul_ln88_1_fu_2340_p2[27:24]}};

assign tmp_61_fu_2486_p3 = mul_ln88_1_fu_2340_p2[32'd24];

assign tmp_62_fu_3365_p3 = add_ln89_fu_3359_p2[32'd14];

assign tmp_63_fu_3373_p3 = sum_cache2_1_fu_3355_p2[32'd13];

assign tmp_64_fu_1735_p3 = sub_ln87_2_fu_1730_p2[32'd14];

assign tmp_65_fu_1747_p3 = sub_ln87_2_fu_1730_p2[32'd13];

assign tmp_66_fu_2599_p3 = mul_ln88_2_fu_2593_p2[32'd27];

assign tmp_67_fu_2617_p3 = mul_ln88_2_fu_2593_p2[32'd10];

assign tmp_68_fu_2625_p3 = mul_ln88_2_fu_2593_p2[32'd9];

assign tmp_69_fu_2643_p3 = mul_ln88_2_fu_2593_p2[32'd23];

assign tmp_6_fu_479_p3 = data_2_val[32'd15];

assign tmp_70_fu_2673_p3 = add_ln88_2_fu_2667_p2[32'd13];

assign tmp_71_fu_2693_p4 = {{mul_ln88_2_fu_2593_p2[27:25]}};

assign tmp_72_fu_2709_p4 = {{mul_ln88_2_fu_2593_p2[27:24]}};

assign tmp_73_fu_2739_p3 = mul_ln88_2_fu_2593_p2[32'd24];

assign tmp_74_fu_3433_p3 = add_ln89_1_fu_3427_p2[32'd14];

assign tmp_75_fu_3441_p3 = sum_cache2_3_fu_3422_p2[32'd13];

assign tmp_76_fu_1794_p3 = sub_ln87_3_fu_1789_p2[32'd14];

assign tmp_77_fu_1806_p3 = sub_ln87_3_fu_1789_p2[32'd13];

assign tmp_78_fu_2852_p3 = mul_ln88_3_fu_2846_p2[32'd27];

assign tmp_79_fu_2870_p3 = mul_ln88_3_fu_2846_p2[32'd10];

assign tmp_7_fu_491_p3 = data_2_val[32'd13];

assign tmp_80_fu_2878_p3 = mul_ln88_3_fu_2846_p2[32'd9];

assign tmp_81_fu_2896_p3 = mul_ln88_3_fu_2846_p2[32'd23];

assign tmp_82_fu_2926_p3 = add_ln88_3_fu_2920_p2[32'd13];

assign tmp_83_fu_2946_p4 = {{mul_ln88_3_fu_2846_p2[27:25]}};

assign tmp_84_fu_2962_p4 = {{mul_ln88_3_fu_2846_p2[27:24]}};

assign tmp_85_fu_2992_p3 = mul_ln88_3_fu_2846_p2[32'd24];

assign tmp_86_fu_3501_p3 = add_ln89_2_fu_3495_p2[32'd14];

assign tmp_87_fu_3509_p3 = sum_cache2_5_fu_3490_p2[32'd13];

assign tmp_88_fu_1853_p3 = sub_ln87_4_fu_1848_p2[32'd14];

assign tmp_89_fu_1865_p3 = sub_ln87_4_fu_1848_p2[32'd13];

assign tmp_8_fu_1521_p3 = {{trunc_ln83_fu_1517_p1}, {7'd0}};

assign tmp_90_fu_3105_p3 = mul_ln88_4_fu_3099_p2[32'd27];

assign tmp_91_fu_3123_p3 = mul_ln88_4_fu_3099_p2[32'd10];

assign tmp_92_fu_3131_p3 = mul_ln88_4_fu_3099_p2[32'd9];

assign tmp_93_fu_3149_p3 = mul_ln88_4_fu_3099_p2[32'd23];

assign tmp_94_fu_3179_p3 = add_ln88_4_fu_3173_p2[32'd13];

assign tmp_95_fu_3199_p4 = {{mul_ln88_4_fu_3099_p2[27:25]}};

assign tmp_96_fu_3215_p4 = {{mul_ln88_4_fu_3099_p2[27:24]}};

assign tmp_97_fu_3245_p3 = mul_ln88_4_fu_3099_p2[32'd24];

assign tmp_9_fu_499_p4 = {{data_2_val[15:14]}};

assign tmp_fu_211_p3 = data_0_val[32'd15];

assign tmp_s_fu_331_p4 = {{data_1_val[15:14]}};

assign trunc_ln102_1_fu_4861_p4 = {{grp_fu_5027_p3[31:3]}};

assign trunc_ln102_2_fu_4877_p4 = {{grp_fu_5036_p3[31:3]}};

assign trunc_ln102_3_fu_4893_p1 = grp_fu_5045_p3;

assign trunc_ln102_3_fu_4893_p4 = {{trunc_ln102_3_fu_4893_p1[32:3]}};

assign trunc_ln102_4_fu_4909_p4 = {{grp_fu_5054_p3[31:3]}};

assign trunc_ln102_5_fu_4925_p1 = grp_fu_5063_p3;

assign trunc_ln102_5_fu_4925_p4 = {{trunc_ln102_5_fu_4925_p1[31:3]}};

assign trunc_ln102_6_fu_4941_p4 = {{grp_fu_5072_p3[32:3]}};

assign trunc_ln102_7_fu_4957_p1 = grp_fu_5081_p3;

assign trunc_ln102_7_fu_4957_p4 = {{trunc_ln102_7_fu_4957_p1[32:3]}};

assign trunc_ln1_fu_1487_p4 = {{sum_cache_14_fu_1471_p3[13:3]}};

assign trunc_ln3_fu_2101_p4 = {{mul_ln88_fu_2087_p2[23:10]}};

assign trunc_ln4_fu_4589_p4 = {{sum_cache2_14_reg_5292[13:3]}};

assign trunc_ln6_fu_4845_p4 = {{grp_fu_5018_p3[32:3]}};

assign trunc_ln81_11_fu_1053_p1 = data_6_val[13:0];

assign trunc_ln81_13_fu_1153_p1 = data_7_val[13:0];

assign trunc_ln81_1_fu_319_p1 = data_1_val[13:0];

assign trunc_ln81_3_fu_487_p1 = data_2_val[13:0];

assign trunc_ln81_5_fu_655_p1 = data_3_val[13:0];

assign trunc_ln81_7_fu_823_p1 = data_4_val[13:0];

assign trunc_ln81_9_fu_953_p1 = data_5_val[13:0];

assign trunc_ln81_fu_219_p1 = data_0_val[13:0];

assign trunc_ln83_fu_1517_p1 = sum_cache_14_fu_1471_p3[1:0];

assign trunc_ln87_1_fu_1684_p1 = sub_ln87_1_fu_1671_p2[13:0];

assign trunc_ln87_2_fu_1743_p1 = sub_ln87_2_fu_1730_p2[13:0];

assign trunc_ln87_3_fu_1802_p1 = sub_ln87_3_fu_1789_p2[13:0];

assign trunc_ln87_4_fu_1861_p1 = sub_ln87_4_fu_1848_p2[13:0];

assign trunc_ln87_5_fu_1920_p1 = sub_ln87_5_fu_1907_p2[13:0];

assign trunc_ln87_6_fu_1979_p1 = sub_ln87_6_fu_1966_p2[13:0];

assign trunc_ln87_7_fu_2038_p1 = sub_ln87_7_fu_2025_p2[13:0];

assign trunc_ln87_fu_1625_p1 = sub_ln87_fu_1612_p2[13:0];

assign trunc_ln88_10_fu_2886_p1 = mul_ln88_3_fu_2846_p2[8:0];

assign trunc_ln88_11_fu_3139_p1 = mul_ln88_4_fu_3099_p2[8:0];

assign trunc_ln88_12_fu_3628_p1 = mul_ln88_5_fu_3588_p2[8:0];

assign trunc_ln88_13_fu_3881_p1 = mul_ln88_6_fu_3841_p2[8:0];

assign trunc_ln88_14_fu_4134_p1 = mul_ln88_7_fu_4094_p2[8:0];

assign trunc_ln88_1_fu_2354_p4 = {{mul_ln88_1_fu_2340_p2[23:10]}};

assign trunc_ln88_2_fu_2607_p4 = {{mul_ln88_2_fu_2593_p2[23:10]}};

assign trunc_ln88_3_fu_2860_p4 = {{mul_ln88_3_fu_2846_p2[23:10]}};

assign trunc_ln88_4_fu_3113_p4 = {{mul_ln88_4_fu_3099_p2[23:10]}};

assign trunc_ln88_5_fu_3602_p4 = {{mul_ln88_5_fu_3588_p2[23:10]}};

assign trunc_ln88_6_fu_3855_p4 = {{mul_ln88_6_fu_3841_p2[23:10]}};

assign trunc_ln88_7_fu_4108_p4 = {{mul_ln88_7_fu_4094_p2[23:10]}};

assign trunc_ln88_8_fu_2380_p1 = mul_ln88_1_fu_2340_p2[8:0];

assign trunc_ln88_9_fu_2633_p1 = mul_ln88_2_fu_2593_p2[8:0];

assign trunc_ln88_fu_2127_p1 = mul_ln88_fu_2087_p2[8:0];

assign trunc_ln91_fu_4585_p1 = sum_cache2_14_fu_4569_p3[1:0];

assign trunc_ln93_1_fu_4733_p1 = index_fu_4725_p3[11:0];

assign trunc_ln93_fu_4705_p1 = var_fu_4697_p3[12:0];

assign var_fu_4697_p3 = ((and_ln91_1_fu_4691_p2[0:0] == 1'b1) ? 14'd8191 : sext_ln91_1_fu_4651_p1);

assign xor_ln81_10_fu_689_p2 = (tmp_12_fu_647_p3 ^ 1'd1);

assign xor_ln81_11_fu_701_p2 = (tmp_13_fu_659_p3 ^ 1'd1);

assign xor_ln81_12_fu_781_p2 = (tmp_15_fu_761_p3 ^ 1'd1);

assign xor_ln81_13_fu_793_p2 = (tmp_16_fu_773_p3 ^ tmp_15_fu_761_p3);

assign xor_ln81_14_fu_857_p2 = (tmp_17_fu_815_p3 ^ 1'd1);

assign xor_ln81_15_fu_869_p2 = (tmp_18_fu_827_p3 ^ 1'd1);

assign xor_ln81_16_fu_1248_p2 = (tmp_20_reg_5120 ^ 1'd1);

assign xor_ln81_17_fu_1258_p2 = (tmp_21_reg_5126 ^ tmp_20_reg_5120);

assign xor_ln81_18_fu_987_p2 = (tmp_22_fu_945_p3 ^ 1'd1);

assign xor_ln81_19_fu_999_p2 = (tmp_23_fu_957_p3 ^ 1'd1);

assign xor_ln81_1_fu_265_p2 = (tmp_1_fu_223_p3 ^ 1'd1);

assign xor_ln81_20_fu_1311_p2 = (tmp_25_fu_1291_p3 ^ 1'd1);

assign xor_ln81_21_fu_1323_p2 = (tmp_26_fu_1303_p3 ^ tmp_25_fu_1291_p3);

assign xor_ln81_22_fu_1087_p2 = (tmp_27_fu_1045_p3 ^ 1'd1);

assign xor_ln81_23_fu_1099_p2 = (tmp_28_fu_1057_p3 ^ 1'd1);

assign xor_ln81_24_fu_1378_p2 = (tmp_30_fu_1358_p3 ^ 1'd1);

assign xor_ln81_25_fu_1390_p2 = (tmp_31_fu_1370_p3 ^ tmp_30_fu_1358_p3);

assign xor_ln81_26_fu_1187_p2 = (tmp_32_fu_1145_p3 ^ 1'd1);

assign xor_ln81_27_fu_1199_p2 = (tmp_33_fu_1157_p3 ^ 1'd1);

assign xor_ln81_28_fu_1445_p2 = (tmp_36_fu_1425_p3 ^ 1'd1);

assign xor_ln81_29_fu_1457_p2 = (tmp_37_fu_1437_p3 ^ tmp_36_fu_1425_p3);

assign xor_ln81_2_fu_353_p2 = (tmp_2_fu_311_p3 ^ 1'd1);

assign xor_ln81_3_fu_365_p2 = (tmp_3_fu_323_p3 ^ 1'd1);

assign xor_ln81_4_fu_445_p2 = (tmp_4_fu_425_p3 ^ 1'd1);

assign xor_ln81_5_fu_457_p2 = (tmp_5_fu_437_p3 ^ tmp_4_fu_425_p3);

assign xor_ln81_6_fu_521_p2 = (tmp_6_fu_479_p3 ^ 1'd1);

assign xor_ln81_7_fu_533_p2 = (tmp_7_fu_491_p3 ^ 1'd1);

assign xor_ln81_8_fu_613_p2 = (tmp_10_fu_593_p3 ^ 1'd1);

assign xor_ln81_9_fu_625_p2 = (tmp_11_fu_605_p3 ^ tmp_10_fu_593_p3);

assign xor_ln81_fu_253_p2 = (tmp_fu_211_p3 ^ 1'd1);

assign xor_ln83_1_fu_1578_p2 = (tmp_38_reg_5162 ^ or_ln83_2_fu_1573_p2);

assign xor_ln83_2_fu_1583_p2 = (xor_ln83_1_fu_1578_p2 ^ 1'd1);

assign xor_ln83_fu_1568_p2 = (tmp_38_reg_5162 ^ 1'd1);

assign xor_ln87_10_fu_1932_p2 = (tmp_100_fu_1912_p3 ^ 1'd1);

assign xor_ln87_11_fu_1944_p2 = (tmp_101_fu_1924_p3 ^ tmp_100_fu_1912_p3);

assign xor_ln87_12_fu_1991_p2 = (tmp_112_fu_1971_p3 ^ 1'd1);

assign xor_ln87_13_fu_2003_p2 = (tmp_113_fu_1983_p3 ^ tmp_112_fu_1971_p3);

assign xor_ln87_14_fu_2050_p2 = (tmp_124_fu_2030_p3 ^ 1'd1);

assign xor_ln87_15_fu_2062_p2 = (tmp_125_fu_2042_p3 ^ tmp_124_fu_2030_p3);

assign xor_ln87_1_fu_1649_p2 = (tmp_43_fu_1629_p3 ^ tmp_42_fu_1617_p3);

assign xor_ln87_2_fu_1696_p2 = (tmp_52_fu_1676_p3 ^ 1'd1);

assign xor_ln87_3_fu_1708_p2 = (tmp_53_fu_1688_p3 ^ tmp_52_fu_1676_p3);

assign xor_ln87_4_fu_1755_p2 = (tmp_64_fu_1735_p3 ^ 1'd1);

assign xor_ln87_5_fu_1767_p2 = (tmp_65_fu_1747_p3 ^ tmp_64_fu_1735_p3);

assign xor_ln87_6_fu_1814_p2 = (tmp_76_fu_1794_p3 ^ 1'd1);

assign xor_ln87_7_fu_1826_p2 = (tmp_77_fu_1806_p3 ^ tmp_76_fu_1794_p3);

assign xor_ln87_8_fu_1873_p2 = (tmp_88_fu_1853_p3 ^ 1'd1);

assign xor_ln87_9_fu_1885_p2 = (tmp_89_fu_1865_p3 ^ tmp_88_fu_1853_p3);

assign xor_ln87_fu_1637_p2 = (tmp_42_fu_1617_p3 ^ 1'd1);

assign xor_ln88_10_fu_2785_p2 = (tmp_66_fu_2599_p3 ^ 1'd1);

assign xor_ln88_11_fu_2809_p2 = (or_ln88_26_fu_2803_p2 ^ 1'd1);

assign xor_ln88_12_fu_2934_p2 = (tmp_82_fu_2926_p3 ^ 1'd1);

assign xor_ln88_13_fu_3026_p2 = (select_ln88_12_fu_2984_p3 ^ 1'd1);

assign xor_ln88_14_fu_3038_p2 = (tmp_78_fu_2852_p3 ^ 1'd1);

assign xor_ln88_15_fu_3062_p2 = (or_ln88_27_fu_3056_p2 ^ 1'd1);

assign xor_ln88_16_fu_3187_p2 = (tmp_94_fu_3179_p3 ^ 1'd1);

assign xor_ln88_17_fu_3279_p2 = (select_ln88_16_fu_3237_p3 ^ 1'd1);

assign xor_ln88_18_fu_3291_p2 = (tmp_90_fu_3105_p3 ^ 1'd1);

assign xor_ln88_19_fu_3315_p2 = (or_ln88_28_fu_3309_p2 ^ 1'd1);

assign xor_ln88_1_fu_2267_p2 = (select_ln88_fu_2225_p3 ^ 1'd1);

assign xor_ln88_20_fu_3676_p2 = (tmp_106_fu_3668_p3 ^ 1'd1);

assign xor_ln88_21_fu_3768_p2 = (select_ln88_20_fu_3726_p3 ^ 1'd1);

assign xor_ln88_22_fu_3780_p2 = (tmp_102_fu_3594_p3 ^ 1'd1);

assign xor_ln88_23_fu_3804_p2 = (or_ln88_29_fu_3798_p2 ^ 1'd1);

assign xor_ln88_24_fu_3929_p2 = (tmp_118_fu_3921_p3 ^ 1'd1);

assign xor_ln88_25_fu_4021_p2 = (select_ln88_24_fu_3979_p3 ^ 1'd1);

assign xor_ln88_26_fu_4033_p2 = (tmp_114_fu_3847_p3 ^ 1'd1);

assign xor_ln88_27_fu_4057_p2 = (or_ln88_30_fu_4051_p2 ^ 1'd1);

assign xor_ln88_28_fu_4182_p2 = (tmp_130_fu_4174_p3 ^ 1'd1);

assign xor_ln88_29_fu_4274_p2 = (select_ln88_28_fu_4232_p3 ^ 1'd1);

assign xor_ln88_2_fu_2279_p2 = (tmp_44_fu_2093_p3 ^ 1'd1);

assign xor_ln88_30_fu_4286_p2 = (tmp_126_fu_4100_p3 ^ 1'd1);

assign xor_ln88_31_fu_4310_p2 = (or_ln88_31_fu_4304_p2 ^ 1'd1);

assign xor_ln88_32_fu_2241_p2 = (tmp_51_fu_2233_p3 ^ 1'd1);

assign xor_ln88_33_fu_2494_p2 = (tmp_61_fu_2486_p3 ^ 1'd1);

assign xor_ln88_34_fu_2747_p2 = (tmp_73_fu_2739_p3 ^ 1'd1);

assign xor_ln88_35_fu_3000_p2 = (tmp_85_fu_2992_p3 ^ 1'd1);

assign xor_ln88_36_fu_3253_p2 = (tmp_97_fu_3245_p3 ^ 1'd1);

assign xor_ln88_37_fu_3742_p2 = (tmp_109_fu_3734_p3 ^ 1'd1);

assign xor_ln88_38_fu_3995_p2 = (tmp_121_fu_3987_p3 ^ 1'd1);

assign xor_ln88_39_fu_4248_p2 = (tmp_133_fu_4240_p3 ^ 1'd1);

assign xor_ln88_3_fu_2303_p2 = (or_ln88_24_fu_2297_p2 ^ 1'd1);

assign xor_ln88_4_fu_2428_p2 = (tmp_58_fu_2420_p3 ^ 1'd1);

assign xor_ln88_5_fu_2520_p2 = (select_ln88_4_fu_2478_p3 ^ 1'd1);

assign xor_ln88_6_fu_2532_p2 = (tmp_54_fu_2346_p3 ^ 1'd1);

assign xor_ln88_7_fu_2556_p2 = (or_ln88_25_fu_2550_p2 ^ 1'd1);

assign xor_ln88_8_fu_2681_p2 = (tmp_70_fu_2673_p3 ^ 1'd1);

assign xor_ln88_9_fu_2773_p2 = (select_ln88_8_fu_2731_p3 ^ 1'd1);

assign xor_ln88_fu_2175_p2 = (tmp_48_fu_2167_p3 ^ 1'd1);

assign xor_ln89_10_fu_4475_p2 = (tmp_122_fu_4459_p3 ^ 1'd1);

assign xor_ln89_11_fu_4487_p2 = (tmp_123_fu_4467_p3 ^ tmp_122_fu_4459_p3);

assign xor_ln89_12_fu_4543_p2 = (tmp_134_fu_4527_p3 ^ 1'd1);

assign xor_ln89_13_fu_4555_p2 = (tmp_135_fu_4535_p3 ^ tmp_134_fu_4527_p3);

assign xor_ln89_1_fu_3393_p2 = (tmp_63_fu_3373_p3 ^ tmp_62_fu_3365_p3);

assign xor_ln89_2_fu_3449_p2 = (tmp_74_fu_3433_p3 ^ 1'd1);

assign xor_ln89_3_fu_3461_p2 = (tmp_75_fu_3441_p3 ^ tmp_74_fu_3433_p3);

assign xor_ln89_4_fu_3517_p2 = (tmp_86_fu_3501_p3 ^ 1'd1);

assign xor_ln89_5_fu_3529_p2 = (tmp_87_fu_3509_p3 ^ tmp_86_fu_3501_p3);

assign xor_ln89_6_fu_4344_p2 = (tmp_98_reg_5262 ^ 1'd1);

assign xor_ln89_7_fu_4354_p2 = (tmp_99_reg_5268 ^ tmp_98_reg_5262);

assign xor_ln89_8_fu_4407_p2 = (tmp_110_fu_4391_p3 ^ 1'd1);

assign xor_ln89_9_fu_4419_p2 = (tmp_111_fu_4399_p3 ^ tmp_110_fu_4391_p3);

assign xor_ln89_fu_3381_p2 = (tmp_62_fu_3365_p3 ^ 1'd1);

assign xor_ln91_1_fu_4674_p2 = (tmp_136_reg_5299 ^ or_ln91_2_fu_4668_p2);

assign xor_ln91_2_fu_4679_p2 = (xor_ln91_1_fu_4674_p2 ^ 1'd1);

assign xor_ln91_fu_4663_p2 = (tmp_136_reg_5299 ^ 1'd1);

assign zext_ln102_fu_4769_p1 = invert_sqr_table_q0;

assign zext_ln83_fu_1547_p1 = and_ln83_fu_1541_p2;

assign zext_ln88_1_fu_2410_p1 = and_ln88_7_fu_2404_p2;

assign zext_ln88_2_fu_2663_p1 = and_ln88_14_fu_2657_p2;

assign zext_ln88_3_fu_2916_p1 = and_ln88_21_fu_2910_p2;

assign zext_ln88_4_fu_3169_p1 = and_ln88_28_fu_3163_p2;

assign zext_ln88_5_fu_3658_p1 = and_ln88_35_fu_3652_p2;

assign zext_ln88_6_fu_3911_p1 = and_ln88_42_fu_3905_p2;

assign zext_ln88_7_fu_4164_p1 = and_ln88_49_fu_4158_p2;

assign zext_ln88_fu_2157_p1 = and_ln88_fu_2151_p2;

assign zext_ln91_fu_4641_p1 = and_ln91_fu_4635_p2;

assign zext_ln98_fu_4761_p1 = index_1_fu_4753_p3;

endmodule //myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s
