
*** Running vivado
    with args -log top.vdi -applog -m64 -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' for cell 'clk_wiz_0_i'
INFO: [Project 1-454] Reading design checkpoint '/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/dvi2rgb_0_synth_1/dvi2rgb_0.dcp' for cell 'dvi2rgb_0_i'
INFO: [Project 1-454] Reading design checkpoint '/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/rgb2vga_0_synth_1/rgb2vga_0.dcp' for cell 'rgb2vga_0_i'
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_i/inst'
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_i/inst'
Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_i/inst'
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_i/inst'
Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/dvi2rgb_0_2/src/dvi2rgb.xdc] for cell 'dvi2rgb_0_i/U0'
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/dvi2rgb_0_2/src/dvi2rgb.xdc] for cell 'dvi2rgb_0_i/U0'
Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/constraints.xdc]
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/constraints.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/dvi2rgb_0_synth_1/dvi2rgb_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1199.762 ; gain = 36.016 ; free physical = 889 ; free virtual = 3591
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 93e2f7f8

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15db6dd9a

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1615.254 ; gain = 0.000 ; free physical = 554 ; free virtual = 3256

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: ff45d463

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1615.254 ; gain = 0.000 ; free physical = 554 ; free virtual = 3256

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 79 unconnected nets.
INFO: [Opt 31-11] Eliminated 9 unconnected cells.
Phase 3 Sweep | Checksum: 205ccee77

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1615.254 ; gain = 0.000 ; free physical = 554 ; free virtual = 3256

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1615.254 ; gain = 0.000 ; free physical = 554 ; free virtual = 3256
Ending Logic Optimization Task | Checksum: 205ccee77

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1615.254 ; gain = 0.000 ; free physical = 554 ; free virtual = 3256

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 205ccee77

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1615.254 ; gain = 0.000 ; free physical = 554 ; free virtual = 3256
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1615.254 ; gain = 459.512 ; free physical = 554 ; free virtual = 3256
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1647.270 ; gain = 0.000 ; free physical = 551 ; free virtual = 3254
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/top_drc_opted.rpt.
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1647.270 ; gain = 0.000 ; free physical = 545 ; free virtual = 3248
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1647.270 ; gain = 0.000 ; free physical = 545 ; free virtual = 3248

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 6bf98cc0

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1647.270 ; gain = 0.000 ; free physical = 545 ; free virtual = 3248
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 6bf98cc0

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.50 . Memory (MB): peak = 1659.270 ; gain = 12.000 ; free physical = 545 ; free virtual = 3247

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 6bf98cc0

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.50 . Memory (MB): peak = 1659.270 ; gain = 12.000 ; free physical = 545 ; free virtual = 3247

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: d2b2d6d4

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1659.270 ; gain = 12.000 ; free physical = 545 ; free virtual = 3247
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 120807347

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1659.270 ; gain = 12.000 ; free physical = 545 ; free virtual = 3247

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 179022642

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.60 . Memory (MB): peak = 1659.270 ; gain = 12.000 ; free physical = 545 ; free virtual = 3247
Phase 1.2.1 Place Init Design | Checksum: 12abd2bca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 1669.914 ; gain = 22.645 ; free physical = 537 ; free virtual = 3240
Phase 1.2 Build Placer Netlist Model | Checksum: 12abd2bca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 1669.914 ; gain = 22.645 ; free physical = 537 ; free virtual = 3240

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 12abd2bca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 1669.914 ; gain = 22.645 ; free physical = 537 ; free virtual = 3240
Phase 1.3 Constrain Clocks/Macros | Checksum: 12abd2bca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 1669.914 ; gain = 22.645 ; free physical = 537 ; free virtual = 3240
Phase 1 Placer Initialization | Checksum: 12abd2bca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 1669.914 ; gain = 22.645 ; free physical = 537 ; free virtual = 3240

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 124ae2fe1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1693.926 ; gain = 46.656 ; free physical = 536 ; free virtual = 3239

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 124ae2fe1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1693.926 ; gain = 46.656 ; free physical = 536 ; free virtual = 3239

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: a7f0d782

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1693.926 ; gain = 46.656 ; free physical = 536 ; free virtual = 3238

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 8e44e263

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1693.926 ; gain = 46.656 ; free physical = 536 ; free virtual = 3238

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 8e44e263

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1693.926 ; gain = 46.656 ; free physical = 536 ; free virtual = 3238

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1199e55cb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1693.926 ; gain = 46.656 ; free physical = 536 ; free virtual = 3238

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1199e55cb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1693.926 ; gain = 46.656 ; free physical = 536 ; free virtual = 3238

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: d5afe84f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1693.926 ; gain = 46.656 ; free physical = 534 ; free virtual = 3237
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: d5afe84f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1693.926 ; gain = 46.656 ; free physical = 534 ; free virtual = 3237

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: d5afe84f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1693.926 ; gain = 46.656 ; free physical = 534 ; free virtual = 3237

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: d5afe84f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1693.926 ; gain = 46.656 ; free physical = 534 ; free virtual = 3237
Phase 3.7 Small Shape Detail Placement | Checksum: d5afe84f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1693.926 ; gain = 46.656 ; free physical = 534 ; free virtual = 3237

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 787e3b6d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1693.926 ; gain = 46.656 ; free physical = 534 ; free virtual = 3237
Phase 3 Detail Placement | Checksum: 787e3b6d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1693.926 ; gain = 46.656 ; free physical = 534 ; free virtual = 3237

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 16340702b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1693.926 ; gain = 46.656 ; free physical = 535 ; free virtual = 3237

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 16340702b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1693.926 ; gain = 46.656 ; free physical = 535 ; free virtual = 3237

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 16340702b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1693.926 ; gain = 46.656 ; free physical = 535 ; free virtual = 3237

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 16cdb8fbd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1693.926 ; gain = 46.656 ; free physical = 535 ; free virtual = 3237
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 16cdb8fbd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1693.926 ; gain = 46.656 ; free physical = 535 ; free virtual = 3237
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 16cdb8fbd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1693.926 ; gain = 46.656 ; free physical = 535 ; free virtual = 3237

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.878. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 17900199c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1693.926 ; gain = 46.656 ; free physical = 535 ; free virtual = 3237
Phase 4.1.3 Post Placement Optimization | Checksum: 17900199c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1693.926 ; gain = 46.656 ; free physical = 535 ; free virtual = 3237
Phase 4.1 Post Commit Optimization | Checksum: 17900199c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1693.926 ; gain = 46.656 ; free physical = 535 ; free virtual = 3237

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 17900199c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1693.926 ; gain = 46.656 ; free physical = 535 ; free virtual = 3237

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 17900199c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1693.926 ; gain = 46.656 ; free physical = 535 ; free virtual = 3237

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 17900199c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1693.926 ; gain = 46.656 ; free physical = 535 ; free virtual = 3237
Phase 4.4 Placer Reporting | Checksum: 17900199c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1693.926 ; gain = 46.656 ; free physical = 535 ; free virtual = 3237

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1b73a7c6e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1693.926 ; gain = 46.656 ; free physical = 535 ; free virtual = 3237
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b73a7c6e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1693.926 ; gain = 46.656 ; free physical = 535 ; free virtual = 3237
Ending Placer Task | Checksum: f2be9a75

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1693.926 ; gain = 46.656 ; free physical = 535 ; free virtual = 3237
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1693.926 ; gain = 0.000 ; free physical = 532 ; free virtual = 3237
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1693.926 ; gain = 0.000 ; free physical = 527 ; free virtual = 3230
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1693.926 ; gain = 0.000 ; free physical = 527 ; free virtual = 3230
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1693.926 ; gain = 0.000 ; free physical = 527 ; free virtual = 3230
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 21c42860 ConstDB: 0 ShapeSum: d0fa7215 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11d5f8245

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1693.926 ; gain = 0.000 ; free physical = 473 ; free virtual = 3176

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11d5f8245

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1693.926 ; gain = 0.000 ; free physical = 473 ; free virtual = 3176

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 11d5f8245

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1701.918 ; gain = 7.992 ; free physical = 458 ; free virtual = 3162
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1a92898c6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1708.918 ; gain = 14.992 ; free physical = 452 ; free virtual = 3155
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.890  | TNS=0.000  | WHS=-0.135 | THS=-2.445 |

Phase 2 Router Initialization | Checksum: 1a7702b8f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1708.918 ; gain = 14.992 ; free physical = 451 ; free virtual = 3155

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 21b511d95

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1708.918 ; gain = 14.992 ; free physical = 451 ; free virtual = 3154

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 92
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 21975254e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1708.918 ; gain = 14.992 ; free physical = 451 ; free virtual = 3154
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.931  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18661967d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1708.918 ; gain = 14.992 ; free physical = 451 ; free virtual = 3154
Phase 4 Rip-up And Reroute | Checksum: 18661967d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1708.918 ; gain = 14.992 ; free physical = 451 ; free virtual = 3154

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c14a764d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1708.918 ; gain = 14.992 ; free physical = 451 ; free virtual = 3154
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.066  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1c14a764d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1708.918 ; gain = 14.992 ; free physical = 451 ; free virtual = 3154

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c14a764d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1708.918 ; gain = 14.992 ; free physical = 451 ; free virtual = 3154
Phase 5 Delay and Skew Optimization | Checksum: 1c14a764d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1708.918 ; gain = 14.992 ; free physical = 451 ; free virtual = 3154

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1b32c0c09

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1708.918 ; gain = 14.992 ; free physical = 451 ; free virtual = 3154
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.066  | TNS=0.000  | WHS=0.103  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1af3372db

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1708.918 ; gain = 14.992 ; free physical = 451 ; free virtual = 3154

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.330377 %
  Global Horizontal Routing Utilization  = 0.265625 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a23c0c14

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1708.918 ; gain = 14.992 ; free physical = 451 ; free virtual = 3154

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a23c0c14

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1708.918 ; gain = 14.992 ; free physical = 450 ; free virtual = 3153

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 195e54e0e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1708.918 ; gain = 14.992 ; free physical = 450 ; free virtual = 3153

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.066  | TNS=0.000  | WHS=0.103  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 195e54e0e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1708.918 ; gain = 14.992 ; free physical = 450 ; free virtual = 3153
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1708.918 ; gain = 14.992 ; free physical = 450 ; free virtual = 3153

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1728.809 ; gain = 34.883 ; free physical = 449 ; free virtual = 3153
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1744.723 ; gain = 0.000 ; free physical = 447 ; free virtual = 3153
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (ZPS7-1) PS7 block required - The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Oct 26 17:54:59 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2015.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2056.137 ; gain = 279.383 ; free physical = 154 ; free virtual = 2837
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file top.hwdef
INFO: [Common 17-206] Exiting Vivado at Fri Oct 26 17:54:59 2018...
