Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Oct 29 03:03:06 2022
| Host         : DESKTOP-D78LMBQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line92/delay_reg/Q (HIGH)

 There are 153 register/latch pins with no clock driven by root clock pin: unit_6p25m/CLOCK_flex_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 337 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.549        0.000                      0                  155        0.137        0.000                      0                  155        4.500        0.000                       0                    80  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.549        0.000                      0                  155        0.137        0.000                      0                  155        4.500        0.000                       0                    80  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.549ns  (required time - arrival time)
  Source:                 unit_6p25m/COUNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_6p25m/CLOCK_flex_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.854ns (21.140%)  route 3.186ns (78.860%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.554     5.075    unit_6p25m/baysis_clock_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  unit_6p25m/COUNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  unit_6p25m/COUNT_reg[20]/Q
                         net (fo=2, routed)           1.128     6.659    unit_6p25m/COUNT_reg[20]
    SLICE_X32Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.783 r  unit_6p25m/COUNT[0]_i_7__0/O
                         net (fo=1, routed)           0.813     7.597    unit_6p25m/COUNT[0]_i_7__0_n_0
    SLICE_X30Y50         LUT6 (Prop_lut6_I4_O)        0.124     7.721 r  unit_6p25m/COUNT[0]_i_1__0/O
                         net (fo=33, routed)          0.862     8.582    unit_6p25m/COUNT[0]_i_1__0_n_0
    SLICE_X28Y45         LUT2 (Prop_lut2_I0_O)        0.150     8.732 r  unit_6p25m/CLOCK_flex_i_1__0/O
                         net (fo=1, routed)           0.382     9.115    unit_6p25m/CLOCK_flex_i_1__0_n_0
    SLICE_X29Y45         FDRE                                         r  unit_6p25m/CLOCK_flex_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.447    14.788    unit_6p25m/baysis_clock_IBUF_BUFG
    SLICE_X29Y45         FDRE                                         r  unit_6p25m/CLOCK_flex_reg/C
                         clock pessimism              0.180    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X29Y45         FDRE (Setup_fdre_C_D)       -0.269    14.664    unit_6p25m/CLOCK_flex_reg
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -9.115    
  -------------------------------------------------------------------
                         slack                                  5.549    

Slack (MET) :             5.771ns  (required time - arrival time)
  Source:                 unit_6p25m/COUNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_6p25m/COUNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.704ns (18.830%)  route 3.035ns (81.170%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.554     5.075    unit_6p25m/baysis_clock_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  unit_6p25m/COUNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  unit_6p25m/COUNT_reg[20]/Q
                         net (fo=2, routed)           1.128     6.659    unit_6p25m/COUNT_reg[20]
    SLICE_X32Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.783 r  unit_6p25m/COUNT[0]_i_7__0/O
                         net (fo=1, routed)           0.813     7.597    unit_6p25m/COUNT[0]_i_7__0_n_0
    SLICE_X30Y50         LUT6 (Prop_lut6_I4_O)        0.124     7.721 r  unit_6p25m/COUNT[0]_i_1__0/O
                         net (fo=33, routed)          1.093     8.814    unit_6p25m/COUNT[0]_i_1__0_n_0
    SLICE_X31Y53         FDRE                                         r  unit_6p25m/COUNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.435    14.776    unit_6p25m/baysis_clock_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  unit_6p25m/COUNT_reg[28]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X31Y53         FDRE (Setup_fdre_C_R)       -0.429    14.585    unit_6p25m/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  5.771    

Slack (MET) :             5.771ns  (required time - arrival time)
  Source:                 unit_6p25m/COUNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_6p25m/COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.704ns (18.830%)  route 3.035ns (81.170%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.554     5.075    unit_6p25m/baysis_clock_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  unit_6p25m/COUNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  unit_6p25m/COUNT_reg[20]/Q
                         net (fo=2, routed)           1.128     6.659    unit_6p25m/COUNT_reg[20]
    SLICE_X32Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.783 r  unit_6p25m/COUNT[0]_i_7__0/O
                         net (fo=1, routed)           0.813     7.597    unit_6p25m/COUNT[0]_i_7__0_n_0
    SLICE_X30Y50         LUT6 (Prop_lut6_I4_O)        0.124     7.721 r  unit_6p25m/COUNT[0]_i_1__0/O
                         net (fo=33, routed)          1.093     8.814    unit_6p25m/COUNT[0]_i_1__0_n_0
    SLICE_X31Y53         FDRE                                         r  unit_6p25m/COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.435    14.776    unit_6p25m/baysis_clock_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  unit_6p25m/COUNT_reg[29]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X31Y53         FDRE (Setup_fdre_C_R)       -0.429    14.585    unit_6p25m/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  5.771    

Slack (MET) :             5.771ns  (required time - arrival time)
  Source:                 unit_6p25m/COUNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_6p25m/COUNT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.704ns (18.830%)  route 3.035ns (81.170%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.554     5.075    unit_6p25m/baysis_clock_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  unit_6p25m/COUNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  unit_6p25m/COUNT_reg[20]/Q
                         net (fo=2, routed)           1.128     6.659    unit_6p25m/COUNT_reg[20]
    SLICE_X32Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.783 r  unit_6p25m/COUNT[0]_i_7__0/O
                         net (fo=1, routed)           0.813     7.597    unit_6p25m/COUNT[0]_i_7__0_n_0
    SLICE_X30Y50         LUT6 (Prop_lut6_I4_O)        0.124     7.721 r  unit_6p25m/COUNT[0]_i_1__0/O
                         net (fo=33, routed)          1.093     8.814    unit_6p25m/COUNT[0]_i_1__0_n_0
    SLICE_X31Y53         FDRE                                         r  unit_6p25m/COUNT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.435    14.776    unit_6p25m/baysis_clock_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  unit_6p25m/COUNT_reg[30]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X31Y53         FDRE (Setup_fdre_C_R)       -0.429    14.585    unit_6p25m/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  5.771    

Slack (MET) :             5.771ns  (required time - arrival time)
  Source:                 unit_6p25m/COUNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_6p25m/COUNT_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.704ns (18.830%)  route 3.035ns (81.170%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.554     5.075    unit_6p25m/baysis_clock_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  unit_6p25m/COUNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  unit_6p25m/COUNT_reg[20]/Q
                         net (fo=2, routed)           1.128     6.659    unit_6p25m/COUNT_reg[20]
    SLICE_X32Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.783 r  unit_6p25m/COUNT[0]_i_7__0/O
                         net (fo=1, routed)           0.813     7.597    unit_6p25m/COUNT[0]_i_7__0_n_0
    SLICE_X30Y50         LUT6 (Prop_lut6_I4_O)        0.124     7.721 r  unit_6p25m/COUNT[0]_i_1__0/O
                         net (fo=33, routed)          1.093     8.814    unit_6p25m/COUNT[0]_i_1__0_n_0
    SLICE_X31Y53         FDRE                                         r  unit_6p25m/COUNT_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.435    14.776    unit_6p25m/baysis_clock_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  unit_6p25m/COUNT_reg[31]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X31Y53         FDRE (Setup_fdre_C_R)       -0.429    14.585    unit_6p25m/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  5.771    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 unit_audio/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_audio/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 1.306ns (31.028%)  route 2.903ns (68.972%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.804     5.325    unit_audio/baysis_clock_IBUF_BUFG
    SLICE_X3Y136         FDRE                                         r  unit_audio/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDRE (Prop_fdre_C_Q)         0.456     5.781 r  unit_audio/count2_reg[7]/Q
                         net (fo=10, routed)          1.027     6.808    unit_audio/count2_reg[7]
    SLICE_X4Y136         LUT4 (Prop_lut4_I2_O)        0.152     6.960 r  unit_audio/sclk_i_20/O
                         net (fo=1, routed)           0.162     7.122    unit_audio/sclk_i_20_n_0
    SLICE_X4Y136         LUT6 (Prop_lut6_I1_O)        0.326     7.448 r  unit_audio/sclk_i_16/O
                         net (fo=1, routed)           0.818     8.266    unit_audio/sclk_i_16_n_0
    SLICE_X2Y136         LUT6 (Prop_lut6_I0_O)        0.124     8.390 r  unit_audio/sclk_i_13/O
                         net (fo=1, routed)           0.303     8.693    unit_audio/sclk_i_13_n_0
    SLICE_X2Y137         LUT6 (Prop_lut6_I5_O)        0.124     8.817 r  unit_audio/sclk_i_5/O
                         net (fo=1, routed)           0.593     9.410    unit_audio/sclk_i_5_n_0
    SLICE_X2Y136         LUT6 (Prop_lut6_I4_O)        0.124     9.534 r  unit_audio/sclk_i_1/O
                         net (fo=1, routed)           0.000     9.534    unit_audio/sclk_i_1_n_0
    SLICE_X2Y136         FDRE                                         r  unit_audio/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.678    15.019    unit_audio/baysis_clock_IBUF_BUFG
    SLICE_X2Y136         FDRE                                         r  unit_audio/sclk_reg/C
                         clock pessimism              0.284    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y136         FDRE (Setup_fdre_C_D)        0.077    15.345    unit_audio/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.345    
                         arrival time                          -9.534    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.844ns  (required time - arrival time)
  Source:                 unit_6p25m/COUNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_6p25m/COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 0.704ns (19.650%)  route 2.879ns (80.350%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.554     5.075    unit_6p25m/baysis_clock_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  unit_6p25m/COUNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  unit_6p25m/COUNT_reg[20]/Q
                         net (fo=2, routed)           1.128     6.659    unit_6p25m/COUNT_reg[20]
    SLICE_X32Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.783 r  unit_6p25m/COUNT[0]_i_7__0/O
                         net (fo=1, routed)           0.813     7.597    unit_6p25m/COUNT[0]_i_7__0_n_0
    SLICE_X30Y50         LUT6 (Prop_lut6_I4_O)        0.124     7.721 r  unit_6p25m/COUNT[0]_i_1__0/O
                         net (fo=33, routed)          0.937     8.658    unit_6p25m/COUNT[0]_i_1__0_n_0
    SLICE_X31Y46         FDRE                                         r  unit_6p25m/COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.445    14.786    unit_6p25m/baysis_clock_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  unit_6p25m/COUNT_reg[0]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X31Y46         FDRE (Setup_fdre_C_R)       -0.429    14.502    unit_6p25m/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.658    
  -------------------------------------------------------------------
                         slack                                  5.844    

Slack (MET) :             5.844ns  (required time - arrival time)
  Source:                 unit_6p25m/COUNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_6p25m/COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 0.704ns (19.650%)  route 2.879ns (80.350%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.554     5.075    unit_6p25m/baysis_clock_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  unit_6p25m/COUNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  unit_6p25m/COUNT_reg[20]/Q
                         net (fo=2, routed)           1.128     6.659    unit_6p25m/COUNT_reg[20]
    SLICE_X32Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.783 r  unit_6p25m/COUNT[0]_i_7__0/O
                         net (fo=1, routed)           0.813     7.597    unit_6p25m/COUNT[0]_i_7__0_n_0
    SLICE_X30Y50         LUT6 (Prop_lut6_I4_O)        0.124     7.721 r  unit_6p25m/COUNT[0]_i_1__0/O
                         net (fo=33, routed)          0.937     8.658    unit_6p25m/COUNT[0]_i_1__0_n_0
    SLICE_X31Y46         FDRE                                         r  unit_6p25m/COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.445    14.786    unit_6p25m/baysis_clock_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  unit_6p25m/COUNT_reg[1]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X31Y46         FDRE (Setup_fdre_C_R)       -0.429    14.502    unit_6p25m/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.658    
  -------------------------------------------------------------------
                         slack                                  5.844    

Slack (MET) :             5.844ns  (required time - arrival time)
  Source:                 unit_6p25m/COUNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_6p25m/COUNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 0.704ns (19.650%)  route 2.879ns (80.350%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.554     5.075    unit_6p25m/baysis_clock_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  unit_6p25m/COUNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  unit_6p25m/COUNT_reg[20]/Q
                         net (fo=2, routed)           1.128     6.659    unit_6p25m/COUNT_reg[20]
    SLICE_X32Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.783 r  unit_6p25m/COUNT[0]_i_7__0/O
                         net (fo=1, routed)           0.813     7.597    unit_6p25m/COUNT[0]_i_7__0_n_0
    SLICE_X30Y50         LUT6 (Prop_lut6_I4_O)        0.124     7.721 r  unit_6p25m/COUNT[0]_i_1__0/O
                         net (fo=33, routed)          0.937     8.658    unit_6p25m/COUNT[0]_i_1__0_n_0
    SLICE_X31Y46         FDRE                                         r  unit_6p25m/COUNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.445    14.786    unit_6p25m/baysis_clock_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  unit_6p25m/COUNT_reg[2]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X31Y46         FDRE (Setup_fdre_C_R)       -0.429    14.502    unit_6p25m/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.658    
  -------------------------------------------------------------------
                         slack                                  5.844    

Slack (MET) :             5.844ns  (required time - arrival time)
  Source:                 unit_6p25m/COUNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_6p25m/COUNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 0.704ns (19.650%)  route 2.879ns (80.350%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.554     5.075    unit_6p25m/baysis_clock_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  unit_6p25m/COUNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  unit_6p25m/COUNT_reg[20]/Q
                         net (fo=2, routed)           1.128     6.659    unit_6p25m/COUNT_reg[20]
    SLICE_X32Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.783 r  unit_6p25m/COUNT[0]_i_7__0/O
                         net (fo=1, routed)           0.813     7.597    unit_6p25m/COUNT[0]_i_7__0_n_0
    SLICE_X30Y50         LUT6 (Prop_lut6_I4_O)        0.124     7.721 r  unit_6p25m/COUNT[0]_i_1__0/O
                         net (fo=33, routed)          0.937     8.658    unit_6p25m/COUNT[0]_i_1__0_n_0
    SLICE_X31Y46         FDRE                                         r  unit_6p25m/COUNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.445    14.786    unit_6p25m/baysis_clock_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  unit_6p25m/COUNT_reg[3]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X31Y46         FDRE (Setup_fdre_C_R)       -0.429    14.502    unit_6p25m/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.658    
  -------------------------------------------------------------------
                         slack                                  5.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 unit_6p25m/COUNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_6p25m/COUNT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.392ns (77.050%)  route 0.117ns (22.950%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.564     1.447    unit_6p25m/baysis_clock_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  unit_6p25m/COUNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unit_6p25m/COUNT_reg[12]/Q
                         net (fo=2, routed)           0.116     1.704    unit_6p25m/COUNT_reg[12]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.901 r  unit_6p25m/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.902    unit_6p25m/COUNT_reg[12]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.956 r  unit_6p25m/COUNT_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.956    unit_6p25m/COUNT_reg[16]_i_1__0_n_7
    SLICE_X31Y50         FDRE                                         r  unit_6p25m/COUNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.830     1.958    unit_6p25m/baysis_clock_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  unit_6p25m/COUNT_reg[16]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    unit_6p25m/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 unit_6p25m/COUNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_6p25m/COUNT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.403ns (77.535%)  route 0.117ns (22.465%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.564     1.447    unit_6p25m/baysis_clock_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  unit_6p25m/COUNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unit_6p25m/COUNT_reg[12]/Q
                         net (fo=2, routed)           0.116     1.704    unit_6p25m/COUNT_reg[12]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.901 r  unit_6p25m/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.902    unit_6p25m/COUNT_reg[12]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.967 r  unit_6p25m/COUNT_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.967    unit_6p25m/COUNT_reg[16]_i_1__0_n_5
    SLICE_X31Y50         FDRE                                         r  unit_6p25m/COUNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.830     1.958    unit_6p25m/baysis_clock_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  unit_6p25m/COUNT_reg[18]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    unit_6p25m/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 unit_6p25m/COUNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_6p25m/COUNT_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.428ns (78.566%)  route 0.117ns (21.434%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.564     1.447    unit_6p25m/baysis_clock_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  unit_6p25m/COUNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unit_6p25m/COUNT_reg[12]/Q
                         net (fo=2, routed)           0.116     1.704    unit_6p25m/COUNT_reg[12]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.901 r  unit_6p25m/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.902    unit_6p25m/COUNT_reg[12]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.992 r  unit_6p25m/COUNT_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.992    unit_6p25m/COUNT_reg[16]_i_1__0_n_6
    SLICE_X31Y50         FDRE                                         r  unit_6p25m/COUNT_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.830     1.958    unit_6p25m/baysis_clock_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  unit_6p25m/COUNT_reg[17]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    unit_6p25m/COUNT_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 unit_6p25m/COUNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_6p25m/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.428ns (78.566%)  route 0.117ns (21.434%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.564     1.447    unit_6p25m/baysis_clock_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  unit_6p25m/COUNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unit_6p25m/COUNT_reg[12]/Q
                         net (fo=2, routed)           0.116     1.704    unit_6p25m/COUNT_reg[12]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.901 r  unit_6p25m/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.902    unit_6p25m/COUNT_reg[12]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.992 r  unit_6p25m/COUNT_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.992    unit_6p25m/COUNT_reg[16]_i_1__0_n_4
    SLICE_X31Y50         FDRE                                         r  unit_6p25m/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.830     1.958    unit_6p25m/baysis_clock_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  unit_6p25m/COUNT_reg[19]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    unit_6p25m/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 unit_6p25m/COUNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_6p25m/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.431ns (78.684%)  route 0.117ns (21.316%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.564     1.447    unit_6p25m/baysis_clock_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  unit_6p25m/COUNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unit_6p25m/COUNT_reg[12]/Q
                         net (fo=2, routed)           0.116     1.704    unit_6p25m/COUNT_reg[12]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.901 r  unit_6p25m/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.902    unit_6p25m/COUNT_reg[12]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.941 r  unit_6p25m/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    unit_6p25m/COUNT_reg[16]_i_1__0_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.995 r  unit_6p25m/COUNT_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.995    unit_6p25m/COUNT_reg[20]_i_1__0_n_7
    SLICE_X31Y51         FDRE                                         r  unit_6p25m/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.830     1.958    unit_6p25m/baysis_clock_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  unit_6p25m/COUNT_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    unit_6p25m/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 unit_6p25m/COUNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_6p25m/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.442ns (79.103%)  route 0.117ns (20.897%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.564     1.447    unit_6p25m/baysis_clock_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  unit_6p25m/COUNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unit_6p25m/COUNT_reg[12]/Q
                         net (fo=2, routed)           0.116     1.704    unit_6p25m/COUNT_reg[12]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.901 r  unit_6p25m/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.902    unit_6p25m/COUNT_reg[12]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.941 r  unit_6p25m/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    unit_6p25m/COUNT_reg[16]_i_1__0_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.006 r  unit_6p25m/COUNT_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.006    unit_6p25m/COUNT_reg[20]_i_1__0_n_5
    SLICE_X31Y51         FDRE                                         r  unit_6p25m/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.830     1.958    unit_6p25m/baysis_clock_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  unit_6p25m/COUNT_reg[22]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    unit_6p25m/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 unit_6p25m/COUNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_6p25m/COUNT_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.467ns (79.998%)  route 0.117ns (20.002%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.564     1.447    unit_6p25m/baysis_clock_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  unit_6p25m/COUNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unit_6p25m/COUNT_reg[12]/Q
                         net (fo=2, routed)           0.116     1.704    unit_6p25m/COUNT_reg[12]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.901 r  unit_6p25m/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.902    unit_6p25m/COUNT_reg[12]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.941 r  unit_6p25m/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    unit_6p25m/COUNT_reg[16]_i_1__0_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.031 r  unit_6p25m/COUNT_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.031    unit_6p25m/COUNT_reg[20]_i_1__0_n_6
    SLICE_X31Y51         FDRE                                         r  unit_6p25m/COUNT_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.830     1.958    unit_6p25m/baysis_clock_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  unit_6p25m/COUNT_reg[21]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    unit_6p25m/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 unit_6p25m/COUNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_6p25m/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.467ns (79.998%)  route 0.117ns (20.002%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.564     1.447    unit_6p25m/baysis_clock_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  unit_6p25m/COUNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unit_6p25m/COUNT_reg[12]/Q
                         net (fo=2, routed)           0.116     1.704    unit_6p25m/COUNT_reg[12]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.901 r  unit_6p25m/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.902    unit_6p25m/COUNT_reg[12]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.941 r  unit_6p25m/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    unit_6p25m/COUNT_reg[16]_i_1__0_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.031 r  unit_6p25m/COUNT_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.031    unit_6p25m/COUNT_reg[20]_i_1__0_n_4
    SLICE_X31Y51         FDRE                                         r  unit_6p25m/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.830     1.958    unit_6p25m/baysis_clock_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  unit_6p25m/COUNT_reg[23]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    unit_6p25m/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 unit_6p25m/COUNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_6p25m/COUNT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.470ns (80.100%)  route 0.117ns (19.900%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.564     1.447    unit_6p25m/baysis_clock_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  unit_6p25m/COUNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unit_6p25m/COUNT_reg[12]/Q
                         net (fo=2, routed)           0.116     1.704    unit_6p25m/COUNT_reg[12]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.901 r  unit_6p25m/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.902    unit_6p25m/COUNT_reg[12]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.941 r  unit_6p25m/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    unit_6p25m/COUNT_reg[16]_i_1__0_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.980 r  unit_6p25m/COUNT_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.980    unit_6p25m/COUNT_reg[20]_i_1__0_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.034 r  unit_6p25m/COUNT_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.034    unit_6p25m/COUNT_reg[24]_i_1__0_n_7
    SLICE_X31Y52         FDRE                                         r  unit_6p25m/COUNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.830     1.958    unit_6p25m/baysis_clock_IBUF_BUFG
    SLICE_X31Y52         FDRE                                         r  unit_6p25m/COUNT_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y52         FDRE (Hold_fdre_C_D)         0.105     1.819    unit_6p25m/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 unit_6p25m/COUNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_6p25m/COUNT_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.481ns (80.467%)  route 0.117ns (19.533%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.564     1.447    unit_6p25m/baysis_clock_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  unit_6p25m/COUNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unit_6p25m/COUNT_reg[12]/Q
                         net (fo=2, routed)           0.116     1.704    unit_6p25m/COUNT_reg[12]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.901 r  unit_6p25m/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.902    unit_6p25m/COUNT_reg[12]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.941 r  unit_6p25m/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.941    unit_6p25m/COUNT_reg[16]_i_1__0_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.980 r  unit_6p25m/COUNT_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.980    unit_6p25m/COUNT_reg[20]_i_1__0_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.045 r  unit_6p25m/COUNT_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.045    unit_6p25m/COUNT_reg[24]_i_1__0_n_5
    SLICE_X31Y52         FDRE                                         r  unit_6p25m/COUNT_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.830     1.958    unit_6p25m/baysis_clock_IBUF_BUFG
    SLICE_X31Y52         FDRE                                         r  unit_6p25m/COUNT_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y52         FDRE (Hold_fdre_C_D)         0.105     1.819    unit_6p25m/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { baysis_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  baysis_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y131   unit_20khz/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y131   unit_20khz/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y132   unit_20khz/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y132   unit_20khz/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y132   unit_20khz/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y132   unit_20khz/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y133   unit_20khz/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y133   unit_20khz/COUNT_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y133   unit_20khz/COUNT_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y45   unit_6p25m/CLOCK_flex_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y46   unit_6p25m/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   unit_6p25m/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   unit_6p25m/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y49   unit_6p25m/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y49   unit_6p25m/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y49   unit_6p25m/COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y49   unit_6p25m/COUNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y46   unit_6p25m/COUNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y46   unit_6p25m/COUNT_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y131   unit_20khz/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y131   unit_20khz/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y129   unit_20khz/COUNT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y130   unit_20khz/COUNT_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y130   unit_20khz/COUNT_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y130   unit_20khz/COUNT_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y130   unit_20khz/COUNT_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y131   unit_20khz/COUNT_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y131   unit_20khz/COUNT_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y51   unit_6p25m/COUNT_reg[20]/C



