**************************************************************
*** mcu 0
** component Y
* bloc 0
[ DC/AC] 06(4) / 00(4) -- total 14 bits
[  bloc] 2b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1ae 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1ae 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 
* bloc 1
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 2b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1ae 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1ae 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 
* bloc 2
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 2b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1ae 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1ae 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 
* bloc 3
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 2b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1ae 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1ae 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 
* component mcu
[   mcu] b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 1
** component Y
* bloc 0
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 2d ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1c2 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1c2 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] b7 b7 b8 b8 b9 b9 b9 b9 b7 b7 b8 b8 b9 b9 b9 b9 b7 b7 b8 b8 b9 b9 b9 b9 b7 b7 b8 b8 b9 b9 b9 b9 b7 b7 b8 b8 b9 b9 b9 b9 b7 b7 b8 b8 b9 b9 b9 b9 b7 b7 b8 b8 b9 b9 b9 b9 b7 b7 b8 b8 b9 b9 b9 b9 
* bloc 1
[ DC/AC] 01(3) / 01(2) 00(4) -- total 11 bits
[  bloc] 2e ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1cc fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1cc fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] b8 b8 b9 b9 ba ba bb bb b8 b8 b9 b9 ba ba bb bb b8 b8 b9 b9 ba ba bb bb b8 b8 b9 b9 ba ba bb bb b8 b8 b9 b9 ba ba bb bb b8 b8 b9 b9 ba ba bb bb b8 b8 b9 b9 ba ba bb bb b8 b8 b9 b9 ba ba bb bb 
* bloc 2
[ DC/AC] 01(3) / 01(2) 00(4) -- total 11 bits
[  bloc] 2d ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1c2 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1c2 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] b7 b7 b8 b8 b9 b9 b9 b9 b7 b7 b8 b8 b9 b9 b9 b9 b7 b7 b8 b8 b9 b9 b9 b9 b7 b7 b8 b8 b9 b9 b9 b9 b7 b7 b8 b8 b9 b9 b9 b9 b7 b7 b8 b8 b9 b9 b9 b9 b7 b7 b8 b8 b9 b9 b9 b9 b7 b7 b8 b8 b9 b9 b9 b9 
* bloc 3
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 2f ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1d6 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1d6 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ba ba ba bb bb bb bc bc ba ba ba bb bb bb bc bc ba ba ba bb bb bb bc bc ba ba ba bb bb bb bc bc ba ba ba bb bb bb bc bc ba ba ba bb bb bb bc bc ba ba ba bb bb bb bc bc ba ba ba bb bb bb bc bc 
* component mcu
[   mcu] b7 b7 b8 b8 b9 b9 b9 b9 b8 b8 b9 b9 ba ba bb bb b7 b7 b8 b8 b9 b9 b9 b9 b8 b8 b9 b9 ba ba bb bb b7 b7 b8 b8 b9 b9 b9 b9 b8 b8 b9 b9 ba ba bb bb b7 b7 b8 b8 b9 b9 b9 b9 b8 b8 b9 b9 ba ba bb bb b7 b7 b8 b8 b9 b9 b9 b9 b8 b8 b9 b9 ba ba bb bb b7 b7 b8 b8 b9 b9 b9 b9 b8 b8 b9 b9 ba ba bb bb b7 b7 b8 b8 b9 b9 b9 b9 b8 b8 b9 b9 ba ba bb bb b7 b7 b8 b8 b9 b9 b9 b9 b8 b8 b9 b9 ba ba bb bb b7 b7 b8 b8 b9 b9 b9 b9 ba ba ba bb bb bb bc bc b7 b7 b8 b8 b9 b9 b9 b9 ba ba ba bb bb bb bc bc b7 b7 b8 b8 b9 b9 b9 b9 ba ba ba bb bb bb bc bc b7 b7 b8 b8 b9 b9 b9 b9 ba ba ba bb bb bb bc bc b7 b7 b8 b8 b9 b9 b9 b9 ba ba ba bb bb bb bc bc b7 b7 b8 b8 b9 b9 b9 b9 ba ba ba bb bb bb bc bc b7 b7 b8 b8 b9 b9 b9 b9 ba ba ba bb bb bb bc bc b7 b7 b8 b8 b9 b9 b9 b9 ba ba ba bb bb bb bc bc 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 2
** component Y
* bloc 0
[ DC/AC] 01(3) / 01(2) 00(4) -- total 11 bits
[  bloc] 30 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1e0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1e0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] bb bb bb bc bc bd bd bd bb bb bb bc bc bd bd bd bb bb bb bc bc bd bd bd bb bb bb bc bc bd bd bd bb bb bb bc bc bd bd bd bb bb bb bc bc bd bd bd bb bb bb bc bc bd bd bd bb bb bb bc bc bd bd bd 
* bloc 1
[ DC/AC] 02(3) / 00(4) -- total 9 bits
[  bloc] 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1f4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1f4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf 
* bloc 2
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 30 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1e0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1e0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] bb bb bb bc bc bd bd bd bb bb bb bc bc bd bd bd bb bb bb bc bc bd bd bd bb bb bb bc bc bd bd bd bb bb bb bc bc bd bd bd bb bb bb bc bc bd bd bd bb bb bb bc bc bd bd bd bb bb bb bc bc bd bd bd 
* bloc 3
[ DC/AC] 02(3) / 00(4) -- total 9 bits
[  bloc] 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1f4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1f4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf 
* component mcu
[   mcu] bb bb bb bc bc bd bd bd bf bf bf bf bf bf bf bf bb bb bb bc bc bd bd bd bf bf bf bf bf bf bf bf bb bb bb bc bc bd bd bd bf bf bf bf bf bf bf bf bb bb bb bc bc bd bd bd bf bf bf bf bf bf bf bf bb bb bb bc bc bd bd bd bf bf bf bf bf bf bf bf bb bb bb bc bc bd bd bd bf bf bf bf bf bf bf bf bb bb bb bc bc bd bd bd bf bf bf bf bf bf bf bf bb bb bb bc bc bd bd bd bf bf bf bf bf bf bf bf bb bb bb bc bc bd bd bd bf bf bf bf bf bf bf bf bb bb bb bc bc bd bd bd bf bf bf bf bf bf bf bf bb bb bb bc bc bd bd bd bf bf bf bf bf bf bf bf bb bb bb bc bc bd bd bd bf bf bf bf bf bf bf bf bb bb bb bc bc bd bd bd bf bf bf bf bf bf bf bf bb bb bb bc bc bd bd bd bf bf bf bf bf bf bf bf bb bb bb bc bc bd bd bd bf bf bf bf bf bf bf bf bb bb bb bc bc bd bd bd bf bf bf bf bf bf bf bf 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 3
** component Y
* bloc 0
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 34 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 208 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 208 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c0 c0 c0 c1 c1 c2 c2 c2 c0 c0 c0 c1 c1 c2 c2 c2 c0 c0 c0 c1 c1 c2 c2 c2 c0 c0 c0 c1 c1 c2 c2 c2 c0 c0 c0 c1 c1 c2 c2 c2 c0 c0 c0 c1 c1 c2 c2 c2 c0 c0 c0 c1 c1 c2 c2 c2 c0 c0 c0 c1 c1 c2 c2 c2 
* bloc 1
[ DC/AC] 01(3) / 01(2) 00(4) -- total 11 bits
[  bloc] 35 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 212 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 212 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 
* bloc 2
[ DC/AC] 01(3) / 01(2) 00(4) -- total 11 bits
[  bloc] 34 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 208 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 208 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c0 c0 c0 c1 c1 c2 c2 c2 c0 c0 c0 c1 c1 c2 c2 c2 c0 c0 c0 c1 c1 c2 c2 c2 c0 c0 c0 c1 c1 c2 c2 c2 c0 c0 c0 c1 c1 c2 c2 c2 c0 c0 c0 c1 c1 c2 c2 c2 c0 c0 c0 c1 c1 c2 c2 c2 c0 c0 c0 c1 c1 c2 c2 c2 
* bloc 3
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 36 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 21c fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 21c fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c2 c2 c3 c3 c4 c4 c5 c5 c2 c2 c3 c3 c4 c4 c5 c5 c2 c2 c3 c3 c4 c4 c5 c5 c2 c2 c3 c3 c4 c4 c5 c5 c2 c2 c3 c3 c4 c4 c5 c5 c2 c2 c3 c3 c4 c4 c5 c5 c2 c2 c3 c3 c4 c4 c5 c5 c2 c2 c3 c3 c4 c4 c5 c5 
* component mcu
[   mcu] c0 c0 c0 c1 c1 c2 c2 c2 c1 c1 c2 c2 c3 c3 c3 c3 c0 c0 c0 c1 c1 c2 c2 c2 c1 c1 c2 c2 c3 c3 c3 c3 c0 c0 c0 c1 c1 c2 c2 c2 c1 c1 c2 c2 c3 c3 c3 c3 c0 c0 c0 c1 c1 c2 c2 c2 c1 c1 c2 c2 c3 c3 c3 c3 c0 c0 c0 c1 c1 c2 c2 c2 c1 c1 c2 c2 c3 c3 c3 c3 c0 c0 c0 c1 c1 c2 c2 c2 c1 c1 c2 c2 c3 c3 c3 c3 c0 c0 c0 c1 c1 c2 c2 c2 c1 c1 c2 c2 c3 c3 c3 c3 c0 c0 c0 c1 c1 c2 c2 c2 c1 c1 c2 c2 c3 c3 c3 c3 c0 c0 c0 c1 c1 c2 c2 c2 c2 c2 c3 c3 c4 c4 c5 c5 c0 c0 c0 c1 c1 c2 c2 c2 c2 c2 c3 c3 c4 c4 c5 c5 c0 c0 c0 c1 c1 c2 c2 c2 c2 c2 c3 c3 c4 c4 c5 c5 c0 c0 c0 c1 c1 c2 c2 c2 c2 c2 c3 c3 c4 c4 c5 c5 c0 c0 c0 c1 c1 c2 c2 c2 c2 c2 c3 c3 c4 c4 c5 c5 c0 c0 c0 c1 c1 c2 c2 c2 c2 c2 c3 c3 c4 c4 c5 c5 c0 c0 c0 c1 c1 c2 c2 c2 c2 c2 c3 c3 c4 c4 c5 c5 c0 c0 c0 c1 c1 c2 c2 c2 c2 c2 c3 c3 c4 c4 c5 c5 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 4
** component Y
* bloc 0
[ DC/AC] 01(3) / 01(2) 00(4) -- total 11 bits
[  bloc] 37 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 226 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 226 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 
* bloc 1
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 39 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 23a fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 23a fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c6 c6 c7 c7 c8 c8 c8 c8 c6 c6 c7 c7 c8 c8 c8 c8 c6 c6 c7 c7 c8 c8 c8 c8 c6 c6 c7 c7 c8 c8 c8 c8 c6 c6 c7 c7 c8 c8 c8 c8 c6 c6 c7 c7 c8 c8 c8 c8 c6 c6 c7 c7 c8 c8 c8 c8 c6 c6 c7 c7 c8 c8 c8 c8 
* bloc 2
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 37 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 226 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 226 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 
* bloc 3
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 39 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 23a fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 23a fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c6 c6 c7 c7 c8 c8 c8 c8 c6 c6 c7 c7 c8 c8 c8 c8 c6 c6 c7 c7 c8 c8 c8 c8 c6 c6 c7 c7 c8 c8 c8 c8 c6 c6 c7 c7 c8 c8 c8 c8 c6 c6 c7 c7 c8 c8 c8 c8 c6 c6 c7 c7 c8 c8 c8 c8 c6 c6 c7 c7 c8 c8 c8 c8 
* component mcu
[   mcu] c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 5
** component Y
* bloc 0
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 3b ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 24e fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 24e fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c9 c9 c9 ca ca ca cb cb c9 c9 c9 ca ca ca cb cb c9 c9 c9 ca ca ca cb cb c9 c9 c9 ca ca ca cb cb c9 c9 c9 ca ca ca cb cb c9 c9 c9 ca ca ca cb cb c9 c9 c9 ca ca ca cb cb c9 c9 c9 ca ca ca cb cb 
* bloc 1
[ DC/AC] 01(3) / 00(4) -- total 8 bits
[  bloc] 3c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 258 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 258 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb 
* bloc 2
[ DC/AC] 01(3) / 01(2) 00(4) -- total 11 bits
[  bloc] 3b ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 24e fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 24e fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c9 c9 c9 ca ca ca cb cb c9 c9 c9 ca ca ca cb cb c9 c9 c9 ca ca ca cb cb c9 c9 c9 ca ca ca cb cb c9 c9 c9 ca ca ca cb cb c9 c9 c9 ca ca ca cb cb c9 c9 c9 ca ca ca cb cb c9 c9 c9 ca ca ca cb cb 
* bloc 3
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 3d ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 262 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 262 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cb cb cc cc cd cd cd cd cb cb cc cc cd cd cd cd cb cb cc cc cd cd cd cd cb cb cc cc cd cd cd cd cb cb cc cc cd cd cd cd cb cb cc cc cd cd cd cd cb cb cc cc cd cd cd cd cb cb cc cc cd cd cd cd 
* component mcu
[   mcu] c9 c9 c9 ca ca ca cb cb cb cb cb cb cb cb cb cb c9 c9 c9 ca ca ca cb cb cb cb cb cb cb cb cb cb c9 c9 c9 ca ca ca cb cb cb cb cb cb cb cb cb cb c9 c9 c9 ca ca ca cb cb cb cb cb cb cb cb cb cb c9 c9 c9 ca ca ca cb cb cb cb cb cb cb cb cb cb c9 c9 c9 ca ca ca cb cb cb cb cb cb cb cb cb cb c9 c9 c9 ca ca ca cb cb cb cb cb cb cb cb cb cb c9 c9 c9 ca ca ca cb cb cb cb cb cb cb cb cb cb c9 c9 c9 ca ca ca cb cb cb cb cc cc cd cd cd cd c9 c9 c9 ca ca ca cb cb cb cb cc cc cd cd cd cd c9 c9 c9 ca ca ca cb cb cb cb cc cc cd cd cd cd c9 c9 c9 ca ca ca cb cb cb cb cc cc cd cd cd cd c9 c9 c9 ca ca ca cb cb cb cb cc cc cd cd cd cd c9 c9 c9 ca ca ca cb cb cb cb cc cc cd cd cd cd c9 c9 c9 ca ca ca cb cb cb cb cc cc cd cd cd cd c9 c9 c9 ca ca ca cb cb cb cb cc cc cd cd cd cd 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 6
** component Y
* bloc 0
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 3d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 262 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 262 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc 
* bloc 1
[ DC/AC] 01(3) / 01(2) 01(2) 00(4) -- total 14 bits
[  bloc] 3e ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 26c fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 26c fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cb cb cc cc cd cd cd ce cb cb cc cc cd cd ce ce cc cc cc cd cd ce ce ce cc cc cd cd ce ce ce ce cd cd cd ce ce ce cf cf cd cd ce ce ce cf cf cf cd ce ce ce cf cf d0 d0 ce ce ce ce cf cf d0 d0 
* bloc 2
[ DC/AC] 00(2) / 01(2) 01(2) 00(4) -- total 12 bits
[  bloc] 3e ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 26c fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 26c fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cb cb cc cc cd cd cd ce cb cb cc cc cd cd ce ce cc cc cc cd cd ce ce ce cc cc cd cd ce ce ce ce cd cd cd ce ce ce cf cf cd cd ce ce ce cf cf cf cd ce ce ce cf cf d0 d0 ce ce ce ce cf cf d0 d0 
* bloc 3
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 40 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 280 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 280 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ce ce ce cf cf cf d0 d0 ce ce ce cf cf d0 d0 d0 ce ce cf cf d0 d0 d0 d1 cf cf cf d0 d0 d0 d1 d1 cf cf d0 d0 d1 d1 d1 d1 cf d0 d0 d0 d1 d1 d2 d2 d0 d0 d0 d1 d1 d2 d2 d2 d0 d0 d1 d1 d1 d2 d2 d2 
* component mcu
[   mcu] cc cc cc cc cc cc cc cc cb cb cc cc cd cd cd ce cc cc cc cc cc cc cc cc cb cb cc cc cd cd ce ce cc cc cc cc cc cc cc cc cc cc cc cd cd ce ce ce cc cc cc cc cc cc cc cc cc cc cd cd ce ce ce ce cc cc cc cc cc cc cc cc cd cd cd ce ce ce cf cf cc cc cc cc cc cc cc cc cd cd ce ce ce cf cf cf cc cc cc cc cc cc cc cc cd ce ce ce cf cf d0 d0 cc cc cc cc cc cc cc cc ce ce ce ce cf cf d0 d0 cb cb cc cc cd cd cd ce ce ce ce cf cf cf d0 d0 cb cb cc cc cd cd ce ce ce ce ce cf cf d0 d0 d0 cc cc cc cd cd ce ce ce ce ce cf cf d0 d0 d0 d1 cc cc cd cd ce ce ce ce cf cf cf d0 d0 d0 d1 d1 cd cd cd ce ce ce cf cf cf cf d0 d0 d1 d1 d1 d1 cd cd ce ce ce cf cf cf cf d0 d0 d0 d1 d1 d2 d2 cd ce ce ce cf cf d0 d0 d0 d0 d0 d1 d1 d2 d2 d2 ce ce ce ce cf cf d0 d0 d0 d0 d1 d1 d1 d2 d2 d2 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 7
** component Y
* bloc 0
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 40 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 280 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 280 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 
* bloc 1
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 40 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 280 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 280 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 
* bloc 2
[ DC/AC] 02(3) / 11(4) 00(4) -- total 14 bits
[  bloc] 42 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 294 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 294 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 
* bloc 3
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 42 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 294 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 294 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 
* component mcu
[   mcu] d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 8
** component Y
* bloc 0
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 42 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 294 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 294 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 
* bloc 1
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 42 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 294 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 294 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 
* bloc 2
[ DC/AC] 01(3) / 11(4) 00(4) -- total 13 bits
[  bloc] 43 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 29e 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 29e 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 
* bloc 3
[ DC/AC] 01(3) / 11(4) 00(4) -- total 13 bits
[  bloc] 44 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2a8 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2a8 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 
* component mcu
[   mcu] d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d4 d4 d4 d4 d4 d4 d4 d4 d3 d3 d3 d3 d3 d3 d3 d3 d4 d4 d4 d4 d4 d4 d4 d4 d3 d3 d3 d3 d3 d3 d3 d3 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d5 d5 d5 d5 d5 d5 d5 d5 d4 d4 d4 d4 d4 d4 d4 d4 d5 d5 d5 d5 d5 d5 d5 d5 d4 d4 d4 d4 d4 d4 d4 d4 d6 d6 d6 d6 d6 d6 d6 d6 d5 d5 d5 d5 d5 d5 d5 d5 d6 d6 d6 d6 d6 d6 d6 d6 d5 d5 d5 d5 d5 d5 d5 d5 d6 d6 d6 d6 d6 d6 d6 d6 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 9
** component Y
* bloc 0
[ DC/AC] 01(3) / 00(4) -- total 8 bits
[  bloc] 43 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 29e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 29e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 
* bloc 1
[ DC/AC] 01(3) / 00(4) -- total 8 bits
[  bloc] 44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2a8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2a8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 
* bloc 2
[ DC/AC] 01(3) / 11(4) 00(4) -- total 13 bits
[  bloc] 45 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2b2 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2b2 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 
* bloc 3
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 45 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2b2 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2b2 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 
* component mcu
[   mcu] d4 d4 d4 d4 d4 d4 d4 d4 d5 d5 d5 d5 d5 d5 d5 d5 d4 d4 d4 d4 d4 d4 d4 d4 d5 d5 d5 d5 d5 d5 d5 d5 d4 d4 d4 d4 d4 d4 d4 d4 d5 d5 d5 d5 d5 d5 d5 d5 d4 d4 d4 d4 d4 d4 d4 d4 d5 d5 d5 d5 d5 d5 d5 d5 d4 d4 d4 d4 d4 d4 d4 d4 d5 d5 d5 d5 d5 d5 d5 d5 d4 d4 d4 d4 d4 d4 d4 d4 d5 d5 d5 d5 d5 d5 d5 d5 d4 d4 d4 d4 d4 d4 d4 d4 d5 d5 d5 d5 d5 d5 d5 d5 d4 d4 d4 d4 d4 d4 d4 d4 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 10
** component Y
* bloc 0
[ DC/AC] 01(3) / 00(4) -- total 8 bits
[  bloc] 44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2a8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2a8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 
* bloc 1
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2a8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2a8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 
* bloc 2
[ DC/AC] 01(3) / 11(4) 00(4) -- total 13 bits
[  bloc] 45 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2b2 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2b2 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 
* bloc 3
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 45 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2b2 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2b2 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 
* component mcu
[   mcu] d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 11
** component Y
* bloc 0
[ DC/AC] 01(3) / 00(4) -- total 8 bits
[  bloc] 44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2a8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2a8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 
* bloc 1
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2a8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2a8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 
* bloc 2
[ DC/AC] 01(3) / 12(5) 00(4) -- total 15 bits
[  bloc] 45 0 fffe 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2b2 0 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2b2 0 0 0 0 0 0 0 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d5 d5 d5 d5 d5 d5 d5 d5 d6 d6 d6 d6 d6 d6 d6 d6 d7 d7 d7 d7 d7 d7 d7 d7 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d9 d9 d9 d9 d9 d9 d9 d9 
* bloc 3
[ DC/AC] 00(2) / 12(5) 00(4) -- total 13 bits
[  bloc] 45 0 fffe 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2b2 0 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2b2 0 0 0 0 0 0 0 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d5 d5 d5 d5 d5 d5 d5 d5 d6 d6 d6 d6 d6 d6 d6 d6 d7 d7 d7 d7 d7 d7 d7 d7 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d9 d9 d9 d9 d9 d9 d9 d9 
* component mcu
[   mcu] d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 12
** component Y
* bloc 0
[ DC/AC] 02(3) / 00(4) -- total 9 bits
[  bloc] 43 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 29e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 29e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 
* bloc 1
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 43 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 29e 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 29e 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 
* bloc 2
[ DC/AC] 01(3) / 11(4) 00(4) -- total 13 bits
[  bloc] 44 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2a8 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2a8 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 
* bloc 3
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 44 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2a8 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2a8 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 
* component mcu
[   mcu] d4 d4 d4 d4 d4 d4 d4 d4 d3 d3 d3 d3 d3 d3 d3 d3 d4 d4 d4 d4 d4 d4 d4 d4 d3 d3 d3 d3 d3 d3 d3 d3 d4 d4 d4 d4 d4 d4 d4 d4 d3 d3 d3 d3 d3 d3 d3 d3 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d5 d5 d5 d5 d5 d5 d5 d5 d4 d4 d4 d4 d4 d4 d4 d4 d5 d5 d5 d5 d5 d5 d5 d5 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 13
** component Y
* bloc 0
[ DC/AC] 02(3) / 00(4) -- total 9 bits
[  bloc] 42 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 294 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 294 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 
* bloc 1
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 42 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 294 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 294 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 
* bloc 2
[ DC/AC] 02(3) / 11(4) 00(4) -- total 14 bits
[  bloc] 44 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2a8 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2a8 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 
* bloc 3
[ DC/AC] 01(3) / 11(4) 00(4) -- total 13 bits
[  bloc] 43 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 29e 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 29e 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 
* component mcu
[   mcu] d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d4 d4 d4 d4 d4 d4 d4 d4 d3 d3 d3 d3 d3 d3 d3 d3 d4 d4 d4 d4 d4 d4 d4 d4 d3 d3 d3 d3 d3 d3 d3 d3 d4 d4 d4 d4 d4 d4 d4 d4 d3 d3 d3 d3 d3 d3 d3 d3 d5 d5 d5 d5 d5 d5 d5 d5 d4 d4 d4 d4 d4 d4 d4 d4 d5 d5 d5 d5 d5 d5 d5 d5 d4 d4 d4 d4 d4 d4 d4 d4 d6 d6 d6 d6 d6 d6 d6 d6 d4 d4 d4 d4 d4 d4 d4 d4 d6 d6 d6 d6 d6 d6 d6 d6 d5 d5 d5 d5 d5 d5 d5 d5 d6 d6 d6 d6 d6 d6 d6 d6 d5 d5 d5 d5 d5 d5 d5 d5 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 14
** component Y
* bloc 0
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 41 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 28a 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 28a 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d2 d2 d2 d2 d1 d1 d0 d0 d2 d2 d2 d2 d1 d1 d0 d0 d2 d2 d2 d2 d1 d1 d0 d0 d2 d2 d2 d2 d1 d1 d0 d0 d2 d2 d2 d2 d1 d1 d0 d0 d2 d2 d2 d2 d1 d1 d0 d0 d2 d2 d2 d2 d1 d1 d0 d0 d2 d2 d2 d2 d1 d1 d0 d0 
* bloc 1
[ DC/AC] 02(3) / 00(4) -- total 9 bits
[  bloc] 3f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf 
* bloc 2
[ DC/AC] 00(2) / 03(3) 03(3) 01(2) 02(2) 01(2) 11(4) 21(5) 01(2) 02(2) 01(2) 41(6) 00(4) -- total 56 bits
[  bloc] 3f 4 4 ffff fffd 1 0 ffff 0 0 ffff 1 2 1 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 276 1c 1c fff7 ffeb 6 0 fff7 0 0 fff5 b 14 c 0 0 0 0 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 276 1c 6 0 0 0 0 0 1c ffeb fff7 c 0 0 0 0 fff7 0 14 0 0 0 0 0 0 b fff2 0 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d6 d2 cf cf d1 d2 d0 cd d7 d4 d1 d1 d3 d5 d5 d3 d5 d3 d1 d1 d3 d5 d5 d4 d1 d1 d1 d2 d2 d0 cd cb d0 d2 d5 d4 d1 cb c6 c2 d4 d6 d7 d4 ce c8 c4 c2 d7 d6 d2 cb c4 c2 c4 c8 d6 d2 ca c0 ba bc c4 cc 
* bloc 3
[ DC/AC] 01(3) / 12(5) 11(4) 00(4) -- total 20 bits
[  bloc] 3e 0 2 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 26c 0 e 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 26c 0 0 0 0 0 0 0 e 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d2 d1 d1 d0 d0 cf cf ce d1 d1 d0 d0 cf cf ce ce d0 d0 cf cf cf ce ce ce ce ce ce ce ce ce ce ce cd cd cd cd cd cd cd cd cb cb cc cc cc cd cd cd ca ca cb cb cc cc cd cd c9 ca ca cb cb cc cd cd 
* component mcu
[   mcu] d2 d2 d2 d2 d1 d1 d0 d0 cf cf cf cf cf cf cf cf d2 d2 d2 d2 d1 d1 d0 d0 cf cf cf cf cf cf cf cf d2 d2 d2 d2 d1 d1 d0 d0 cf cf cf cf cf cf cf cf d2 d2 d2 d2 d1 d1 d0 d0 cf cf cf cf cf cf cf cf d2 d2 d2 d2 d1 d1 d0 d0 cf cf cf cf cf cf cf cf d2 d2 d2 d2 d1 d1 d0 d0 cf cf cf cf cf cf cf cf d2 d2 d2 d2 d1 d1 d0 d0 cf cf cf cf cf cf cf cf d2 d2 d2 d2 d1 d1 d0 d0 cf cf cf cf cf cf cf cf d6 d2 cf cf d1 d2 d0 cd d2 d1 d1 d0 d0 cf cf ce d7 d4 d1 d1 d3 d5 d5 d3 d1 d1 d0 d0 cf cf ce ce d5 d3 d1 d1 d3 d5 d5 d4 d0 d0 cf cf cf ce ce ce d1 d1 d1 d2 d2 d0 cd cb ce ce ce ce ce ce ce ce d0 d2 d5 d4 d1 cb c6 c2 cd cd cd cd cd cd cd cd d4 d6 d7 d4 ce c8 c4 c2 cb cb cc cc cc cd cd cd d7 d6 d2 cb c4 c2 c4 c8 ca ca cb cb cc cc cd cd d6 d2 ca c0 ba bc c4 cc c9 ca ca cb cb cc cd cd 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 00(2) -- total 5 bits
[  bloc] ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 
* component mcu
[   mcu] 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 00(2) -- total 5 bits
[  bloc] 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 
* component mcu
[   mcu] 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 

**************************************************************
*** mcu 15
** component Y
* bloc 0
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 3e 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 26c 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 26c 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc 
* bloc 1
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 3e 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 26c 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 26c 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc 
* bloc 2
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 3e 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 26c 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 26c 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf 
* bloc 3
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 3e 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 26c 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 26c 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf 
* component mcu
[   mcu] cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 11(4) 00(2) -- total 9 bits
[  bloc] ffff 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fff5 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fff5 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 81 81 81 81 81 81 81 81 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 7f 7f 7f 7f 7f 7f 7f 7f 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 
* component mcu
[   mcu] 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 00(2) -- total 5 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 16
** component Y
* bloc 0
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 3c 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 258 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 258 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cc cc cc cb cb ca ca ca cc cc cc cb cb ca ca ca cc cc cc cb cb ca ca ca cc cc cc cb cb ca ca ca cc cc cc cb cb ca ca ca cc cc cc cb cb ca ca ca cc cc cc cb cb ca ca ca cc cc cc cb cb ca ca ca 
* bloc 1
[ DC/AC] 01(3) / 01(2) 00(4) -- total 11 bits
[  bloc] 3b 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 24e 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 24e 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cb cb ca ca ca c9 c9 c9 cb cb ca ca ca c9 c9 c9 cb cb ca ca ca c9 c9 c9 cb cb ca ca ca c9 c9 c9 cb cb ca ca ca c9 c9 c9 cb cb ca ca ca c9 c9 c9 cb cb ca ca ca c9 c9 c9 cb cb ca ca ca c9 c9 c9 
* bloc 2
[ DC/AC] 01(3) / 00(4) -- total 8 bits
[  bloc] 3c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 258 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 258 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb 
* bloc 3
[ DC/AC] 01(3) / 01(2) 00(4) -- total 11 bits
[  bloc] 3b 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 24e 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 24e 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cb cb ca ca ca c9 c9 c9 cb cb ca ca ca c9 c9 c9 cb cb ca ca ca c9 c9 c9 cb cb ca ca ca c9 c9 c9 cb cb ca ca ca c9 c9 c9 cb cb ca ca ca c9 c9 c9 cb cb ca ca ca c9 c9 c9 cb cb ca ca ca c9 c9 c9 
* component mcu
[   mcu] cc cc cc cb cb ca ca ca cb cb ca ca ca c9 c9 c9 cc cc cc cb cb ca ca ca cb cb ca ca ca c9 c9 c9 cc cc cc cb cb ca ca ca cb cb ca ca ca c9 c9 c9 cc cc cc cb cb ca ca ca cb cb ca ca ca c9 c9 c9 cc cc cc cb cb ca ca ca cb cb ca ca ca c9 c9 c9 cc cc cc cb cb ca ca ca cb cb ca ca ca c9 c9 c9 cc cc cc cb cb ca ca ca cb cb ca ca ca c9 c9 c9 cc cc cc cb cb ca ca ca cb cb ca ca ca c9 c9 c9 cb cb cb cb cb cb cb cb cb cb ca ca ca c9 c9 c9 cb cb cb cb cb cb cb cb cb cb ca ca ca c9 c9 c9 cb cb cb cb cb cb cb cb cb cb ca ca ca c9 c9 c9 cb cb cb cb cb cb cb cb cb cb ca ca ca c9 c9 c9 cb cb cb cb cb cb cb cb cb cb ca ca ca c9 c9 c9 cb cb cb cb cb cb cb cb cb cb ca ca ca c9 c9 c9 cb cb cb cb cb cb cb cb cb cb ca ca ca c9 c9 c9 cb cb cb cb cb cb cb cb cb cb ca ca ca c9 c9 c9 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 00(2) -- total 5 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 17
** component Y
* bloc 0
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 39 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 23a 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 23a 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c8 c8 c8 c8 c7 c7 c6 c6 c8 c8 c8 c8 c7 c7 c6 c6 c8 c8 c8 c8 c7 c7 c6 c6 c8 c8 c8 c8 c7 c7 c6 c6 c8 c8 c8 c8 c7 c7 c6 c6 c8 c8 c8 c8 c7 c7 c6 c6 c8 c8 c8 c8 c7 c7 c6 c6 c8 c8 c8 c8 c7 c7 c6 c6 
* bloc 1
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 37 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 226 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 226 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c6 c6 c5 c5 c5 c4 c4 c4 c6 c6 c5 c5 c5 c4 c4 c4 c6 c6 c5 c5 c5 c4 c4 c4 c6 c6 c5 c5 c5 c4 c4 c4 c6 c6 c5 c5 c5 c4 c4 c4 c6 c6 c5 c5 c5 c4 c4 c4 c6 c6 c5 c5 c5 c4 c4 c4 c6 c6 c5 c5 c5 c4 c4 c4 
* bloc 2
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 39 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 23a 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 23a 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c8 c8 c8 c8 c7 c7 c6 c6 c8 c8 c8 c8 c7 c7 c6 c6 c8 c8 c8 c8 c7 c7 c6 c6 c8 c8 c8 c8 c7 c7 c6 c6 c8 c8 c8 c8 c7 c7 c6 c6 c8 c8 c8 c8 c7 c7 c6 c6 c8 c8 c8 c8 c7 c7 c6 c6 c8 c8 c8 c8 c7 c7 c6 c6 
* bloc 3
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 37 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 226 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 226 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c6 c6 c5 c5 c5 c4 c4 c4 c6 c6 c5 c5 c5 c4 c4 c4 c6 c6 c5 c5 c5 c4 c4 c4 c6 c6 c5 c5 c5 c4 c4 c4 c6 c6 c5 c5 c5 c4 c4 c4 c6 c6 c5 c5 c5 c4 c4 c4 c6 c6 c5 c5 c5 c4 c4 c4 c6 c6 c5 c5 c5 c4 c4 c4 
* component mcu
[   mcu] c8 c8 c8 c8 c7 c7 c6 c6 c6 c6 c5 c5 c5 c4 c4 c4 c8 c8 c8 c8 c7 c7 c6 c6 c6 c6 c5 c5 c5 c4 c4 c4 c8 c8 c8 c8 c7 c7 c6 c6 c6 c6 c5 c5 c5 c4 c4 c4 c8 c8 c8 c8 c7 c7 c6 c6 c6 c6 c5 c5 c5 c4 c4 c4 c8 c8 c8 c8 c7 c7 c6 c6 c6 c6 c5 c5 c5 c4 c4 c4 c8 c8 c8 c8 c7 c7 c6 c6 c6 c6 c5 c5 c5 c4 c4 c4 c8 c8 c8 c8 c7 c7 c6 c6 c6 c6 c5 c5 c5 c4 c4 c4 c8 c8 c8 c8 c7 c7 c6 c6 c6 c6 c5 c5 c5 c4 c4 c4 c8 c8 c8 c8 c7 c7 c6 c6 c6 c6 c5 c5 c5 c4 c4 c4 c8 c8 c8 c8 c7 c7 c6 c6 c6 c6 c5 c5 c5 c4 c4 c4 c8 c8 c8 c8 c7 c7 c6 c6 c6 c6 c5 c5 c5 c4 c4 c4 c8 c8 c8 c8 c7 c7 c6 c6 c6 c6 c5 c5 c5 c4 c4 c4 c8 c8 c8 c8 c7 c7 c6 c6 c6 c6 c5 c5 c5 c4 c4 c4 c8 c8 c8 c8 c7 c7 c6 c6 c6 c6 c5 c5 c5 c4 c4 c4 c8 c8 c8 c8 c7 c7 c6 c6 c6 c6 c5 c5 c5 c4 c4 c4 c8 c8 c8 c8 c7 c7 c6 c6 c6 c6 c5 c5 c5 c4 c4 c4 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 18
** component Y
* bloc 0
[ DC/AC] 01(3) / 11(4) 00(4) -- total 13 bits
[  bloc] 36 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 21c 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 21c 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 
* bloc 1
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 36 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 21c 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 21c 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 
* bloc 2
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 36 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 21c 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 21c 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 
* bloc 3
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 36 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 21c 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 21c 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 
* component mcu
[   mcu] c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c3 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 19
** component Y
* bloc 0
[ DC/AC] 04(3) / 11(4) 00(4) -- total 16 bits
[  bloc] 2c 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1b8 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1b8 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 
* bloc 1
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 2c 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1b8 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1b8 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 
* bloc 2
[ DC/AC] 01(3) / 00(4) -- total 8 bits
[  bloc] 2d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1c2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1c2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 
* bloc 3
[ DC/AC] 01(3) / 00(4) -- total 8 bits
[  bloc] 2e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1cc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1cc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba ba 
* component mcu
[   mcu] b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b6 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 b8 ba ba ba ba ba ba ba ba b8 b8 b8 b8 b8 b8 b8 b8 ba ba ba ba ba ba ba ba b8 b8 b8 b8 b8 b8 b8 b8 ba ba ba ba ba ba ba ba b8 b8 b8 b8 b8 b8 b8 b8 ba ba ba ba ba ba ba ba b8 b8 b8 b8 b8 b8 b8 b8 ba ba ba ba ba ba ba ba b8 b8 b8 b8 b8 b8 b8 b8 ba ba ba ba ba ba ba ba b8 b8 b8 b8 b8 b8 b8 b8 ba ba ba ba ba ba ba ba b8 b8 b8 b8 b8 b8 b8 b8 ba ba ba ba ba ba ba ba 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 20
** component Y
* bloc 0
[ DC/AC] 00(2) / 01(2) 01(2) 00(4) -- total 12 bits
[  bloc] 2e ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1cc fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1cc fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] b7 b7 b8 b8 b9 b9 b9 ba b7 b7 b8 b8 b9 b9 ba ba b8 b8 b8 b9 b9 ba ba ba b8 b8 b9 b9 ba ba ba ba b9 b9 b9 ba ba ba bb bb b9 b9 ba ba ba bb bb bb b9 ba ba ba bb bb bc bc ba ba ba ba bb bb bc bc 
* bloc 1
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 30 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1e0 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1e0 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ba ba ba bb bb bb bc bc ba ba ba bb bb bc bc bc ba ba bb bb bc bc bc bd bb bb bb bc bc bc bd bd bb bb bc bc bd bd bd bd bb bc bc bc bd bd be be bc bc bc bd bd be be be bc bc bd bd bd be be be 
* bloc 2
[ DC/AC] 00(2) / 01(2) 00(4) -- total 9 bits
[  bloc] 30 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1e0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1e0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] bb bb bb bc bc bd bd bd bb bb bb bc bc bd bd bd bb bb bb bc bc bd bd bd bb bb bb bc bc bd bd bd bb bb bb bc bc bd bd bd bb bb bb bc bc bd bd bd bb bb bb bc bc bd bd bd bb bb bb bc bc bd bd bd 
* bloc 3
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 32 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1f4 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1f4 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] bd bd be be bf bf c0 c0 bd bd be be bf bf c0 c0 bd bd be be bf bf c0 c0 bd bd be be bf bf c0 c0 bd bd be be bf bf c0 c0 bd bd be be bf bf c0 c0 bd bd be be bf bf c0 c0 bd bd be be bf bf c0 c0 
* component mcu
[   mcu] b7 b7 b8 b8 b9 b9 b9 ba ba ba ba bb bb bb bc bc b7 b7 b8 b8 b9 b9 ba ba ba ba ba bb bb bc bc bc b8 b8 b8 b9 b9 ba ba ba ba ba bb bb bc bc bc bd b8 b8 b9 b9 ba ba ba ba bb bb bb bc bc bc bd bd b9 b9 b9 ba ba ba bb bb bb bb bc bc bd bd bd bd b9 b9 ba ba ba bb bb bb bb bc bc bc bd bd be be b9 ba ba ba bb bb bc bc bc bc bc bd bd be be be ba ba ba ba bb bb bc bc bc bc bd bd bd be be be bb bb bb bc bc bd bd bd bd bd be be bf bf c0 c0 bb bb bb bc bc bd bd bd bd bd be be bf bf c0 c0 bb bb bb bc bc bd bd bd bd bd be be bf bf c0 c0 bb bb bb bc bc bd bd bd bd bd be be bf bf c0 c0 bb bb bb bc bc bd bd bd bd bd be be bf bf c0 c0 bb bb bb bc bc bd bd bd bd bd be be bf bf c0 c0 bb bb bb bc bc bd bd bd bd bd be be bf bf c0 c0 bb bb bb bc bc bd bd bd bd bd be be bf bf c0 c0 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 21
** component Y
* bloc 0
[ DC/AC] 00(2) / 01(2) 01(2) 00(4) -- total 12 bits
[  bloc] 32 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1f4 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1f4 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] bc bc bd bd be be be bf bc bc bd bd be be bf bf bd bd bd be be bf bf bf bd bd be be bf bf bf bf be be be bf bf bf c0 c0 be be bf bf bf c0 c0 c0 be bf bf bf c0 c0 c1 c1 bf bf bf bf c0 c0 c1 c1 
* bloc 1
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 34 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 208 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 208 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c1 c1 c1 bf bf c0 c0 c1 c1 c1 c2 c0 c0 c0 c1 c1 c1 c2 c2 c0 c0 c1 c1 c2 c2 c2 c2 c0 c1 c1 c1 c2 c2 c3 c3 c1 c1 c1 c2 c2 c3 c3 c3 c1 c1 c2 c2 c2 c3 c3 c3 
* bloc 2
[ DC/AC] 00(2) / 01(2) 01(2) 00(4) -- total 12 bits
[  bloc] 34 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 208 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 208 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c1 c1 c1 bf bf c0 c0 c1 c1 c1 c2 c0 c0 c0 c1 c1 c1 c2 c2 c0 c0 c1 c1 c2 c2 c2 c2 c0 c1 c1 c1 c2 c2 c3 c3 c1 c1 c1 c2 c2 c3 c3 c3 c1 c1 c2 c2 c2 c3 c3 c3 
* bloc 3
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 36 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 21c fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 21c fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c1 c1 c2 c2 c3 c3 c3 c4 c1 c1 c2 c2 c3 c3 c4 c4 c2 c2 c2 c3 c3 c4 c4 c4 c2 c2 c3 c3 c4 c4 c4 c4 c3 c3 c3 c4 c4 c4 c5 c5 c3 c3 c4 c4 c4 c5 c5 c5 c3 c4 c4 c4 c5 c5 c6 c6 c4 c4 c4 c4 c5 c5 c6 c6 
* component mcu
[   mcu] bc bc bd bd be be be bf bf bf bf c0 c0 c0 c1 c1 bc bc bd bd be be bf bf bf bf bf c0 c0 c1 c1 c1 bd bd bd be be bf bf bf bf bf c0 c0 c1 c1 c1 c2 bd bd be be bf bf bf bf c0 c0 c0 c1 c1 c1 c2 c2 be be be bf bf bf c0 c0 c0 c0 c1 c1 c2 c2 c2 c2 be be bf bf bf c0 c0 c0 c0 c1 c1 c1 c2 c2 c3 c3 be bf bf bf c0 c0 c1 c1 c1 c1 c1 c2 c2 c3 c3 c3 bf bf bf bf c0 c0 c1 c1 c1 c1 c2 c2 c2 c3 c3 c3 bf bf bf c0 c0 c0 c1 c1 c1 c1 c2 c2 c3 c3 c3 c4 bf bf bf c0 c0 c1 c1 c1 c1 c1 c2 c2 c3 c3 c4 c4 bf bf c0 c0 c1 c1 c1 c2 c2 c2 c2 c3 c3 c4 c4 c4 c0 c0 c0 c1 c1 c1 c2 c2 c2 c2 c3 c3 c4 c4 c4 c4 c0 c0 c1 c1 c2 c2 c2 c2 c3 c3 c3 c4 c4 c4 c5 c5 c0 c1 c1 c1 c2 c2 c3 c3 c3 c3 c4 c4 c4 c5 c5 c5 c1 c1 c1 c2 c2 c3 c3 c3 c3 c4 c4 c4 c5 c5 c6 c6 c1 c1 c2 c2 c2 c3 c3 c3 c4 c4 c4 c4 c5 c5 c6 c6 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 22
** component Y
* bloc 0
[ DC/AC] 00(2) / 01(2) 01(2) 00(4) -- total 12 bits
[  bloc] 36 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 21c fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 21c fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c1 c1 c2 c2 c3 c3 c3 c4 c1 c1 c2 c2 c3 c3 c4 c4 c2 c2 c2 c3 c3 c4 c4 c4 c2 c2 c3 c3 c4 c4 c4 c4 c3 c3 c3 c4 c4 c4 c5 c5 c3 c3 c4 c4 c4 c5 c5 c5 c3 c4 c4 c4 c5 c5 c6 c6 c4 c4 c4 c4 c5 c5 c6 c6 
* bloc 1
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 38 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 230 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 230 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c6 c6 c6 c4 c4 c5 c5 c6 c6 c6 c7 c5 c5 c5 c6 c6 c6 c7 c7 c5 c5 c6 c6 c7 c7 c7 c7 c5 c6 c6 c6 c7 c7 c8 c8 c6 c6 c6 c7 c7 c8 c8 c8 c6 c6 c7 c7 c7 c8 c8 c8 
* bloc 2
[ DC/AC] 00(2) / 01(2) 01(2) 00(4) -- total 12 bits
[  bloc] 38 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 230 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 230 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c6 c6 c6 c4 c4 c5 c5 c6 c6 c6 c7 c5 c5 c5 c6 c6 c6 c7 c7 c5 c5 c6 c6 c7 c7 c7 c7 c5 c6 c6 c6 c7 c7 c8 c8 c6 c6 c6 c7 c7 c8 c8 c8 c6 c6 c7 c7 c7 c8 c8 c8 
* bloc 3
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 3a ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 244 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 244 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c6 c6 c7 c7 c8 c8 c8 c9 c6 c6 c7 c7 c8 c8 c9 c9 c7 c7 c7 c8 c8 c9 c9 c9 c7 c7 c8 c8 c9 c9 c9 c9 c8 c8 c8 c9 c9 c9 ca ca c8 c8 c9 c9 c9 ca ca ca c8 c9 c9 c9 ca ca cb cb c9 c9 c9 c9 ca ca cb cb 
* component mcu
[   mcu] c1 c1 c2 c2 c3 c3 c3 c4 c4 c4 c4 c5 c5 c5 c6 c6 c1 c1 c2 c2 c3 c3 c4 c4 c4 c4 c4 c5 c5 c6 c6 c6 c2 c2 c2 c3 c3 c4 c4 c4 c4 c4 c5 c5 c6 c6 c6 c7 c2 c2 c3 c3 c4 c4 c4 c4 c5 c5 c5 c6 c6 c6 c7 c7 c3 c3 c3 c4 c4 c4 c5 c5 c5 c5 c6 c6 c7 c7 c7 c7 c3 c3 c4 c4 c4 c5 c5 c5 c5 c6 c6 c6 c7 c7 c8 c8 c3 c4 c4 c4 c5 c5 c6 c6 c6 c6 c6 c7 c7 c8 c8 c8 c4 c4 c4 c4 c5 c5 c6 c6 c6 c6 c7 c7 c7 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c9 c4 c4 c4 c5 c5 c6 c6 c6 c6 c6 c7 c7 c8 c8 c9 c9 c4 c4 c5 c5 c6 c6 c6 c7 c7 c7 c7 c8 c8 c9 c9 c9 c5 c5 c5 c6 c6 c6 c7 c7 c7 c7 c8 c8 c9 c9 c9 c9 c5 c5 c6 c6 c7 c7 c7 c7 c8 c8 c8 c9 c9 c9 ca ca c5 c6 c6 c6 c7 c7 c8 c8 c8 c8 c9 c9 c9 ca ca ca c6 c6 c6 c7 c7 c8 c8 c8 c8 c9 c9 c9 ca ca cb cb c6 c6 c7 c7 c7 c8 c8 c8 c9 c9 c9 c9 ca ca cb cb 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 23
** component Y
* bloc 0
[ DC/AC] 00(2) / 01(2) 01(2) 00(4) -- total 12 bits
[  bloc] 3a ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 244 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 244 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c6 c6 c7 c7 c8 c8 c8 c9 c6 c6 c7 c7 c8 c8 c9 c9 c7 c7 c7 c8 c8 c9 c9 c9 c7 c7 c8 c8 c9 c9 c9 c9 c8 c8 c8 c9 c9 c9 ca ca c8 c8 c9 c9 c9 ca ca ca c8 c9 c9 c9 ca ca cb cb c9 c9 c9 c9 ca ca cb cb 
* bloc 1
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 3c ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 258 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 258 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c9 c9 c9 ca ca ca cb cb c9 c9 c9 ca ca cb cb cb c9 c9 ca ca cb cb cb cc ca ca ca cb cb cb cc cc ca ca cb cb cc cc cc cc ca cb cb cb cc cc cd cd cb cb cb cc cc cd cd cd cb cb cc cc cc cd cd cd 
* bloc 2
[ DC/AC] 00(2) / 01(2) 01(2) 00(4) -- total 12 bits
[  bloc] 3c ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 258 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 258 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c9 c9 c9 ca ca ca cb cb c9 c9 c9 ca ca cb cb cb c9 c9 ca ca cb cb cb cc ca ca ca cb cb cb cc cc ca ca cb cb cc cc cc cc ca cb cb cb cc cc cd cd cb cb cb cc cc cd cd cd cb cb cc cc cc cd cd cd 
* bloc 3
[ DC/AC] 01(3) / 01(2) 01(2) 00(4) -- total 14 bits
[  bloc] 3d ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 262 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 262 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ca ca ca cb cb cc cc cc ca ca cb cb cb cc cc cc ca cb cb cb cc cc cd cd cb cb cb cc cc cd cd cd cb cb cc cc cd cd ce ce cc cc cc cd cd ce ce ce cc cc cd cd ce ce ce cf cc cc cd cd ce ce cf cf 
* component mcu
[   mcu] c6 c6 c7 c7 c8 c8 c8 c9 c9 c9 c9 ca ca ca cb cb c6 c6 c7 c7 c8 c8 c9 c9 c9 c9 c9 ca ca cb cb cb c7 c7 c7 c8 c8 c9 c9 c9 c9 c9 ca ca cb cb cb cc c7 c7 c8 c8 c9 c9 c9 c9 ca ca ca cb cb cb cc cc c8 c8 c8 c9 c9 c9 ca ca ca ca cb cb cc cc cc cc c8 c8 c9 c9 c9 ca ca ca ca cb cb cb cc cc cd cd c8 c9 c9 c9 ca ca cb cb cb cb cb cc cc cd cd cd c9 c9 c9 c9 ca ca cb cb cb cb cc cc cc cd cd cd c9 c9 c9 ca ca ca cb cb ca ca ca cb cb cc cc cc c9 c9 c9 ca ca cb cb cb ca ca cb cb cb cc cc cc c9 c9 ca ca cb cb cb cc ca cb cb cb cc cc cd cd ca ca ca cb cb cb cc cc cb cb cb cc cc cd cd cd ca ca cb cb cc cc cc cc cb cb cc cc cd cd ce ce ca cb cb cb cc cc cd cd cc cc cc cd cd ce ce ce cb cb cb cc cc cd cd cd cc cc cd cd ce ce ce cf cb cb cc cc cc cd cd cd cc cc cd cd ce ce cf cf 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 24
** component Y
* bloc 0
[ DC/AC] 00(2) / 01(2) 01(2) 00(4) -- total 12 bits
[  bloc] 3d ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 262 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 262 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ca ca ca cb cb cc cc cc ca ca cb cb cb cc cc cc ca cb cb cb cc cc cd cd cb cb cb cc cc cd cd cd cb cb cc cc cd cd ce ce cc cc cc cd cd ce ce ce cc cc cd cd ce ce ce cf cc cc cd cd ce ce cf cf 
* bloc 1
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 3f ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 276 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 276 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cc cd cd cd ce ce cf cf cd cd cd cd ce ce cf cf cd cd cd ce ce cf cf cf cd cd ce ce cf cf d0 d0 ce ce ce cf cf d0 d0 d0 ce ce cf cf d0 d0 d0 d1 cf cf cf d0 d0 d0 d1 d1 cf cf cf d0 d0 d1 d1 d1 
* bloc 2
[ DC/AC] 00(2) / 01(2) 01(2) 00(4) -- total 12 bits
[  bloc] 3f ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 276 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 276 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cc cd cd cd ce ce cf cf cd cd cd cd ce ce cf cf cd cd cd ce ce cf cf cf cd cd ce ce cf cf d0 d0 ce ce ce cf cf d0 d0 d0 ce ce cf cf d0 d0 d0 d1 cf cf cf d0 d0 d0 d1 d1 cf cf cf d0 d0 d1 d1 d1 
* bloc 3
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 41 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 28a fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 28a fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cf cf cf d0 d0 d1 d1 d1 cf cf d0 d0 d0 d1 d1 d1 cf d0 d0 d0 d1 d1 d2 d2 d0 d0 d0 d1 d1 d2 d2 d2 d0 d0 d1 d1 d2 d2 d3 d3 d1 d1 d1 d2 d2 d3 d3 d3 d1 d1 d2 d2 d3 d3 d3 d4 d1 d1 d2 d2 d3 d3 d4 d4 
* component mcu
[   mcu] ca ca ca cb cb cc cc cc cc cd cd cd ce ce cf cf ca ca cb cb cb cc cc cc cd cd cd cd ce ce cf cf ca cb cb cb cc cc cd cd cd cd cd ce ce cf cf cf cb cb cb cc cc cd cd cd cd cd ce ce cf cf d0 d0 cb cb cc cc cd cd ce ce ce ce ce cf cf d0 d0 d0 cc cc cc cd cd ce ce ce ce ce cf cf d0 d0 d0 d1 cc cc cd cd ce ce ce cf cf cf cf d0 d0 d0 d1 d1 cc cc cd cd ce ce cf cf cf cf cf d0 d0 d1 d1 d1 cc cd cd cd ce ce cf cf cf cf cf d0 d0 d1 d1 d1 cd cd cd cd ce ce cf cf cf cf d0 d0 d0 d1 d1 d1 cd cd cd ce ce cf cf cf cf d0 d0 d0 d1 d1 d2 d2 cd cd ce ce cf cf d0 d0 d0 d0 d0 d1 d1 d2 d2 d2 ce ce ce cf cf d0 d0 d0 d0 d0 d1 d1 d2 d2 d3 d3 ce ce cf cf d0 d0 d0 d1 d1 d1 d1 d2 d2 d3 d3 d3 cf cf cf d0 d0 d0 d1 d1 d1 d1 d2 d2 d3 d3 d3 d4 cf cf cf d0 d0 d1 d1 d1 d1 d1 d2 d2 d3 d3 d4 d4 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 25
** component Y
* bloc 0
[ DC/AC] 00(2) / 01(2) 01(2) 00(4) -- total 12 bits
[  bloc] 41 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 28a fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 28a fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cf cf cf d0 d0 d1 d1 d1 cf cf d0 d0 d0 d1 d1 d1 cf d0 d0 d0 d1 d1 d2 d2 d0 d0 d0 d1 d1 d2 d2 d2 d0 d0 d1 d1 d2 d2 d3 d3 d1 d1 d1 d2 d2 d3 d3 d3 d1 d1 d2 d2 d3 d3 d3 d4 d1 d1 d2 d2 d3 d3 d4 d4 
* bloc 1
[ DC/AC] 02(3) / 11(4) 00(4) -- total 14 bits
[  bloc] 43 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 29e 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 29e 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 
* bloc 2
[ DC/AC] 00(2) / 01(2) 01(2) 00(4) -- total 12 bits
[  bloc] 43 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 29e fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 29e fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d1 d2 d2 d2 d3 d3 d4 d4 d2 d2 d2 d2 d3 d3 d4 d4 d2 d2 d2 d3 d3 d4 d4 d4 d2 d2 d3 d3 d4 d4 d5 d5 d3 d3 d3 d4 d4 d5 d5 d5 d3 d3 d4 d4 d5 d5 d5 d6 d4 d4 d4 d5 d5 d5 d6 d6 d4 d4 d4 d5 d5 d6 d6 d6 
* bloc 3
[ DC/AC] 01(3) / 01(2) 01(2) 00(4) -- total 14 bits
[  bloc] 44 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2a8 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2a8 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d3 d3 d3 d4 d4 d4 d5 d5 d3 d3 d3 d4 d4 d5 d5 d5 d3 d3 d4 d4 d5 d5 d5 d6 d4 d4 d4 d5 d5 d5 d6 d6 d4 d4 d5 d5 d6 d6 d6 d6 d4 d5 d5 d5 d6 d6 d7 d7 d5 d5 d5 d6 d6 d7 d7 d7 d5 d5 d6 d6 d6 d7 d7 d7 
* component mcu
[   mcu] cf cf cf d0 d0 d1 d1 d1 d3 d3 d3 d3 d3 d3 d3 d3 cf cf d0 d0 d0 d1 d1 d1 d3 d3 d3 d3 d3 d3 d3 d3 cf d0 d0 d0 d1 d1 d2 d2 d3 d3 d3 d3 d3 d3 d3 d3 d0 d0 d0 d1 d1 d2 d2 d2 d4 d4 d4 d4 d4 d4 d4 d4 d0 d0 d1 d1 d2 d2 d3 d3 d4 d4 d4 d4 d4 d4 d4 d4 d1 d1 d1 d2 d2 d3 d3 d3 d4 d4 d4 d4 d4 d4 d4 d4 d1 d1 d2 d2 d3 d3 d3 d4 d5 d5 d5 d5 d5 d5 d5 d5 d1 d1 d2 d2 d3 d3 d4 d4 d5 d5 d5 d5 d5 d5 d5 d5 d1 d2 d2 d2 d3 d3 d4 d4 d3 d3 d3 d4 d4 d4 d5 d5 d2 d2 d2 d2 d3 d3 d4 d4 d3 d3 d3 d4 d4 d5 d5 d5 d2 d2 d2 d3 d3 d4 d4 d4 d3 d3 d4 d4 d5 d5 d5 d6 d2 d2 d3 d3 d4 d4 d5 d5 d4 d4 d4 d5 d5 d5 d6 d6 d3 d3 d3 d4 d4 d5 d5 d5 d4 d4 d5 d5 d6 d6 d6 d6 d3 d3 d4 d4 d5 d5 d5 d6 d4 d5 d5 d5 d6 d6 d7 d7 d4 d4 d4 d5 d5 d5 d6 d6 d5 d5 d5 d6 d6 d7 d7 d7 d4 d4 d4 d5 d5 d6 d6 d6 d5 d5 d6 d6 d6 d7 d7 d7 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 26
** component Y
* bloc 0
[ DC/AC] 01(3) / 01(2) 01(2) 00(4) -- total 14 bits
[  bloc] 43 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 29e fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 29e fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d1 d2 d2 d2 d3 d3 d4 d4 d2 d2 d2 d2 d3 d3 d4 d4 d2 d2 d2 d3 d3 d4 d4 d4 d2 d2 d3 d3 d4 d4 d5 d5 d3 d3 d3 d4 d4 d5 d5 d5 d3 d3 d4 d4 d5 d5 d5 d6 d4 d4 d4 d5 d5 d5 d6 d6 d4 d4 d4 d5 d5 d6 d6 d6 
* bloc 1
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 45 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2b2 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2b2 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d4 d4 d4 d5 d5 d6 d6 d6 d4 d4 d5 d5 d5 d6 d6 d6 d4 d5 d5 d5 d6 d6 d7 d7 d5 d5 d5 d6 d6 d7 d7 d7 d5 d5 d6 d6 d7 d7 d8 d8 d6 d6 d6 d7 d7 d8 d8 d8 d6 d6 d7 d7 d8 d8 d8 d9 d6 d6 d7 d7 d8 d8 d9 d9 
* bloc 2
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 45 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2b2 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2b2 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 
* bloc 3
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 47 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2c6 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2c6 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d6 d7 d7 d7 d8 d8 d9 d9 d7 d7 d7 d7 d8 d8 d9 d9 d7 d7 d7 d8 d8 d9 d9 d9 d7 d7 d8 d8 d9 d9 da da d8 d8 d8 d9 d9 da da da d8 d8 d9 d9 da da da db d9 d9 d9 da da da db db d9 d9 d9 da da db db db 
* component mcu
[   mcu] d1 d2 d2 d2 d3 d3 d4 d4 d4 d4 d4 d5 d5 d6 d6 d6 d2 d2 d2 d2 d3 d3 d4 d4 d4 d4 d5 d5 d5 d6 d6 d6 d2 d2 d2 d3 d3 d4 d4 d4 d4 d5 d5 d5 d6 d6 d7 d7 d2 d2 d3 d3 d4 d4 d5 d5 d5 d5 d5 d6 d6 d7 d7 d7 d3 d3 d3 d4 d4 d5 d5 d5 d5 d5 d6 d6 d7 d7 d8 d8 d3 d3 d4 d4 d5 d5 d5 d6 d6 d6 d6 d7 d7 d8 d8 d8 d4 d4 d4 d5 d5 d5 d6 d6 d6 d6 d7 d7 d8 d8 d8 d9 d4 d4 d4 d5 d5 d6 d6 d6 d6 d6 d7 d7 d8 d8 d9 d9 d5 d5 d5 d5 d5 d5 d5 d5 d6 d7 d7 d7 d8 d8 d9 d9 d5 d5 d5 d5 d5 d5 d5 d5 d7 d7 d7 d7 d8 d8 d9 d9 d6 d6 d6 d6 d6 d6 d6 d6 d7 d7 d7 d8 d8 d9 d9 d9 d6 d6 d6 d6 d6 d6 d6 d6 d7 d7 d8 d8 d9 d9 da da d7 d7 d7 d7 d7 d7 d7 d7 d8 d8 d8 d9 d9 da da da d7 d7 d7 d7 d7 d7 d7 d7 d8 d8 d9 d9 da da da db d7 d7 d7 d7 d7 d7 d7 d7 d9 d9 d9 da da da db db d7 d7 d7 d7 d7 d7 d7 d7 d9 d9 d9 da da db db db 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 27
** component Y
* bloc 0
[ DC/AC] 01(3) / 11(4) 00(4) -- total 13 bits
[  bloc] 46 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2bc 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2bc 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 
* bloc 1
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 46 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2bc 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2bc 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 
* bloc 2
[ DC/AC] 02(3) / 11(4) 00(4) -- total 14 bits
[  bloc] 48 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2d0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2d0 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 da da da da da da da da da da da da da da da da db db db db db db db db db db db db db db db db db db db db db db db db 
* bloc 3
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 48 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2d0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2d0 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 da da da da da da da da da da da da da da da da db db db db db db db db db db db db db db db db db db db db db db db db 
* component mcu
[   mcu] d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 da da da da da da da da da da da da da da da da da da da da da da da da da da da da da da da da db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 28
** component Y
* bloc 0
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 48 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2d0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2d0 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 da da da da da da da da da da da da da da da da db db db db db db db db db db db db db db db db db db db db db db db db 
* bloc 1
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 48 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2d0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2d0 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 da da da da da da da da da da da da da da da da db db db db db db db db db db db db db db db db db db db db db db db db 
* bloc 2
[ DC/AC] 02(3) / 11(4) 00(4) -- total 14 bits
[  bloc] 4a 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2e4 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2e4 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] db db db db db db db db db db db db db db db db dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd de de de de de de de de de de de de de de de de 
* bloc 3
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 4a 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2e4 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2e4 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] db db db db db db db db db db db db db db db db dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd de de de de de de de de de de de de de de de de 
* component mcu
[   mcu] d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 da da da da da da da da da da da da da da da da da da da da da da da da da da da da da da da da db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 29
** component Y
* bloc 0
[ DC/AC] 02(3) / 11(4) 00(4) -- total 14 bits
[  bloc] 48 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2d0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2d0 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 da da da da da da da da da da da da da da da da db db db db db db db db db db db db db db db db db db db db db db db db 
* bloc 1
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 48 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2d0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2d0 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 da da da da da da da da da da da da da da da da db db db db db db db db db db db db db db db db db db db db db db db db 
* bloc 2
[ DC/AC] 02(3) / 11(4) 00(4) -- total 14 bits
[  bloc] 4b 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2ee 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2ee 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd de de de de de de de de de de de de de de de de de de de de de de de de df df df df df df df df df df df df df df df df 
* bloc 3
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 4b 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2ee 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2ee 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd de de de de de de de de de de de de de de de de de de de de de de de de df df df df df df df df df df df df df df df df 
* component mcu
[   mcu] d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 da da da da da da da da da da da da da da da da da da da da da da da da da da da da da da da da db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de df df df df df df df df df df df df df df df df df df df df df df df df df df df df df df df df 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 30
** component Y
* bloc 0
[ DC/AC] 02(3) / 11(4) 00(4) -- total 14 bits
[  bloc] 48 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2d0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2d0 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 da da da da da da da da da da da da da da da da db db db db db db db db db db db db db db db db db db db db db db db db 
* bloc 1
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 48 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2d0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2d0 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 da da da da da da da da da da da da da da da da db db db db db db db db db db db db db db db db db db db db db db db db 
* bloc 2
[ DC/AC] 02(3) / 11(4) 00(4) -- total 14 bits
[  bloc] 4b 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2ee 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2ee 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd de de de de de de de de de de de de de de de de de de de de de de de de df df df df df df df df df df df df df df df df 
* bloc 3
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 4b 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2ee 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2ee 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd de de de de de de de de de de de de de de de de de de de de de de de de df df df df df df df df df df df df df df df df 
* component mcu
[   mcu] d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 da da da da da da da da da da da da da da da da da da da da da da da da da da da da da da da da db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de df df df df df df df df df df df df df df df df df df df df df df df df df df df df df df df df 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 31
** component Y
* bloc 0
[ DC/AC] 02(3) / 11(4) 00(4) -- total 14 bits
[  bloc] 48 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2d0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2d0 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 da da da da da da da da da da da da da da da da db db db db db db db db db db db db db db db db db db db db db db db db 
* bloc 1
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 48 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2d0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2d0 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 da da da da da da da da da da da da da da da da db db db db db db db db db db db db db db db db db db db db db db db db 
* bloc 2
[ DC/AC] 02(3) / 00(4) -- total 9 bits
[  bloc] 4a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2e4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2e4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd 
* bloc 3
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 4a 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2e4 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2e4 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] db db db db db db db db db db db db db db db db dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd de de de de de de de de de de de de de de de de 
* component mcu
[   mcu] d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 da da da da da da da da da da da da da da da da da da da da da da da da da da da da da da da da db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db dd dd dd dd dd dd dd dd db db db db db db db db dd dd dd dd dd dd dd dd db db db db db db db db dd dd dd dd dd dd dd dd dc dc dc dc dc dc dc dc dd dd dd dd dd dd dd dd dc dc dc dc dc dc dc dc dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd de de de de de de de de dd dd dd dd dd dd dd dd de de de de de de de de 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 32
** component Y
* bloc 0
[ DC/AC] 03(3) / 01(2) 01(2) 00(4) -- total 16 bits
[  bloc] 46 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2bc 7 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2bc 7 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d8 d7 d7 d7 d6 d6 d5 d5 d8 d8 d7 d7 d6 d6 d5 d5 d8 d8 d8 d7 d7 d6 d6 d6 d8 d8 d8 d8 d7 d7 d6 d6 d9 d9 d8 d8 d8 d7 d7 d7 d9 d9 d9 d8 d8 d8 d7 d7 da da d9 d9 d8 d8 d8 d7 da da d9 d9 d8 d8 d8 d8 
* bloc 1
[ DC/AC] 03(3) / 03(3) 03(3) 01(2) 03(3) 03(3) 02(2) 02(2) 01(2) 01(2) 11(4) 11(4) 01(2) 00(4) -- total 64 bits
[  bloc] 41 6 5 ffff fffa fffb 2 3 1 1 0 ffff 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 28a 2a 23 fff7 ffd6 ffe2 14 1b 8 9 0 fff5 0 fff4 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 28a 2a ffe2 14 fff1 0 0 0 23 ffd6 1b fff4 0 0 0 0 fff7 8 0 0 0 0 0 0 9 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d4 d7 d6 d3 d5 db dc d9 d5 d7 d6 d3 d4 d8 d8 d3 d5 d8 d6 d3 d4 d6 d2 cb d5 d7 d6 d4 d5 d7 d0 c6 d4 d6 d6 d6 d8 d7 cd c1 d4 d6 d6 d6 d7 d5 c7 b8 d5 d6 d5 d4 d4 cf bd ab d6 d7 d5 d2 d1 c9 b5 a1 
* bloc 2
[ DC/AC] 04(3) / 11(4) 00(4) -- total 16 bits
[  bloc] 49 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2da 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2da 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] da da da da da da da da da da da da da da da da db db db db db db db db db db db db db db db db dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc 
* bloc 3
[ DC/AC] 05(3) / 06(7) 04(4) 01(2) 04(4) 04(4) 03(3) 02(2) 11(4) 01(2) 12(5) 01(2) 02(2) 41(6) 61(7) 01(2) 00(4) -- total 102 bits
[  bloc] 31 22 9 ffff fff6 fff6 fffa 2 0 1 1 0 2 1 3 0 0 0 0 ffff 0 0 0 0 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1ea ee 3f fff7 ffba ffc4 ffc4 12 0 9 b 0 14 c 2d 0 0 0 0 fff2 0 0 0 0 0 0 ffdc ffe0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1ea ee ffc4 ffc4 2d 0 ffe0 0 3f ffba 12 c 0 ffdc 0 0 fff7 0 14 0 0 0 0 0 9 0 0 0 0 0 0 0 b fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d6 e5 d1 d4 d1 ad ac c1 d6 e4 d2 d5 cc a4 a0 b1 d3 e0 d5 da cb 9f 99 a3 d2 dd da e2 cb 9e 9a 9d d5 dc dd e6 c5 97 94 92 db dc de e3 b8 88 87 80 de da db df ad 7d 81 77 dc d6 d9 dc a8 7b 83 79 
* component mcu
[   mcu] d8 d7 d7 d7 d6 d6 d5 d5 d4 d7 d6 d3 d5 db dc d9 d8 d8 d7 d7 d6 d6 d5 d5 d5 d7 d6 d3 d4 d8 d8 d3 d8 d8 d8 d7 d7 d6 d6 d6 d5 d8 d6 d3 d4 d6 d2 cb d8 d8 d8 d8 d7 d7 d6 d6 d5 d7 d6 d4 d5 d7 d0 c6 d9 d9 d8 d8 d8 d7 d7 d7 d4 d6 d6 d6 d8 d7 cd c1 d9 d9 d9 d8 d8 d8 d7 d7 d4 d6 d6 d6 d7 d5 c7 b8 da da d9 d9 d8 d8 d8 d7 d5 d6 d5 d4 d4 cf bd ab da da d9 d9 d8 d8 d8 d8 d6 d7 d5 d2 d1 c9 b5 a1 da da da da da da da da d6 e5 d1 d4 d1 ad ac c1 da da da da da da da da d6 e4 d2 d5 cc a4 a0 b1 db db db db db db db db d3 e0 d5 da cb 9f 99 a3 db db db db db db db db d2 dd da e2 cb 9e 9a 9d dc dc dc dc dc dc dc dc d5 dc dd e6 c5 97 94 92 dc dc dc dc dc dc dc dc db dc de e3 b8 88 87 80 dc dc dc dc dc dc dc dc de da db df ad 7d 81 77 dc dc dc dc dc dc dc dc dc d6 d9 dc a8 7b 83 79 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 00(2) -- total 5 bits
[  bloc] ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 
* component mcu
[   mcu] 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 00(2) -- total 5 bits
[  bloc] 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 
* component mcu
[   mcu] 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 

**************************************************************
*** mcu 33
** component Y
* bloc 0
[ DC/AC] 01(3) / 02(2) 02(2) 02(2) 02(2) 03(3) 02(2) 03(3) 03(3) 01(2) 02(2) 02(2) 02(2) 01(2) 31(6) 01(2) 01(2) 41(6) 00(4) -- total 84 bits
[  bloc] 32 3 fffe 2 2 5 2 5 4 1 fffd fffe 2 1 0 0 0 ffff ffff ffff 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1f4 15 fff2 12 e 1e 14 2d 20 9 ffdf ffea 14 c 0 0 0 fff1 fff2 fff2 0 0 0 0 ffee 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1f4 15 1e 14 0 0 0 0 fff2 e 2d c 0 0 0 0 12 20 14 fff1 0 0 0 0 9 ffea fff2 ffee 0 0 0 0 ffdf fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d4 c9 ba ad aa b0 bd c6 e3 d2 bd b1 b2 b9 be c0 de ca b4 ae b7 be bd b7 c1 b4 a9 ac b8 bf bc b5 af ae b1 b8 c0 c3 c0 bc b9 bf c6 ca ca c8 c5 c4 c8 ca cb cb c7 c3 c1 c0 ca c7 c2 be bb b9 b7 b6 
* bloc 1
[ DC/AC] 01(3) / 03(3) 04(4) 02(2) 01(2) 11(4) 01(2) 01(2) 02(2) 01(2) 02(2) 11(4) 00(4) -- total 56 bits
[  bloc] 33 fffc b fffe ffff 0 1 ffff 1 3 ffff fffe 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1fe ffe4 4d ffee fff9 0 a fff7 8 1b fff5 ffea 0 fff4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1fe ffe4 0 a 0 0 0 0 4d fff9 fff7 fff4 0 0 0 0 ffee 8 0 0 0 0 0 0 1b ffea 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c1 c4 ca ce d0 d2 d3 d5 c3 c6 c9 cc cd cd cd ce c3 c4 c5 c6 c7 c7 c6 c5 be be be c0 c3 c5 c5 c4 ba b9 ba be c4 c9 ca c9 ba b7 b6 ba c2 c8 c9 c8 b7 b2 af b1 b7 bb ba b7 b3 ad a6 a6 aa ac a9 a5 
* bloc 2
[ DC/AC] 06(4) / 05(5) 05(5) 02(2) 04(4) 03(3) 02(2) 03(3) 04(4) 04(4) 02(2) 03(3) 04(4) 02(2) 02(2) 12(5) 02(2) 03(3) 01(2) 02(2) 02(2) 02(2) 01(2) 01(2) 01(2) 01(2) 31(6) 01(2) 02(2) 12(5) 01(2) 01(2) 12(5) b1(10) 00(4) -- total 193 bits
[  bloc] a 14 1f fffd fff4 6 fffd fffc a c fffd fff9 8 3 fffe 0 2 fffe fffc 1 fffd 3 2 1 ffff ffff 1 0 0 0 ffff 1 2 0 fffe ffff 1 0 fffe 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 64 8c d9 ffe5 ffac 24 ffe2 ffdc 50 6c ffdf ffb3 50 24 ffe2 0 20 ffe2 ffc8 e ffd3 5a 2c 17 ffee ffe7 24 0 0 0 ffdd 20 46 0 ffb0 ffd3 39 0 ffb0 0 0 0 0 0 0 0 0 0 0 0 40 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 64 8c 24 ffe2 ffe2 0 0 0 d9 ffac ffdc 24 20 24 0 0 ffe5 50 50 ffe2 ffe7 ffdd 0 0 6c ffb3 ffc8 ffee 20 0 0 0 ffdf e 17 46 0 0 0 0 ffd3 2c 0 ffb0 0 0 0 0 5a ffb0 0 0 40 0 0 0 ffd3 39 0 0 0 0 0 0 
[  idct] ce bf bb be b3 a4 ad c2 b9 bf b5 9a 95 b0 af 89 b3 9f a9 ae 8f 80 8f 97 96 8f 96 8b 76 81 85 64 a1 86 7f 8d 9a a0 84 52 7a 87 a7 c4 ba 9c a6 cf 73 c8 c0 58 15 b 1a 31 b7 c1 71 1b 24 3a 35 3e 
* bloc 3
[ DC/AC] 05(3) / 05(5) 05(5) 05(5) 05(5) 04(4) 02(2) 02(2) 03(3) 03(3) 03(3) 01(2) 01(2) 03(3) 01(2) 01(2) 03(3) 03(3) 02(2) 03(3) 02(2) 12(5) 02(2) 03(3) 02(2) 01(2) 31(6) 02(2) 02(2) 02(2) 01(2) 31(6) 01(2) 00(4) -- total 186 bits
[  bloc] ffee 10 1b 13 fff0 a fffe fffd 7 fffc fffb ffff 1 4 ffff ffff 4 fffc 2 fffc 2 0 2 fffd 5 fffd 1 0 0 0 ffff 2 fffe 2 ffff 0 0 0 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff4c 70 bd ab ff90 3c ffec ffe5 38 ffdc ffc9 fff5 a 30 fff1 ffe7 40 ffc4 1c ffc8 1e 0 2c ffbb 5a ffb5 24 0 0 0 ffdd 40 ffba 44 ffd8 0 0 0 28 ffd6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff4c 70 3c ffec fff1 ffe7 0 0 bd ff90 ffe5 30 40 24 0 0 ab 38 a ffc4 ffb5 ffdd 0 0 ffdc fff5 1c 5a 40 0 0 0 ffc9 ffc8 ffbb ffba ffd6 0 0 0 1e 2c 44 28 0 0 0 0 0 ffd8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] a5 9e 8f 8e 9d a2 a1 a8 a3 98 95 9c 97 87 85 90 97 80 78 78 71 73 81 88 61 56 5a 59 4a 4a 56 55 32 25 32 4e 4c 36 30 39 a0 5f 24 2e 4d 41 33 46 d1 cd 7c 2e 31 3a 31 3d 18 ca df 5b 24 37 40 4a 
* component mcu
[   mcu] d4 c9 ba ad aa b0 bd c6 c1 c4 ca ce d0 d2 d3 d5 e3 d2 bd b1 b2 b9 be c0 c3 c6 c9 cc cd cd cd ce de ca b4 ae b7 be bd b7 c3 c4 c5 c6 c7 c7 c6 c5 c1 b4 a9 ac b8 bf bc b5 be be be c0 c3 c5 c5 c4 af ae b1 b8 c0 c3 c0 bc ba b9 ba be c4 c9 ca c9 b9 bf c6 ca ca c8 c5 c4 ba b7 b6 ba c2 c8 c9 c8 c8 ca cb cb c7 c3 c1 c0 b7 b2 af b1 b7 bb ba b7 ca c7 c2 be bb b9 b7 b6 b3 ad a6 a6 aa ac a9 a5 ce bf bb be b3 a4 ad c2 a5 9e 8f 8e 9d a2 a1 a8 b9 bf b5 9a 95 b0 af 89 a3 98 95 9c 97 87 85 90 b3 9f a9 ae 8f 80 8f 97 97 80 78 78 71 73 81 88 96 8f 96 8b 76 81 85 64 61 56 5a 59 4a 4a 56 55 a1 86 7f 8d 9a a0 84 52 32 25 32 4e 4c 36 30 39 7a 87 a7 c4 ba 9c a6 cf a0 5f 24 2e 4d 41 33 46 73 c8 c0 58 15 b 1a 31 d1 cd 7c 2e 31 3a 31 3d b7 c1 71 1b 24 3a 35 3e 18 ca df 5b 24 37 40 4a 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 11(4) 02(3) 41(6) 01(2) 00(2) -- total 26 bits
[  bloc] fffc 0 ffff 2 0 0 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffd4 0 fff5 1e 0 0 0 0 fff0 ffe3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffd4 0 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 1e fff0 0 0 0 0 0 0 ffe3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 76 76 77 79 7a 7b 7c 7d 7a 7b 7b 7c 7c 7d 7d 7d 7e 7e 7d 7d 7c 7c 7b 7b 7c 7b 7a 79 77 76 75 74 77 76 75 74 72 71 70 70 76 76 75 75 74 74 73 73 7c 7c 7c 7d 7d 7e 7e 7f 82 82 84 85 86 88 89 89 
* component mcu
[   mcu] 76 76 76 76 77 77 79 79 7a 7a 7b 7b 7c 7c 7d 7d 76 76 76 76 77 77 79 79 7a 7a 7b 7b 7c 7c 7d 7d 7a 7a 7b 7b 7b 7b 7c 7c 7c 7c 7d 7d 7d 7d 7d 7d 7a 7a 7b 7b 7b 7b 7c 7c 7c 7c 7d 7d 7d 7d 7d 7d 7e 7e 7e 7e 7d 7d 7d 7d 7c 7c 7c 7c 7b 7b 7b 7b 7e 7e 7e 7e 7d 7d 7d 7d 7c 7c 7c 7c 7b 7b 7b 7b 7c 7c 7b 7b 7a 7a 79 79 77 77 76 76 75 75 74 74 7c 7c 7b 7b 7a 7a 79 79 77 77 76 76 75 75 74 74 77 77 76 76 75 75 74 74 72 72 71 71 70 70 70 70 77 77 76 76 75 75 74 74 72 72 71 71 70 70 70 70 76 76 76 76 75 75 75 75 74 74 74 74 73 73 73 73 76 76 76 76 75 75 75 75 74 74 74 74 73 73 73 73 7c 7c 7c 7c 7c 7c 7d 7d 7d 7d 7e 7e 7e 7e 7f 7f 7c 7c 7c 7c 7c 7c 7d 7d 7d 7d 7e 7e 7e 7e 7f 7f 82 82 82 82 84 84 85 85 86 86 88 88 89 89 89 89 82 82 82 82 84 84 85 85 86 86 88 88 89 89 89 89 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 21(5) 00(2) -- total 11 bits
[  bloc] 2 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 16 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 82 82 82 82 82 82 82 82 84 84 84 84 84 84 84 84 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 84 84 84 84 84 84 84 84 82 82 82 82 82 82 82 82 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 34
** component Y
* bloc 0
[ DC/AC] 07(5) / 03(3) 04(4) 01(2) 03(3) 01(2) 01(2) 01(2) 00(4) -- total 48 bits
[  bloc] 35 fff9 b ffff 5 1 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 212 ffcf 4d fff7 23 6 a fff7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 212 ffcf 6 a 0 0 0 0 4d 23 fff7 0 0 0 0 0 fff7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ce cd cd ce d0 d0 ce cc cc cb cb cc cf d0 ce cc c8 c7 c7 c9 cc ce ce cd c2 c0 c1 c3 c8 cc cd cc ba b9 b9 bd c3 c8 cb cb b2 b1 b1 b6 bd c4 c8 c9 ab aa ab b0 b8 c0 c5 c7 a7 a6 a7 ac b5 bd c3 c6 
* bloc 1
[ DC/AC] 04(3) / 01(2) 02(2) 01(2) 11(4) 21(5) 41(6) 00(4) -- total 39 bits
[  bloc] 3e ffff fffe ffff 0 ffff 0 0 ffff 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 26c fff9 fff2 fff7 0 fffa 0 0 fff8 0 0 0 0 c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 26c fff9 fffa 0 0 0 0 0 fff2 0 0 c 0 0 0 0 fff7 fff8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c8 c6 c5 c8 cd cf cc c9 ca c8 c8 ca ce cf cd ca cd cc cb cd cf cf cd cb cf ce cf cf d0 cf ce cc cf d0 d1 d1 d0 cf ce ce cd cf d1 d1 d0 cf cf d0 ca cd d1 d1 cf ce d0 d2 c8 cc d0 d0 ce ce d0 d3 
* bloc 2
[ DC/AC] 07(5) / 04(4) 06(7) 03(3) 04(4) 02(2) 02(2) 02(2) 05(5) 04(4) 04(4) 03(3) 12(5) 01(2) 11(4) 01(2) 03(3) 12(5) 01(2) 01(2) 01(2) a1(9) d1(11) 00(4) -- total 157 bits
[  bloc] fffe fff5 27 7 fff5 fffd fffe 3 10 fff1 8 fffa 0 2 1 0 ffff ffff 4 0 fffd 1 ffff ffff 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffec ffb3 111 3f ffb3 ffee ffec 1b 80 ff79 58 ffbe 0 18 f 0 fff0 fff1 38 0 ffd3 1e ffea ffe9 0 0 0 0 0 0 0 0 0 0 28 0 0 0 0 0 0 0 0 0 0 0 0 0 3b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffec ffb3 ffee ffec f 0 0 0 111 ffb3 1b 18 fff0 0 0 0 3f 80 0 fff1 0 0 0 0 ff79 ffbe 38 0 0 0 0 0 58 0 ffe9 0 0 0 0 0 ffd3 ffea 0 0 0 0 0 0 1e 28 0 0 0 0 0 0 0 0 3b 0 0 0 0 0 
[  idct] a7 a5 a0 9c a1 af bf c8 90 96 9f a7 ae b3 b4 b4 9c 9a 9a 9e a4 aa af b2 47 5a 7b 9e b1 b0 a7 a0 4b 47 4b 59 6b 7e 96 ab 2b 2e 39 46 48 46 4f 5e 3c 3b 3f 41 37 2f 3c 53 94 9f af af 8b 59 3e 3d 
* bloc 3
[ DC/AC] 06(4) / 05(5) 05(5) 04(4) 05(5) 03(3) 01(2) 02(2) 03(3) 03(3) 01(2) 02(2) 51(7) 01(2) 31(6) 01(2) 81(9) 01(2) 00(4) -- total 118 bits
[  bloc] 2c ffea 1b fff3 10 fffb ffff 2 fffc 6 ffff 3 0 0 0 0 0 1 1 0 0 0 ffff 1 0 0 0 0 0 0 0 0 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1b8 ff66 bd ff8b 70 ffe2 fff6 12 ffe0 36 fff5 21 0 0 0 0 0 f e 0 0 0 ffea 17 0 0 0 0 0 0 0 0 23 ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1b8 ff66 ffe2 fff6 0 0 0 0 bd 70 12 0 0 0 0 0 ff8b ffe0 0 f 0 0 0 0 36 21 e 0 0 0 0 0 fff5 0 17 23 0 0 0 0 0 ffea ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d0 c7 c1 c5 cf d4 d0 c9 c4 ca ce cb c6 c5 cd d5 a5 b8 cd d6 d3 cf d2 d8 ab b3 c0 ce d8 dc da d8 bf bd bb be c5 cf d8 dd 8b 9d b2 bd be c1 cc d7 46 60 85 a2 b1 b8 bd c1 3c 40 4f 6c 8f a8 b1 b0 
* component mcu
[   mcu] ce cd cd ce d0 d0 ce cc c8 c6 c5 c8 cd cf cc c9 cc cb cb cc cf d0 ce cc ca c8 c8 ca ce cf cd ca c8 c7 c7 c9 cc ce ce cd cd cc cb cd cf cf cd cb c2 c0 c1 c3 c8 cc cd cc cf ce cf cf d0 cf ce cc ba b9 b9 bd c3 c8 cb cb cf d0 d1 d1 d0 cf ce ce b2 b1 b1 b6 bd c4 c8 c9 cd cf d1 d1 d0 cf cf d0 ab aa ab b0 b8 c0 c5 c7 ca cd d1 d1 cf ce d0 d2 a7 a6 a7 ac b5 bd c3 c6 c8 cc d0 d0 ce ce d0 d3 a7 a5 a0 9c a1 af bf c8 d0 c7 c1 c5 cf d4 d0 c9 90 96 9f a7 ae b3 b4 b4 c4 ca ce cb c6 c5 cd d5 9c 9a 9a 9e a4 aa af b2 a5 b8 cd d6 d3 cf d2 d8 47 5a 7b 9e b1 b0 a7 a0 ab b3 c0 ce d8 dc da d8 4b 47 4b 59 6b 7e 96 ab bf bd bb be c5 cf d8 dd 2b 2e 39 46 48 46 4f 5e 8b 9d b2 bd be c1 cc d7 3c 3b 3f 41 37 2f 3c 53 46 60 85 a2 b1 b8 bd c1 94 9f af af 8b 59 3e 3d 3c 40 4f 6c 8f a8 b1 b0 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 22(8) 01(2) 01(2) 21(5) 00(2) -- total 28 bits
[  bloc] fff9 0 0 2 ffff 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffb3 0 0 1e fff3 f 0 0 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffb3 0 f 0 0 0 0 0 0 fff3 0 0 0 0 0 0 1e 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7e 7d 7b 79 79 7a 7c 7d 7a 78 77 76 76 78 7a 7c 74 73 71 71 73 75 78 7a 70 6f 6e 6e 70 73 76 78 71 70 6f 6e 70 72 75 77 77 76 73 72 72 73 75 77 7f 7d 7a 77 75 75 76 77 84 82 7e 7a 77 76 77 77 
* component mcu
[   mcu] 7e 7e 7d 7d 7b 7b 79 79 79 79 7a 7a 7c 7c 7d 7d 7e 7e 7d 7d 7b 7b 79 79 79 79 7a 7a 7c 7c 7d 7d 7a 7a 78 78 77 77 76 76 76 76 78 78 7a 7a 7c 7c 7a 7a 78 78 77 77 76 76 76 76 78 78 7a 7a 7c 7c 74 74 73 73 71 71 71 71 73 73 75 75 78 78 7a 7a 74 74 73 73 71 71 71 71 73 73 75 75 78 78 7a 7a 70 70 6f 6f 6e 6e 6e 6e 70 70 73 73 76 76 78 78 70 70 6f 6f 6e 6e 6e 6e 70 70 73 73 76 76 78 78 71 71 70 70 6f 6f 6e 6e 70 70 72 72 75 75 77 77 71 71 70 70 6f 6f 6e 6e 70 70 72 72 75 75 77 77 77 77 76 76 73 73 72 72 72 72 73 73 75 75 77 77 77 77 76 76 73 73 72 72 72 72 73 73 75 75 77 77 7f 7f 7d 7d 7a 7a 77 77 75 75 75 75 76 76 77 77 7f 7f 7d 7d 7a 7a 77 77 75 75 75 75 76 76 77 77 84 84 82 82 7e 7e 7a 7a 77 77 76 76 77 77 77 77 84 84 82 82 7e 7e 7a 7a 77 77 76 76 77 77 77 77 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 21(5) 11(4) 21(5) 00(2) -- total 21 bits
[  bloc] 2 0 0 ffff 0 ffff 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 16 0 0 fff1 0 fff1 0 0 fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 16 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 fff1 fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7a 7c 7f 82 83 83 82 81 7e 7f 82 84 84 84 82 81 83 84 86 87 86 84 81 80 86 87 88 88 87 84 81 7f 86 87 88 88 87 84 81 7f 83 84 86 87 86 84 81 80 7e 7f 82 84 84 84 82 81 7a 7c 7f 82 83 83 82 81 
* component mcu
[   mcu] 7a 7a 7c 7c 7f 7f 82 82 83 83 83 83 82 82 81 81 7a 7a 7c 7c 7f 7f 82 82 83 83 83 83 82 82 81 81 7e 7e 7f 7f 82 82 84 84 84 84 84 84 82 82 81 81 7e 7e 7f 7f 82 82 84 84 84 84 84 84 82 82 81 81 83 83 84 84 86 86 87 87 86 86 84 84 81 81 80 80 83 83 84 84 86 86 87 87 86 86 84 84 81 81 80 80 86 86 87 87 88 88 88 88 87 87 84 84 81 81 7f 7f 86 86 87 87 88 88 88 88 87 87 84 84 81 81 7f 7f 86 86 87 87 88 88 88 88 87 87 84 84 81 81 7f 7f 86 86 87 87 88 88 88 88 87 87 84 84 81 81 7f 7f 83 83 84 84 86 86 87 87 86 86 84 84 81 81 80 80 83 83 84 84 86 86 87 87 86 86 84 84 81 81 80 80 7e 7e 7f 7f 82 82 84 84 84 84 84 84 82 82 81 81 7e 7e 7f 7f 82 82 84 84 84 84 84 84 82 82 81 81 7a 7a 7c 7c 7f 7f 82 82 83 83 83 83 82 82 81 81 7a 7a 7c 7c 7f 7f 82 82 83 83 83 83 82 82 81 81 

**************************************************************
*** mcu 35
** component Y
* bloc 0
[ DC/AC] 05(3) / 01(2) 02(2) 12(5) 02(2) 01(2) 01(2) 11(4) 00(4) -- total 41 bits
[  bloc] 3d ffff fffe 0 fffe fffe ffff ffff 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 262 fff9 fff2 0 fff2 fff4 fff6 fff7 0 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 262 fff9 fff4 fff6 0 0 0 0 fff2 fff2 fff7 0 0 0 0 0 0 0 0 0 0 0 0 0 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c1 c6 cc cf cf ce cd cd c1 c5 cb ce cd cc cb cc c2 c6 cb cd cc cb ca cb c5 c9 cd ce cd cb cb cc ca cd d0 d0 ce cd cd ce ce d0 d2 d1 cf cd ce cf cf d0 d1 d0 ce cc cd ce ce d0 d0 cf cc ca cb cd 
* bloc 1
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 3d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 262 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 262 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc 
* bloc 2
[ DC/AC] 00(2) / 02(2) 12(5) 02(2) 01(2) 21(5) 02(2) 11(4) 02(2) 51(7) 01(2) 00(4) -- total 54 bits
[  bloc] 3d 3 0 fffe 3 ffff 0 0 ffff 2 0 1 fffe 0 0 0 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 262 15 0 ffee 15 fffa 0 0 fff8 12 0 b ffec 0 0 0 0 0 fff2 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 262 15 fffa 0 0 0 0 0 0 15 0 0 0 0 0 0 ffee fff8 ffec 0 0 0 0 0 12 b fff2 0 0 0 0 0 0 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cb ce d3 d5 d3 cb c3 bd d1 d1 d0 ce cb c6 c2 bf d5 d2 cd c8 c5 c5 c6 c7 d5 d2 cd c9 c8 ca cd d0 d6 d5 d2 d0 cf ce cf cf d5 d5 d5 d4 d2 ce ca c8 ca cc ce cf cf cc c9 c7 bc bf c3 c8 cb cc cc cc 
* bloc 3
[ DC/AC] 01(3) / 03(3) 02(2) 02(2) 02(2) 02(2) 11(4) 01(2) 01(2) 31(6) 00(4) -- total 48 bits
[  bloc] 3c fffb 2 fffe 3 fffe 0 ffff ffff 1 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 258 ffdd e ffee 15 fff4 0 fff7 fff8 9 0 0 0 fff4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 258 ffdd fff4 0 0 0 0 0 e 15 fff7 fff4 0 0 0 0 ffee fff8 0 0 0 0 0 0 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c3 c8 cf d1 cf cc cc cd c3 c8 ce d0 ce cc cc cc c5 c9 ce d0 cf cd cd cd c7 ca cd d0 d0 d0 cf cf c8 c9 cb cf d1 d3 d2 d2 c5 c5 c6 cb d0 d3 d3 d2 bf be bf c5 cc d1 d2 d1 ba b9 ba c0 c8 ce d0 cf 
* component mcu
[   mcu] c1 c6 cc cf cf ce cd cd cc cc cc cc cc cc cc cc c1 c5 cb ce cd cc cb cc cc cc cc cc cc cc cc cc c2 c6 cb cd cc cb ca cb cc cc cc cc cc cc cc cc c5 c9 cd ce cd cb cb cc cc cc cc cc cc cc cc cc ca cd d0 d0 ce cd cd ce cc cc cc cc cc cc cc cc ce d0 d2 d1 cf cd ce cf cc cc cc cc cc cc cc cc cf d0 d1 d0 ce cc cd ce cc cc cc cc cc cc cc cc ce d0 d0 cf cc ca cb cd cc cc cc cc cc cc cc cc cb ce d3 d5 d3 cb c3 bd c3 c8 cf d1 cf cc cc cd d1 d1 d0 ce cb c6 c2 bf c3 c8 ce d0 ce cc cc cc d5 d2 cd c8 c5 c5 c6 c7 c5 c9 ce d0 cf cd cd cd d5 d2 cd c9 c8 ca cd d0 c7 ca cd d0 d0 d0 cf cf d6 d5 d2 d0 cf ce cf cf c8 c9 cb cf d1 d3 d2 d2 d5 d5 d5 d4 d2 ce ca c8 c5 c5 c6 cb d0 d3 d3 d2 ca cc ce cf cf cc c9 c7 bf be bf c5 cc d1 d2 d1 bc bf c3 c8 cb cc cc cc ba b9 ba c0 c8 ce d0 cf 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 01(2) 01(2) 00(2) -- total 14 bits
[  bloc] fffe ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffea fff5 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffea fff5 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7d 7e 7e 7f 80 80 81 81 7d 7d 7e 7e 7f 80 80 81 7c 7d 7d 7e 7f 7f 80 80 7c 7c 7d 7d 7e 7f 7f 80 7b 7b 7c 7c 7d 7e 7e 7f 7a 7b 7b 7c 7d 7d 7e 7e 7a 7a 7b 7b 7c 7d 7d 7e 79 7a 7a 7b 7c 7c 7d 7d 
* component mcu
[   mcu] 7d 7d 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 81 81 7d 7d 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 81 81 7d 7d 7d 7d 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 7d 7d 7d 7d 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 7c 7c 7d 7d 7d 7d 7e 7e 7f 7f 7f 7f 80 80 80 80 7c 7c 7d 7d 7d 7d 7e 7e 7f 7f 7f 7f 80 80 80 80 7c 7c 7c 7c 7d 7d 7d 7d 7e 7e 7f 7f 7f 7f 80 80 7c 7c 7c 7c 7d 7d 7d 7d 7e 7e 7f 7f 7f 7f 80 80 7b 7b 7b 7b 7c 7c 7c 7c 7d 7d 7e 7e 7e 7e 7f 7f 7b 7b 7b 7b 7c 7c 7c 7c 7d 7d 7e 7e 7e 7e 7f 7f 7a 7a 7b 7b 7b 7b 7c 7c 7d 7d 7d 7d 7e 7e 7e 7e 7a 7a 7b 7b 7b 7b 7c 7c 7d 7d 7d 7d 7e 7e 7e 7e 7a 7a 7a 7a 7b 7b 7b 7b 7c 7c 7d 7d 7d 7d 7e 7e 7a 7a 7a 7a 7b 7b 7b 7b 7c 7c 7d 7d 7d 7d 7e 7e 79 79 7a 7a 7a 7a 7b 7b 7c 7c 7c 7c 7d 7d 7d 7d 79 79 7a 7a 7a 7a 7b 7b 7c 7c 7c 7c 7d 7d 7d 7d 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 11(4) 00(2) -- total 10 bits
[  bloc] 1 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] b 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] b 0 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7f 7f 7f 7f 7f 7f 7f 7f 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 81 81 81 81 81 81 81 81 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 
* component mcu
[   mcu] 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 

**************************************************************
*** mcu 36
** component Y
* bloc 0
[ DC/AC] 00(2) / 01(2) 01(2) 00(4) -- total 12 bits
[  bloc] 3c 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 258 7 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 258 7 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cb cb ca ca ca c9 c9 c9 cb cb cb ca ca c9 c9 c9 cc cb cb cb ca ca c9 c9 cc cc cb cb cb ca ca ca cc cc cc cc cb cb ca ca cd cd cc cc cb cb cb ca cd cd cd cc cc cb cb cb cd cd cd cc cc cc cb cb 
* bloc 1
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 3a 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 244 7 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 244 7 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c9 c8 c8 c8 c7 c7 c6 c6 c9 c9 c8 c8 c7 c7 c6 c6 c9 c9 c9 c8 c8 c7 c7 c7 c9 c9 c9 c9 c8 c8 c7 c7 ca ca c9 c9 c9 c8 c8 c8 ca ca ca c9 c9 c9 c8 c8 cb cb ca ca c9 c9 c9 c8 cb cb ca ca c9 c9 c9 c9 
* bloc 2
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 3d 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 262 7 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 262 7 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cc cc cc cb cb ca ca ca cc cc cc cb cb cb ca ca cd cd cc cc cb cb cb ca cd cd cd cc cc cb cb cb ce ce cd cd cc cc cb cb ce ce ce cd cd cc cc cc cf ce ce ce cd cd cc cc cf cf ce ce cd cd cc cc 
* bloc 3
[ DC/AC] 01(3) / 01(2) 01(2) 00(4) -- total 14 bits
[  bloc] 3c 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 258 7 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 258 7 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cb cb ca ca ca c9 c9 c9 cb cb cb ca ca c9 c9 c9 cc cb cb cb ca ca c9 c9 cc cc cb cb cb ca ca ca cc cc cc cc cb cb ca ca cd cd cc cc cb cb cb ca cd cd cd cc cc cb cb cb cd cd cd cc cc cc cb cb 
* component mcu
[   mcu] cb cb ca ca ca c9 c9 c9 c9 c8 c8 c8 c7 c7 c6 c6 cb cb cb ca ca c9 c9 c9 c9 c9 c8 c8 c7 c7 c6 c6 cc cb cb cb ca ca c9 c9 c9 c9 c9 c8 c8 c7 c7 c7 cc cc cb cb cb ca ca ca c9 c9 c9 c9 c8 c8 c7 c7 cc cc cc cc cb cb ca ca ca ca c9 c9 c9 c8 c8 c8 cd cd cc cc cb cb cb ca ca ca ca c9 c9 c9 c8 c8 cd cd cd cc cc cb cb cb cb cb ca ca c9 c9 c9 c8 cd cd cd cc cc cc cb cb cb cb ca ca c9 c9 c9 c9 cc cc cc cb cb ca ca ca cb cb ca ca ca c9 c9 c9 cc cc cc cb cb cb ca ca cb cb cb ca ca c9 c9 c9 cd cd cc cc cb cb cb ca cc cb cb cb ca ca c9 c9 cd cd cd cc cc cb cb cb cc cc cb cb cb ca ca ca ce ce cd cd cc cc cb cb cc cc cc cc cb cb ca ca ce ce ce cd cd cc cc cc cd cd cc cc cb cb cb ca cf ce ce ce cd cd cc cc cd cd cd cc cc cb cb cb cf cf ce ce cd cd cc cc cd cd cd cc cc cc cb cb 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 00(2) -- total 6 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 00(2) -- total 5 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 37
** component Y
* bloc 0
[ DC/AC] 03(3) / 11(4) 00(4) -- total 15 bits
[  bloc] 37 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 226 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 226 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 
* bloc 1
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 37 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 226 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 226 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 
* bloc 2
[ DC/AC] 02(3) / 11(4) 00(4) -- total 14 bits
[  bloc] 39 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 23a 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 23a 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 
* bloc 3
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 39 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 23a 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 23a 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 
* component mcu
[   mcu] c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c6 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 c8 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 38
** component Y
* bloc 0
[ DC/AC] 04(3) / 00(4) -- total 11 bits
[  bloc] 2f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1d6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1d6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb 
* bloc 1
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 2f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1d6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1d6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb 
* bloc 2
[ DC/AC] 01(3) / 00(4) -- total 8 bits
[  bloc] 30 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1e0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1e0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc 
* bloc 3
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 30 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1e0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1e0 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd 
* component mcu
[   mcu] bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bb bc bc bc bc bc bc bc bc bb bb bb bb bb bb bb bb bc bc bc bc bc bc bc bc bb bb bb bb bb bb bb bb bc bc bc bc bc bc bc bc bb bb bb bb bb bb bb bb bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bd bd bd bd bd bd bd bd bc bc bc bc bc bc bc bc bd bd bd bd bd bd bd bd bc bc bc bc bc bc bc bc bd bd bd bd bd bd bd bd 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 39
** component Y
* bloc 0
[ DC/AC] 01(3) / 01(2) 00(4) -- total 11 bits
[  bloc] 31 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1ea fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1ea fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] bc bc bd bd be be be be bc bc bd bd be be be be bc bc bd bd be be be be bc bc bd bd be be be be bc bc bd bd be be be be bc bc bd bd be be be be bc bc bd bd be be be be bc bc bd bd be be be be 
* bloc 1
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 33 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1fe fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1fe fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 
* bloc 2
[ DC/AC] 00(2) / 01(2) 00(4) -- total 9 bits
[  bloc] 33 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1fe fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1fe fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 
* bloc 3
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 35 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 212 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 212 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c0 c0 c0 c1 c1 c2 c2 c2 c0 c0 c1 c1 c1 c2 c2 c2 c0 c1 c1 c1 c2 c2 c3 c3 c1 c1 c1 c2 c2 c3 c3 c3 c1 c1 c2 c2 c3 c3 c4 c4 c2 c2 c2 c3 c3 c4 c4 c4 c2 c2 c3 c3 c4 c4 c4 c5 c2 c2 c3 c3 c4 c4 c5 c5 
* component mcu
[   mcu] bc bc bd bd be be be be bf bf bf c0 c0 c0 c1 c1 bc bc bd bd be be be be bf bf bf c0 c0 c0 c1 c1 bc bc bd bd be be be be bf bf bf c0 c0 c0 c1 c1 bc bc bd bd be be be be bf bf bf c0 c0 c0 c1 c1 bc bc bd bd be be be be bf bf bf c0 c0 c0 c1 c1 bc bc bd bd be be be be bf bf bf c0 c0 c0 c1 c1 bc bc bd bd be be be be bf bf bf c0 c0 c0 c1 c1 bc bc bd bd be be be be bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 c0 c0 c0 c1 c1 c2 c2 c2 bf bf bf c0 c0 c0 c1 c1 c0 c0 c1 c1 c1 c2 c2 c2 bf bf bf c0 c0 c0 c1 c1 c0 c1 c1 c1 c2 c2 c3 c3 bf bf bf c0 c0 c0 c1 c1 c1 c1 c1 c2 c2 c3 c3 c3 bf bf bf c0 c0 c0 c1 c1 c1 c1 c2 c2 c3 c3 c4 c4 bf bf bf c0 c0 c0 c1 c1 c2 c2 c2 c3 c3 c4 c4 c4 bf bf bf c0 c0 c0 c1 c1 c2 c2 c3 c3 c4 c4 c4 c5 bf bf bf c0 c0 c0 c1 c1 c2 c2 c3 c3 c4 c4 c5 c5 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 40
** component Y
* bloc 0
[ DC/AC] 00(2) / 01(2) 01(2) 00(4) -- total 12 bits
[  bloc] 35 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 212 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 212 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c0 c0 c0 c1 c1 c2 c2 c2 c0 c0 c1 c1 c1 c2 c2 c2 c0 c1 c1 c1 c2 c2 c3 c3 c1 c1 c1 c2 c2 c3 c3 c3 c1 c1 c2 c2 c3 c3 c4 c4 c2 c2 c2 c3 c3 c4 c4 c4 c2 c2 c3 c3 c4 c4 c4 c5 c2 c2 c3 c3 c4 c4 c5 c5 
* bloc 1
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 37 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 226 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 226 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c2 c3 c3 c3 c4 c4 c5 c5 c3 c3 c3 c3 c4 c4 c5 c5 c3 c3 c3 c4 c4 c5 c5 c5 c3 c3 c4 c4 c5 c5 c6 c6 c4 c4 c4 c5 c5 c6 c6 c6 c4 c4 c5 c5 c6 c6 c6 c7 c5 c5 c5 c6 c6 c6 c7 c7 c5 c5 c5 c6 c6 c7 c7 c7 
* bloc 2
[ DC/AC] 00(2) / 01(2) 00(4) -- total 9 bits
[  bloc] 37 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 226 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 226 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 
* bloc 3
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 39 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 23a fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 23a fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c6 c6 c7 c7 c8 c8 c8 c8 c6 c6 c7 c7 c8 c8 c8 c8 c6 c6 c7 c7 c8 c8 c8 c8 c6 c6 c7 c7 c8 c8 c8 c8 c6 c6 c7 c7 c8 c8 c8 c8 c6 c6 c7 c7 c8 c8 c8 c8 c6 c6 c7 c7 c8 c8 c8 c8 c6 c6 c7 c7 c8 c8 c8 c8 
* component mcu
[   mcu] c0 c0 c0 c1 c1 c2 c2 c2 c2 c3 c3 c3 c4 c4 c5 c5 c0 c0 c1 c1 c1 c2 c2 c2 c3 c3 c3 c3 c4 c4 c5 c5 c0 c1 c1 c1 c2 c2 c3 c3 c3 c3 c3 c4 c4 c5 c5 c5 c1 c1 c1 c2 c2 c3 c3 c3 c3 c3 c4 c4 c5 c5 c6 c6 c1 c1 c2 c2 c3 c3 c4 c4 c4 c4 c4 c5 c5 c6 c6 c6 c2 c2 c2 c3 c3 c4 c4 c4 c4 c4 c5 c5 c6 c6 c6 c7 c2 c2 c3 c3 c4 c4 c4 c5 c5 c5 c5 c6 c6 c6 c7 c7 c2 c2 c3 c3 c4 c4 c5 c5 c5 c5 c5 c6 c6 c7 c7 c7 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 41
** component Y
* bloc 0
[ DC/AC] 01(3) / 01(2) 01(2) 00(4) -- total 14 bits
[  bloc] 3a ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 244 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 244 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c6 c6 c7 c7 c8 c8 c8 c9 c6 c6 c7 c7 c8 c8 c9 c9 c7 c7 c7 c8 c8 c9 c9 c9 c7 c7 c8 c8 c9 c9 c9 c9 c8 c8 c8 c9 c9 c9 ca ca c8 c8 c9 c9 c9 ca ca ca c8 c9 c9 c9 ca ca cb cb c9 c9 c9 c9 ca ca cb cb 
* bloc 1
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 3c ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 258 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 258 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c9 c9 c9 ca ca ca cb cb c9 c9 c9 ca ca cb cb cb c9 c9 ca ca cb cb cb cc ca ca ca cb cb cb cc cc ca ca cb cb cc cc cc cc ca cb cb cb cc cc cd cd cb cb cb cc cc cd cd cd cb cb cc cc cc cd cd cd 
* bloc 2
[ DC/AC] 00(2) / 01(2) 01(2) 00(4) -- total 12 bits
[  bloc] 3c ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 258 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 258 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c9 c9 c9 ca ca ca cb cb c9 c9 c9 ca ca cb cb cb c9 c9 ca ca cb cb cb cc ca ca ca cb cb cb cc cc ca ca cb cb cc cc cc cc ca cb cb cb cc cc cd cd cb cb cb cc cc cd cd cd cb cb cc cc cc cd cd cd 
* bloc 3
[ DC/AC] 01(3) / 01(2) 01(2) 00(4) -- total 14 bits
[  bloc] 3d ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 262 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 262 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ca ca ca cb cb cc cc cc ca ca cb cb cb cc cc cc ca cb cb cb cc cc cd cd cb cb cb cc cc cd cd cd cb cb cc cc cd cd ce ce cc cc cc cd cd ce ce ce cc cc cd cd ce ce ce cf cc cc cd cd ce ce cf cf 
* component mcu
[   mcu] c6 c6 c7 c7 c8 c8 c8 c9 c9 c9 c9 ca ca ca cb cb c6 c6 c7 c7 c8 c8 c9 c9 c9 c9 c9 ca ca cb cb cb c7 c7 c7 c8 c8 c9 c9 c9 c9 c9 ca ca cb cb cb cc c7 c7 c8 c8 c9 c9 c9 c9 ca ca ca cb cb cb cc cc c8 c8 c8 c9 c9 c9 ca ca ca ca cb cb cc cc cc cc c8 c8 c9 c9 c9 ca ca ca ca cb cb cb cc cc cd cd c8 c9 c9 c9 ca ca cb cb cb cb cb cc cc cd cd cd c9 c9 c9 c9 ca ca cb cb cb cb cc cc cc cd cd cd c9 c9 c9 ca ca ca cb cb ca ca ca cb cb cc cc cc c9 c9 c9 ca ca cb cb cb ca ca cb cb cb cc cc cc c9 c9 ca ca cb cb cb cc ca cb cb cb cc cc cd cd ca ca ca cb cb cb cc cc cb cb cb cc cc cd cd cd ca ca cb cb cc cc cc cc cb cb cc cc cd cd ce ce ca cb cb cb cc cc cd cd cc cc cc cd cd ce ce ce cb cb cb cc cc cd cd cd cc cc cd cd ce ce ce cf cb cb cc cc cc cd cd cd cc cc cd cd ce ce cf cf 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 42
** component Y
* bloc 0
[ DC/AC] 00(2) / 01(2) 01(2) 00(4) -- total 12 bits
[  bloc] 3d ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 262 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 262 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ca ca ca cb cb cc cc cc ca ca cb cb cb cc cc cc ca cb cb cb cc cc cd cd cb cb cb cc cc cd cd cd cb cb cc cc cd cd ce ce cc cc cc cd cd ce ce ce cc cc cd cd ce ce ce cf cc cc cd cd ce ce cf cf 
* bloc 1
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 3f ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 276 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 276 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cc cd cd cd ce ce cf cf cd cd cd cd ce ce cf cf cd cd cd ce ce cf cf cf cd cd ce ce cf cf d0 d0 ce ce ce cf cf d0 d0 d0 ce ce cf cf d0 d0 d0 d1 cf cf cf d0 d0 d0 d1 d1 cf cf cf d0 d0 d1 d1 d1 
* bloc 2
[ DC/AC] 00(2) / 01(2) 01(2) 00(4) -- total 12 bits
[  bloc] 3f ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 276 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 276 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cc cd cd cd ce ce cf cf cd cd cd cd ce ce cf cf cd cd cd ce ce cf cf cf cd cd ce ce cf cf d0 d0 ce ce ce cf cf d0 d0 d0 ce ce cf cf d0 d0 d0 d1 cf cf cf d0 d0 d0 d1 d1 cf cf cf d0 d0 d1 d1 d1 
* bloc 3
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 41 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 28a fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 28a fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cf cf cf d0 d0 d1 d1 d1 cf cf d0 d0 d0 d1 d1 d1 cf d0 d0 d0 d1 d1 d2 d2 d0 d0 d0 d1 d1 d2 d2 d2 d0 d0 d1 d1 d2 d2 d3 d3 d1 d1 d1 d2 d2 d3 d3 d3 d1 d1 d2 d2 d3 d3 d3 d4 d1 d1 d2 d2 d3 d3 d4 d4 
* component mcu
[   mcu] ca ca ca cb cb cc cc cc cc cd cd cd ce ce cf cf ca ca cb cb cb cc cc cc cd cd cd cd ce ce cf cf ca cb cb cb cc cc cd cd cd cd cd ce ce cf cf cf cb cb cb cc cc cd cd cd cd cd ce ce cf cf d0 d0 cb cb cc cc cd cd ce ce ce ce ce cf cf d0 d0 d0 cc cc cc cd cd ce ce ce ce ce cf cf d0 d0 d0 d1 cc cc cd cd ce ce ce cf cf cf cf d0 d0 d0 d1 d1 cc cc cd cd ce ce cf cf cf cf cf d0 d0 d1 d1 d1 cc cd cd cd ce ce cf cf cf cf cf d0 d0 d1 d1 d1 cd cd cd cd ce ce cf cf cf cf d0 d0 d0 d1 d1 d1 cd cd cd ce ce cf cf cf cf d0 d0 d0 d1 d1 d2 d2 cd cd ce ce cf cf d0 d0 d0 d0 d0 d1 d1 d2 d2 d2 ce ce ce cf cf d0 d0 d0 d0 d0 d1 d1 d2 d2 d3 d3 ce ce cf cf d0 d0 d0 d1 d1 d1 d1 d2 d2 d3 d3 d3 cf cf cf d0 d0 d0 d1 d1 d1 d1 d2 d2 d3 d3 d3 d4 cf cf cf d0 d0 d1 d1 d1 d1 d1 d2 d2 d3 d3 d4 d4 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 43
** component Y
* bloc 0
[ DC/AC] 01(3) / 01(2) 01(2) 00(4) -- total 14 bits
[  bloc] 42 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 294 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 294 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d0 d0 d1 d1 d2 d2 d2 d3 d0 d0 d1 d1 d2 d2 d3 d3 d1 d1 d1 d2 d2 d3 d3 d3 d1 d1 d2 d2 d3 d3 d3 d3 d2 d2 d2 d3 d3 d3 d4 d4 d2 d2 d3 d3 d3 d4 d4 d4 d2 d3 d3 d3 d4 d4 d5 d5 d3 d3 d3 d3 d4 d4 d5 d5 
* bloc 1
[ DC/AC] 01(3) / 01(2) 01(2) 00(4) -- total 14 bits
[  bloc] 43 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 29e fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 29e fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d1 d2 d2 d2 d3 d3 d4 d4 d2 d2 d2 d2 d3 d3 d4 d4 d2 d2 d2 d3 d3 d4 d4 d4 d2 d2 d3 d3 d4 d4 d5 d5 d3 d3 d3 d4 d4 d5 d5 d5 d3 d3 d4 d4 d5 d5 d5 d6 d4 d4 d4 d5 d5 d5 d6 d6 d4 d4 d4 d5 d5 d6 d6 d6 
* bloc 2
[ DC/AC] 00(2) / 01(2) 01(2) 00(4) -- total 12 bits
[  bloc] 43 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 29e fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 29e fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d1 d2 d2 d2 d3 d3 d4 d4 d2 d2 d2 d2 d3 d3 d4 d4 d2 d2 d2 d3 d3 d4 d4 d4 d2 d2 d3 d3 d4 d4 d5 d5 d3 d3 d3 d4 d4 d5 d5 d5 d3 d3 d4 d4 d5 d5 d5 d6 d4 d4 d4 d5 d5 d5 d6 d6 d4 d4 d4 d5 d5 d6 d6 d6 
* bloc 3
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 45 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2b2 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2b2 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d4 d4 d4 d5 d5 d6 d6 d6 d4 d4 d5 d5 d5 d6 d6 d6 d4 d5 d5 d5 d6 d6 d7 d7 d5 d5 d5 d6 d6 d7 d7 d7 d5 d5 d6 d6 d7 d7 d8 d8 d6 d6 d6 d7 d7 d8 d8 d8 d6 d6 d7 d7 d8 d8 d8 d9 d6 d6 d7 d7 d8 d8 d9 d9 
* component mcu
[   mcu] d0 d0 d1 d1 d2 d2 d2 d3 d1 d2 d2 d2 d3 d3 d4 d4 d0 d0 d1 d1 d2 d2 d3 d3 d2 d2 d2 d2 d3 d3 d4 d4 d1 d1 d1 d2 d2 d3 d3 d3 d2 d2 d2 d3 d3 d4 d4 d4 d1 d1 d2 d2 d3 d3 d3 d3 d2 d2 d3 d3 d4 d4 d5 d5 d2 d2 d2 d3 d3 d3 d4 d4 d3 d3 d3 d4 d4 d5 d5 d5 d2 d2 d3 d3 d3 d4 d4 d4 d3 d3 d4 d4 d5 d5 d5 d6 d2 d3 d3 d3 d4 d4 d5 d5 d4 d4 d4 d5 d5 d5 d6 d6 d3 d3 d3 d3 d4 d4 d5 d5 d4 d4 d4 d5 d5 d6 d6 d6 d1 d2 d2 d2 d3 d3 d4 d4 d4 d4 d4 d5 d5 d6 d6 d6 d2 d2 d2 d2 d3 d3 d4 d4 d4 d4 d5 d5 d5 d6 d6 d6 d2 d2 d2 d3 d3 d4 d4 d4 d4 d5 d5 d5 d6 d6 d7 d7 d2 d2 d3 d3 d4 d4 d5 d5 d5 d5 d5 d6 d6 d7 d7 d7 d3 d3 d3 d4 d4 d5 d5 d5 d5 d5 d6 d6 d7 d7 d8 d8 d3 d3 d4 d4 d5 d5 d5 d6 d6 d6 d6 d7 d7 d8 d8 d8 d4 d4 d4 d5 d5 d5 d6 d6 d6 d6 d7 d7 d8 d8 d8 d9 d4 d4 d4 d5 d5 d6 d6 d6 d6 d6 d7 d7 d8 d8 d9 d9 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 44
** component Y
* bloc 0
[ DC/AC] 00(2) / 01(2) 01(2) 00(4) -- total 12 bits
[  bloc] 45 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2b2 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2b2 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d4 d4 d4 d5 d5 d6 d6 d6 d4 d4 d5 d5 d5 d6 d6 d6 d4 d5 d5 d5 d6 d6 d7 d7 d5 d5 d5 d6 d6 d7 d7 d7 d5 d5 d6 d6 d7 d7 d8 d8 d6 d6 d6 d7 d7 d8 d8 d8 d6 d6 d7 d7 d8 d8 d8 d9 d6 d6 d7 d7 d8 d8 d9 d9 
* bloc 1
[ DC/AC] 02(3) / 11(4) 00(4) -- total 14 bits
[  bloc] 47 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2c6 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2c6 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 da da da da da da da da da da da da da da da da 
* bloc 2
[ DC/AC] 00(2) / 01(2) 01(2) 00(4) -- total 12 bits
[  bloc] 47 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2c6 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2c6 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d6 d7 d7 d7 d8 d8 d9 d9 d7 d7 d7 d7 d8 d8 d9 d9 d7 d7 d7 d8 d8 d9 d9 d9 d7 d7 d8 d8 d9 d9 da da d8 d8 d8 d9 d9 da da da d8 d8 d9 d9 da da da db d9 d9 d9 da da da db db d9 d9 d9 da da db db db 
* bloc 3
[ DC/AC] 02(3) / 11(4) 00(4) -- total 14 bits
[  bloc] 49 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2da 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2da 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] da da da da da da da da da da da da da da da da db db db db db db db db db db db db db db db db dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc dc 
* component mcu
[   mcu] d4 d4 d4 d5 d5 d6 d6 d6 d8 d8 d8 d8 d8 d8 d8 d8 d4 d4 d5 d5 d5 d6 d6 d6 d8 d8 d8 d8 d8 d8 d8 d8 d4 d5 d5 d5 d6 d6 d7 d7 d8 d8 d8 d8 d8 d8 d8 d8 d5 d5 d5 d6 d6 d7 d7 d7 d9 d9 d9 d9 d9 d9 d9 d9 d5 d5 d6 d6 d7 d7 d8 d8 d9 d9 d9 d9 d9 d9 d9 d9 d6 d6 d6 d7 d7 d8 d8 d8 d9 d9 d9 d9 d9 d9 d9 d9 d6 d6 d7 d7 d8 d8 d8 d9 da da da da da da da da d6 d6 d7 d7 d8 d8 d9 d9 da da da da da da da da d6 d7 d7 d7 d8 d8 d9 d9 da da da da da da da da d7 d7 d7 d7 d8 d8 d9 d9 da da da da da da da da d7 d7 d7 d8 d8 d9 d9 d9 db db db db db db db db d7 d7 d8 d8 d9 d9 da da db db db db db db db db d8 d8 d8 d9 d9 da da da dc dc dc dc dc dc dc dc d8 d8 d9 d9 da da da db dc dc dc dc dc dc dc dc d9 d9 d9 da da da db db dc dc dc dc dc dc dc dc d9 d9 d9 da da db db db dc dc dc dc dc dc dc dc 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 45
** component Y
* bloc 0
[ DC/AC] 01(3) / 01(2) 01(2) 00(4) -- total 14 bits
[  bloc] 48 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2d0 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2d0 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d8 d8 d8 d9 d9 d9 da da d8 d8 d8 d9 d9 da da da d8 d8 d9 d9 da da da db d9 d9 d9 da da da db db d9 d9 da da db db db db d9 da da da db db dc dc da da da db db dc dc dc da da db db db dc dc dc 
* bloc 1
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 4a ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2e4 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2e4 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] da da db db dc dc dc dd da da db db dc dc dd dd db db db dc dc dd dd dd db db dc dc dd dd dd dd dc dc dc dd dd dd de de dc dc dd dd dd de de de dc dd dd dd de de df df dd dd dd dd de de df df 
* bloc 2
[ DC/AC] 00(2) / 01(2) 01(2) 00(4) -- total 12 bits
[  bloc] 4a ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2e4 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2e4 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] da da db db dc dc dc dd da da db db dc dc dd dd db db db dc dc dd dd dd db db dc dc dd dd dd dd dc dc dc dd dd dd de de dc dc dd dd dd de de de dc dd dd dd de de df df dd dd dd dd de de df df 
* bloc 3
[ DC/AC] 01(3) / 11(4) 00(4) -- total 13 bits
[  bloc] 4b 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2ee 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2ee 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd de de de de de de de de de de de de de de de de de de de de de de de de df df df df df df df df df df df df df df df df 
* component mcu
[   mcu] d8 d8 d8 d9 d9 d9 da da da da db db dc dc dc dd d8 d8 d8 d9 d9 da da da da da db db dc dc dd dd d8 d8 d9 d9 da da da db db db db dc dc dd dd dd d9 d9 d9 da da da db db db db dc dc dd dd dd dd d9 d9 da da db db db db dc dc dc dd dd dd de de d9 da da da db db dc dc dc dc dd dd dd de de de da da da db db dc dc dc dc dd dd dd de de df df da da db db db dc dc dc dd dd dd dd de de df df da da db db dc dc dc dd dd dd dd dd dd dd dd dd da da db db dc dc dd dd dd dd dd dd dd dd dd dd db db db dc dc dd dd dd dd dd dd dd dd dd dd dd db db dc dc dd dd dd dd de de de de de de de de dc dc dc dd dd dd de de de de de de de de de de dc dc dd dd dd de de de de de de de de de de de dc dd dd dd de de df df df df df df df df df df dd dd dd dd de de df df df df df df df df df df 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 46
** component Y
* bloc 0
[ DC/AC] 01(3) / 01(2) 01(2) 00(4) -- total 14 bits
[  bloc] 4a ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2e4 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2e4 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] da da db db dc dc dc dd da da db db dc dc dd dd db db db dc dc dd dd dd db db dc dc dd dd dd dd dc dc dc dd dd dd de de dc dc dd dd dd de de de dc dd dd dd de de df df dd dd dd dd de de df df 
* bloc 1
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 4c ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2f8 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2f8 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] dd dd dd de de de df df dd dd dd de de df df df dd dd de de df df df e0 de de de df df df e0 e0 de de df df e0 e0 e0 e0 de df df df e0 e0 e1 e1 df df df e0 e0 e1 e1 e1 df df e0 e0 e0 e1 e1 e1 
* bloc 2
[ DC/AC] 00(2) / 01(2) 01(2) 00(4) -- total 12 bits
[  bloc] 4c ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2f8 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2f8 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] dd dd dd de de de df df dd dd dd de de df df df dd dd de de df df df e0 de de de df df df e0 e0 de de df df e0 e0 e0 e0 de df df df e0 e0 e1 e1 df df df e0 e0 e1 e1 e1 df df e0 e0 e0 e1 e1 e1 
* bloc 3
[ DC/AC] 02(3) / 11(4) 00(4) -- total 14 bits
[  bloc] 4e 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 30c 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 30c 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 
* component mcu
[   mcu] da da db db dc dc dc dd dd dd dd de de de df df da da db db dc dc dd dd dd dd dd de de df df df db db db dc dc dd dd dd dd dd de de df df df e0 db db dc dc dd dd dd dd de de de df df df e0 e0 dc dc dc dd dd dd de de de de df df e0 e0 e0 e0 dc dc dd dd dd de de de de df df df e0 e0 e1 e1 dc dd dd dd de de df df df df df e0 e0 e1 e1 e1 dd dd dd dd de de df df df df e0 e0 e0 e1 e1 e1 dd dd dd de de de df df e0 e0 e0 e0 e0 e0 e0 e0 dd dd dd de de df df df e0 e0 e0 e0 e0 e0 e0 e0 dd dd de de df df df e0 e1 e1 e1 e1 e1 e1 e1 e1 de de de df df df e0 e0 e1 e1 e1 e1 e1 e1 e1 e1 de de df df e0 e0 e0 e0 e2 e2 e2 e2 e2 e2 e2 e2 de df df df e0 e0 e1 e1 e2 e2 e2 e2 e2 e2 e2 e2 df df df e0 e0 e1 e1 e1 e3 e3 e3 e3 e3 e3 e3 e3 df df e0 e0 e0 e1 e1 e1 e3 e3 e3 e3 e3 e3 e3 e3 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 47
** component Y
* bloc 0
[ DC/AC] 01(3) / 11(4) 00(4) -- total 13 bits
[  bloc] 4d 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 302 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 302 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] df df df df df df df df df df df df df df df df e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 
* bloc 1
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 4d 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 302 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 302 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] df df df df df df df df df df df df df df df df e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 
* bloc 2
[ DC/AC] 02(3) / 11(4) 00(4) -- total 14 bits
[  bloc] 4f 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 316 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 316 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 
* bloc 3
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 4f 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 316 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 316 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 
* component mcu
[   mcu] df df df df df df df df df df df df df df df df df df df df df df df df df df df df df df df df e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 48
** component Y
* bloc 0
[ DC/AC] 01(3) / 11(4) 00(4) -- total 13 bits
[  bloc] 4e 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 30c 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 30c 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 
* bloc 1
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 4e 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 30c 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 30c 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 
* bloc 2
[ DC/AC] 02(3) / 11(4) 00(4) -- total 14 bits
[  bloc] 50 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 320 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 320 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 
* bloc 3
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 50 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 320 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 320 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 
* component mcu
[   mcu] e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e1 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 49
** component Y
* bloc 0
[ DC/AC] 02(3) / 00(4) -- total 9 bits
[  bloc] 4e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 30c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 30c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 
* bloc 1
[ DC/AC] 04(3) / 05(5) 05(5) 04(4) 05(5) 04(4) 13(7) 05(5) 04(4) 02(2) 03(3) 02(2) 01(2) 32(9) 01(2) 01(2) 21(5) 02(2) 02(2) 71(8) 01(2) 01(2) 21(5) 01(2) 00(4) -- total 157 bits
[  bloc] 40 15 17 fff1 ffe5 fff7 0 7 11 9 fffd fff9 fffe 1 0 0 0 fffe ffff 1 0 0 1 2 3 0 0 0 0 0 0 0 ffff ffff ffff 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 280 93 a1 ff79 ff43 ffca 0 3f 88 51 ffdf ffb3 ffec c 0 0 0 ffe2 fff2 e 0 0 16 2e 36 0 0 0 0 0 0 0 ffdd ffde ffd8 0 0 30 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 280 93 ffca 0 0 0 0 0 a1 ff43 3f c 0 0 0 0 ff79 88 ffec ffe2 0 0 0 0 51 ffb3 fff2 36 0 0 0 0 ffdf e 2e ffdd 0 0 0 0 0 16 ffde 28 0 0 0 0 0 ffd8 30 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e6 dc d3 d3 dc e4 e4 e1 d7 e2 ec ec e3 da d7 d9 df dd db d9 da df e5 ea e5 e4 e3 e3 e3 df d9 d4 df e0 e2 e3 e4 e6 e9 eb e4 d8 d3 e1 f2 ef d3 b7 e5 e7 ed f0 dd a7 5c 25 db f1 f2 bf 6e 31 24 30 
* bloc 2
[ DC/AC] 04(3) / 06(7) 06(7) 04(4) 06(7) 05(5) 02(2) 04(4) 03(3) 01(2) 01(2) 03(3) 03(3) 02(2) 11(4) 02(2) 03(3) 03(3) 01(2) 01(2) 11(4) 12(5) 02(2) 61(7) 61(7) 01(2) 41(6) 00(4) -- total 177 bits
[  bloc] 37 28 23 fff8 ffda ffea 2 9 5 ffff ffff 4 7 3 0 1 fffe fff9 fffb 1 1 0 ffff 0 3 2 0 0 0 0 0 0 1 0 0 0 0 0 0 ffff ffff 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 226 118 f5 ffb8 fef6 ff7c 14 51 28 fff7 fff5 2c 46 24 0 19 ffe0 ff97 ffba e f 0 ffea 0 36 32 0 0 0 0 0 0 23 0 0 0 0 0 0 ffd6 ffca 0 0 0 0 44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 226 118 ff7c 14 0 19 0 0 f5 fef6 51 24 ffe0 0 0 0 ffb8 28 46 ff97 32 0 0 0 fff7 2c ffba 36 0 ffca 0 0 fff5 e 0 23 ffd6 44 0 0 f ffea 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e7 e0 e2 e3 e0 e9 e9 d4 e0 e6 e4 e4 e4 d8 db f5 df dc e6 e9 e1 e8 f0 e5 ec d2 e7 ec dc ff ec 7d ed e2 e4 e7 ea e5 95 1f dc f3 e2 e4 f4 a3 38 24 db e7 e9 e4 ba 58 21 3a f3 cf f3 e3 5f 1f 30 21 
* bloc 3
[ DC/AC] 07(5) / 05(5) 06(7) 04(4) 05(5) 04(4) 03(3) 04(4) 04(4) 03(3) 02(2) 03(3) 04(4) 03(3) 02(2) 32(9) 01(2) 31(6) 02(2) 61(7) 01(2) 01(2) 41(6) 01(2) 00(4) -- total 170 bits
[  bloc] ffbe 1a 22 a 12 d 5 9 b 5 2 6 8 4 2 0 0 0 2 1 0 0 0 ffff fffe 0 0 0 0 0 0 ffff ffff ffff 0 0 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd6c b6 ee 5a 7e 4e 32 51 58 2d 16 42 50 30 1e 0 0 0 1c e 0 0 0 ffe9 ffdc 0 0 0 0 0 0 ffe0 ffdd ffde 0 0 0 0 ffd8 ffd6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd6c b6 4e 32 1e 0 0 0 ee 7e 51 30 0 0 0 0 5a 58 50 0 0 0 0 0 2d 42 1c ffdc ffe0 0 0 0 16 e ffe9 ffdd ffd6 0 0 0 0 0 ffde ffd8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f9 da 98 4e 29 2c 35 33 e4 87 33 26 37 37 2f 30 7d 38 11 2b 42 30 1d 21 25 27 2e 37 34 25 15 c 2c 2f 29 1c 19 1d 14 3 34 25 18 15 f 5 4 b 22 16 16 1c f 0 0 f 26 16 b b c 7 7 c 
* component mcu
[   mcu] e2 e2 e2 e2 e2 e2 e2 e2 e6 dc d3 d3 dc e4 e4 e1 e2 e2 e2 e2 e2 e2 e2 e2 d7 e2 ec ec e3 da d7 d9 e2 e2 e2 e2 e2 e2 e2 e2 df dd db d9 da df e5 ea e2 e2 e2 e2 e2 e2 e2 e2 e5 e4 e3 e3 e3 df d9 d4 e2 e2 e2 e2 e2 e2 e2 e2 df e0 e2 e3 e4 e6 e9 eb e2 e2 e2 e2 e2 e2 e2 e2 e4 d8 d3 e1 f2 ef d3 b7 e2 e2 e2 e2 e2 e2 e2 e2 e5 e7 ed f0 dd a7 5c 25 e2 e2 e2 e2 e2 e2 e2 e2 db f1 f2 bf 6e 31 24 30 e7 e0 e2 e3 e0 e9 e9 d4 f9 da 98 4e 29 2c 35 33 e0 e6 e4 e4 e4 d8 db f5 e4 87 33 26 37 37 2f 30 df dc e6 e9 e1 e8 f0 e5 7d 38 11 2b 42 30 1d 21 ec d2 e7 ec dc ff ec 7d 25 27 2e 37 34 25 15 c ed e2 e4 e7 ea e5 95 1f 2c 2f 29 1c 19 1d 14 3 dc f3 e2 e4 f4 a3 38 24 34 25 18 15 f 5 4 b db e7 e9 e4 ba 58 21 3a 22 16 16 1c f 0 0 f f3 cf f3 e3 5f 1f 30 21 26 16 b b c 7 7 c 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 11(4) 00(2) -- total 10 bits
[  bloc] 1 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] b 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] b 0 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7f 7f 7f 7f 7f 7f 7f 7f 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 81 81 81 81 81 81 81 81 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 
* component mcu
[   mcu] 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 11(4) 00(2) -- total 9 bits
[  bloc] 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7f 7f 7f 7f 7f 7f 7f 7f 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 81 81 81 81 81 81 81 81 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 
* component mcu
[   mcu] 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 

**************************************************************
*** mcu 50
** component Y
* bloc 0
[ DC/AC] 07(5) / 05(5) 07(8) 02(2) 01(2) 02(2) 01(2) 01(2) 05(5) 05(5) 02(2) 02(2) 51(7) 03(3) 04(4) 02(2) 11(4) 11(4) 82(15) 01(2) d1(11) 00(4) -- total 154 bits
[  bloc] 9 11 56 fffd ffff 2 1 ffff ffed fff0 2 2 0 0 0 0 0 ffff 4 8 3 0 ffff 0 1 0 0 0 0 0 0 0 0 fffe ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 5a 77 25a ffe5 fff9 c a fff7 ff68 ff70 16 16 0 0 0 0 0 fff1 38 70 2d 0 ffea 0 12 0 0 0 0 0 0 0 0 ffbc ffd8 0 0 0 0 0 0 0 0 0 0 0 0 0 3b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 5a 77 c a 0 0 0 0 25a fff9 fff7 0 0 0 0 0 ffe5 ff68 0 fff1 0 0 0 0 ff70 16 38 12 0 0 0 0 16 70 0 0 0 0 0 0 2d ffea ffbc 0 0 0 0 0 0 ffd8 0 0 0 0 0 0 0 0 3b 0 0 0 0 0 
[  idct] e9 e4 de dc dd e0 e2 e2 e0 de da d7 d7 da e0 e3 da de e2 e4 e3 e1 df de e5 ea ee e8 cf a4 73 53 e9 bf 83 52 38 31 30 30 50 42 32 2c 2f 31 2e 28 2a 2a 2d 31 35 37 36 35 2f 34 39 36 2f 2c 2f 34 
* bloc 1
[ DC/AC] 05(3) / 17(16) 05(5) 01(2) 02(2) 11(4) 12(5) 04(4) 12(5) 51(7) 13(7) 01(2) d1(11) 00(4) -- total 112 bits
[  bloc] fff1 0 51 1c ffff 2 0 1 0 fffd fff3 0 fffe 0 0 0 0 0 ffff 0 fffa 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff6a 0 237 fc fff9 c 0 9 0 ffe5 ff71 0 ffec 0 0 0 0 0 fff2 0 ffa6 1e 0 0 0 0 0 0 0 0 0 0 0 0 0 2d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff6a 0 c 0 0 0 0 0 237 fff9 9 0 0 0 0 0 fc 0 ffec 0 0 0 0 0 ffe5 0 fff2 0 0 0 0 0 ff71 0 0 0 0 0 0 0 ffa6 0 0 0 0 0 0 0 1e 0 0 0 0 0 0 0 2d 0 0 0 0 0 0 0 
[  idct] d9 db de e0 e1 e0 de dc ec eb e9 e8 e8 ea ed ef ba b5 af ab ab b0 b7 bc 39 35 2e 29 29 2e 35 3a 33 31 2e 2b 2b 2d 30 33 33 34 34 34 34 33 32 32 2b 2c 2e 2e 2e 2c 2a 28 30 30 31 32 31 2f 2d 2c 
* bloc 2
[ DC/AC] 07(5) / 13(7) 03(3) 03(3) 32(9) 02(2) 21(5) 41(6) 00(4) -- total 66 bits
[  bloc] ffaa 0 7 5 4 0 0 0 3 2 0 0 ffff 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fca4 0 31 2d 1c 0 0 0 18 12 0 0 fff6 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fca4 0 0 0 0 0 0 0 31 1c 0 0 0 0 0 0 2d 18 fff6 fff1 0 0 0 0 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 2e 31 32 2d 25 1e 1b 1c 24 25 24 21 1d 19 17 16 17 15 12 12 13 13 12 11 e a 6 8 e 12 12 10 b 8 5 8 e 14 15 13 c b b d 11 14 16 16 b e 11 12 12 12 13 15 a f 14 15 11 f 10 13 
* bloc 3
[ DC/AC] 00(2) / 01(2) 02(2) 11(4) 31(6) 01(2) 01(2) 01(2) 81(9) 00(4) -- total 44 bits
[  bloc] ffaa ffff 2 0 1 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fca4 fff9 e 0 7 0 0 0 8 9 b b 0 0 0 0 0 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fca4 fff9 0 0 0 0 0 0 e 7 0 0 0 0 0 0 0 8 0 0 0 0 0 0 9 b 0 0 0 0 0 0 b 0 0 0 0 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 20 1f 1e 1c 1a 19 17 17 13 13 13 12 12 12 12 12 10 10 11 13 14 16 17 17 13 14 15 17 18 1a 1b 1c 12 12 13 14 14 15 16 16 12 13 13 13 13 13 13 13 13 13 13 14 14 15 15 15 d e f 10 11 13 13 14 
* component mcu
[   mcu] e9 e4 de dc dd e0 e2 e2 d9 db de e0 e1 e0 de dc e0 de da d7 d7 da e0 e3 ec eb e9 e8 e8 ea ed ef da de e2 e4 e3 e1 df de ba b5 af ab ab b0 b7 bc e5 ea ee e8 cf a4 73 53 39 35 2e 29 29 2e 35 3a e9 bf 83 52 38 31 30 30 33 31 2e 2b 2b 2d 30 33 50 42 32 2c 2f 31 2e 28 33 34 34 34 34 33 32 32 2a 2a 2d 31 35 37 36 35 2b 2c 2e 2e 2e 2c 2a 28 2f 34 39 36 2f 2c 2f 34 30 30 31 32 31 2f 2d 2c 2e 31 32 2d 25 1e 1b 1c 20 1f 1e 1c 1a 19 17 17 24 25 24 21 1d 19 17 16 13 13 13 12 12 12 12 12 17 15 12 12 13 13 12 11 10 10 11 13 14 16 17 17 e a 6 8 e 12 12 10 13 14 15 17 18 1a 1b 1c b 8 5 8 e 14 15 13 12 12 13 14 14 15 16 16 c b b d 11 14 16 16 12 13 13 13 13 13 13 13 b e 11 12 12 12 13 15 13 13 13 14 14 15 15 15 a f 14 15 11 f 10 13 d e f 10 11 13 13 14 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 11(4) 00(2) -- total 11 bits
[  bloc] 3 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 21 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 21 0 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 82 82 82 82 82 82 82 82 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 84 84 84 84 84 84 84 84 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 
* component mcu
[   mcu] 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 11(4) 00(2) -- total 10 bits
[  bloc] 1 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] b 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] b 0 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7f 7f 7f 7f 7f 7f 7f 7f 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 81 81 81 81 81 81 81 81 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 
* component mcu
[   mcu] 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 

**************************************************************
*** mcu 51
** component Y
* bloc 0
[ DC/AC] 07(5) / 05(5) 07(8) 02(2) 02(2) 02(2) 12(5) 04(4) 05(5) 02(2) 01(2) 62(12) 03(3) 03(3) 11(4) 01(2) 01(2) 81(9) 01(2) d1(11) 00(4) -- total 147 bits
[  bloc] 4 fff0 56 2 3 2 0 fffd d ffef fffd 1 0 0 0 0 0 0 2 fff9 4 0 ffff 1 ffff 0 0 0 0 0 0 0 0 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 28 ff90 25a 12 15 c 0 ffe5 68 ff67 ffdf b 0 0 0 0 0 0 1c ff9e 3c 0 ffea 17 ffee 0 0 0 0 0 0 0 0 ffde 28 0 0 0 0 0 0 0 0 0 0 0 0 0 3b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 28 ff90 c 0 0 0 0 0 25a 15 ffe5 0 0 0 0 0 12 68 0 0 0 0 0 0 ff67 b 1c ffee 0 0 0 0 ffdf ff9e 17 0 0 0 0 0 3c ffea ffde 0 0 0 0 0 0 28 0 0 0 0 0 0 0 0 3b 0 0 0 0 0 
[  idct] d7 da db d9 d7 d9 e0 e7 de e0 e4 e7 e5 de d4 ce de db da de e5 e7 e3 de 55 68 89 af cd dc dd da 33 2d 26 29 3d 64 8f ad 28 2e 34 34 30 2e 31 34 30 30 30 31 34 3a 42 47 2a 23 1d 1f 29 34 3c 3e 
* bloc 1
[ DC/AC] 01(3) / 06(7) 06(7) 04(4) 04(4) 03(3) 04(4) 03(3) 05(5) 02(2) 02(2) 03(3) 01(2) 02(2) 02(2) 02(2) 03(3) 03(3) 02(2) 02(2) 02(2) 11(4) 01(2) 03(3) 01(2) 01(2) 01(2) 32(9) 71(8) 61(7) 31(6) 11(4) 71(8) 00(4) -- total 205 bits
[  bloc] 5 29 3c fff1 b fffa fff5 fff9 fff0 fffd 2 4 ffff 2 3 fffd 5 7 2 3 fffe 0 ffff 1 fffc ffff ffff 1 0 0 0 fffe 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 ffff 0 ffff 0 0 0 0 0 0 0 1 0 0 0 
[iquant] 32 11f 1a4 ff79 4d ffdc ff92 ffc1 ff80 ffe5 16 2c fff6 18 2d ffb5 50 69 1c 2a ffe2 0 ffea 17 ffb8 ffe7 ffdc 20 0 0 0 ffc0 0 0 0 0 0 0 0 2a 0 0 0 0 0 0 32 0 0 0 ffc0 0 ffc0 0 0 0 0 0 0 0 39 0 0 0 
[   izz] 32 11f ffdc ff92 2d ffb5 20 0 1a4 4d ffc1 18 50 ffdc 0 0 ff79 ff80 fff6 69 ffe7 0 0 0 ffe5 2c 1c ffb8 ffc0 0 0 0 16 2a 17 0 2a 0 ffc0 0 ffe2 ffea 0 0 32 0 0 39 0 0 0 0 ffc0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d8 e7 cd c3 dd 85 6a 8b de dc d7 e5 d7 bc 50 99 da d3 ec d4 d9 a1 55 90 f5 dc d9 e2 ce 32 39 99 c0 ff e6 c4 5e 29 2c 73 57 b2 d7 59 13 3d 2d 46 40 2f 64 2b 37 1f 19 47 38 48 1e 25 2b 44 36 22 
* bloc 2
[ DC/AC] 07(5) / 03(3) 01(2) 02(2) 01(2) 03(3) 02(2) 13(7) 02(2) 01(2) 11(4) 01(2) 31(6) 00(4) -- total 74 bits
[  bloc] ffad fff9 ffff 3 1 5 fffe 0 fffc 3 1 0 ffff ffff 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fcc2 ffcf fff9 1b 7 1e ffec 0 ffe0 1b b 0 fff6 fff4 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fcc2 ffcf 1e ffec 0 0 0 0 fff9 7 0 fff4 0 0 0 0 1b ffe0 fff6 f 0 0 0 0 1b 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 13 17 1b 1d 1f 25 2d 34 d 11 14 13 12 16 20 29 b 10 11 d 7 9 15 20 12 16 16 f 7 8 15 21 18 1b 1b 14 e 10 1b 26 17 18 18 15 14 18 22 29 12 11 11 14 19 21 27 2b f d d 13 1e 27 2c 2d 
* bloc 3
[ DC/AC] 04(3) / 01(2) 11(4) 02(2) 01(2) 11(4) 01(2) 00(4) -- total 34 bits
[  bloc] ffbc ffff 0 1 2 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd58 fff9 0 9 e 6 0 9 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd58 fff9 6 0 0 0 0 0 0 e 9 0 0 0 0 0 9 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 33 31 2d 2a 29 29 2a 2c 31 2f 2c 29 28 29 2b 2c 2c 2b 29 28 28 2a 2b 2d 29 28 28 28 29 2a 2c 2d 26 27 27 28 2a 2b 2d 2e 26 27 28 2a 2b 2d 2e 2e 28 28 2a 2c 2d 2e 2e 2e 29 2a 2b 2d 2e 2e 2e 2e 
* component mcu
[   mcu] d7 da db d9 d7 d9 e0 e7 d8 e7 cd c3 dd 85 6a 8b de e0 e4 e7 e5 de d4 ce de dc d7 e5 d7 bc 50 99 de db da de e5 e7 e3 de da d3 ec d4 d9 a1 55 90 55 68 89 af cd dc dd da f5 dc d9 e2 ce 32 39 99 33 2d 26 29 3d 64 8f ad c0 ff e6 c4 5e 29 2c 73 28 2e 34 34 30 2e 31 34 57 b2 d7 59 13 3d 2d 46 30 30 30 31 34 3a 42 47 40 2f 64 2b 37 1f 19 47 2a 23 1d 1f 29 34 3c 3e 38 48 1e 25 2b 44 36 22 13 17 1b 1d 1f 25 2d 34 33 31 2d 2a 29 29 2a 2c d 11 14 13 12 16 20 29 31 2f 2c 29 28 29 2b 2c b 10 11 d 7 9 15 20 2c 2b 29 28 28 2a 2b 2d 12 16 16 f 7 8 15 21 29 28 28 28 29 2a 2c 2d 18 1b 1b 14 e 10 1b 26 26 27 27 28 2a 2b 2d 2e 17 18 18 15 14 18 22 29 26 27 28 2a 2b 2d 2e 2e 12 11 11 14 19 21 27 2b 28 28 2a 2c 2d 2e 2e 2e f d d 13 1e 27 2c 2d 29 2a 2b 2d 2e 2e 2e 2e 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 01(2) 02(3) 11(4) 00(2) -- total 18 bits
[  bloc] 4 ffff fffe 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2c fff5 ffea 0 d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2c fff5 0 0 0 0 0 0 ffea d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 83 83 82 82 81 81 81 80 83 83 83 82 82 82 82 82 83 83 83 83 83 83 83 83 83 84 84 84 85 85 86 86 84 84 85 86 87 88 88 89 84 85 86 87 88 8a 8b 8b 84 85 86 88 8a 8b 8d 8d 84 85 86 88 8a 8c 8e 8e 
* component mcu
[   mcu] 83 83 83 83 82 82 82 82 81 81 81 81 81 81 80 80 83 83 83 83 82 82 82 82 81 81 81 81 81 81 80 80 83 83 83 83 83 83 82 82 82 82 82 82 82 82 82 82 83 83 83 83 83 83 82 82 82 82 82 82 82 82 82 82 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 84 84 84 84 84 84 85 85 85 85 86 86 86 86 83 83 84 84 84 84 84 84 85 85 85 85 86 86 86 86 84 84 84 84 85 85 86 86 87 87 88 88 88 88 89 89 84 84 84 84 85 85 86 86 87 87 88 88 88 88 89 89 84 84 85 85 86 86 87 87 88 88 8a 8a 8b 8b 8b 8b 84 84 85 85 86 86 87 87 88 88 8a 8a 8b 8b 8b 8b 84 84 85 85 86 86 88 88 8a 8a 8b 8b 8d 8d 8d 8d 84 84 85 85 86 86 88 88 8a 8a 8b 8b 8d 8d 8d 8d 84 84 85 85 86 86 88 88 8a 8a 8c 8c 8e 8e 8e 8e 84 84 85 85 86 86 88 88 8a 8a 8c 8c 8e 8e 8e 8e 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 01(2) 00(2) -- total 8 bits
[  bloc] 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 82 82 81 80 80 7f 7e 7e 82 82 81 80 80 7f 7e 7e 82 82 81 80 80 7f 7e 7e 82 82 81 80 80 7f 7e 7e 82 82 81 80 80 7f 7e 7e 82 82 81 80 80 7f 7e 7e 82 82 81 80 80 7f 7e 7e 82 82 81 80 80 7f 7e 7e 
* component mcu
[   mcu] 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 

**************************************************************
*** mcu 52
** component Y
* bloc 0
[ DC/AC] 06(4) / 05(5) 03(3) 04(4) 05(5) 05(5) 02(2) 05(5) 04(4) 05(5) 01(2) 04(4) 02(2) 02(2) 02(2) 01(2) 02(2) 03(3) 22(8) 12(5) 11(4) 21(5) 11(4) 11(4) 01(2) 81(9) 21(5) 00(4) -- total 183 bits
[  bloc] ffe1 1f fffb fff4 18 15 fffe 13 fff8 13 ffff fff6 3 3 fffd ffff fffe 5 0 0 fffd 0 2 0 1 0 0 ffff 0 ffff 0 1 ffff 0 0 0 0 0 0 0 0 ffff 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] feca d9 ffdd ff94 a8 7e ffec ab ffc0 ab fff5 ff92 1e 24 ffd3 ffe7 ffe0 4b 0 0 ffd3 0 2c 0 12 0 0 ffe0 0 ffdb 0 20 ffdd 0 0 0 0 0 0 0 0 ffd5 0 0 ffce 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] feca d9 7e ffec ffd3 ffe7 ffe0 0 ffdd a8 ab 24 ffe0 0 ffdb 0 ff94 ffc0 1e 4b 0 0 ffd5 0 ab ff92 0 12 20 0 ffce 0 fff5 0 0 ffdd 0 0 0 0 ffd3 2c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c0 bf 26 15 20 1a 6f 45 bf b5 48 12 13 25 4c 2f b4 af 7b 18 0 9 3 2 9b ac a4 4a 11 10 a 26 83 a2 a4 8a 6c 5c 6c 8b 72 87 7b 8d 91 7b 89 8f 4e 5d 54 5d 67 59 51 48 21 38 48 3c 3e 41 2f 30 
* bloc 1
[ DC/AC] 05(3) / 04(4) 04(4) 04(4) 04(4) 06(7) 03(3) 04(4) 05(5) 02(2) 24(12) 04(4) 03(3) 13(7) 04(4) 03(3) 02(2) 01(2) 22(8) 02(2) 11(4) 01(2) 01(2) 12(5) 01(2) 01(2) 62(12) 01(2) 01(2) 01(2) 01(2) 11(4) 01(2) 41(6) 11(4) 00(4) -- total 230 bits
[  bloc] fffc 9 8 fff3 f ffe0 fffb fff5 ffe6 3 0 0 d fff2 fff9 0 fffb fff7 4 2 ffff 0 0 2 fffe 0 1 1 ffff 0 2 1 ffff 0 0 0 0 0 0 2 1 ffff ffff 1 0 ffff 1 0 0 0 0 ffff 0 1 0 0 0 0 0 0 0 0 0 0 
[iquant] ffd8 3f 38 ff8b 69 ff40 ffce ff9d ff30 1b 0 0 82 ff58 ff97 0 ffb0 ff79 38 1c fff1 0 0 2e ffdc 0 24 20 ffda 0 46 20 ffdd 0 0 0 0 0 0 54 36 ffd5 ffde 23 0 ffbc 32 0 0 0 0 ffc0 0 26 0 0 0 0 0 0 0 0 0 0 
[   izz] ffd8 3f ff40 ffce ff97 0 20 ffda 38 69 ff9d ff58 ffb0 24 0 ffde ff8b ff30 82 ff79 0 46 ffd5 23 1b 0 38 ffdc 20 36 0 26 0 1c 2e ffdd 54 ffbc 0 0 fff1 0 0 0 32 ffc0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 18 7a d8 b6 37 1d 7e b0 12 85 f2 ca 37 8e a4 2d 34 b4 d4 c5 8b c9 48 0 81 d5 b3 b8 cf b6 0 21 ae b1 ba b0 ae af 3c 28 8b 6d 97 8a 8d ad 89 38 4e 45 4e 55 84 90 8a 76 31 3a 2d 3b 64 72 8f a5 
* bloc 2
[ DC/AC] 06(4) / 03(3) 02(2) 11(4) 51(7) 00(4) -- total 37 bits
[  bloc] ffc4 fffb fffe 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fda8 ffdd fff2 0 7 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fda8 ffdd 0 0 0 0 0 0 fff2 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 30 30 31 33 35 36 38 38 2d 2e 2f 31 32 34 35 36 2d 2e 2f 31 33 35 37 37 30 31 33 35 37 39 3b 3c 30 31 33 36 38 3a 3c 3d 2e 2f 31 34 36 39 3b 3c 2e 2f 31 34 37 3a 3c 3d 31 32 34 37 3a 3d 3f 41 
* bloc 3
[ DC/AC] 04(3) / 03(3) 02(2) 02(2) 03(3) 02(2) 01(2) 02(2) 02(2) 02(2) 01(2) 02(2) 02(2) 01(2) 31(6) 01(2) 01(2) 00(4) -- total 77 bits
[  bloc] ffcf fffb 3 3 fffa 3 ffff 3 fffd 2 1 fffe 2 ffff 0 0 0 ffff 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fe16 ffdd 15 1b ffd6 12 fff6 1b ffe8 12 b ffea 14 fff4 0 0 0 fff1 e fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fe16 ffdd 12 fff6 0 0 0 0 15 ffd6 1b fff4 0 0 0 0 1b ffe8 14 fff1 0 0 0 0 12 ffea e 0 0 0 0 0 b fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 3b 3f 40 3e 40 50 6c 82 3d 3f 40 3d 3c 44 54 61 3c 3e 3f 3e 3c 3d 40 43 3c 3c 3d 40 42 42 40 3e 3e 3d 3d 3f 44 46 44 42 42 40 3e 3f 41 42 42 41 42 42 42 41 40 3f 3f 40 3f 43 45 45 42 40 41 42 
* component mcu
[   mcu] c0 bf 26 15 20 1a 6f 45 18 7a d8 b6 37 1d 7e b0 bf b5 48 12 13 25 4c 2f 12 85 f2 ca 37 8e a4 2d b4 af 7b 18 0 9 3 2 34 b4 d4 c5 8b c9 48 0 9b ac a4 4a 11 10 a 26 81 d5 b3 b8 cf b6 0 21 83 a2 a4 8a 6c 5c 6c 8b ae b1 ba b0 ae af 3c 28 72 87 7b 8d 91 7b 89 8f 8b 6d 97 8a 8d ad 89 38 4e 5d 54 5d 67 59 51 48 4e 45 4e 55 84 90 8a 76 21 38 48 3c 3e 41 2f 30 31 3a 2d 3b 64 72 8f a5 30 30 31 33 35 36 38 38 3b 3f 40 3e 40 50 6c 82 2d 2e 2f 31 32 34 35 36 3d 3f 40 3d 3c 44 54 61 2d 2e 2f 31 33 35 37 37 3c 3e 3f 3e 3c 3d 40 43 30 31 33 35 37 39 3b 3c 3c 3c 3d 40 42 42 40 3e 30 31 33 36 38 3a 3c 3d 3e 3d 3d 3f 44 46 44 42 2e 2f 31 34 36 39 3b 3c 42 40 3e 3f 41 42 42 41 2e 2f 31 34 37 3a 3c 3d 42 42 42 41 40 3f 3f 40 31 32 34 37 3a 3d 3f 41 3f 43 45 45 42 40 41 42 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 01(2) 01(2) 00(2) -- total 11 bits
[  bloc] 3 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 21 b fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 21 b 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 84 84 83 83 82 81 81 80 84 84 84 83 82 81 81 81 85 85 84 83 83 82 81 81 86 85 85 84 83 83 82 82 86 86 86 85 84 83 83 83 87 87 86 86 85 84 84 83 88 87 87 86 85 85 84 84 88 88 87 86 86 85 84 84 
* component mcu
[   mcu] 84 84 84 84 83 83 83 83 82 82 81 81 81 81 80 80 84 84 84 84 83 83 83 83 82 82 81 81 81 81 80 80 84 84 84 84 84 84 83 83 82 82 81 81 81 81 81 81 84 84 84 84 84 84 83 83 82 82 81 81 81 81 81 81 85 85 85 85 84 84 83 83 83 83 82 82 81 81 81 81 85 85 85 85 84 84 83 83 83 83 82 82 81 81 81 81 86 86 85 85 85 85 84 84 83 83 83 83 82 82 82 82 86 86 85 85 85 85 84 84 83 83 83 83 82 82 82 82 86 86 86 86 86 86 85 85 84 84 83 83 83 83 83 83 86 86 86 86 86 86 85 85 84 84 83 83 83 83 83 83 87 87 87 87 86 86 86 86 85 85 84 84 84 84 83 83 87 87 87 87 86 86 86 86 85 85 84 84 84 84 83 83 88 88 87 87 87 87 86 86 85 85 85 85 84 84 84 84 88 88 87 87 87 87 86 86 85 85 85 85 84 84 84 84 88 88 88 88 87 87 86 86 86 86 85 85 84 84 84 84 88 88 88 88 87 87 86 86 86 86 85 85 84 84 84 84 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 01(2) 01(2) 00(2) -- total 12 bits
[  bloc] fffe ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffea fff5 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffea fff5 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7d 7e 7e 7f 80 80 81 81 7d 7d 7e 7e 7f 80 80 81 7c 7d 7d 7e 7f 7f 80 80 7c 7c 7d 7d 7e 7f 7f 80 7b 7b 7c 7c 7d 7e 7e 7f 7a 7b 7b 7c 7d 7d 7e 7e 7a 7a 7b 7b 7c 7d 7d 7e 79 7a 7a 7b 7c 7c 7d 7d 
* component mcu
[   mcu] 7d 7d 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 81 81 7d 7d 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 81 81 7d 7d 7d 7d 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 7d 7d 7d 7d 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 7c 7c 7d 7d 7d 7d 7e 7e 7f 7f 7f 7f 80 80 80 80 7c 7c 7d 7d 7d 7d 7e 7e 7f 7f 7f 7f 80 80 80 80 7c 7c 7c 7c 7d 7d 7d 7d 7e 7e 7f 7f 7f 7f 80 80 7c 7c 7c 7c 7d 7d 7d 7d 7e 7e 7f 7f 7f 7f 80 80 7b 7b 7b 7b 7c 7c 7c 7c 7d 7d 7e 7e 7e 7e 7f 7f 7b 7b 7b 7b 7c 7c 7c 7c 7d 7d 7e 7e 7e 7e 7f 7f 7a 7a 7b 7b 7b 7b 7c 7c 7d 7d 7d 7d 7e 7e 7e 7e 7a 7a 7b 7b 7b 7b 7c 7c 7d 7d 7d 7d 7e 7e 7e 7e 7a 7a 7a 7a 7b 7b 7b 7b 7c 7c 7d 7d 7d 7d 7e 7e 7a 7a 7a 7a 7b 7b 7b 7b 7c 7c 7d 7d 7d 7d 7e 7e 79 79 7a 7a 7a 7a 7b 7b 7c 7c 7c 7c 7d 7d 7d 7d 79 79 7a 7a 7a 7a 7b 7b 7c 7c 7c 7c 7d 7d 7d 7d 

**************************************************************
*** mcu 53
** component Y
* bloc 0
[ DC/AC] 06(4) / 07(8) 05(5) 04(4) 03(3) 01(2) 03(3) 01(2) 05(5) 04(4) 03(3) 03(3) 04(4) 02(2) 03(3) 02(2) 02(2) 03(3) 02(2) 04(4) 03(3) 12(5) 01(2) 03(3) 01(2) 01(2) 01(2) 21(5) 01(2) 12(5) 01(2) 31(6) 11(4) 01(2) 41(6) 41(6) 11(4) 00(4) -- total 223 bits
[  bloc] fffe ffbf ffee d fffc ffff 7 ffff 16 fff6 6 fffc fff7 3 fffc 2 fffe 7 fffd 8 4 0 3 ffff 7 1 1 1 0 0 ffff 1 0 fffe 1 0 0 0 ffff 0 ffff ffff 0 0 0 0 1 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 
[iquant] ffec fe39 ff82 75 ffe4 fffa 46 fff7 b0 ffa6 42 ffd4 ffa6 24 ffc4 32 ffe0 69 ffd6 70 3c 0 42 ffe9 7e 19 24 20 0 0 ffdd 20 0 ffbc 28 0 0 0 ffd8 0 ffca ffd5 0 0 0 0 32 0 0 0 0 40 0 26 0 0 0 0 0 0 0 0 0 0 
[   izz] ffec fe39 fffa 46 ffc4 32 20 0 ff82 ffe4 fff7 24 ffe0 24 0 0 75 b0 ffa6 69 19 ffdd ffd5 0 ffa6 ffd4 ffd6 7e 20 ffca 0 26 42 70 ffe9 0 0 0 0 0 3c 42 ffbc ffd8 32 40 0 0 0 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 76 42 43 7e d4 ce 99 2a 7 18 14 1d 6b d6 dd ad 12 18 67 6f 2f a4 e8 da 26 18 8b 94 42 9e e2 e2 2 8 2c 11 63 c6 d5 e4 11 0 18 24 95 ca c8 cd 54 3a 69 a7 c1 c8 cf c3 a0 c0 a8 b2 b8 d0 bf b0 
* bloc 1
[ DC/AC] 06(4) / 04(4) 03(3) 02(2) 05(5) 05(5) 04(4) 03(3) 04(4) 03(3) 01(2) 12(5) 03(3) 03(3) 02(2) 02(2) 02(2) 01(2) 11(4) 32(9) 02(2) 01(2) 01(2) 21(5) 01(2) 01(2) 00(4) -- total 155 bits
[  bloc] ffd8 b 5 2 ffe5 1e 8 fffc fff6 5 1 0 fffd fffb 5 2 fffe fffe 1 0 1 0 0 0 2 fffe ffff 1 0 0 ffff ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fe70 4d 23 12 ff43 b4 50 ffdc ffb0 2d b 0 ffe2 ffc4 4b 32 ffe0 ffe2 e 0 f 0 0 0 24 ffce ffdc 20 0 0 ffdd ffe0 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fe70 4d b4 50 4b 32 20 0 23 ff43 ffdc ffc4 ffe0 ffdc 0 0 12 ffb0 ffe2 ffe2 ffce ffdd 0 0 2d 0 e 24 ffe0 0 0 0 b 0 0 23 0 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 3a 48 43 30 58 8c 8f 9d 3d 37 40 39 3f 54 67 90 6b 33 38 45 34 2f 47 77 b1 40 2c 43 36 33 40 53 d6 52 2b 38 2f 3b 40 36 d3 61 3c 38 28 37 3f 34 bf 61 43 3b 29 32 37 37 ad 54 37 36 2c 2d 2a 2f 
* bloc 2
[ DC/AC] 03(3) / 01(2) 06(7) 05(5) 02(2) 03(3) 01(2) 03(3) 02(2) 04(4) 01(2) 11(4) 11(4) 11(4) 31(6) 00(4) -- total 92 bits
[  bloc] ffdd 1 26 12 fffd fffa 1 fffc fffd 8 1 0 ffff 0 ffff 0 ffff 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fea2 7 10a a2 ffeb ffdc a ffdc ffe8 48 b 0 fff6 0 fff1 0 fff0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fea2 7 ffdc a fff1 0 0 0 10a ffeb ffdc 0 fff0 0 0 0 a2 ffe8 fff6 0 0 0 0 0 48 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 8b 9d ac b0 b6 ba ad 9a 6f 7f 8a 8c 91 94 88 77 4a 55 5b 5a 5c 5e 54 46 3a 40 41 3e 3e 3e 37 2c 41 42 40 3d 3c 3b 36 2f 42 40 3d 3b 3b 39 36 32 3c 39 36 37 37 36 34 33 3c 38 37 39 3a 39 38 38 
* bloc 3
[ DC/AC] 05(3) / 03(3) 03(3) 02(2) 03(3) 02(2) 01(2) 02(2) 02(2) 02(2) 01(2) 01(2) 01(2) 01(2) 01(2) 01(2) 01(2) 01(2) 01(2) 00(4) -- total 80 bits
[  bloc] ffc0 4 4 2 4 3 1 2 3 2 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd80 1c 1c 12 1c 12 a 12 18 12 b b a c f 19 10 f e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd80 1c 12 a f 19 0 0 1c 1c 12 c 10 0 0 0 12 18 a f 0 0 0 0 12 b e 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 69 46 36 38 32 2f 32 30 52 37 2f 34 2e 2a 2d 2b 3a 29 2a 33 2c 28 2c 2a 31 26 2d 34 2c 2a 30 2f 32 2a 30 34 2a 2a 33 32 34 2c 2f 30 26 29 32 2e 32 2a 2e 2f 27 2b 30 28 30 29 2e 30 2b 2f 31 25 
* component mcu
[   mcu] 76 42 43 7e d4 ce 99 2a 3a 48 43 30 58 8c 8f 9d 7 18 14 1d 6b d6 dd ad 3d 37 40 39 3f 54 67 90 12 18 67 6f 2f a4 e8 da 6b 33 38 45 34 2f 47 77 26 18 8b 94 42 9e e2 e2 b1 40 2c 43 36 33 40 53 2 8 2c 11 63 c6 d5 e4 d6 52 2b 38 2f 3b 40 36 11 0 18 24 95 ca c8 cd d3 61 3c 38 28 37 3f 34 54 3a 69 a7 c1 c8 cf c3 bf 61 43 3b 29 32 37 37 a0 c0 a8 b2 b8 d0 bf b0 ad 54 37 36 2c 2d 2a 2f 8b 9d ac b0 b6 ba ad 9a 69 46 36 38 32 2f 32 30 6f 7f 8a 8c 91 94 88 77 52 37 2f 34 2e 2a 2d 2b 4a 55 5b 5a 5c 5e 54 46 3a 29 2a 33 2c 28 2c 2a 3a 40 41 3e 3e 3e 37 2c 31 26 2d 34 2c 2a 30 2f 41 42 40 3d 3c 3b 36 2f 32 2a 30 34 2a 2a 33 32 42 40 3d 3b 3b 39 36 32 34 2c 2f 30 26 29 32 2e 3c 39 36 37 37 36 34 33 32 2a 2e 2f 27 2b 30 28 3c 38 37 39 3a 39 38 38 30 29 2e 30 2b 2f 31 25 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 12(6) 11(4) 01(2) 00(2) -- total 20 bits
[  bloc] 3 0 fffe 0 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 21 0 ffea 0 d fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 21 0 fff1 0 0 0 0 0 ffea d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 81 82 83 83 82 80 7d 7b 81 82 83 84 83 80 7e 7c 81 82 84 85 84 82 7f 7e 82 83 85 86 86 84 82 80 82 83 86 87 87 86 84 83 82 84 86 88 89 88 87 86 82 84 87 89 8a 8a 89 88 82 84 87 8a 8b 8b 8a 89 
* component mcu
[   mcu] 81 81 82 82 83 83 83 83 82 82 80 80 7d 7d 7b 7b 81 81 82 82 83 83 83 83 82 82 80 80 7d 7d 7b 7b 81 81 82 82 83 83 84 84 83 83 80 80 7e 7e 7c 7c 81 81 82 82 83 83 84 84 83 83 80 80 7e 7e 7c 7c 81 81 82 82 84 84 85 85 84 84 82 82 7f 7f 7e 7e 81 81 82 82 84 84 85 85 84 84 82 82 7f 7f 7e 7e 82 82 83 83 85 85 86 86 86 86 84 84 82 82 80 80 82 82 83 83 85 85 86 86 86 86 84 84 82 82 80 80 82 82 83 83 86 86 87 87 87 87 86 86 84 84 83 83 82 82 83 83 86 86 87 87 87 87 86 86 84 84 83 83 82 82 84 84 86 86 88 88 89 89 88 88 87 87 86 86 82 82 84 84 86 86 88 88 89 89 88 88 87 87 86 86 82 82 84 84 87 87 89 89 8a 8a 8a 8a 89 89 88 88 82 82 84 84 87 87 89 89 8a 8a 8a 8a 89 89 88 88 82 82 84 84 87 87 8a 8a 8b 8b 8b 8b 8a 8a 89 89 82 82 84 84 87 87 8a 8a 8b 8b 8b 8b 8a 8a 89 89 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 11(4) 11(4) 00(2) -- total 15 bits
[  bloc] ffff 0 1 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fff5 0 b 0 fff3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fff5 0 0 0 0 0 0 0 b fff3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7d 7e 7f 80 81 82 83 84 7e 7e 7f 80 81 82 82 83 7e 7e 7f 7f 80 81 81 81 7e 7e 7f 7f 7f 7f 80 80 7f 7f 7f 7e 7e 7e 7e 7e 7f 7f 7f 7e 7d 7d 7c 7c 80 7f 7f 7e 7c 7b 7b 7a 80 7f 7e 7d 7c 7b 7a 7a 
* component mcu
[   mcu] 7d 7d 7e 7e 7f 7f 80 80 81 81 82 82 83 83 84 84 7d 7d 7e 7e 7f 7f 80 80 81 81 82 82 83 83 84 84 7e 7e 7e 7e 7f 7f 80 80 81 81 82 82 82 82 83 83 7e 7e 7e 7e 7f 7f 80 80 81 81 82 82 82 82 83 83 7e 7e 7e 7e 7f 7f 7f 7f 80 80 81 81 81 81 81 81 7e 7e 7e 7e 7f 7f 7f 7f 80 80 81 81 81 81 81 81 7e 7e 7e 7e 7f 7f 7f 7f 7f 7f 7f 7f 80 80 80 80 7e 7e 7e 7e 7f 7f 7f 7f 7f 7f 7f 7f 80 80 80 80 7f 7f 7f 7f 7f 7f 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7f 7f 7f 7f 7f 7f 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7f 7f 7f 7f 7f 7f 7e 7e 7d 7d 7d 7d 7c 7c 7c 7c 7f 7f 7f 7f 7f 7f 7e 7e 7d 7d 7d 7d 7c 7c 7c 7c 80 80 7f 7f 7f 7f 7e 7e 7c 7c 7b 7b 7b 7b 7a 7a 80 80 7f 7f 7f 7f 7e 7e 7c 7c 7b 7b 7b 7b 7a 7a 80 80 7f 7f 7e 7e 7d 7d 7c 7c 7b 7b 7a 7a 7a 7a 80 80 7f 7f 7e 7e 7d 7d 7c 7c 7b 7b 7a 7a 7a 7a 

**************************************************************
*** mcu 54
** component Y
* bloc 0
[ DC/AC] 07(5) / 05(5) 05(5) 03(3) 04(4) 04(4) 02(2) 03(3) 02(2) 02(2) 11(4) 02(2) 01(2) 02(2) 11(4) 21(5) 51(7) 41(6) 00(4) -- total 118 bits
[  bloc] 19 ffe1 13 4 b fff5 fffd 5 fffe 2 0 ffff fffe 1 fffd 0 1 0 0 1 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fa ff27 85 24 4d ffbe ffe2 2d fff0 12 0 fff5 ffec c ffd3 0 10 0 0 e 0 0 0 0 0 19 0 0 0 0 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fa ff27 ffbe ffe2 ffd3 0 0 0 85 4d 2d c 10 0 0 0 24 fff0 ffec 0 19 23 0 0 12 fff5 0 0 0 0 0 0 0 e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] a7 a1 b7 c8 c1 c9 d6 cf 95 9c ad b6 b8 c3 cd c9 7f 9a a2 9e aa b9 bd bc 6c 96 9b 8e a1 b3 b1 b1 56 87 94 8a a0 b5 b3 b2 40 6e 8b 90 a2 b9 bd b7 35 59 85 99 a2 b6 bf b2 34 50 85 a1 a0 b0 ba a7 
* bloc 1
[ DC/AC] 05(3) / 05(5) 03(3) 13(7) 02(2) 03(3) 01(2) 21(5) 11(4) 01(2) 11(4) 01(2) 00(4) -- total 73 bits
[  bloc] 32 ffee 5 0 6 fffe 5 ffff 0 0 ffff 0 1 ffff 0 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1f4 ff82 23 0 2a fff4 32 fff7 0 0 fff5 0 a fff4 0 ffe7 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1f4 ff82 fff4 32 0 ffe7 0 0 23 2a fff7 fff4 10 0 0 0 0 0 a 0 0 0 0 0 0 0 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] bb b9 b4 bf d1 cf c6 cd ba b9 b5 c0 d4 d2 ca cf b4 b5 b2 be d4 d4 cb ce ab ae ab b7 d0 d4 ca ca a5 a9 a6 b1 cd d6 cd ca a4 a8 a4 ae cc da d2 ce a2 a6 a0 a8 c8 da d5 d0 9e a2 9a a2 c3 d7 d4 cf 
* bloc 2
[ DC/AC] 07(5) / 06(7) 04(4) 01(2) 02(2) 05(5) 02(2) 03(3) 02(2) 03(3) 11(4) 02(2) 01(2) 02(2) 01(2) 22(8) 02(2) 02(2) 11(4) 31(6) 61(7) 00(4) -- total 131 bits
[  bloc] ffe8 ffdd c 1 fffd ffef fffe fffb 2 6 0 ffff fffe ffff 3 1 0 0 fffe 2 2 0 ffff 0 0 0 1 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff10 ff0b 54 9 ffeb ff9a ffec ffd3 10 36 0 fff5 ffec fff4 2d 19 0 0 ffe4 1c 1e 0 ffea 0 0 0 24 0 0 0 0 0 0 ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff10 ff0b ff9a ffec 2d 19 0 0 54 ffeb ffd3 fff4 0 24 0 0 9 10 ffec 0 0 0 0 0 36 fff5 ffe4 0 0 0 0 0 0 1c 0 0 0 0 0 0 1e ffea ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 2f 35 78 b1 a6 98 98 84 31 2b 59 84 7b 7b 8b 86 26 22 4d 78 76 78 88 88 2a 2a 50 78 7b 78 81 84 36 34 4a 68 6f 6e 77 83 28 2f 48 6c 7e 7b 7d 8b 1e 2b 45 6a 81 7a 75 82 34 34 37 49 59 53 54 69 
* bloc 3
[ DC/AC] 07(5) / 05(5) 03(3) 03(3) 03(3) 05(5) 03(3) 02(2) 03(3) 01(2) 01(2) 01(2) 01(2) 01(2) 01(2) a1(9) 41(6) 00(4) -- total 105 bits
[  bloc] 37 ffeb fffb 5 fffc ffeb fff9 fffe 6 ffff ffff ffff 1 ffff ffff 0 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 226 ff6d ffdd 2d ffe4 ff82 ffba ffee 30 fff7 fff5 fff5 a fff4 fff1 0 0 0 0 0 0 0 0 0 0 ffe7 0 0 0 0 ffdd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 226 ff6d ff82 ffba fff1 0 0 0 ffdd ffe4 ffee fff4 0 0 0 0 2d 30 a 0 ffe7 ffdd 0 0 fff7 fff5 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7e b7 d3 d1 d7 d3 c9 d0 81 ae d1 d8 d8 d2 ce d2 80 9d c8 dd d4 ce d3 d2 7c 8c bd dc cf c9 d4 d1 7f 8d bc da ce cb d6 d2 8e a4 c8 db d5 d2 d7 d5 a0 c3 d8 da db d8 d3 d4 ac d7 e2 d8 dd da cd d0 
* component mcu
[   mcu] a7 a1 b7 c8 c1 c9 d6 cf bb b9 b4 bf d1 cf c6 cd 95 9c ad b6 b8 c3 cd c9 ba b9 b5 c0 d4 d2 ca cf 7f 9a a2 9e aa b9 bd bc b4 b5 b2 be d4 d4 cb ce 6c 96 9b 8e a1 b3 b1 b1 ab ae ab b7 d0 d4 ca ca 56 87 94 8a a0 b5 b3 b2 a5 a9 a6 b1 cd d6 cd ca 40 6e 8b 90 a2 b9 bd b7 a4 a8 a4 ae cc da d2 ce 35 59 85 99 a2 b6 bf b2 a2 a6 a0 a8 c8 da d5 d0 34 50 85 a1 a0 b0 ba a7 9e a2 9a a2 c3 d7 d4 cf 2f 35 78 b1 a6 98 98 84 7e b7 d3 d1 d7 d3 c9 d0 31 2b 59 84 7b 7b 8b 86 81 ae d1 d8 d8 d2 ce d2 26 22 4d 78 76 78 88 88 80 9d c8 dd d4 ce d3 d2 2a 2a 50 78 7b 78 81 84 7c 8c bd dc cf c9 d4 d1 36 34 4a 68 6f 6e 77 83 7f 8d bc da ce cb d6 d2 28 2f 48 6c 7e 7b 7d 8b 8e a4 c8 db d5 d2 d7 d5 1e 2b 45 6a 81 7a 75 82 a0 c3 d8 da db d8 d3 d4 34 34 37 49 59 53 54 69 ac d7 e2 d8 dd da cd d0 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 01(2) 01(2) 11(4) 01(2) 00(2) -- total 22 bits
[  bloc] fffe ffff ffff 0 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffea fff5 fff5 0 fff3 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffea fff5 f 0 0 0 0 0 fff5 fff3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 79 78 77 78 7a 7d 81 83 7a 79 78 78 7a 7d 81 83 7b 7a 79 79 7a 7d 80 82 7d 7c 7a 7a 7b 7d 80 82 7f 7e 7c 7b 7b 7d 80 81 81 7f 7d 7c 7c 7d 7f 81 82 81 7e 7d 7c 7d 7f 81 83 81 7f 7d 7c 7d 7f 80 
* component mcu
[   mcu] 79 79 78 78 77 77 78 78 7a 7a 7d 7d 81 81 83 83 79 79 78 78 77 77 78 78 7a 7a 7d 7d 81 81 83 83 7a 7a 79 79 78 78 78 78 7a 7a 7d 7d 81 81 83 83 7a 7a 79 79 78 78 78 78 7a 7a 7d 7d 81 81 83 83 7b 7b 7a 7a 79 79 79 79 7a 7a 7d 7d 80 80 82 82 7b 7b 7a 7a 79 79 79 79 7a 7a 7d 7d 80 80 82 82 7d 7d 7c 7c 7a 7a 7a 7a 7b 7b 7d 7d 80 80 82 82 7d 7d 7c 7c 7a 7a 7a 7a 7b 7b 7d 7d 80 80 82 82 7f 7f 7e 7e 7c 7c 7b 7b 7b 7b 7d 7d 80 80 81 81 7f 7f 7e 7e 7c 7c 7b 7b 7b 7b 7d 7d 80 80 81 81 81 81 7f 7f 7d 7d 7c 7c 7c 7c 7d 7d 7f 7f 81 81 81 81 7f 7f 7d 7d 7c 7c 7c 7c 7d 7d 7f 7f 81 81 82 82 81 81 7e 7e 7d 7d 7c 7c 7d 7d 7f 7f 81 81 82 82 81 81 7e 7e 7d 7d 7c 7c 7d 7d 7f 7f 81 81 83 83 81 81 7f 7f 7d 7d 7c 7c 7d 7d 7f 7f 80 80 83 83 81 81 7f 7f 7d 7d 7c 7c 7d 7d 7f 7f 80 80 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 01(2) 00(2) -- total 9 bits
[  bloc] 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 16 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 16 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 85 84 84 83 82 82 81 81 85 84 84 83 82 82 81 81 85 84 84 83 82 82 81 81 85 84 84 83 82 82 81 81 85 84 84 83 82 82 81 81 85 84 84 83 82 82 81 81 85 84 84 83 82 82 81 81 85 84 84 83 82 82 81 81 
* component mcu
[   mcu] 85 85 84 84 84 84 83 83 82 82 82 82 81 81 81 81 85 85 84 84 84 84 83 83 82 82 82 82 81 81 81 81 85 85 84 84 84 84 83 83 82 82 82 82 81 81 81 81 85 85 84 84 84 84 83 83 82 82 82 82 81 81 81 81 85 85 84 84 84 84 83 83 82 82 82 82 81 81 81 81 85 85 84 84 84 84 83 83 82 82 82 82 81 81 81 81 85 85 84 84 84 84 83 83 82 82 82 82 81 81 81 81 85 85 84 84 84 84 83 83 82 82 82 82 81 81 81 81 85 85 84 84 84 84 83 83 82 82 82 82 81 81 81 81 85 85 84 84 84 84 83 83 82 82 82 82 81 81 81 81 85 85 84 84 84 84 83 83 82 82 82 82 81 81 81 81 85 85 84 84 84 84 83 83 82 82 82 82 81 81 81 81 85 85 84 84 84 84 83 83 82 82 82 82 81 81 81 81 85 85 84 84 84 84 83 83 82 82 82 82 81 81 81 81 85 85 84 84 84 84 83 83 82 82 82 82 81 81 81 81 85 85 84 84 84 84 83 83 82 82 82 82 81 81 81 81 

**************************************************************
*** mcu 55
** component Y
* bloc 0
[ DC/AC] 04(3) / 01(2) 01(2) 00(4) -- total 17 bits
[  bloc] 3f 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 276 7 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 276 7 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cf cf ce ce cd cd cd cc cf cf ce ce cd cd cd cd cf cf cf ce ce cd cd cd d0 d0 cf cf ce ce cd cd d0 d0 d0 cf cf ce ce ce d1 d0 d0 d0 cf cf ce ce d1 d1 d0 d0 d0 cf cf cf d1 d1 d1 d0 d0 cf cf cf 
* bloc 1
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 3d 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 262 7 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 262 7 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cc cc cc cb cb ca ca ca cc cc cc cb cb cb ca ca cd cd cc cc cb cb cb ca cd cd cd cc cc cb cb cb ce ce cd cd cc cc cb cb ce ce ce cd cd cc cc cc cf ce ce ce cd cd cc cc cf cf ce ce cd cd cc cc 
* bloc 2
[ DC/AC] 03(3) / 01(2) 01(2) 00(4) -- total 16 bits
[  bloc] 41 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 28a 7 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 28a 7 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d1 d1 d1 d0 d0 cf cf cf d1 d1 d1 d0 d0 d0 cf cf d2 d2 d1 d1 d0 d0 d0 cf d2 d2 d2 d1 d1 d0 d0 d0 d3 d3 d2 d2 d1 d1 d0 d0 d3 d3 d3 d2 d2 d1 d1 d1 d4 d3 d3 d3 d2 d2 d1 d1 d4 d4 d3 d3 d2 d2 d1 d1 
* bloc 3
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 3f 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 276 7 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 276 7 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cf cf ce ce cd cd cd cc cf cf ce ce cd cd cd cd cf cf cf ce ce cd cd cd d0 d0 cf cf ce ce cd cd d0 d0 d0 cf cf ce ce ce d1 d0 d0 d0 cf cf ce ce d1 d1 d0 d0 d0 cf cf cf d1 d1 d1 d0 d0 cf cf cf 
* component mcu
[   mcu] cf cf ce ce cd cd cd cc cc cc cc cb cb ca ca ca cf cf ce ce cd cd cd cd cc cc cc cb cb cb ca ca cf cf cf ce ce cd cd cd cd cd cc cc cb cb cb ca d0 d0 cf cf ce ce cd cd cd cd cd cc cc cb cb cb d0 d0 d0 cf cf ce ce ce ce ce cd cd cc cc cb cb d1 d0 d0 d0 cf cf ce ce ce ce ce cd cd cc cc cc d1 d1 d0 d0 d0 cf cf cf cf ce ce ce cd cd cc cc d1 d1 d1 d0 d0 cf cf cf cf cf ce ce cd cd cc cc d1 d1 d1 d0 d0 cf cf cf cf cf ce ce cd cd cd cc d1 d1 d1 d0 d0 d0 cf cf cf cf ce ce cd cd cd cd d2 d2 d1 d1 d0 d0 d0 cf cf cf cf ce ce cd cd cd d2 d2 d2 d1 d1 d0 d0 d0 d0 d0 cf cf ce ce cd cd d3 d3 d2 d2 d1 d1 d0 d0 d0 d0 d0 cf cf ce ce ce d3 d3 d3 d2 d2 d1 d1 d1 d1 d0 d0 d0 cf cf ce ce d4 d3 d3 d3 d2 d2 d1 d1 d1 d1 d0 d0 d0 cf cf cf d4 d4 d3 d3 d2 d2 d1 d1 d1 d1 d1 d0 d0 cf cf cf 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 00(2) -- total 6 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 00(2) -- total 6 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 56
** component Y
* bloc 0
[ DC/AC] 03(3) / 11(4) 00(4) -- total 15 bits
[  bloc] 3b 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 24e 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 24e 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb 
* bloc 1
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 3b 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 24e 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 24e 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb 
* bloc 2
[ DC/AC] 02(3) / 11(4) 00(4) -- total 14 bits
[  bloc] 3d 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 262 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 262 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd 
* bloc 3
[ DC/AC] 01(3) / 11(4) 00(4) -- total 13 bits
[  bloc] 3c 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 258 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 258 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc 
* component mcu
[   mcu] c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 c9 ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca ca cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb ca ca ca ca ca ca ca ca cb cb cb cb cb cb cb cb ca ca ca ca ca ca ca ca cc cc cc cc cc cc cc cc ca ca ca ca ca ca ca ca cc cc cc cc cc cc cc cc cb cb cb cb cb cb cb cb cd cd cd cd cd cd cd cd cb cb cb cb cb cb cb cb cd cd cd cd cd cd cd cd cc cc cc cc cc cc cc cc cd cd cd cd cd cd cd cd cc cc cc cc cc cc cc cc cd cd cd cd cd cd cd cd cc cc cc cc cc cc cc cc 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 57
** component Y
* bloc 0
[ DC/AC] 04(3) / 01(2) 00(4) -- total 14 bits
[  bloc] 30 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1e0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1e0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] bd bd bd bc bc bb bb bb bd bd bd bc bc bb bb bb bd bd bd bc bc bb bb bb bd bd bd bc bc bb bb bb bd bd bd bc bc bb bb bb bd bd bd bc bc bb bb bb bd bd bd bc bc bb bb bb bd bd bd bc bc bb bb bb 
* bloc 1
[ DC/AC] 01(3) / 01(2) 01(2) 00(4) -- total 14 bits
[  bloc] 31 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1ea fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1ea fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] bb bb bb bc bc bd bd bd bb bb bc bc bc bd bd bd bb bc bc bc bd bd be be bc bc bc bd bd be be be bc bc bd bd be be bf bf bd bd bd be be bf bf bf bd bd be be bf bf bf c0 bd bd be be bf bf c0 c0 
* bloc 2
[ DC/AC] 00(2) / 01(2) 01(2) 00(4) -- total 12 bits
[  bloc] 31 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1ea 7 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1ea 7 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] bd bd bd bc bc bb bb bb bd bd bd bc bc bc bb bb be be bd bd bc bc bc bb be be be bd bd bc bc bc bf bf be be bd bd bc bc bf bf bf be be bd bd bd c0 bf bf bf be be bd bd c0 c0 bf bf be be bd bd 
* bloc 3
[ DC/AC] 01(3) / 12(5) 01(2) 02(2) 01(2) 01(2) 01(2) 02(2) 01(2) 11(4) 02(2) 01(2) 31(6) 01(2) 01(2) 31(6) 01(2) 00(4) -- total 73 bits
[  bloc] 32 0 2 ffff fffd ffff 1 1 2 1 0 ffff fffe ffff 0 0 0 1 1 1 0 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1f4 0 e fff7 ffeb fffa a 9 10 9 0 fff5 ffec fff4 0 0 0 f e e 0 0 0 ffe9 ffee 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1f4 0 fffa a 0 0 0 0 e ffeb 9 fff4 0 0 0 0 fff7 10 ffec f 0 0 0 0 9 fff5 e ffee 0 0 0 0 0 e ffe9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ba be c3 c6 c5 c2 c0 bf be bc bb bc bf c3 c5 c5 c0 bc b9 ba bf c3 c4 c3 bd be c0 c1 c2 c1 bf be bd c0 c3 c1 be bd c1 c6 c0 bf bd b9 b8 bc c5 cc c3 be b9 ba be bf bb b5 c3 bd bb c3 cb c3 ab 94 
* component mcu
[   mcu] bd bd bd bc bc bb bb bb bb bb bb bc bc bd bd bd bd bd bd bc bc bb bb bb bb bb bc bc bc bd bd bd bd bd bd bc bc bb bb bb bb bc bc bc bd bd be be bd bd bd bc bc bb bb bb bc bc bc bd bd be be be bd bd bd bc bc bb bb bb bc bc bd bd be be bf bf bd bd bd bc bc bb bb bb bd bd bd be be bf bf bf bd bd bd bc bc bb bb bb bd bd be be bf bf bf c0 bd bd bd bc bc bb bb bb bd bd be be bf bf c0 c0 bd bd bd bc bc bb bb bb ba be c3 c6 c5 c2 c0 bf bd bd bd bc bc bc bb bb be bc bb bc bf c3 c5 c5 be be bd bd bc bc bc bb c0 bc b9 ba bf c3 c4 c3 be be be bd bd bc bc bc bd be c0 c1 c2 c1 bf be bf bf be be bd bd bc bc bd c0 c3 c1 be bd c1 c6 bf bf bf be be bd bd bd c0 bf bd b9 b8 bc c5 cc c0 bf bf bf be be bd bd c3 be b9 ba be bf bb b5 c0 c0 bf bf be be bd bd c3 bd bb c3 cb c3 ab 94 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 58
** component Y
* bloc 0
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 34 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 208 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 208 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c1 c1 c1 bf bf c0 c0 c1 c1 c1 c2 c0 c0 c0 c1 c1 c1 c2 c2 c0 c0 c1 c1 c2 c2 c2 c2 c0 c1 c1 c1 c2 c2 c3 c3 c1 c1 c1 c2 c2 c3 c3 c3 c1 c1 c2 c2 c2 c3 c3 c3 
* bloc 1
[ DC/AC] 02(3) / 01(2) 71(8) 00(4) -- total 21 bits
[  bloc] 36 ffff 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 21c fff9 0 0 0 0 0 0 0 fff7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 21c fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 fff7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c1 c1 c1 c2 c2 c3 c3 c3 c3 c3 c3 c4 c4 c5 c5 c5 c4 c4 c4 c5 c5 c6 c6 c6 c3 c3 c4 c4 c5 c5 c5 c6 c1 c2 c2 c2 c3 c3 c4 c4 c1 c1 c1 c2 c2 c3 c3 c3 c2 c2 c3 c3 c3 c4 c4 c4 c4 c4 c4 c5 c5 c6 c6 c6 
* bloc 2
[ DC/AC] 02(3) / 04(4) 03(3) 04(4) 05(5) 02(2) 12(5) 04(4) 02(2) 02(2) 02(2) 03(3) 01(2) 44(16) 03(3) 11(4) 01(2) 02(2) 02(2) 61(7) 02(2) 02(2) 31(6) 02(2) 71(8) 21(5) 01(2) 71(8) 00(4) -- total 177 bits
[  bloc] 33 fff5 fffa b 13 fffe 0 2 fff2 fffd fffd fffd fff9 1 0 0 0 0 8 6 0 1 ffff fffe 2 0 0 0 0 0 0 1 fffe fffe 0 0 0 1 2 0 0 0 0 0 0 0 1 0 0 ffff ffff 0 0 0 0 0 0 0 1 0 0 0 0 0 
[iquant] 1fe ffb3 ffd6 63 85 fff4 0 12 ff90 ffe5 ffdf ffdf ffba c 0 0 0 0 70 54 0 1e ffea ffd2 24 0 0 0 0 0 0 20 ffba ffbc 0 0 0 30 50 0 0 0 0 0 0 0 32 0 0 ffc3 ffc0 0 0 0 0 0 0 0 3e 0 0 0 0 0 
[   izz] 1fe ffb3 fff4 0 0 0 0 0 ffd6 85 12 c 0 0 0 0 63 ff90 ffba 0 0 0 0 0 ffe5 ffdf 70 24 20 0 0 0 ffdf 54 ffd2 ffba 0 0 0 0 0 ffea ffbc 50 32 0 0 0 1e 0 30 0 ffc0 0 0 0 0 0 0 ffc3 0 3e 0 0 
[  idct] c9 b6 b8 ca cc c5 c2 c0 bd c5 b8 b5 c7 c5 bd cc bc ca dd c7 aa c8 d5 a4 bf c0 ae be db ab 70 75 c0 be d2 b3 66 67 aa c8 d1 bf 7e 68 ae eb f9 ff 96 62 83 e4 ff ff f7 f7 5c b9 fa f6 eb f3 f6 f0 
* bloc 3
[ DC/AC] 04(3) / 02(2) 05(5) 03(3) 31(6) 04(4) 04(4) 04(4) 03(3) 02(2) 41(6) 01(2) 03(3) 01(2) 01(2) 03(3) 02(2) 91(9) 01(2) 21(5) a1(9) 00(4) -- total 133 bits
[  bloc] 41 fffe ffe1 fffb 0 0 0 ffff a f b 6 2 0 0 0 0 1 ffff fffb 1 ffff fffb fffe 0 0 0 0 0 0 0 0 0 ffff ffff 0 0 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 28a fff2 ff27 ffd3 0 0 0 fff7 50 87 79 42 14 0 0 0 0 f fff2 ffba f ffe2 ff92 ffd2 0 0 0 0 0 0 0 0 0 ffde ffd8 0 0 30 0 0 0 0 0 0 0 0 0 0 3b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 28a fff2 0 0 0 0 0 0 ff27 0 fff7 0 0 0 0 0 ffd3 50 14 f 0 0 0 0 87 42 fff2 0 0 0 0 0 79 ffba ffd2 0 0 0 0 0 f ff92 ffde 0 0 0 0 0 ffe2 ffd8 30 0 0 0 0 0 0 0 3b 0 0 0 0 0 
[  idct] c2 c2 c5 ca ce cd c7 c0 ce c6 b8 a8 96 83 72 68 93 88 7a 74 7d 97 b7 cd 75 96 c7 f0 ff ff fb f4 fe ff ff fc f7 f6 fb ff fe fb f4 ec e5 e1 e2 e4 ef ed eb eb eb eb e9 e7 f3 eb e2 de e2 e7 ea ea 
* component mcu
[   mcu] bf bf bf c0 c0 c0 c1 c1 c1 c1 c1 c2 c2 c3 c3 c3 bf bf bf c0 c0 c1 c1 c1 c3 c3 c3 c4 c4 c5 c5 c5 bf bf c0 c0 c1 c1 c1 c2 c4 c4 c4 c5 c5 c6 c6 c6 c0 c0 c0 c1 c1 c1 c2 c2 c3 c3 c4 c4 c5 c5 c5 c6 c0 c0 c1 c1 c2 c2 c2 c2 c1 c2 c2 c2 c3 c3 c4 c4 c0 c1 c1 c1 c2 c2 c3 c3 c1 c1 c1 c2 c2 c3 c3 c3 c1 c1 c1 c2 c2 c3 c3 c3 c2 c2 c3 c3 c3 c4 c4 c4 c1 c1 c2 c2 c2 c3 c3 c3 c4 c4 c4 c5 c5 c6 c6 c6 c9 b6 b8 ca cc c5 c2 c0 c2 c2 c5 ca ce cd c7 c0 bd c5 b8 b5 c7 c5 bd cc ce c6 b8 a8 96 83 72 68 bc ca dd c7 aa c8 d5 a4 93 88 7a 74 7d 97 b7 cd bf c0 ae be db ab 70 75 75 96 c7 f0 ff ff fb f4 c0 be d2 b3 66 67 aa c8 fe ff ff fc f7 f6 fb ff d1 bf 7e 68 ae eb f9 ff fe fb f4 ec e5 e1 e2 e4 96 62 83 e4 ff ff f7 f7 ef ed eb eb eb eb e9 e7 5c b9 fa f6 eb f3 f6 f0 f3 eb e2 de e2 e7 ea ea 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 01(2) 02(3) 01(2) 02(3) 31(5) 00(2) -- total 28 bits
[  bloc] fffe 1 3 ffff fffe 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffea b 21 fff1 ffe6 0 0 0 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffea b 0 0 0 0 0 0 21 ffe6 0 0 0 0 0 0 fff1 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 81 81 81 81 7f 7f 80 81 81 82 83 83 7e 7f 80 81 82 83 84 85 7e 7e 7f 80 81 83 83 84 7e 7e 7e 7e 7f 7f 7f 7f 7f 7e 7d 7c 7a 79 78 77 80 7f 7c 79 76 72 70 6f 81 7f 7c 77 73 6e 6b 69 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 81 81 81 81 81 81 81 81 80 80 80 80 80 80 80 80 81 81 81 81 81 81 81 81 7f 7f 7f 7f 80 80 81 81 81 81 82 82 83 83 83 83 7f 7f 7f 7f 80 80 81 81 81 81 82 82 83 83 83 83 7e 7e 7f 7f 80 80 81 81 82 82 83 83 84 84 85 85 7e 7e 7f 7f 80 80 81 81 82 82 83 83 84 84 85 85 7e 7e 7e 7e 7f 7f 80 80 81 81 83 83 83 83 84 84 7e 7e 7e 7e 7f 7f 80 80 81 81 83 83 83 83 84 84 7e 7e 7e 7e 7e 7e 7e 7e 7f 7f 7f 7f 7f 7f 7f 7f 7e 7e 7e 7e 7e 7e 7e 7e 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7e 7e 7d 7d 7c 7c 7a 7a 79 79 78 78 77 77 7f 7f 7e 7e 7d 7d 7c 7c 7a 7a 79 79 78 78 77 77 80 80 7f 7f 7c 7c 79 79 76 76 72 72 70 70 6f 6f 80 80 7f 7f 7c 7c 79 79 76 76 72 72 70 70 6f 6f 81 81 7f 7f 7c 7c 77 77 73 73 6e 6e 6b 6b 69 69 81 81 7f 7f 7c 7c 77 77 73 73 6e 6e 6b 6b 69 69 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 01(2) 02(3) 01(2) 01(2) 32(8) 01(2) 11(4) 00(2) -- total 38 bits
[  bloc] fffe ffff 2 1 1 0 0 0 fffe ffff 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffea fff5 16 f d 0 0 0 ffe0 ffe3 0 29 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffea fff5 0 0 0 0 0 0 16 d 0 0 0 0 0 0 f ffe0 0 0 0 0 0 0 ffe3 29 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 82 81 81 80 7f 7e 7d 7d 7e 7f 80 82 83 85 86 87 7c 7d 7f 82 85 87 89 8a 7f 7f 7f 7e 7e 7e 7e 7e 82 80 7d 79 75 71 6e 6d 7e 7d 7a 77 73 70 6d 6c 74 75 77 79 7b 7d 7f 80 6c 6f 74 7c 84 8c 92 95 
* component mcu
[   mcu] 82 82 81 81 81 81 80 80 7f 7f 7e 7e 7d 7d 7d 7d 82 82 81 81 81 81 80 80 7f 7f 7e 7e 7d 7d 7d 7d 7e 7e 7f 7f 80 80 82 82 83 83 85 85 86 86 87 87 7e 7e 7f 7f 80 80 82 82 83 83 85 85 86 86 87 87 7c 7c 7d 7d 7f 7f 82 82 85 85 87 87 89 89 8a 8a 7c 7c 7d 7d 7f 7f 82 82 85 85 87 87 89 89 8a 8a 7f 7f 7f 7f 7f 7f 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7f 7f 7f 7f 7f 7f 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 82 82 80 80 7d 7d 79 79 75 75 71 71 6e 6e 6d 6d 82 82 80 80 7d 7d 79 79 75 75 71 71 6e 6e 6d 6d 7e 7e 7d 7d 7a 7a 77 77 73 73 70 70 6d 6d 6c 6c 7e 7e 7d 7d 7a 7a 77 77 73 73 70 70 6d 6d 6c 6c 74 74 75 75 77 77 79 79 7b 7b 7d 7d 7f 7f 80 80 74 74 75 75 77 77 79 79 7b 7b 7d 7d 7f 7f 80 80 6c 6c 6f 6f 74 74 7c 7c 84 84 8c 8c 92 92 95 95 6c 6c 6f 6f 74 74 7c 7c 84 84 8c 8c 92 92 95 95 

**************************************************************
*** mcu 59
** component Y
* bloc 0
[ DC/AC] 04(3) / 01(2) 00(4) -- total 14 bits
[  bloc] 38 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 230 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 230 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c5 c5 c5 c6 c6 c7 c7 c7 c5 c5 c5 c6 c6 c7 c7 c7 c5 c5 c5 c6 c6 c7 c7 c7 c5 c5 c5 c6 c6 c7 c7 c7 c5 c5 c5 c6 c6 c7 c7 c7 c5 c5 c5 c6 c6 c7 c7 c7 c5 c5 c5 c6 c6 c7 c7 c7 c5 c5 c5 c6 c6 c7 c7 c7 
* bloc 1
[ DC/AC] 01(3) / 02(2) 02(2) 03(3) 03(3) 03(3) 01(2) 04(4) 04(4) 03(3) 01(2) 03(3) 03(3) 12(5) 12(5) 02(2) 01(2) 01(2) 02(2) 12(5) 02(2) 03(3) 01(2) 41(6) 01(2) 02(2) 01(2) 81(9) 01(2) 21(5) 01(2) 11(4) 01(2) 21(5) 00(4) -- total 175 bits
[  bloc] 37 fffe 2 6 6 7 ffff fff8 fff5 fff9 1 6 6 0 fffe 0 2 2 1 1 2 0 fffe fffd fffc ffff 0 0 0 0 ffff 1 2 1 0 0 0 0 0 0 0 0 ffff 1 0 0 ffff ffff 0 1 1 0 0 ffff 0 0 0 0 0 0 0 0 0 0 
[iquant] 226 fff2 e 36 2a 2a fff6 ffb8 ffa8 ffc1 b 42 3c 0 ffe2 0 20 1e e e 1e 0 ffd4 ffbb ffb8 ffe7 0 0 0 0 ffdd 20 46 22 0 0 0 0 0 0 0 0 ffde 23 0 0 ffce ffca 0 3d 40 0 0 ffda 0 0 0 0 0 0 0 0 0 0 
[   izz] 226 fff2 2a fff6 ffe2 0 0 0 e 2a ffb8 0 20 0 0 ffde 36 ffa8 3c 1e ffe7 ffdd 0 23 ffc1 42 e ffb8 20 0 0 ffda b e ffbb 46 0 0 0 0 1e ffd4 22 0 ffce 0 0 0 0 0 0 ffca 40 0 0 0 0 0 0 3d 0 0 0 0 
[  idct] c4 d3 c0 ce cd d4 bf d4 c1 d2 cc c3 bf c6 c3 c6 cd be c4 cf d0 cc d5 d9 b6 cc d9 d4 c1 e0 d2 a0 d7 bf b3 dc b9 b6 8b 73 b5 ca da d6 78 5e 96 f8 c1 dc c1 6a 93 e1 ff f2 cb b9 ba 85 ec ef ff ed 
* bloc 2
[ DC/AC] 04(3) / 03(3) 05(5) 02(2) 02(2) 02(2) 02(2) 02(2) 05(5) 04(4) 04(4) 13(7) 01(2) 01(2) 11(4) 01(2) 03(3) 03(3) 02(2) 13(7) 02(2) 02(2) 61(7) 01(2) 11(4) 21(5) 01(2) 71(8) 11(4) 00(4) -- total 170 bits
[  bloc] 3f 5 ffe5 3 fffd fffe 2 2 fff0 a 8 0 5 ffff ffff 0 1 ffff fffc 7 3 0 4 fffd 3 0 0 0 0 0 0 ffff 1 0 1 0 0 1 ffff 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 276 23 ff43 1b ffeb fff4 14 12 ff80 5a 58 0 32 fff4 fff1 0 10 fff1 ffc8 62 2d 0 58 ffbb 36 0 0 0 0 0 0 ffe0 23 0 28 0 0 30 ffd8 0 0 0 0 0 0 0 32 0 3b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 276 23 fff4 14 fff1 0 0 0 ff43 ffeb 12 fff4 10 0 0 0 1b ff80 32 fff1 0 0 0 0 5a 0 ffc8 36 ffe0 0 0 0 58 62 ffbb 23 0 0 0 0 2d 58 0 ffd8 32 0 0 0 0 28 30 0 0 0 0 0 0 0 3b 0 0 0 0 0 
[  idct] da cf c9 ce d7 d5 cb c2 61 76 84 8a a2 c6 d8 d3 ce b9 a1 8b 72 71 9e d5 f3 ee f9 ff e9 a9 7e 76 f2 f6 e9 de f2 ff cd 82 e2 ed e7 dc ea fc e4 b7 e7 e7 ec ee e7 e2 ef ff e8 ec e7 df e7 f8 fd f4 
* bloc 3
[ DC/AC] 01(3) / 06(7) 04(4) 01(2) 04(4) 04(4) 04(4) 03(3) 01(2) 01(2) 01(2) 01(2) 12(5) 02(2) 03(3) 02(2) 11(4) 01(2) 31(6) 01(2) 11(4) 02(2) 01(2) 21(5) 91(9) 00(4) -- total 141 bits
[  bloc] 40 ffd8 8 ffff 9 9 e 5 ffff ffff 1 ffff 0 3 fffd fffa 3 0 ffff 1 0 0 0 1 ffff 0 1 fffe 1 0 0 ffff 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 280 fee8 38 fff7 3f 36 8c 2d fff8 fff7 b fff5 0 24 ffd3 ff6a 30 0 fff2 e 0 0 0 17 ffee 0 24 ffc0 26 0 0 ffe0 0 0 0 0 0 0 0 0 0 2b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 280 fee8 36 8c ffd3 ff6a ffc0 26 38 3f 2d 24 30 24 0 0 fff7 fff8 0 0 0 0 2b 0 fff7 fff5 fff2 ffee ffe0 0 0 0 b e 17 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d7 ce a2 96 f0 ff fa fd d1 c9 93 9d fe fc f9 f9 ce cf 87 a0 ff f4 fc f8 c1 de 8a 99 ff ee ff f9 98 dc 94 92 f8 f3 ff f4 6e c9 99 8d f8 fe ff ef 6c bb 98 86 f8 ff f5 f6 84 bc 96 7f f5 ff ed ff 
* component mcu
[   mcu] c5 c5 c5 c6 c6 c7 c7 c7 c4 d3 c0 ce cd d4 bf d4 c5 c5 c5 c6 c6 c7 c7 c7 c1 d2 cc c3 bf c6 c3 c6 c5 c5 c5 c6 c6 c7 c7 c7 cd be c4 cf d0 cc d5 d9 c5 c5 c5 c6 c6 c7 c7 c7 b6 cc d9 d4 c1 e0 d2 a0 c5 c5 c5 c6 c6 c7 c7 c7 d7 bf b3 dc b9 b6 8b 73 c5 c5 c5 c6 c6 c7 c7 c7 b5 ca da d6 78 5e 96 f8 c5 c5 c5 c6 c6 c7 c7 c7 c1 dc c1 6a 93 e1 ff f2 c5 c5 c5 c6 c6 c7 c7 c7 cb b9 ba 85 ec ef ff ed da cf c9 ce d7 d5 cb c2 d7 ce a2 96 f0 ff fa fd 61 76 84 8a a2 c6 d8 d3 d1 c9 93 9d fe fc f9 f9 ce b9 a1 8b 72 71 9e d5 ce cf 87 a0 ff f4 fc f8 f3 ee f9 ff e9 a9 7e 76 c1 de 8a 99 ff ee ff f9 f2 f6 e9 de f2 ff cd 82 98 dc 94 92 f8 f3 ff f4 e2 ed e7 dc ea fc e4 b7 6e c9 99 8d f8 fe ff ef e7 e7 ec ee e7 e2 ef ff 6c bb 98 86 f8 ff f5 f6 e8 ec e7 df e7 f8 fd f4 84 bc 96 7f f5 ff ed ff 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 01(2) 02(3) 01(2) 02(3) 31(5) 00(2) -- total 27 bits
[  bloc] fffd ffff 3 ffff 2 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffdf fff5 21 fff1 1a 0 0 0 fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffdf fff5 0 0 0 0 0 0 21 1a 0 0 0 0 0 0 fff1 fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 7f 7f 7f 7f 7e 82 81 81 80 7f 7f 7e 7e 83 83 82 81 80 7e 7d 7d 82 82 81 80 7f 7e 7d 7d 7e 7e 7d 7d 7d 7d 7d 7d 76 76 77 79 7a 7c 7d 7e 6d 6f 71 74 78 7b 7d 7f 68 6a 6d 71 76 7a 7e 7f 
* component mcu
[   mcu] 80 80 80 80 80 80 7f 7f 7f 7f 7f 7f 7f 7f 7e 7e 80 80 80 80 80 80 7f 7f 7f 7f 7f 7f 7f 7f 7e 7e 82 82 81 81 81 81 80 80 7f 7f 7f 7f 7e 7e 7e 7e 82 82 81 81 81 81 80 80 7f 7f 7f 7f 7e 7e 7e 7e 83 83 83 83 82 82 81 81 80 80 7e 7e 7d 7d 7d 7d 83 83 83 83 82 82 81 81 80 80 7e 7e 7d 7d 7d 7d 82 82 82 82 81 81 80 80 7f 7f 7e 7e 7d 7d 7d 7d 82 82 82 82 81 81 80 80 7f 7f 7e 7e 7d 7d 7d 7d 7e 7e 7e 7e 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7e 7e 7e 7e 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 76 76 76 76 77 77 79 79 7a 7a 7c 7c 7d 7d 7e 7e 76 76 76 76 77 77 79 79 7a 7a 7c 7c 7d 7d 7e 7e 6d 6d 6f 6f 71 71 74 74 78 78 7b 7b 7d 7d 7f 7f 6d 6d 6f 6f 71 71 74 74 78 78 7b 7b 7d 7d 7f 7f 68 68 6a 6a 6d 6d 71 71 76 76 7a 7a 7e 7e 7f 7f 68 68 6a 6a 6d 6d 71 71 76 76 7a 7a 7e 7e 7f 7f 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 01(2) 01(2) 01(2) 11(4) 11(4) 01(2) 21(5) 00(2) -- total 33 bits
[  bloc] fffd 1 1 1 0 1 0 ffff 1 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffdf b b f 0 f 0 fff0 10 0 0 ffd7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffdf b f 0 0 0 0 0 b 0 fff0 0 0 0 0 0 f 10 0 0 0 0 0 0 0 ffd7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7c 7d 7f 81 82 82 82 82 83 83 82 80 7e 7c 7a 79 87 85 82 7e 79 76 73 72 7f 7e 7b 79 77 77 77 78 75 74 74 74 77 7c 81 84 75 74 73 73 77 7d 84 88 82 7f 7a 76 75 78 7c 7f 90 8b 82 79 74 72 73 75 
* component mcu
[   mcu] 7c 7c 7d 7d 7f 7f 81 81 82 82 82 82 82 82 82 82 7c 7c 7d 7d 7f 7f 81 81 82 82 82 82 82 82 82 82 83 83 83 83 82 82 80 80 7e 7e 7c 7c 7a 7a 79 79 83 83 83 83 82 82 80 80 7e 7e 7c 7c 7a 7a 79 79 87 87 85 85 82 82 7e 7e 79 79 76 76 73 73 72 72 87 87 85 85 82 82 7e 7e 79 79 76 76 73 73 72 72 7f 7f 7e 7e 7b 7b 79 79 77 77 77 77 77 77 78 78 7f 7f 7e 7e 7b 7b 79 79 77 77 77 77 77 77 78 78 75 75 74 74 74 74 74 74 77 77 7c 7c 81 81 84 84 75 75 74 74 74 74 74 74 77 77 7c 7c 81 81 84 84 75 75 74 74 73 73 73 73 77 77 7d 7d 84 84 88 88 75 75 74 74 73 73 73 73 77 77 7d 7d 84 84 88 88 82 82 7f 7f 7a 7a 76 76 75 75 78 78 7c 7c 7f 7f 82 82 7f 7f 7a 7a 76 76 75 75 78 78 7c 7c 7f 7f 90 90 8b 8b 82 82 79 79 74 74 72 72 73 73 75 75 90 90 8b 8b 82 82 79 79 74 74 72 72 73 73 75 75 

**************************************************************
*** mcu 60
** component Y
* bloc 0
[ DC/AC] 03(3) / 04(4) 04(4) 04(4) 05(5) 03(3) 01(2) 03(3) 04(4) 03(3) 04(4) 03(3) 02(2) 12(5) 02(2) 02(2) 02(2) 02(2) 03(3) 02(2) 02(2) 02(2) 01(2) 02(2) 01(2) 02(2) 02(2) 01(2) 02(2) 11(4) 01(2) 01(2) 01(2) 01(2) 01(2) 11(4) 11(4) 01(2) 01(2) 01(2) 41(6) 00(4) -- total 203 bits
[  bloc] 39 a fff8 f ffee fffa ffff 6 9 6 fff5 5 fffd 0 3 fffe fffe 3 fffd fffc fffd 2 fffe 1 fffe ffff 2 2 ffff fffe 0 1 ffff 1 1 1 1 0 1 0 ffff 1 1 ffff 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 23a 46 ffc8 87 ff82 ffdc fff6 36 48 36 ff87 37 ffe2 0 2d ffce ffe0 2d ffd6 ffc8 ffd3 3c ffd4 17 ffdc ffe7 48 40 ffda ffb6 0 20 ffdd 22 28 2d 39 0 28 0 ffca 2b 22 ffdd 0 0 0 0 ffc5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 23a 46 ffdc fff6 2d ffce 40 ffda ffc8 ff82 36 0 ffe0 48 ffb6 22 87 48 ffe2 2d ffe7 0 2b ffdd 36 37 ffd6 ffdc 20 ffca 0 0 ff87 ffc8 17 ffdd 0 0 0 0 ffd3 ffd4 22 28 0 0 0 0 3c 28 0 0 0 0 0 0 2d 39 ffc5 0 0 0 0 0 
[  idct] cb cf cb d4 cc d7 c3 cf cc c5 cc d6 c5 d6 dd ce df c3 c7 d3 c8 d1 e0 b6 75 62 5d 66 78 8a c3 e5 99 c1 d9 dc d2 8f 6e bf fb ff fe f4 fc d0 6f d9 ff f3 ef ed f8 ff 66 b1 fd eb fe e9 c8 ff 69 b6 
* bloc 1
[ DC/AC] 03(3) / 11(4) 00(4) -- total 15 bits
[  bloc] 3f 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 276 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 276 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 
* bloc 2
[ DC/AC] 03(3) / 06(7) 01(2) 01(2) 15(11) 04(4) 11(4) 01(2) 11(4) 02(2) 01(2) 04(4) 02(2) 02(2) 02(2) 01(2) 51(7) 01(2) 01(2) 22(8) 01(2) a1(9) 01(2) 00(4) -- total 136 bits
[  bloc] 45 29 ffff 1 0 ffe4 d 0 ffff 1 0 ffff 2 ffff fff7 3 2 fffe 1 0 0 0 0 0 ffff 1 ffff 0 0 2 ffff 0 0 0 0 0 0 0 0 0 0 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2b2 11f fff9 9 0 ff58 82 0 fff8 9 0 fff5 14 fff4 ff79 4b 20 ffe2 e 0 0 0 0 0 ffee 19 ffdc 0 0 4a ffdd 0 0 0 0 0 0 0 0 0 0 2b ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2b2 11f ff58 82 ff79 4b 0 0 fff9 0 0 fff4 20 ffdc 4a ffde 9 fff8 14 ffe2 19 ffdd 2b 0 9 fff5 e ffee 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f9 ea ff e3 d1 f8 90 95 f9 eb ff e6 d5 f8 9b 77 f8 ee f6 eb d9 f6 b1 53 f6 f4 f1 ef d9 ee cb 42 f3 f9 f3 ef d7 e5 df 46 f3 fc f8 ec d8 de e4 53 f5 fc fb e7 dd dd dc 59 f7 fb fd e3 e1 dd d3 5a 
* bloc 3
[ DC/AC] 05(3) / 05(5) 04(4) 02(2) 05(5) 05(5) 04(4) 04(4) 03(3) 01(2) 01(2) 13(7) 03(3) 02(2) 11(4) 02(2) 12(5) 01(2) 11(4) 01(2) 12(5) 41(6) 00(4) -- total 143 bits
[  bloc] 34 ffe8 d 2 11 ffe8 fff6 a 5 1 ffff 0 4 4 fffd 0 1 3 0 fffe ffff 0 ffff ffff 0 2 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 208 ff58 5b 12 77 ff70 ff9c 5a 28 9 fff5 0 28 30 ffd3 0 10 2d 0 ffe4 fff1 0 ffea ffe9 0 32 0 0 0 0 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 208 ff58 ff70 ff9c ffd3 0 0 0 5b 77 5a 30 10 0 0 0 12 28 28 2d 32 23 0 0 9 0 0 0 0 0 0 0 fff5 ffe4 ffe9 0 0 0 0 0 fff1 ffea 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e2 c5 ca da d2 cf d6 d0 dc d9 dc d9 cc ca cf cc 99 c6 db cf c9 cd cf d0 4c a6 d7 ce d0 d7 d3 d3 3c a3 df d8 d5 d8 d2 d0 48 9b d6 d7 ce d0 d2 d2 4a 81 c2 d7 cb cb d4 d1 4e 74 bb e1 d3 cc d2 c9 
* component mcu
[   mcu] cb cf cb d4 cc d7 c3 cf ce ce ce ce ce ce ce ce cc c5 cc d6 c5 d6 dd ce ce ce ce ce ce ce ce ce df c3 c7 d3 c8 d1 e0 b6 ce ce ce ce ce ce ce ce 75 62 5d 66 78 8a c3 e5 cf cf cf cf cf cf cf cf 99 c1 d9 dc d2 8f 6e bf cf cf cf cf cf cf cf cf fb ff fe f4 fc d0 6f d9 cf cf cf cf cf cf cf cf ff f3 ef ed f8 ff 66 b1 d0 d0 d0 d0 d0 d0 d0 d0 fd eb fe e9 c8 ff 69 b6 d0 d0 d0 d0 d0 d0 d0 d0 f9 ea ff e3 d1 f8 90 95 e2 c5 ca da d2 cf d6 d0 f9 eb ff e6 d5 f8 9b 77 dc d9 dc d9 cc ca cf cc f8 ee f6 eb d9 f6 b1 53 99 c6 db cf c9 cd cf d0 f6 f4 f1 ef d9 ee cb 42 4c a6 d7 ce d0 d7 d3 d3 f3 f9 f3 ef d7 e5 df 46 3c a3 df d8 d5 d8 d2 d0 f3 fc f8 ec d8 de e4 53 48 9b d6 d7 ce d0 d2 d2 f5 fc fb e7 dd dd dc 59 4a 81 c2 d7 cb cb d4 d1 f7 fb fd e3 e1 dd d3 5a 4e 74 bb e1 d3 cc d2 c9 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 02(3) 01(2) 11(4) 00(2) -- total 17 bits
[  bloc] fffd fffe 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffdf ffea b 0 d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffdf ffea 0 0 0 0 0 0 b d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7d 7d 7d 7e 7e 7e 7e 7e 7c 7c 7d 7d 7e 7e 7e 7f 7b 7b 7c 7d 7d 7e 7f 7f 79 7a 7a 7c 7d 7e 7f 7f 77 78 79 7b 7c 7e 7f 80 75 76 78 7a 7c 7e 80 80 74 75 77 79 7c 7e 80 81 73 74 76 79 7b 7e 80 81 
* component mcu
[   mcu] 7d 7d 7d 7d 7d 7d 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7d 7d 7d 7d 7d 7d 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7c 7c 7c 7c 7d 7d 7d 7d 7e 7e 7e 7e 7e 7e 7f 7f 7c 7c 7c 7c 7d 7d 7d 7d 7e 7e 7e 7e 7e 7e 7f 7f 7b 7b 7b 7b 7c 7c 7d 7d 7d 7d 7e 7e 7f 7f 7f 7f 7b 7b 7b 7b 7c 7c 7d 7d 7d 7d 7e 7e 7f 7f 7f 7f 79 79 7a 7a 7a 7a 7c 7c 7d 7d 7e 7e 7f 7f 7f 7f 79 79 7a 7a 7a 7a 7c 7c 7d 7d 7e 7e 7f 7f 7f 7f 77 77 78 78 79 79 7b 7b 7c 7c 7e 7e 7f 7f 80 80 77 77 78 78 79 79 7b 7b 7c 7c 7e 7e 7f 7f 80 80 75 75 76 76 78 78 7a 7a 7c 7c 7e 7e 80 80 80 80 75 75 76 76 78 78 7a 7a 7c 7c 7e 7e 80 80 80 80 74 74 75 75 77 77 79 79 7c 7c 7e 7e 80 80 81 81 74 74 75 75 77 77 79 79 7c 7c 7e 7e 80 80 81 81 73 73 74 74 76 76 79 79 7b 7b 7e 7e 80 80 81 81 73 73 74 74 76 76 79 79 7b 7b 7e 7e 80 80 81 81 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 11(4) 11(4) 02(3) 12(6) 61(7) 00(2) -- total 35 bits
[  bloc] fffd 0 1 0 ffff 3 0 fffe 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffdf 0 b 0 fff3 2d 0 ffe0 0 0 0 0 0 0 ffc3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffdf 0 2d 0 ffc3 0 0 0 b fff3 ffe0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 73 83 84 75 77 87 88 79 74 83 83 74 75 86 88 7a 77 84 82 72 72 84 87 7a 7a 86 81 6f 6f 82 87 7b 7d 87 80 6b 6b 7f 86 7c 80 89 7f 68 67 7d 86 7d 83 8a 7e 66 65 7b 85 7d 84 8a 7d 64 63 7a 85 7e 
* component mcu
[   mcu] 73 73 83 83 84 84 75 75 77 77 87 87 88 88 79 79 73 73 83 83 84 84 75 75 77 77 87 87 88 88 79 79 74 74 83 83 83 83 74 74 75 75 86 86 88 88 7a 7a 74 74 83 83 83 83 74 74 75 75 86 86 88 88 7a 7a 77 77 84 84 82 82 72 72 72 72 84 84 87 87 7a 7a 77 77 84 84 82 82 72 72 72 72 84 84 87 87 7a 7a 7a 7a 86 86 81 81 6f 6f 6f 6f 82 82 87 87 7b 7b 7a 7a 86 86 81 81 6f 6f 6f 6f 82 82 87 87 7b 7b 7d 7d 87 87 80 80 6b 6b 6b 6b 7f 7f 86 86 7c 7c 7d 7d 87 87 80 80 6b 6b 6b 6b 7f 7f 86 86 7c 7c 80 80 89 89 7f 7f 68 68 67 67 7d 7d 86 86 7d 7d 80 80 89 89 7f 7f 68 68 67 67 7d 7d 86 86 7d 7d 83 83 8a 8a 7e 7e 66 66 65 65 7b 7b 85 85 7d 7d 83 83 8a 8a 7e 7e 66 66 65 65 7b 7b 85 85 7d 7d 84 84 8a 8a 7d 7d 64 64 63 63 7a 7a 85 85 7e 7e 84 84 8a 8a 7d 7d 64 64 63 63 7a 7a 85 85 7e 7e 

**************************************************************
*** mcu 61
** component Y
* bloc 0
[ DC/AC] 04(3) / 01(2) 01(2) 00(4) -- total 17 bits
[  bloc] 42 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 294 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 294 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d0 d0 d1 d1 d2 d2 d2 d3 d0 d0 d1 d1 d2 d2 d3 d3 d1 d1 d1 d2 d2 d3 d3 d3 d1 d1 d2 d2 d3 d3 d3 d3 d2 d2 d2 d3 d3 d3 d4 d4 d2 d2 d3 d3 d3 d4 d4 d4 d2 d3 d3 d3 d4 d4 d5 d5 d3 d3 d3 d3 d4 d4 d5 d5 
* bloc 1
[ DC/AC] 00(2) / 01(2) 01(2) 11(4) 00(4) -- total 17 bits
[  bloc] 42 ffff ffff 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 294 fff9 fff9 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 294 fff9 0 0 0 0 0 0 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ce cf d0 d1 d2 d3 d4 d4 cf cf d0 d1 d2 d3 d4 d4 d0 d0 d1 d1 d2 d3 d4 d4 d1 d1 d1 d2 d3 d3 d4 d4 d2 d2 d2 d3 d3 d3 d4 d4 d3 d3 d3 d3 d3 d3 d3 d3 d4 d4 d4 d4 d3 d3 d3 d3 d4 d4 d4 d4 d4 d3 d3 d3 
* bloc 2
[ DC/AC] 00(2) / 01(2) 11(4) 01(2) 41(6) 00(4) -- total 24 bits
[  bloc] 42 ffff 0 ffff 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 294 fff9 0 fff7 7 0 0 0 0 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 294 fff9 0 0 0 0 0 0 0 7 0 0 0 0 0 0 fff7 0 0 0 0 0 0 0 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d3 d3 d3 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d1 d1 d1 d1 d1 d1 d2 d2 d2 d2 d2 d2 d2 d3 d3 d3 d4 d4 d4 d3 d4 d4 d5 d5 d6 d6 d6 d3 d3 d3 d4 d5 d6 d7 d7 d0 d0 d1 d2 d3 d4 d4 d5 cd cd ce cf d0 d1 d2 d3 
* bloc 3
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 45 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2b2 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2b2 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d4 d4 d4 d5 d5 d6 d6 d6 d4 d4 d5 d5 d5 d6 d6 d6 d4 d5 d5 d5 d6 d6 d7 d7 d5 d5 d5 d6 d6 d7 d7 d7 d5 d5 d6 d6 d7 d7 d8 d8 d6 d6 d6 d7 d7 d8 d8 d8 d6 d6 d7 d7 d8 d8 d8 d9 d6 d6 d7 d7 d8 d8 d9 d9 
* component mcu
[   mcu] d0 d0 d1 d1 d2 d2 d2 d3 ce cf d0 d1 d2 d3 d4 d4 d0 d0 d1 d1 d2 d2 d3 d3 cf cf d0 d1 d2 d3 d4 d4 d1 d1 d1 d2 d2 d3 d3 d3 d0 d0 d1 d1 d2 d3 d4 d4 d1 d1 d2 d2 d3 d3 d3 d3 d1 d1 d1 d2 d3 d3 d4 d4 d2 d2 d2 d3 d3 d3 d4 d4 d2 d2 d2 d3 d3 d3 d4 d4 d2 d2 d3 d3 d3 d4 d4 d4 d3 d3 d3 d3 d3 d3 d3 d3 d2 d3 d3 d3 d4 d4 d5 d5 d4 d4 d4 d4 d3 d3 d3 d3 d3 d3 d3 d3 d4 d4 d5 d5 d4 d4 d4 d4 d4 d3 d3 d3 d3 d3 d3 d2 d2 d2 d2 d2 d4 d4 d4 d5 d5 d6 d6 d6 d2 d2 d2 d2 d2 d1 d1 d1 d4 d4 d5 d5 d5 d6 d6 d6 d1 d1 d1 d2 d2 d2 d2 d2 d4 d5 d5 d5 d6 d6 d7 d7 d2 d2 d3 d3 d3 d4 d4 d4 d5 d5 d5 d6 d6 d7 d7 d7 d3 d4 d4 d5 d5 d6 d6 d6 d5 d5 d6 d6 d7 d7 d8 d8 d3 d3 d3 d4 d5 d6 d7 d7 d6 d6 d6 d7 d7 d8 d8 d8 d0 d0 d1 d2 d3 d4 d4 d5 d6 d6 d7 d7 d8 d8 d8 d9 cd cd ce cf d0 d1 d2 d3 d6 d6 d7 d7 d8 d8 d9 d9 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 00(2) -- total 6 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 00(2) -- total 6 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 62
** component Y
* bloc 0
[ DC/AC] 01(3) / 01(2) 01(2) 11(4) 00(4) -- total 19 bits
[  bloc] 46 ffff ffff 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2bc fff9 fff9 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2bc fff9 0 0 0 0 0 0 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d3 d4 d5 d6 d7 d8 d9 d9 d4 d4 d5 d6 d7 d8 d9 d9 d5 d5 d6 d6 d7 d8 d9 d9 d6 d6 d6 d7 d8 d8 d9 d9 d7 d7 d7 d8 d8 d8 d9 d9 d8 d8 d8 d8 d8 d8 d8 d8 d9 d9 d9 d9 d8 d8 d8 d8 d9 d9 d9 d9 d9 d8 d8 d8 
* bloc 1
[ DC/AC] 01(3) / 01(2) 01(2) 00(4) -- total 14 bits
[  bloc] 47 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2c6 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2c6 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d6 d7 d7 d7 d8 d8 d9 d9 d7 d7 d7 d7 d8 d8 d9 d9 d7 d7 d7 d8 d8 d9 d9 d9 d7 d7 d8 d8 d9 d9 da da d8 d8 d8 d9 d9 da da da d8 d8 d9 d9 da da da db d9 d9 d9 da da da db db d9 d9 d9 da da db db db 
* bloc 2
[ DC/AC] 01(3) / 02(2) 11(4) 11(4) 31(6) 00(4) -- total 29 bits
[  bloc] 46 fffe 0 ffff 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2bc fff2 0 fff7 0 6 0 0 0 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2bc fff2 6 0 0 0 0 0 0 0 0 0 0 0 0 0 fff7 0 0 0 0 0 0 0 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d6 d6 d6 d6 d7 d8 da db d5 d5 d5 d5 d6 d8 d9 da d5 d5 d5 d5 d6 d8 d9 da d7 d6 d6 d7 d8 d9 db db d8 d8 d8 d8 d9 db dc dd d8 d8 d8 d8 d9 db dc dd d6 d6 d5 d6 d7 d8 da db d3 d3 d3 d3 d4 d6 d7 d8 
* bloc 3
[ DC/AC] 03(3) / 01(2) 02(2) 11(4) 31(6) 01(2) 01(2) 11(4) 51(7) 11(4) 00(4) -- total 53 bits
[  bloc] 4a ffff fffe 0 1 0 0 0 ffff ffff 1 0 ffff 0 0 0 0 0 1 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2e4 fff9 fff2 0 7 0 0 0 fff8 fff7 b 0 fff6 0 0 0 0 0 e 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2e4 fff9 0 0 0 0 0 0 fff2 7 0 0 0 0 0 0 0 fff8 fff6 0 0 0 0 0 fff7 0 e 0 0 0 0 0 b 0 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d8 d8 d8 d8 d8 d9 da db da db dc dd de dd dc db d9 da dc dd dd db d9 d8 dd dd dc dc dc db db db e4 e2 de dc dc de e1 e3 de dc d9 d7 d8 db de e1 d7 d7 d8 da db dc dd dd da dd e2 e7 e9 e8 e5 e3 
* component mcu
[   mcu] d3 d4 d5 d6 d7 d8 d9 d9 d6 d7 d7 d7 d8 d8 d9 d9 d4 d4 d5 d6 d7 d8 d9 d9 d7 d7 d7 d7 d8 d8 d9 d9 d5 d5 d6 d6 d7 d8 d9 d9 d7 d7 d7 d8 d8 d9 d9 d9 d6 d6 d6 d7 d8 d8 d9 d9 d7 d7 d8 d8 d9 d9 da da d7 d7 d7 d8 d8 d8 d9 d9 d8 d8 d8 d9 d9 da da da d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d9 d9 da da da db d9 d9 d9 d9 d8 d8 d8 d8 d9 d9 d9 da da da db db d9 d9 d9 d9 d9 d8 d8 d8 d9 d9 d9 da da db db db d6 d6 d6 d6 d7 d8 da db d8 d8 d8 d8 d8 d9 da db d5 d5 d5 d5 d6 d8 d9 da da db dc dd de dd dc db d5 d5 d5 d5 d6 d8 d9 da d9 da dc dd dd db d9 d8 d7 d6 d6 d7 d8 d9 db db dd dd dc dc dc db db db d8 d8 d8 d8 d9 db dc dd e4 e2 de dc dc de e1 e3 d8 d8 d8 d8 d9 db dc dd de dc d9 d7 d8 db de e1 d6 d6 d5 d6 d7 d8 da db d7 d7 d8 da db dc dd dd d3 d3 d3 d3 d4 d6 d7 d8 da dd e2 e7 e9 e8 e5 e3 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 63
** component Y
* bloc 0
[ DC/AC] 00(2) / 01(2) 02(2) 11(4) 00(4) -- total 18 bits
[  bloc] 4a ffff fffe 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2e4 fff9 fff2 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2e4 fff9 0 0 0 0 0 0 fff2 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] db da da da da da da da db db db da da da da da db db db db db db db db db db dc dc dc dd dd dd db dc dc dd dd de de df dc dc dd dd de df e0 e0 dc dc dd de df e0 e1 e1 dc dc dd de e0 e1 e1 e2 
* bloc 1
[ DC/AC] 01(3) / 11(4) 00(4) -- total 13 bits
[  bloc] 4b 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2ee 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2ee 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd de de de de de de de de de de de de de de de de de de de de de de de de df df df df df df df df df df df df df df df df 
* bloc 2
[ DC/AC] 03(3) / 04(4) 04(4) 02(2) 04(4) 03(3) 02(2) 03(3) 01(2) 01(2) 02(2) 02(2) 01(2) 12(5) 01(2) 02(2) 01(2) 02(2) 02(2) 01(2) 22(8) 02(2) 02(2) 01(2) 21(5) 01(2) 02(2) 01(2) 71(8) 01(2) 00(4) -- total 148 bits
[  bloc] 46 9 8 fffe fff5 fff9 2 4 1 ffff 2 3 1 0 2 ffff fffe ffff fffd fffe ffff 0 0 2 3 2 1 0 0 ffff ffff fffe ffff 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2bc 3f 38 ffee ffb3 ffd6 14 24 8 fff7 16 21 a 0 1e ffe7 ffe0 fff1 ffd6 ffe4 fff1 0 0 2e 36 32 24 0 0 ffdb ffdd ffc0 ffdd 0 0 0 0 0 0 0 36 2b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2bc 3f ffd6 14 1e ffe7 0 0 38 ffb3 24 0 ffe0 24 ffdb 0 ffee 8 a fff1 32 ffdd 2b 0 fff7 21 ffd6 36 ffc0 36 0 0 16 ffe4 2e ffdd 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e3 d6 db db d5 e7 ed da e0 dd d2 e4 ef df da db d6 e3 ca e2 f1 ce d6 ea d5 ea d4 df dc cc ea ea e0 ea e3 e4 d9 e1 ea af e5 da e1 e4 e6 e8 b9 71 e4 d2 d9 da ee cd 84 9c e8 d9 dc d4 ef b0 71 ff 
* bloc 3
[ DC/AC] 02(3) / 03(3) 04(4) 03(3) 02(2) 04(4) 02(2) 04(4) 04(4) 04(4) 02(2) 04(4) 03(3) 03(3) 01(2) 01(2) 13(7) 01(2) 02(2) 02(2) 01(2) 02(2) 02(2) 02(2) 11(4) 21(5) 01(2) 01(2) 01(2) 02(2) 01(2) 41(6) 61(7) b1(10) 00(4) -- total 188 bits
[  bloc] 44 fffa a 4 fffe 8 fffd fff7 c fff6 3 fff6 6 4 ffff 1 0 fffc ffff 2 2 ffff 2 fffe 3 0 ffff 0 0 1 1 ffff ffff 2 ffff 0 0 0 0 1 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 
[iquant] 2a8 ffd6 46 24 fff2 30 ffe2 ffaf 60 ffa6 21 ff92 3c 30 fff1 19 0 ffc4 fff2 1c 1e ffe2 2c ffd2 36 0 ffdc 0 0 25 23 ffe0 ffdd 44 ffd8 0 0 0 0 2a 0 0 0 0 0 0 ffce 0 0 0 0 0 0 0 0 0 0 0 3e 0 0 0 0 0 
[   izz] 2a8 ffd6 30 ffe2 fff1 19 0 0 46 fff2 ffaf 30 0 ffdc 25 0 24 60 3c ffc4 0 23 0 0 ffa6 ff92 fff2 36 ffe0 0 0 0 21 1c ffd2 ffdd 2a 0 0 0 1e 2c 44 0 ffce 0 0 0 ffe2 ffd8 0 0 0 0 0 0 0 0 0 0 0 3e 0 0 
[  idct] da d3 ee da ce ec e7 df d8 d8 e4 e1 f3 ee cd e1 e7 d6 e6 dd cf e7 ee e4 d9 fb e8 d6 f4 e8 cc ee 97 82 a9 e4 e7 e4 e9 d3 82 9c 84 82 b3 e1 f4 e5 ff f4 dd ac 72 ac ff de ff f7 ff ff a1 74 cc f9 
* component mcu
[   mcu] db da da da da da da da dd dd dd dd dd dd dd dd db db db da da da da da dd dd dd dd dd dd dd dd db db db db db db db db dd dd dd dd dd dd dd dd db db dc dc dc dd dd dd de de de de de de de de db dc dc dd dd de de df de de de de de de de de dc dc dd dd de df e0 e0 de de de de de de de de dc dc dd de df e0 e1 e1 df df df df df df df df dc dc dd de e0 e1 e1 e2 df df df df df df df df e3 d6 db db d5 e7 ed da da d3 ee da ce ec e7 df e0 dd d2 e4 ef df da db d8 d8 e4 e1 f3 ee cd e1 d6 e3 ca e2 f1 ce d6 ea e7 d6 e6 dd cf e7 ee e4 d5 ea d4 df dc cc ea ea d9 fb e8 d6 f4 e8 cc ee e0 ea e3 e4 d9 e1 ea af 97 82 a9 e4 e7 e4 e9 d3 e5 da e1 e4 e6 e8 b9 71 82 9c 84 82 b3 e1 f4 e5 e4 d2 d9 da ee cd 84 9c ff f4 dd ac 72 ac ff de e8 d9 dc d4 ef b0 71 ff ff f7 ff ff a1 74 cc f9 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 00(2) -- total 5 bits
[  bloc] ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 
* component mcu
[   mcu] 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 12(6) 01(2) 11(4) 00(2) -- total 22 bits
[  bloc] fffe 0 2 ffff 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffea 0 16 fff1 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffea 0 f 0 0 0 0 0 16 0 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 81 80 7e 7c 7c 7e 80 81 82 80 7e 7d 7d 7e 80 82 83 81 7f 7e 7e 7f 81 83 83 81 7f 7e 7e 7f 81 83 81 80 7e 7c 7c 7e 80 81 7f 7d 7b 7a 7a 7b 7d 7f 7b 7a 78 77 77 78 7a 7b 79 78 76 75 75 76 78 79 
* component mcu
[   mcu] 81 81 80 80 7e 7e 7c 7c 7c 7c 7e 7e 80 80 81 81 81 81 80 80 7e 7e 7c 7c 7c 7c 7e 7e 80 80 81 81 82 82 80 80 7e 7e 7d 7d 7d 7d 7e 7e 80 80 82 82 82 82 80 80 7e 7e 7d 7d 7d 7d 7e 7e 80 80 82 82 83 83 81 81 7f 7f 7e 7e 7e 7e 7f 7f 81 81 83 83 83 83 81 81 7f 7f 7e 7e 7e 7e 7f 7f 81 81 83 83 83 83 81 81 7f 7f 7e 7e 7e 7e 7f 7f 81 81 83 83 83 83 81 81 7f 7f 7e 7e 7e 7e 7f 7f 81 81 83 83 81 81 80 80 7e 7e 7c 7c 7c 7c 7e 7e 80 80 81 81 81 81 80 80 7e 7e 7c 7c 7c 7c 7e 7e 80 80 81 81 7f 7f 7d 7d 7b 7b 7a 7a 7a 7a 7b 7b 7d 7d 7f 7f 7f 7f 7d 7d 7b 7b 7a 7a 7a 7a 7b 7b 7d 7d 7f 7f 7b 7b 7a 7a 78 78 77 77 77 77 78 78 7a 7a 7b 7b 7b 7b 7a 7a 78 78 77 77 77 77 78 78 7a 7a 7b 7b 79 79 78 78 76 76 75 75 75 75 76 76 78 78 79 79 79 79 78 78 76 76 75 75 75 75 76 76 78 78 79 79 

**************************************************************
*** mcu 64
** component Y
* bloc 0
[ DC/AC] 04(3) / 01(2) 02(2) 00(4) -- total 18 bits
[  bloc] 4c ffff fffe 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2f8 fff9 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2f8 fff9 0 0 0 0 0 0 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] db dc dc dc dd dd de de dc dc dc dd dd de de de dc dd dd dd de de df df dd dd de de df df e0 e0 de de df df e0 e0 e1 e1 df df e0 e0 e1 e1 e1 e2 e0 e0 e0 e1 e1 e2 e2 e2 e0 e0 e1 e1 e2 e2 e2 e3 
* bloc 1
[ DC/AC] 02(3) / 01(2) 01(2) 11(4) 00(4) -- total 20 bits
[  bloc] 4e ffff ffff 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 30c fff9 fff9 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 30c fff9 0 0 0 0 0 0 fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e1 e1 e1 e0 e0 e0 e0 e0 e1 e1 e1 e1 e0 e0 e0 e0 e1 e1 e1 e1 e1 e1 e1 e1 e0 e1 e1 e1 e1 e2 e2 e2 e0 e0 e1 e1 e2 e3 e3 e3 e0 e0 e1 e2 e3 e3 e4 e4 e0 e0 e1 e2 e3 e4 e5 e5 e0 e0 e1 e2 e3 e4 e5 e6 
* bloc 2
[ DC/AC] 01(3) / 11(4) 11(4) 11(4) 61(7) 00(4) -- total 31 bits
[  bloc] 4f 0 ffff 0 ffff 0 1 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 316 0 fff9 0 fff9 0 a 0 0 0 0 0 0 fff4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 316 0 0 a 0 0 0 0 fff9 fff9 0 fff4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] df e0 e2 e2 e1 e1 e3 e4 e0 e1 e2 e2 e2 e2 e3 e4 e1 e1 e1 e2 e2 e3 e3 e3 e3 e2 e1 e2 e3 e4 e3 e2 e5 e3 e1 e2 e4 e5 e3 e1 e7 e4 e1 e2 e5 e6 e3 e0 e9 e4 e0 e2 e6 e7 e3 df ea e4 e0 e2 e6 e8 e3 de 
* bloc 3
[ DC/AC] 01(3) / 01(2) 31(6) 00(4) -- total 18 bits
[  bloc] 50 ffff 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 320 fff9 0 0 0 fffa 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 320 fff9 fffa 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e2 e3 e4 e5 e5 e5 e5 e4 e2 e3 e4 e5 e5 e5 e5 e4 e2 e3 e4 e5 e5 e5 e5 e4 e2 e3 e4 e5 e5 e5 e5 e4 e2 e3 e4 e5 e5 e5 e5 e4 e2 e3 e4 e5 e5 e5 e5 e4 e2 e3 e4 e5 e5 e5 e5 e4 e2 e3 e4 e5 e5 e5 e5 e4 
* component mcu
[   mcu] db dc dc dc dd dd de de e1 e1 e1 e0 e0 e0 e0 e0 dc dc dc dd dd de de de e1 e1 e1 e1 e0 e0 e0 e0 dc dd dd dd de de df df e1 e1 e1 e1 e1 e1 e1 e1 dd dd de de df df e0 e0 e0 e1 e1 e1 e1 e2 e2 e2 de de df df e0 e0 e1 e1 e0 e0 e1 e1 e2 e3 e3 e3 df df e0 e0 e1 e1 e1 e2 e0 e0 e1 e2 e3 e3 e4 e4 e0 e0 e0 e1 e1 e2 e2 e2 e0 e0 e1 e2 e3 e4 e5 e5 e0 e0 e1 e1 e2 e2 e2 e3 e0 e0 e1 e2 e3 e4 e5 e6 df e0 e2 e2 e1 e1 e3 e4 e2 e3 e4 e5 e5 e5 e5 e4 e0 e1 e2 e2 e2 e2 e3 e4 e2 e3 e4 e5 e5 e5 e5 e4 e1 e1 e1 e2 e2 e3 e3 e3 e2 e3 e4 e5 e5 e5 e5 e4 e3 e2 e1 e2 e3 e4 e3 e2 e2 e3 e4 e5 e5 e5 e5 e4 e5 e3 e1 e2 e4 e5 e3 e1 e2 e3 e4 e5 e5 e5 e5 e4 e7 e4 e1 e2 e5 e6 e3 e0 e2 e3 e4 e5 e5 e5 e5 e4 e9 e4 e0 e2 e6 e7 e3 df e2 e3 e4 e5 e5 e5 e5 e4 ea e4 e0 e2 e6 e8 e3 de e2 e3 e4 e5 e5 e5 e5 e4 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 00(2) -- total 5 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 00(2) -- total 6 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 65
** component Y
* bloc 0
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 50 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 320 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 320 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 
* bloc 1
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 50 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 320 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 320 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 
* bloc 2
[ DC/AC] 01(3) / 11(4) 00(4) -- total 13 bits
[  bloc] 51 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 32a 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 32a 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 
* bloc 3
[ DC/AC] 01(3) / 11(4) 61(7) 00(4) -- total 21 bits
[  bloc] 52 0 ffff 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 334 0 fff9 0 0 0 0 0 0 fff7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 334 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 fff7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e4 e4 e4 e4 e4 e4 e4 e4 e6 e6 e6 e6 e6 e6 e6 e6 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e7 e7 e7 e7 e7 e7 e7 e7 e9 e9 e9 e9 e9 e9 e9 e9 
* component mcu
[   mcu] e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e6 e6 e6 e6 e6 e6 e6 e6 e5 e5 e5 e5 e5 e5 e5 e5 e7 e7 e7 e7 e7 e7 e7 e7 e5 e5 e5 e5 e5 e5 e5 e5 e7 e7 e7 e7 e7 e7 e7 e7 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e7 e7 e7 e7 e7 e7 e7 e7 e6 e6 e6 e6 e6 e6 e6 e6 e9 e9 e9 e9 e9 e9 e9 e9 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 66
** component Y
* bloc 0
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 52 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 334 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 334 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 
* bloc 1
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 52 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 334 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 334 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 
* bloc 2
[ DC/AC] 02(3) / 00(4) -- total 9 bits
[  bloc] 54 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 
* bloc 3
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 54 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 348 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 348 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea 
* component mcu
[   mcu] e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e9 e9 e9 e9 e9 e9 e9 e9 e8 e8 e8 e8 e8 e8 e8 e8 e9 e9 e9 e9 e9 e9 e9 e9 e8 e8 e8 e8 e8 e8 e8 e8 e9 e9 e9 e9 e9 e9 e9 e9 e8 e8 e8 e8 e8 e8 e8 e8 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 ea ea ea ea ea ea ea ea e9 e9 e9 e9 e9 e9 e9 e9 ea ea ea ea ea ea ea ea e9 e9 e9 e9 e9 e9 e9 e9 ea ea ea ea ea ea ea ea 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 67
** component Y
* bloc 0
[ DC/AC] 01(3) / 11(4) 00(4) -- total 13 bits
[  bloc] 53 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 33e 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 33e 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 
* bloc 1
[ DC/AC] 00(2) / 11(4) 01(2) 41(6) 00(4) -- total 21 bits
[  bloc] 53 0 ffff ffff 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 33e 0 fff9 fff7 0 0 0 0 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 33e 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 fff7 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e7 e7 e6 e5 e5 e4 e4 e3 e7 e7 e7 e6 e6 e6 e5 e5 e7 e7 e7 e8 e8 e8 e8 e8 e7 e7 e8 e9 e9 ea eb eb e8 e8 e8 e9 ea eb eb eb e8 e8 e9 e9 e9 e9 ea ea e9 e9 e9 e8 e8 e8 e8 e7 e9 e9 e9 e8 e7 e6 e6 e6 
* bloc 2
[ DC/AC] 02(3) / 11(4) 00(4) -- total 14 bits
[  bloc] 55 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 352 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 352 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb 
* bloc 3
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 55 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 352 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 352 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb 
* component mcu
[   mcu] e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e6 e5 e5 e4 e4 e3 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e6 e6 e6 e5 e5 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e7 e7 e8 e9 e9 ea eb eb e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e9 ea eb eb eb e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e9 e9 e9 e9 ea ea e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e8 e8 e8 e8 e7 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e8 e7 e6 e6 e6 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 68
** component Y
* bloc 0
[ DC/AC] 07(5) / 07(8) 04(4) 04(4) 15(11) 04(4) 03(3) 11(4) 02(2) 14(9) 02(2) 03(3) 01(2) 03(3) 03(3) 02(2) 41(6) 01(2) 02(2) 12(5) 01(2) 01(2) 02(2) 01(2) 71(8) 31(6) 01(2) 00(4) -- total 181 bits
[  bloc] fff9 62 fff8 a 0 14 fff3 5 0 1 2 0 fff7 2 fff9 1 fffc fffc 2 0 0 0 0 ffff ffff 3 0 2 1 1 2 ffff 0 0 0 0 0 0 0 1 0 0 0 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffba 2ae ffc8 5a 0 78 ff7e 2d 0 9 16 0 ffa6 18 ff97 19 ffc0 ffc4 1c 0 0 0 0 ffe9 ffee 4b 0 40 26 25 46 ffe0 0 0 0 0 0 0 0 2a 0 0 0 ffdd 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffba 2ae 78 ff7e ff97 19 40 26 ffc8 0 2d 18 ffc0 0 25 0 5a 0 ffa6 ffc4 4b 46 0 ffdd 9 0 1c ffee ffe0 0 32 0 16 0 ffe9 0 2a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f2 cd ff 9a 20 3b 1c 28 e4 de ec 6a 15 2f 25 f df ec cb 40 1e 22 25 0 e8 ed c6 34 2f 21 1b a ed ee dd 35 28 29 19 1b e9 ef f4 52 1e 2c 22 23 e9 e5 f5 a5 43 20 27 27 f1 d6 ea fb 7b 11 24 2d 
* bloc 1
[ DC/AC] 07(5) / 03(3) 04(4) 03(3) 02(2) 32(9) 21(5) 11(4) 41(6) 11(4) 00(4) -- total 74 bits
[  bloc] ffaa fffc fff2 5 fffe 0 0 0 2 0 0 1 0 1 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fca4 ffe4 ff9e 2d fff2 0 0 0 10 0 0 b 0 c 0 0 0 0 e 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fca4 ffe4 0 0 0 0 0 0 ff9e fff2 0 c 0 0 0 0 2d 10 0 0 0 0 0 0 0 b e 0 0 0 0 0 0 0 0 0 0 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f b 7 8 c f 10 f 1 0 1 4 a d c b 0 0 2 8 f 11 11 f 0 2 6 b 10 13 14 14 9 a b c d 11 14 17 1b 1b 1a 18 17 19 1d 21 27 29 2b 29 27 26 28 2b 26 2b 2f 30 2c 2a 2a 2b 
* bloc 2
[ DC/AC] 08(6) / 05(5) 05(5) 04(4) 05(5) 04(4) 02(2) 04(4) 05(5) 03(3) 02(2) 03(3) 04(4) 02(2) 11(4) 01(2) 01(2) 02(2) 02(2) 01(2) 31(6) 01(2) 01(2) 31(6) 01(2) 01(2) 41(6) 01(2) 01(2) 61(7) 00(4) -- total 183 bits
[  bloc] 4c 10 ffed fff5 16 fff6 2 fff7 10 fff9 fffd 7 fff8 2 0 ffff 1 1 fffd 3 ffff 0 0 0 ffff 1 ffff 0 0 0 ffff 1 ffff 0 0 0 0 1 ffff 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2f8 70 ff7b ff9d 9a ffc4 14 ffaf 80 ffc1 ffdf 4d ffb0 18 0 ffe7 10 f ffd6 2a fff1 0 0 0 ffee 19 ffdc 0 0 0 ffdd 20 ffdd 0 0 0 0 30 ffd8 2a 0 0 0 0 0 0 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2f8 70 ffc4 14 0 ffe7 0 0 ff7b 9a ffaf 18 10 ffdc 0 0 ff9d 80 ffb0 f 19 ffdd 0 0 ffc1 4d ffd6 ffee 20 0 0 0 ffdf 2a 0 ffdd 2a 0 0 0 fff1 0 0 ffd8 32 0 0 0 0 0 30 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ec f0 e3 f5 ea 6c e 2f dc fd ea da fd e9 92 58 f0 f8 e0 cb e4 fb ee da e8 e2 ea f2 e5 db eb ff ec eb f2 ec e1 ec f4 e7 f2 ee eb e1 de f1 fb ee da e0 ef fe fb eb e4 e9 f2 f7 eb e1 ea f1 ec e9 
* bloc 3
[ DC/AC] 06(4) / 02(2) 07(8) 06(7) 02(2) 03(3) 12(5) 01(2) 04(4) 03(3) 01(2) 01(2) 11(4) 11(4) 11(4) 01(2) 04(4) 02(2) 11(4) b1(10) 00(4) -- total 132 bits
[  bloc] 28 fffd ffb2 ffdb fffe 6 0 2 1 fff4 5 1 ffff 0 1 0 1 0 ffff 1 8 2 0 ffff 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 190 ffeb fdde feb3 fff2 24 0 12 8 ff94 37 b fff6 0 f 0 10 0 fff2 e 78 3c 0 ffe9 0 0 0 0 0 0 0 0 0 0 0 2d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 190 ffeb 24 0 f 0 0 0 fdde fff2 12 0 10 0 0 0 feb3 8 fff6 0 0 0 0 0 ff94 b fff2 0 0 0 0 0 37 e ffe9 0 0 0 0 0 78 0 0 0 0 0 0 0 3c 0 0 0 0 0 0 0 2d 0 0 0 0 0 0 0 
[  idct] 2b 21 20 28 29 20 22 2c 2d 1f 17 1b 1e 20 2e 3f bb ad a3 a5 a9 b0 c0 d2 f1 e9 e5 e7 e9 eb f2 fb ec e8 e7 e9 e9 e8 ea ed e7 e3 e0 de df e3 e7 eb f3 f1 ee eb ec f0 f5 f7 e7 ea ea e9 e8 e8 e7 e4 
* component mcu
[   mcu] f2 cd ff 9a 20 3b 1c 28 f b 7 8 c f 10 f e4 de ec 6a 15 2f 25 f 1 0 1 4 a d c b df ec cb 40 1e 22 25 0 0 0 2 8 f 11 11 f e8 ed c6 34 2f 21 1b a 0 2 6 b 10 13 14 14 ed ee dd 35 28 29 19 1b 9 a b c d 11 14 17 e9 ef f4 52 1e 2c 22 23 1b 1b 1a 18 17 19 1d 21 e9 e5 f5 a5 43 20 27 27 27 29 2b 29 27 26 28 2b f1 d6 ea fb 7b 11 24 2d 26 2b 2f 30 2c 2a 2a 2b ec f0 e3 f5 ea 6c e 2f 2b 21 20 28 29 20 22 2c dc fd ea da fd e9 92 58 2d 1f 17 1b 1e 20 2e 3f f0 f8 e0 cb e4 fb ee da bb ad a3 a5 a9 b0 c0 d2 e8 e2 ea f2 e5 db eb ff f1 e9 e5 e7 e9 eb f2 fb ec eb f2 ec e1 ec f4 e7 ec e8 e7 e9 e9 e8 ea ed f2 ee eb e1 de f1 fb ee e7 e3 e0 de df e3 e7 eb da e0 ef fe fb eb e4 e9 f3 f1 ee eb ec f0 f5 f7 f2 f7 eb e1 ea f1 ec e9 e7 ea ea e9 e8 e8 e7 e4 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 01(2) 01(2) 00(2) -- total 12 bits
[  bloc] 2 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 16 fff5 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 16 fff5 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 83 83 84 84 85 86 86 87 82 83 83 84 85 85 86 86 82 82 83 83 84 85 85 86 81 82 82 83 84 84 85 85 80 81 81 82 83 83 84 84 80 80 81 81 82 83 83 84 7f 80 80 81 82 82 83 83 7f 7f 80 80 81 82 82 83 
* component mcu
[   mcu] 83 83 83 83 84 84 84 84 85 85 86 86 86 86 87 87 83 83 83 83 84 84 84 84 85 85 86 86 86 86 87 87 82 82 83 83 83 83 84 84 85 85 85 85 86 86 86 86 82 82 83 83 83 83 84 84 85 85 85 85 86 86 86 86 82 82 82 82 83 83 83 83 84 84 85 85 85 85 86 86 82 82 82 82 83 83 83 83 84 84 85 85 85 85 86 86 81 81 82 82 82 82 83 83 84 84 84 84 85 85 85 85 81 81 82 82 82 82 83 83 84 84 84 84 85 85 85 85 80 80 81 81 81 81 82 82 83 83 83 83 84 84 84 84 80 80 81 81 81 81 82 82 83 83 83 83 84 84 84 84 80 80 80 80 81 81 81 81 82 82 83 83 83 83 84 84 80 80 80 80 81 81 81 81 82 82 83 83 83 83 84 84 7f 7f 80 80 80 80 81 81 82 82 82 82 83 83 83 83 7f 7f 80 80 80 80 81 81 82 82 82 82 83 83 83 83 7f 7f 7f 7f 80 80 80 80 81 81 82 82 82 82 83 83 7f 7f 7f 7f 80 80 80 80 81 81 82 82 82 82 83 83 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 01(2) 00(2) -- total 7 bits
[  bloc] 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7e 7e 7f 80 80 81 82 82 7e 7e 7f 80 80 81 82 82 7e 7e 7f 80 80 81 82 82 7e 7e 7f 80 80 81 82 82 7e 7e 7f 80 80 81 82 82 7e 7e 7f 80 80 81 82 82 7e 7e 7f 80 80 81 82 82 7e 7e 7f 80 80 81 82 82 
* component mcu
[   mcu] 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 

**************************************************************
*** mcu 69
** component Y
* bloc 0
[ DC/AC] 07(5) / 02(2) 04(4) 02(2) 01(2) 02(2) 01(2) 02(2) 12(5) 02(2) 02(2) 02(2) 01(2) 01(2) 21(5) 02(2) 02(2) 01(2) 11(4) 01(2) 01(2) 71(8) 01(2) 00(4) -- total 111 bits
[  bloc] ffae fffe fff2 3 1 3 ffff fffe 0 2 2 2 2 1 1 0 0 ffff fffe fffe ffff 0 1 1 1 0 0 0 0 0 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fccc fff2 ff9e 1b 7 12 fff6 ffee 0 12 16 16 14 c f 0 0 fff1 ffe4 ffe4 fff1 0 16 17 12 0 0 0 0 0 0 0 ffdd ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fccc fff2 12 fff6 f 0 0 0 ff9e 7 ffee c 0 0 0 0 1b 0 14 fff1 0 0 0 0 12 16 ffe4 12 0 0 0 0 16 ffe4 17 ffdd 0 0 0 0 fff1 16 ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e 10 16 19 13 a b 12 16 a 2 5 b e 10 13 b 4 2 8 b 9 7 8 6 b 12 16 11 c 11 1c 1c 19 18 1b 1b 1d 27 32 2c 21 1d 25 2d 28 1b 12 2b 27 28 2c 2b 22 1b 1a 2c 2e 2d 20 13 1c 43 6b 
* bloc 1
[ DC/AC] 06(4) / 05(5) 07(8) 05(5) 05(5) 01(2) 02(2) 02(2) 03(3) 03(3) 02(2) 04(4) 04(4) 02(2) 43(16) 04(4) 01(2) 22(8) 01(2) 01(2) 61(7) 02(2) 31(6) 91(9) 11(4) 00(4) -- total 186 bits
[  bloc] ffdb ffe3 ffae 1b 18 1 fffe 3 5 fffb fffe fff1 fff7 2 0 0 0 0 4 8 ffff 0 0 2 1 ffff 0 0 0 0 0 0 ffff fffd 0 0 0 1 0 0 0 0 0 0 0 0 0 1 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fe8e ff35 fdc2 f3 a8 6 ffec 1b 28 ffd3 ffea ff5b ffa6 18 0 0 0 0 38 70 fff1 0 0 2e 12 ffe7 0 0 0 0 0 0 ffdd ff9a 0 0 0 30 0 0 0 0 0 0 0 0 0 36 0 ffc3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fe8e ff35 6 ffec 0 0 0 0 fdc2 a8 1b 18 0 0 0 0 f3 28 ffa6 0 ffe7 0 0 0 ffd3 ff5b 38 12 0 0 0 0 ffea 70 2e ffdd 0 0 0 0 fff1 0 ff9a 0 0 0 0 0 0 0 30 36 0 0 0 0 0 0 0 ffc3 0 0 0 0 
[  idct] 6 e e 9 b 12 e 2 e f e f 15 1e 1f 1a 18 14 13 17 17 11 d d 1c 16 17 1e 1a e c 13 1f 20 1d 11 7 24 72 bd 2f 12 8 35 85 ca ea f1 11 57 ad e0 ec ea ec f1 bd d9 ee ec e5 e7 eb eb 
* bloc 2
[ DC/AC] 07(5) / 05(5) 05(5) 05(5) 05(5) 02(2) 01(2) 01(2) 05(5) 04(4) 04(4) 04(4) 01(2) 01(2) 31(6) 02(2) 02(2) 03(3) 22(8) 01(2) 82(15) 01(2) 21(5) 00(4) -- total 166 bits
[  bloc] 46 fff0 ffe5 ffed ffe9 fffe 1 ffff ffef fff2 fff7 fff8 1 1 0 0 0 1 2 fffd fffc 0 0 2 1 0 0 0 0 0 0 0 0 2 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2bc ff90 ff43 ff55 ff5f fff4 a fff7 ff78 ff82 ff9d ffa8 a c 0 0 0 f 1c ffd6 ffc4 0 0 2e 12 0 0 0 0 0 0 0 0 44 28 0 0 30 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2bc ff90 fff4 a 0 0 0 0 ff43 ff5f fff7 c 0 0 0 0 ff55 ff78 a f 0 0 0 0 ff82 ffa8 1c 12 0 0 0 0 ff9d ffd6 2e 0 0 0 0 0 ffc4 0 44 0 0 0 0 0 0 28 30 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 2a 20 22 41 7b b6 e0 f3 6b 86 b3 e1 ff ff f2 e1 f3 f7 fa f8 f2 eb e7 e5 ee ec e7 df d9 da e3 eb dc e3 ec f3 f5 f1 e9 e4 ff f8 ef ea ea ea e8 e6 e1 e0 e1 e4 e8 ea ea e9 ea eb ec ea e7 e5 e6 e7 
* bloc 3
[ DC/AC] 03(3) / 06(7) 05(5) 15(11) 06(7) 05(5) 04(4) 02(2) 21(5) 03(3) 03(3) 03(3) 02(2) 12(5) 72(12) 01(2) 21(5) 01(2) a1(9) 01(2) 00(4) -- total 158 bits
[  bloc] 40 25 10 0 ffea ffd8 11 c fffd 0 0 ffff 4 fffb fff9 2 0 fffd 0 0 0 0 0 0 0 2 1 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 280 103 70 0 ff66 ff10 aa 6c ffe8 0 0 fff5 28 ffc4 ff97 32 0 ffd3 0 0 0 0 0 0 0 32 24 0 0 ffdb ffdd 0 0 0 0 0 0 0 0 0 0 2b 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 280 103 ff10 aa ff97 32 0 0 70 ff66 6c ffc4 0 24 ffdb 22 0 ffe8 28 ffd3 32 ffdd 2b 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e4 d6 f0 e1 e7 e8 f4 cd e6 de ef e6 e8 eb f1 a7 e7 e8 ed ec ea f1 e8 6d e6 ed ea f0 ec f7 d7 39 e4 ec e7 f0 ed f9 ba 1b e4 e8 e7 ed ed f5 92 14 e9 e4 e9 e8 eb ee 6a 1b ed e2 ec e6 e9 e8 51 23 
* component mcu
[   mcu] e 10 16 19 13 a b 12 6 e e 9 b 12 e 2 16 a 2 5 b e 10 13 e f e f 15 1e 1f 1a b 4 2 8 b 9 7 8 18 14 13 17 17 11 d d 6 b 12 16 11 c 11 1c 1c 16 17 1e 1a e c 13 1c 19 18 1b 1b 1d 27 32 1f 20 1d 11 7 24 72 bd 2c 21 1d 25 2d 28 1b 12 2f 12 8 35 85 ca ea f1 2b 27 28 2c 2b 22 1b 1a 11 57 ad e0 ec ea ec f1 2c 2e 2d 20 13 1c 43 6b bd d9 ee ec e5 e7 eb eb 2a 20 22 41 7b b6 e0 f3 e4 d6 f0 e1 e7 e8 f4 cd 6b 86 b3 e1 ff ff f2 e1 e6 de ef e6 e8 eb f1 a7 f3 f7 fa f8 f2 eb e7 e5 e7 e8 ed ec ea f1 e8 6d ee ec e7 df d9 da e3 eb e6 ed ea f0 ec f7 d7 39 dc e3 ec f3 f5 f1 e9 e4 e4 ec e7 f0 ed f9 ba 1b ff f8 ef ea ea ea e8 e6 e4 e8 e7 ed ed f5 92 14 e1 e0 e1 e4 e8 ea ea e9 e9 e4 e9 e8 eb ee 6a 1b ea eb ec ea e7 e5 e6 e7 ed e2 ec e6 e9 e8 51 23 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 11(4) 00(2) -- total 9 bits
[  bloc] 2 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 16 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 16 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 85 85 85 85 85 85 85 85 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 83 83 83 83 83 83 83 83 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 
* component mcu
[   mcu] 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 70
** component Y
* bloc 0
[ DC/AC] 07(5) / 05(5) 04(4) 04(4) 05(5) 05(5) 04(4) 04(4) 05(5) 03(3) 03(3) 03(3) 03(3) 03(3) 02(2) 13(7) 13(7) 02(2) 11(4) 11(4) 03(3) 01(2) 01(2) 31(6) 02(2) 11(4) 01(2) 21(5) 01(2) 01(2) 11(4) 31(6) 01(2) 00(4) -- total 214 bits
[  bloc] ffc4 14 fff2 fff2 fff0 14 8 fff6 ffef 4 5 5 fffa fffa 2 0 fffc 0 5 3 0 ffff 0 1 4 1 ffff 0 0 0 1 2 0 ffff ffff 0 0 ffff ffff ffff 0 1 0 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fda8 8c ff9e ff82 ff90 78 50 ffa6 ff78 24 37 37 ffc4 ffb8 1e 0 ffc0 0 46 2a 0 ffe2 0 17 48 19 ffdc 0 0 0 23 40 0 ffde ffd8 0 0 ffd0 ffd8 ffd6 0 2b 0 0 0 ffbc ffce 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fda8 8c 78 50 1e 0 0 0 ff9e ff90 ffa6 ffb8 ffc0 ffdc 0 0 ff82 ff78 ffc4 0 19 23 2b 0 24 37 46 48 40 0 0 0 37 2a 17 0 ffd6 ffbc 0 0 0 0 ffde ffd8 ffce 0 0 0 ffe2 ffd8 ffd0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 0 e 16 5 28 3c 17 29 29 0 9 1a 18 1e 26 2f 0 23 3d 34 20 26 31 15 6a b7 71 22 28 2e 2f 24 ff bf 33 18 3f 27 23 39 df 4f 6 33 39 1f 28 25 b1 3d 26 33 17 1e 31 24 72 28 1c 1f 2b 37 24 2d 
* bloc 1
[ DC/AC] 03(3) / 02(2) 01(2) 00(4) -- total 17 bits
[  bloc] ffbd fffd ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd62 ffeb fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd62 ffeb 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 27 28 29 2a 2c 2d 2e 2f 28 28 29 2a 2c 2d 2e 2f 28 28 29 2b 2c 2e 2f 2f 28 29 2a 2b 2d 2e 2f 30 29 29 2a 2c 2d 2f 30 30 29 2a 2b 2c 2e 2f 30 31 2a 2a 2b 2d 2e 2f 30 31 2a 2a 2b 2d 2e 30 31 31 
* bloc 2
[ DC/AC] 03(3) / 03(3) 03(3) 02(2) 03(3) 03(3) 01(2) 02(2) 12(5) 02(2) 02(2) 01(2) 11(4) 31(6) 01(2) 41(6) 00(4) -- total 85 bits
[  bloc] ffb6 4 fffb 2 7 fffa 1 fffe 0 3 2 fffe 1 0 1 0 0 0 1 ffff 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd1c 1c ffdd 12 31 ffdc a ffee 0 1b 16 ffea a 0 f 0 0 0 e fff2 0 0 0 0 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd1c 1c ffdc a f 0 0 0 ffdd 31 ffee 0 0 0 0 0 12 0 a 0 0 0 0 0 1b ffea e 12 0 0 0 0 16 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 32 2a 27 2d 2f 27 1c 16 28 26 27 2a 24 14 7 2 1e 21 28 2b 20 d 0 0 1e 20 27 2e 2a 1d 12 10 24 20 22 2c 31 2d 26 23 29 20 1e 26 2f 2f 2a 28 27 22 22 29 2d 2b 29 2b 24 25 2a 30 2f 2b 2c 31 
* bloc 3
[ DC/AC] 04(3) / 03(3) 01(2) 13(7) 02(2) 02(2) 02(2) 11(4) 11(4) 11(4) 01(2) 11(4) 11(4) 00(4) -- total 70 bits
[  bloc] ffbe fffc ffff 0 fffc fffd fffe fffe 0 1 0 1 0 ffff ffff 0 ffff 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd6c ffe4 fff9 0 ffe4 ffee ffec ffee 0 9 0 b 0 fff4 fff1 0 fff0 0 e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd6c ffe4 ffee ffec fff1 0 0 0 fff9 ffe4 ffee fff4 fff0 0 0 0 0 0 0 0 0 0 0 0 9 b e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 16 2a 35 2f 2c 33 37 33 11 25 33 30 2e 34 36 31 10 23 31 31 30 33 34 2f 19 27 31 30 2f 31 32 2f 29 2f 32 2f 2c 2e 31 31 32 33 32 2e 2c 2c 2f 32 31 30 30 2f 2d 2c 2d 30 2c 2c 2d 30 30 2d 2c 2e 
* component mcu
[   mcu] 0 e 16 5 28 3c 17 29 27 28 29 2a 2c 2d 2e 2f 29 0 9 1a 18 1e 26 2f 28 28 29 2a 2c 2d 2e 2f 0 23 3d 34 20 26 31 15 28 28 29 2b 2c 2e 2f 2f 6a b7 71 22 28 2e 2f 24 28 29 2a 2b 2d 2e 2f 30 ff bf 33 18 3f 27 23 39 29 29 2a 2c 2d 2f 30 30 df 4f 6 33 39 1f 28 25 29 2a 2b 2c 2e 2f 30 31 b1 3d 26 33 17 1e 31 24 2a 2a 2b 2d 2e 2f 30 31 72 28 1c 1f 2b 37 24 2d 2a 2a 2b 2d 2e 30 31 31 32 2a 27 2d 2f 27 1c 16 16 2a 35 2f 2c 33 37 33 28 26 27 2a 24 14 7 2 11 25 33 30 2e 34 36 31 1e 21 28 2b 20 d 0 0 10 23 31 31 30 33 34 2f 1e 20 27 2e 2a 1d 12 10 19 27 31 30 2f 31 32 2f 24 20 22 2c 31 2d 26 23 29 2f 32 2f 2c 2e 31 31 29 20 1e 26 2f 2f 2a 28 32 33 32 2e 2c 2c 2f 32 27 22 22 29 2d 2b 29 2b 31 30 30 2f 2d 2c 2d 30 24 25 2a 30 2f 2b 2c 31 2c 2c 2d 30 30 2d 2c 2e 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 01(2) 00(2) -- total 9 bits
[  bloc] 5 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 37 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 37 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 85 85 86 87 87 88 88 89 85 85 86 87 87 88 88 89 85 85 86 87 87 88 88 89 85 85 86 87 87 88 88 89 85 85 86 87 87 88 88 89 85 85 86 87 87 88 88 89 85 85 86 87 87 88 88 89 85 85 86 87 87 88 88 89 
* component mcu
[   mcu] 85 85 85 85 86 86 87 87 87 87 88 88 88 88 89 89 85 85 85 85 86 86 87 87 87 87 88 88 88 88 89 89 85 85 85 85 86 86 87 87 87 87 88 88 88 88 89 89 85 85 85 85 86 86 87 87 87 87 88 88 88 88 89 89 85 85 85 85 86 86 87 87 87 87 88 88 88 88 89 89 85 85 85 85 86 86 87 87 87 87 88 88 88 88 89 89 85 85 85 85 86 86 87 87 87 87 88 88 88 88 89 89 85 85 85 85 86 86 87 87 87 87 88 88 88 88 89 89 85 85 85 85 86 86 87 87 87 87 88 88 88 88 89 89 85 85 85 85 86 86 87 87 87 87 88 88 88 88 89 89 85 85 85 85 86 86 87 87 87 87 88 88 88 88 89 89 85 85 85 85 86 86 87 87 87 87 88 88 88 88 89 89 85 85 85 85 86 86 87 87 87 87 88 88 88 88 89 89 85 85 85 85 86 86 87 87 87 87 88 88 88 88 89 89 85 85 85 85 86 86 87 87 87 87 88 88 88 88 89 89 85 85 85 85 86 86 87 87 87 87 88 88 88 88 89 89 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 01(2) 00(2) -- total 9 bits
[  bloc] fffe 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffea b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffea b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7f 7f 7e 7e 7d 7c 7c 7b 7f 7f 7e 7e 7d 7c 7c 7b 7f 7f 7e 7e 7d 7c 7c 7b 7f 7f 7e 7e 7d 7c 7c 7b 7f 7f 7e 7e 7d 7c 7c 7b 7f 7f 7e 7e 7d 7c 7c 7b 7f 7f 7e 7e 7d 7c 7c 7b 7f 7f 7e 7e 7d 7c 7c 7b 
* component mcu
[   mcu] 7f 7f 7f 7f 7e 7e 7e 7e 7d 7d 7c 7c 7c 7c 7b 7b 7f 7f 7f 7f 7e 7e 7e 7e 7d 7d 7c 7c 7c 7c 7b 7b 7f 7f 7f 7f 7e 7e 7e 7e 7d 7d 7c 7c 7c 7c 7b 7b 7f 7f 7f 7f 7e 7e 7e 7e 7d 7d 7c 7c 7c 7c 7b 7b 7f 7f 7f 7f 7e 7e 7e 7e 7d 7d 7c 7c 7c 7c 7b 7b 7f 7f 7f 7f 7e 7e 7e 7e 7d 7d 7c 7c 7c 7c 7b 7b 7f 7f 7f 7f 7e 7e 7e 7e 7d 7d 7c 7c 7c 7c 7b 7b 7f 7f 7f 7f 7e 7e 7e 7e 7d 7d 7c 7c 7c 7c 7b 7b 7f 7f 7f 7f 7e 7e 7e 7e 7d 7d 7c 7c 7c 7c 7b 7b 7f 7f 7f 7f 7e 7e 7e 7e 7d 7d 7c 7c 7c 7c 7b 7b 7f 7f 7f 7f 7e 7e 7e 7e 7d 7d 7c 7c 7c 7c 7b 7b 7f 7f 7f 7f 7e 7e 7e 7e 7d 7d 7c 7c 7c 7c 7b 7b 7f 7f 7f 7f 7e 7e 7e 7e 7d 7d 7c 7c 7c 7c 7b 7b 7f 7f 7f 7f 7e 7e 7e 7e 7d 7d 7c 7c 7c 7c 7b 7b 7f 7f 7f 7f 7e 7e 7e 7e 7d 7d 7c 7c 7c 7c 7b 7b 7f 7f 7f 7f 7e 7e 7e 7e 7d 7d 7c 7c 7c 7c 7b 7b 

**************************************************************
*** mcu 71
** component Y
* bloc 0
[ DC/AC] 04(3) / 03(3) 02(2) 00(4) -- total 21 bits
[  bloc] ffc8 fffb fffe 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fdd0 ffdd fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fdd0 ffdd 0 0 0 0 0 0 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 31 32 34 36 39 3b 3d 3e 32 33 34 37 39 3b 3d 3e 33 33 35 37 3a 3c 3e 3f 33 34 36 38 3b 3d 3f 40 34 35 37 39 3c 3e 40 41 35 36 38 3a 3d 3f 41 41 36 37 39 3b 3d 3f 41 42 36 37 39 3b 3e 40 42 42 
* bloc 1
[ DC/AC] 03(3) / 02(2) 01(2) 11(4) 01(2) 00(4) -- total 25 bits
[  bloc] ffce 2 ffff 0 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fe0c e fff9 0 7 fffa 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fe0c e fffa 0 0 0 0 0 fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 43 43 43 42 40 3e 3c 3b 43 43 43 42 41 3f 3d 3c 43 43 43 42 41 3f 3e 3c 43 43 43 43 42 40 3f 3e 43 43 43 43 42 41 40 3f 43 43 43 43 43 42 41 40 43 43 43 44 43 42 41 41 42 43 44 44 44 43 42 41 
* bloc 2
[ DC/AC] 04(3) / 03(3) 03(3) 00(4) -- total 23 bits
[  bloc] ffc6 fffb 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fdbc ffdd 1c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fdbc ffdd 0 0 0 0 0 0 1c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 36 37 39 3b 3e 40 41 42 36 36 38 3a 3d 3f 41 42 34 35 37 39 3b 3e 3f 40 32 33 35 37 3a 3c 3e 3f 30 31 33 35 38 3a 3c 3d 2f 30 31 34 36 38 3a 3b 2d 2e 30 32 35 37 39 39 2d 2d 2f 31 34 36 38 39 
* bloc 3
[ DC/AC] 03(3) / 03(3) 05(5) 03(3) 03(3) 03(3) 01(2) 03(3) 02(2) 02(2) 11(4) 02(2) 01(2) 00(4) -- total 73 bits
[  bloc] ffc2 6 10 fffb fffa 4 ffff fffc 2 2 0 ffff 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd94 2a 70 ffd3 ffd6 18 fff6 ffdc 10 12 0 fff5 14 c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd94 2a 18 fff6 0 0 0 0 70 ffd6 ffdc c 0 0 0 0 ffd3 10 14 0 0 0 0 0 12 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 41 40 3f 40 42 43 43 42 3f 3f 3f 40 41 40 3e 3d 3e 3f 40 40 3f 3d 3a 38 3c 3e 40 3f 3d 3a 38 38 3b 3c 3c 39 34 33 34 37 3a 39 33 2b 23 22 28 2e 39 34 28 19 d d 16 1f 39 31 20 c 0 0 7 12 
* component mcu
[   mcu] 31 32 34 36 39 3b 3d 3e 43 43 43 42 40 3e 3c 3b 32 33 34 37 39 3b 3d 3e 43 43 43 42 41 3f 3d 3c 33 33 35 37 3a 3c 3e 3f 43 43 43 42 41 3f 3e 3c 33 34 36 38 3b 3d 3f 40 43 43 43 43 42 40 3f 3e 34 35 37 39 3c 3e 40 41 43 43 43 43 42 41 40 3f 35 36 38 3a 3d 3f 41 41 43 43 43 43 43 42 41 40 36 37 39 3b 3d 3f 41 42 43 43 43 44 43 42 41 41 36 37 39 3b 3e 40 42 42 42 43 44 44 44 43 42 41 36 37 39 3b 3e 40 41 42 41 40 3f 40 42 43 43 42 36 36 38 3a 3d 3f 41 42 3f 3f 3f 40 41 40 3e 3d 34 35 37 39 3b 3e 3f 40 3e 3f 40 40 3f 3d 3a 38 32 33 35 37 3a 3c 3e 3f 3c 3e 40 3f 3d 3a 38 38 30 31 33 35 38 3a 3c 3d 3b 3c 3c 39 34 33 34 37 2f 30 31 34 36 38 3a 3b 3a 39 33 2b 23 22 28 2e 2d 2e 30 32 35 37 39 39 39 34 28 19 d d 16 1f 2d 2d 2f 31 34 36 38 39 39 31 20 c 0 0 7 12 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 01(2) 00(2) -- total 8 bits
[  bloc] 4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2c b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2c b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 87 87 87 86 85 84 84 84 87 87 87 86 85 84 84 84 87 87 87 86 85 84 84 84 87 87 87 86 85 84 84 84 87 87 87 86 85 84 84 84 87 87 87 86 85 84 84 84 87 87 87 86 85 84 84 84 87 87 87 86 85 84 84 84 
* component mcu
[   mcu] 87 87 87 87 87 87 86 86 85 85 84 84 84 84 84 84 87 87 87 87 87 87 86 86 85 85 84 84 84 84 84 84 87 87 87 87 87 87 86 86 85 85 84 84 84 84 84 84 87 87 87 87 87 87 86 86 85 85 84 84 84 84 84 84 87 87 87 87 87 87 86 86 85 85 84 84 84 84 84 84 87 87 87 87 87 87 86 86 85 85 84 84 84 84 84 84 87 87 87 87 87 87 86 86 85 85 84 84 84 84 84 84 87 87 87 87 87 87 86 86 85 85 84 84 84 84 84 84 87 87 87 87 87 87 86 86 85 85 84 84 84 84 84 84 87 87 87 87 87 87 86 86 85 85 84 84 84 84 84 84 87 87 87 87 87 87 86 86 85 85 84 84 84 84 84 84 87 87 87 87 87 87 86 86 85 85 84 84 84 84 84 84 87 87 87 87 87 87 86 86 85 85 84 84 84 84 84 84 87 87 87 87 87 87 86 86 85 85 84 84 84 84 84 84 87 87 87 87 87 87 86 86 85 85 84 84 84 84 84 84 87 87 87 87 87 87 86 86 85 85 84 84 84 84 84 84 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 00(2) -- total 5 bits
[  bloc] ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 
* component mcu
[   mcu] 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 

**************************************************************
*** mcu 72
** component Y
* bloc 0
[ DC/AC] 02(3) / 03(3) 01(2) 11(4) 00(4) -- total 23 bits
[  bloc] ffc5 5 1 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fdb2 23 7 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fdb2 23 0 0 0 0 0 0 7 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 3c 3b 3a 38 37 35 34 33 3c 3b 3a 38 36 35 33 33 3c 3b 3a 38 36 34 33 32 3c 3b 3a 38 35 33 32 31 3c 3b 3a 37 35 32 31 30 3d 3c 3a 37 34 32 30 2f 3d 3c 39 37 34 31 2f 2e 3d 3c 39 37 33 31 2e 2d 
* bloc 1
[ DC/AC] 04(3) / 02(2) 02(2) 11(4) 01(2) 01(2) 01(2) 00(4) -- total 33 bits
[  bloc] ffba 2 2 0 ffff ffff 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd44 e e 0 fff9 fffa a 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd44 e fffa a 0 0 0 0 e fff9 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 2e 2c 29 29 2b 2c 2b 2a 2e 2b 29 29 2b 2b 2a 29 2d 2b 29 29 2a 2b 29 27 2c 2a 29 29 2a 2a 27 25 2b 29 28 29 2a 29 25 22 2a 29 28 29 2a 28 24 20 29 28 28 29 29 27 22 1e 29 28 28 29 29 27 22 1d 
* bloc 2
[ DC/AC] 03(3) / 02(2) 03(3) 12(5) 21(5) 00(4) -- total 33 bits
[  bloc] ffbf 2 4 0 2 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd76 e 1c 0 e 0 0 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd76 e 0 0 0 0 0 0 1c e 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 3b 39 36 33 30 2f 30 30 3a 38 35 32 30 2f 2f 2f 37 36 33 31 2f 2f 2e 2e 33 33 31 30 2f 2e 2d 2d 2f 2f 2f 2f 2e 2d 2c 2c 2b 2c 2d 2d 2d 2c 2b 2a 28 2a 2b 2c 2c 2c 2a 29 27 28 2a 2c 2c 2b 2a 29 
* bloc 3
[ DC/AC] 03(3) / 02(2) 02(2) 01(2) 01(2) 21(5) 01(2) 00(4) -- total 33 bits
[  bloc] ffb8 3 2 ffff ffff 0 0 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd30 15 e fff7 fff9 0 0 fff7 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd30 15 0 0 0 0 0 0 e fff9 fff7 0 0 0 0 0 fff7 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 29 29 2a 2a 28 26 23 21 29 29 2a 2a 29 26 24 23 29 29 2a 2a 29 27 26 25 29 29 29 29 28 27 27 26 2a 29 28 27 26 26 25 25 2a 29 27 25 23 23 22 23 2b 29 26 23 20 1f 1f 1f 2b 29 25 21 1f 1d 1d 1d 
* component mcu
[   mcu] 3c 3b 3a 38 37 35 34 33 2e 2c 29 29 2b 2c 2b 2a 3c 3b 3a 38 36 35 33 33 2e 2b 29 29 2b 2b 2a 29 3c 3b 3a 38 36 34 33 32 2d 2b 29 29 2a 2b 29 27 3c 3b 3a 38 35 33 32 31 2c 2a 29 29 2a 2a 27 25 3c 3b 3a 37 35 32 31 30 2b 29 28 29 2a 29 25 22 3d 3c 3a 37 34 32 30 2f 2a 29 28 29 2a 28 24 20 3d 3c 39 37 34 31 2f 2e 29 28 28 29 29 27 22 1e 3d 3c 39 37 33 31 2e 2d 29 28 28 29 29 27 22 1d 3b 39 36 33 30 2f 30 30 29 29 2a 2a 28 26 23 21 3a 38 35 32 30 2f 2f 2f 29 29 2a 2a 29 26 24 23 37 36 33 31 2f 2f 2e 2e 29 29 2a 2a 29 27 26 25 33 33 31 30 2f 2e 2d 2d 29 29 29 29 28 27 27 26 2f 2f 2f 2f 2e 2d 2c 2c 2a 29 28 27 26 26 25 25 2b 2c 2d 2d 2d 2c 2b 2a 2a 29 27 25 23 23 22 23 28 2a 2b 2c 2c 2c 2a 29 2b 29 26 23 20 1f 1f 1f 27 28 2a 2c 2c 2b 2a 29 2b 29 25 21 1f 1d 1d 1d 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 41(6) 00(2) -- total 13 bits
[  bloc] 6 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 42 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 42 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 86 87 89 8b 8b 89 87 86 86 87 89 8b 8b 89 87 86 86 87 89 8b 8b 89 87 86 86 87 89 8b 8b 89 87 86 86 87 89 8b 8b 89 87 86 86 87 89 8b 8b 89 87 86 86 87 89 8b 8b 89 87 86 86 87 89 8b 8b 89 87 86 
* component mcu
[   mcu] 86 86 87 87 89 89 8b 8b 8b 8b 89 89 87 87 86 86 86 86 87 87 89 89 8b 8b 8b 8b 89 89 87 87 86 86 86 86 87 87 89 89 8b 8b 8b 8b 89 89 87 87 86 86 86 86 87 87 89 89 8b 8b 8b 8b 89 89 87 87 86 86 86 86 87 87 89 89 8b 8b 8b 8b 89 89 87 87 86 86 86 86 87 87 89 89 8b 8b 8b 8b 89 89 87 87 86 86 86 86 87 87 89 89 8b 8b 8b 8b 89 89 87 87 86 86 86 86 87 87 89 89 8b 8b 8b 8b 89 89 87 87 86 86 86 86 87 87 89 89 8b 8b 8b 8b 89 89 87 87 86 86 86 86 87 87 89 89 8b 8b 8b 8b 89 89 87 87 86 86 86 86 87 87 89 89 8b 8b 8b 8b 89 89 87 87 86 86 86 86 87 87 89 89 8b 8b 8b 8b 89 89 87 87 86 86 86 86 87 87 89 89 8b 8b 8b 8b 89 89 87 87 86 86 86 86 87 87 89 89 8b 8b 8b 8b 89 89 87 87 86 86 86 86 87 87 89 89 8b 8b 8b 8b 89 89 87 87 86 86 86 86 87 87 89 89 8b 8b 8b 8b 89 89 87 87 86 86 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 00(2) -- total 5 bits
[  bloc] fffe 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffea 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffea 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 
* component mcu
[   mcu] 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 

**************************************************************
*** mcu 73
** component Y
* bloc 0
[ DC/AC] 03(3) / 02(2) 05(5) 02(2) 03(3) 03(3) 02(2) 02(2) 01(2) 03(3) 01(2) 02(2) 02(2) 01(2) 01(2) 32(9) 01(2) 00(4) -- total 88 bits
[  bloc] ffb2 fffe 11 2 fffa 5 2 fffe 1 fffc 1 2 fffd ffff 1 0 0 0 2 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fcf4 fff2 77 12 ffd6 1e 14 ffee 8 ffdc b 16 ffe2 fff4 f 0 0 0 1c fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fcf4 fff2 1e 14 f 0 0 0 77 ffd6 ffee fff4 0 0 0 0 12 8 ffe2 0 0 0 0 0 ffdc 16 1c 0 0 0 0 0 b fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 2c 29 2b 32 36 36 38 3c 28 26 2a 33 38 36 36 38 24 21 24 2d 34 35 36 39 24 1b 16 1c 23 29 30 37 29 18 8 5 a 12 1c 25 2b 17 2 0 0 1 7 d 24 14 7 5 8 7 5 5 1a 11 e 15 1b 18 10 b 
* bloc 1
[ DC/AC] 05(3) / 05(5) 06(7) 04(4) 04(4) 01(2) 01(2) 02(2) 04(4) 04(4) 04(4) 03(3) 01(2) 01(2) 42(10) 12(5) 22(8) 01(2) 82(15) 01(2) 21(5) 00(4) -- total 155 bits
[  bloc] ffcc ffec 25 c fff7 ffff ffff 3 fff2 f 8 fff9 1 ffff 0 0 0 0 fffe 0 3 0 0 fffe 1 0 0 0 0 0 0 0 0 fffe 1 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fdf8 ff74 103 6c ffc1 fffa fff6 1b ff90 87 58 ffb3 a fff4 0 0 0 0 ffe4 0 2d 0 0 ffd2 12 0 0 0 0 0 0 0 0 ffbc 28 0 0 ffd0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fdf8 ff74 fffa fff6 0 0 0 0 103 ffc1 1b fff4 0 0 0 0 6c ff90 a 0 0 0 0 0 87 ffb3 ffe4 12 0 0 0 0 58 0 ffd2 0 0 0 0 0 2d 0 ffbc 0 0 0 0 0 0 28 ffd0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 41 58 7e a5 c2 d3 da dc 43 39 2c 26 35 5e 91 b6 31 37 3a 34 29 25 2b 34 2d 3a 48 4d 46 39 30 2b 2f 2e 2e 31 37 3c 40 41 13 17 21 2f 3a 3a 32 29 0 2 e 1e 2e 39 3e 3f 3 9 12 17 1b 1e 22 25 
* bloc 2
[ DC/AC] 07(5) / 05(5) 07(8) 04(4) 05(5) 06(7) 05(5) 02(2) 04(4) 02(2) 02(2) 03(3) 05(5) 04(4) 04(4) 02(2) 02(2) 02(2) 03(3) 01(2) 01(2) 22(8) 03(3) 21(5) 11(4) 12(5) 02(2) 81(9) 01(2) 01(2) 11(4) 01(2) 41(6) 00(4) -- total 227 bits
[  bloc] d 15 ffbc fff7 18 ffd8 fff0 fffe fff8 2 fffe fff9 13 fff8 fff7 fffd fffe fffe 4 1 ffff 0 0 fffe 4 0 0 ffff 0 1 0 fffe 3 0 0 0 0 0 0 0 0 1 1 1 0 ffff 1 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 82 93 fe24 ffaf a8 ff10 ff60 ffee ffc0 12 ffea ffb3 be ffa0 ff79 ffb5 ffe0 ffe2 38 e fff1 0 0 ffd2 48 0 0 ffe0 0 25 0 ffc0 69 0 0 0 0 0 0 0 0 2b 22 23 0 ffbc 32 0 0 0 0 ffc0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 82 93 ff10 ff60 ff79 ffb5 ffe0 0 fe24 a8 ffee ffa0 ffe0 0 25 22 ffaf ffc0 be ffe2 0 0 2b 23 12 ffb3 38 48 ffc0 0 0 0 ffea e ffd2 69 0 ffbc 0 0 fff1 0 0 0 32 ffc0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 1b 7b 8b 0 25 21 0 18 1f 80 e6 75 b 2 2e 17 24 a5 f5 d3 6d 12 9 18 35 d0 cc e3 ea 7f f 6 55 df d5 e5 ea e6 99 23 71 e0 e5 e6 c9 e6 eb a1 8b e2 da d8 d8 cb d6 f4 a1 e0 d7 ce e5 db cf d7 
* bloc 3
[ DC/AC] 07(5) / 05(5) 04(4) 04(4) 05(5) 04(4) 02(2) 04(4) 04(4) 03(3) 02(2) 03(3) 04(4) 03(3) 01(2) 21(5) 02(2) 02(2) 01(2) 11(4) 01(2) 11(4) 51(7) 01(2) 01(2) 41(6) 01(2) 61(7) 00(4) -- total 175 bits
[  bloc] ffae 15 fff1 a ffe7 f 3 fff5 f fff9 2 fffa 8 fffc 1 0 0 1 fffe 3 ffff 0 ffff 1 0 ffff 0 0 0 0 0 1 ffff 1 0 0 0 0 1 ffff 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fccc 93 ff97 5a ff51 5a 1e ff9d 78 ffc1 16 ffbe 50 ffd0 f 0 0 f ffe4 2a fff1 0 ffea 17 0 ffe7 0 0 0 0 0 20 ffdd 22 0 0 0 0 28 ffd6 0 0 0 0 0 0 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fccc 93 5a 1e f 0 0 0 ff97 ff51 ff9d ffd0 0 0 0 0 5a 78 50 f ffe7 0 0 0 ffc1 ffbe ffe4 0 20 0 0 0 16 2a 17 ffdd ffd6 0 0 0 fff1 ffea 22 28 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 1b 13 b 6 2 2 f 1e 3 17 22 1a 11 12 10 a 17 9 6 13 1a 13 e 12 1d d 5 b c 7 b 17 6 19 22 16 6 3 5 5 42 12 0 f 1a 6 0 a b6 54 6 4 12 6 1 e f0 d4 7b e 0 6 f 0 
* component mcu
[   mcu] 2c 29 2b 32 36 36 38 3c 41 58 7e a5 c2 d3 da dc 28 26 2a 33 38 36 36 38 43 39 2c 26 35 5e 91 b6 24 21 24 2d 34 35 36 39 31 37 3a 34 29 25 2b 34 24 1b 16 1c 23 29 30 37 2d 3a 48 4d 46 39 30 2b 29 18 8 5 a 12 1c 25 2f 2e 2e 31 37 3c 40 41 2b 17 2 0 0 1 7 d 13 17 21 2f 3a 3a 32 29 24 14 7 5 8 7 5 5 0 2 e 1e 2e 39 3e 3f 1a 11 e 15 1b 18 10 b 3 9 12 17 1b 1e 22 25 1b 7b 8b 0 25 21 0 18 1b 13 b 6 2 2 f 1e 1f 80 e6 75 b 2 2e 17 3 17 22 1a 11 12 10 a 24 a5 f5 d3 6d 12 9 18 17 9 6 13 1a 13 e 12 35 d0 cc e3 ea 7f f 6 1d d 5 b c 7 b 17 55 df d5 e5 ea e6 99 23 6 19 22 16 6 3 5 5 71 e0 e5 e6 c9 e6 eb a1 42 12 0 f 1a 6 0 a 8b e2 da d8 d8 cb d6 f4 b6 54 6 4 12 6 1 e a1 e0 d7 ce e5 db cf d7 f0 d4 7b e 0 6 f 0 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 11(4) 00(2) -- total 11 bits
[  bloc] 3 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 21 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 21 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 84 84 84 84 84 84 84 84 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 82 82 82 82 82 82 82 82 
* component mcu
[   mcu] 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 00(2) -- total 6 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 74
** component Y
* bloc 0
[ DC/AC] 07(5) / 06(7) 07(8) 01(2) 04(4) 01(2) 02(2) 04(4) 05(5) 02(2) 02(2) 03(3) 02(2) 02(2) 21(5) 02(2) 04(4) 02(2) 21(5) 02(2) 01(2) 01(2) 41(6) 12(5) 01(2) 41(6) 71(8) 00(4) -- total 173 bits
[  bloc] a ffe0 41 ffff 9 1 fffd fff8 1a fffe fffd fffb 3 2 0 0 ffff fffe 9 fffe 0 0 ffff fffd 1 1 0 0 0 0 ffff 0 2 ffff 0 0 0 0 ffff 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 64 ff20 1c7 fff7 3f 6 ffe2 ffb8 d0 ffee ffdf ffc9 1e 18 0 0 fff0 ffe2 7e ffe4 0 0 ffea ffbb 12 19 0 0 0 0 ffdd 0 46 ffde 0 0 0 0 ffd8 0 0 0 0 0 0 0 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 64 ff20 6 ffe2 0 0 0 0 1c7 3f ffb8 18 fff0 0 0 0 fff7 d0 1e ffe2 19 ffdd 0 0 ffee ffc9 7e 12 0 0 0 0 ffdf ffe4 ffbb 46 0 0 0 0 0 ffea ffde ffd8 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] dc d8 ca d1 e2 d0 c2 d6 cc e8 e5 c9 c5 d2 d4 ce 74 9b cf e3 d7 cf d2 d0 27 36 78 bc d5 dd d8 c0 2e 28 33 4b 7e cc e6 bf 3e 38 31 29 34 6d b8 e3 32 37 42 48 35 28 5f b6 30 40 3f 40 48 38 2b 3a 
* bloc 1
[ DC/AC] 06(4) / 02(2) 21(5) 51(7) 11(4) 61(7) 01(2) 00(4) -- total 48 bits
[  bloc] 40 2 0 0 1 0 0 0 0 0 ffff 0 ffff 0 0 0 0 0 0 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 280 e 0 0 7 0 0 0 0 0 fff5 0 fff6 0 0 0 0 0 0 fff2 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 280 e 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 fff6 0 0 0 0 0 0 0 0 0 0 0 0 0 fff5 fff2 0 0 0 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d0 d1 d2 d3 d2 d0 ce cc d4 d4 d3 d1 ce cc c9 c8 d9 d7 d5 d2 d0 ce cd cd d3 d2 d0 cf cf d0 d1 d3 ce cd cb ca ca cc ce cf d6 d5 d3 d1 cf ce ce ce d7 d7 d6 d6 d4 d2 d1 d0 c9 cb cd cf d0 cf ce cd 
* bloc 2
[ DC/AC] 08(6) / 05(5) 04(4) 13(7) 02(2) 13(7) 02(2) 81(9) 21(5) 00(4) -- total 80 bits
[  bloc] ffba ffee d 0 7 fffe 0 fffc 3 0 0 0 0 0 0 0 0 ffff 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd44 ff82 5b 0 31 fff4 0 ffdc 18 0 0 0 0 0 0 0 0 fff1 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd44 ff82 fff4 0 0 0 0 0 5b 31 ffdc 0 0 0 0 0 0 18 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 28 32 3f 45 43 3d 39 37 20 28 33 3b 3d 3b 37 35 1b 20 29 34 3d 40 3e 3c 14 17 1e 2b 38 41 42 40 8 9 f 1c 2b 37 3d 3e 4 6 b 15 23 31 3b 3f 4 7 c 14 1e 2b 39 41 0 3 8 d 15 21 31 3d 
* bloc 3
[ DC/AC] 07(5) / 07(8) 05(5) 02(2) 04(4) 04(4) 03(3) 05(5) 04(4) 02(2) 12(5) 03(3) 04(4) 02(2) 12(5) 03(3) 02(2) 02(2) 31(6) 02(2) 03(3) 11(4) 31(6) 81(9) b1(10) 01(2) 61(7) 00(4) -- total 196 bits
[  bloc] d ffbf 1f 3 c fff8 4 ffec a 2 0 2 5 fff8 fffe 0 2 fffb 2 2 0 0 0 1 2 fffc 0 1 0 0 0 ffff 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 ffff 1 0 0 0 0 0 0 ffff 0 0 0 
[iquant] 82 fe39 d9 1b 54 ffd0 28 ff4c 50 12 0 16 32 ffa0 ffe2 0 20 ffb5 1c 1c 0 0 0 17 24 ff9c 0 20 0 0 0 ffe0 0 0 0 0 0 0 0 0 ffca 0 0 0 0 0 0 0 0 0 0 0 ffc0 26 0 0 0 0 0 0 ffc7 0 0 0 
[   izz] 82 fe39 ffd0 28 ffe2 0 20 0 d9 54 ff4c ffa0 20 0 0 0 1b 50 32 ffb5 ff9c 0 0 0 12 16 1c 24 ffe0 ffca 0 26 0 1c 17 0 0 0 ffc0 0 0 0 0 0 0 0 0 ffc7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 4f bf dd c8 ca d1 d4 c6 3e 5d d5 c8 db da cd d3 2f 26 87 de c9 e7 bf dc 38 2d 38 bc c2 d5 c9 d4 48 2a 30 57 d0 c3 da cb 42 24 39 24 a1 df cb d3 37 36 33 2b 54 db c8 d4 3a 47 3a 26 3a 9c e8 c5 
* component mcu
[   mcu] dc d8 ca d1 e2 d0 c2 d6 d0 d1 d2 d3 d2 d0 ce cc cc e8 e5 c9 c5 d2 d4 ce d4 d4 d3 d1 ce cc c9 c8 74 9b cf e3 d7 cf d2 d0 d9 d7 d5 d2 d0 ce cd cd 27 36 78 bc d5 dd d8 c0 d3 d2 d0 cf cf d0 d1 d3 2e 28 33 4b 7e cc e6 bf ce cd cb ca ca cc ce cf 3e 38 31 29 34 6d b8 e3 d6 d5 d3 d1 cf ce ce ce 32 37 42 48 35 28 5f b6 d7 d7 d6 d6 d4 d2 d1 d0 30 40 3f 40 48 38 2b 3a c9 cb cd cf d0 cf ce cd 28 32 3f 45 43 3d 39 37 4f bf dd c8 ca d1 d4 c6 20 28 33 3b 3d 3b 37 35 3e 5d d5 c8 db da cd d3 1b 20 29 34 3d 40 3e 3c 2f 26 87 de c9 e7 bf dc 14 17 1e 2b 38 41 42 40 38 2d 38 bc c2 d5 c9 d4 8 9 f 1c 2b 37 3d 3e 48 2a 30 57 d0 c3 da cb 4 6 b 15 23 31 3b 3f 42 24 39 24 a1 df cb d3 4 7 c 14 1e 2b 39 41 37 36 33 2b 54 db c8 d4 0 3 8 d 15 21 31 3d 3a 47 3a 26 3a 9c e8 c5 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 01(2) 01(2) 00(2) -- total 12 bits
[  bloc] 1 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] b b fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] b b 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 81 81 81 80 7f 7e 7e 7e 82 81 81 80 7f 7f 7e 7e 82 82 81 81 80 7f 7f 7e 83 83 82 81 81 80 7f 7f 84 83 83 82 81 81 80 80 84 84 84 83 82 81 81 81 85 85 84 83 83 82 81 81 85 85 84 84 83 82 82 81 
* component mcu
[   mcu] 81 81 81 81 81 81 80 80 7f 7f 7e 7e 7e 7e 7e 7e 81 81 81 81 81 81 80 80 7f 7f 7e 7e 7e 7e 7e 7e 82 82 81 81 81 81 80 80 7f 7f 7f 7f 7e 7e 7e 7e 82 82 81 81 81 81 80 80 7f 7f 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 81 81 80 80 7f 7f 7f 7f 7e 7e 82 82 82 82 81 81 81 81 80 80 7f 7f 7f 7f 7e 7e 83 83 83 83 82 82 81 81 81 81 80 80 7f 7f 7f 7f 83 83 83 83 82 82 81 81 81 81 80 80 7f 7f 7f 7f 84 84 83 83 83 83 82 82 81 81 81 81 80 80 80 80 84 84 83 83 83 83 82 82 81 81 81 81 80 80 80 80 84 84 84 84 84 84 83 83 82 82 81 81 81 81 81 81 84 84 84 84 84 84 83 83 82 82 81 81 81 81 81 81 85 85 85 85 84 84 83 83 83 83 82 82 81 81 81 81 85 85 85 85 84 84 83 83 83 83 82 82 81 81 81 81 85 85 85 85 84 84 84 84 83 83 82 82 82 82 81 81 85 85 85 85 84 84 84 84 83 83 82 82 82 82 81 81 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 01(2) 00(2) -- total 7 bits
[  bloc] 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7e 7e 7f 80 80 81 82 82 7e 7e 7f 80 80 81 82 82 7e 7e 7f 80 80 81 82 82 7e 7e 7f 80 80 81 82 82 7e 7e 7f 80 80 81 82 82 7e 7e 7f 80 80 81 82 82 7e 7e 7f 80 80 81 82 82 7e 7e 7f 80 80 81 82 82 
* component mcu
[   mcu] 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 

**************************************************************
*** mcu 75
** component Y
* bloc 0
[ DC/AC] 06(4) / 11(4) 00(4) -- total 19 bits
[  bloc] 3e 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 26c 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 26c 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf 
* bloc 1
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 3e 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 26c 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 26c 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf 
* bloc 2
[ DC/AC] 02(3) / 11(4) 00(4) -- total 14 bits
[  bloc] 40 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 280 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 280 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 
* bloc 3
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 40 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 280 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 280 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 
* component mcu
[   mcu] cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 00(2) -- total 5 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 76
** component Y
* bloc 0
[ DC/AC] 04(3) / 41(6) 00(4) -- total 18 bits
[  bloc] 32 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1f4 0 0 0 0 fffa 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1f4 0 fffa 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] be be bf bf bf bf be be be be bf bf bf bf be be be be bf bf bf bf be be be be bf bf bf bf be be be be bf bf bf bf be be be be bf bf bf bf be be be be bf bf bf bf be be be be bf bf bf bf be be 
* bloc 1
[ DC/AC] 03(3) / 05(5) 05(5) 02(2) 05(5) 03(3) 02(2) 03(3) 03(3) 01(2) 12(5) 04(4) 04(4) 02(2) 12(5) 12(5) 01(2) 31(6) 03(3) 03(3) 01(2) 51(7) 51(7) 02(2) 02(2) 51(7) 41(6) 01(2) 71(8) 00(4) -- total 186 bits
[  bloc] 39 ffed ffef fffd 16 7 3 5 7 ffff 0 2 fff3 fff8 2 0 fffe 0 fffd 1 0 0 0 ffff 6 4 ffff 0 0 0 0 0 1 0 0 0 0 0 1 fffe fffe 0 0 0 0 0 ffff 0 0 0 0 1 1 0 0 0 0 0 0 0 ffff 0 0 0 
[iquant] 23a ff7b ff89 ffe5 9a 2a 1e 2d 38 fff7 0 16 ff7e ffa0 1e 0 ffe0 0 ffd6 e 0 0 0 ffe9 6c 64 ffdc 0 0 0 0 0 23 0 0 0 0 0 28 ffac ff94 0 0 0 0 0 ffce 0 0 0 0 40 40 0 0 0 0 0 0 0 ffc7 0 0 0 
[   izz] 23a ff7b 2a 1e 1e 0 0 0 ff89 9a 2d ffa0 ffe0 ffdc 0 0 ffe5 38 ff7e 0 64 0 0 0 fff7 16 ffd6 6c 0 ff94 0 0 0 e ffe9 23 ffac 0 40 0 0 0 0 28 ffce 40 0 ffc7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] bb ce ba b1 cb c9 66 79 b8 c3 be c1 cf 5c 90 ee c0 ba c2 ca 77 82 f2 ff c3 c1 cd 9a 62 f8 ff e4 bd cc b7 6f da ff ee fb c5 bc 79 a8 ff fb ec ff c9 90 7a f7 f8 ff ff e7 b9 6a c2 ff ff f2 f5 f4 
* bloc 2
[ DC/AC] 03(3) / 03(3) 02(2) 13(7) 03(3) 02(2) 03(3) 11(4) 11(4) 12(5) 01(2) 01(2) 01(2) 11(4) 71(8) 21(5) 00(4) -- total 92 bits
[  bloc] 32 4 3 0 fffc fffc 2 4 0 ffff 0 1 0 fffd ffff 1 1 0 ffff 0 0 0 0 0 0 0 ffff 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1f4 1c 15 0 ffe4 ffe8 14 24 0 fff7 0 b 0 ffdc fff1 19 10 0 fff2 0 0 0 0 0 0 0 ffdc 0 0 25 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1f4 1c ffe8 14 fff1 19 0 0 15 ffe4 24 ffdc 10 ffdc 25 0 0 0 0 0 0 0 0 0 fff7 b fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c0 be cc bc bd c3 b3 cd c3 be ca bb bc c5 b9 cf c5 bf c6 bc bc c5 c0 cb c4 be c3 c0 bd c3 c1 ba c2 bd c1 c6 bf c0 bf a3 c1 bd be ca c0 bf c0 92 c3 bd bb cb bf bf c6 8e c6 be b8 ca be c1 cd 90 
* bloc 3
[ DC/AC] 05(3) / 05(5) 03(3) 01(2) 03(3) 06(7) 04(4) 02(2) 02(2) 31(6) 02(2) 03(3) 02(2) 02(2) 02(2) 01(2) 51(7) 01(2) 02(2) 01(2) 12(5) 01(2) 01(2) 91(9) 01(2) 01(2) 00(4) -- total 145 bits
[  bloc] 50 ffe3 fffb ffff fff9 ffde fff2 fffe fffe 0 0 0 1 2 fffa fffe 3 2 1 0 0 0 0 0 1 1 2 ffff 0 2 1 1 0 0 0 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 320 ff35 ffdd fff7 ffcf ff34 ff74 ffee fff0 0 0 0 a 18 ffa6 ffce 30 1e e 0 0 0 0 0 12 19 48 ffe0 0 4a 23 20 0 0 0 0 0 0 0 0 0 2b 22 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 320 ff35 ff34 ff74 ffa6 ffce ffe0 0 ffdd ffcf ffee 18 30 48 4a 22 fff7 fff0 a 1e 19 23 2b 23 0 0 e 12 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 9e 71 f5 f3 ff fc f7 f7 85 93 ff f8 fc fc f9 f2 6b c3 ff ff f6 fa f9 ed 63 eb ff ff f7 f5 f6 ef 6d ff f2 ff fd ef f2 f4 79 ff ed ff ff ee f2 f7 7a ff f7 f8 ff f1 f7 f3 75 fe ff f2 fd f5 fd ee 
* component mcu
[   mcu] be be bf bf bf bf be be bb ce ba b1 cb c9 66 79 be be bf bf bf bf be be b8 c3 be c1 cf 5c 90 ee be be bf bf bf bf be be c0 ba c2 ca 77 82 f2 ff be be bf bf bf bf be be c3 c1 cd 9a 62 f8 ff e4 be be bf bf bf bf be be bd cc b7 6f da ff ee fb be be bf bf bf bf be be c5 bc 79 a8 ff fb ec ff be be bf bf bf bf be be c9 90 7a f7 f8 ff ff e7 be be bf bf bf bf be be b9 6a c2 ff ff f2 f5 f4 c0 be cc bc bd c3 b3 cd 9e 71 f5 f3 ff fc f7 f7 c3 be ca bb bc c5 b9 cf 85 93 ff f8 fc fc f9 f2 c5 bf c6 bc bc c5 c0 cb 6b c3 ff ff f6 fa f9 ed c4 be c3 c0 bd c3 c1 ba 63 eb ff ff f7 f5 f6 ef c2 bd c1 c6 bf c0 bf a3 6d ff f2 ff fd ef f2 f4 c1 bd be ca c0 bf c0 92 79 ff ed ff ff ee f2 f7 c3 bd bb cb bf bf c6 8e 7a ff f7 f8 ff f1 f7 f3 c6 be b8 ca be c1 cd 90 75 fe ff f2 fd f5 fd ee 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 01(2) 01(2) 11(4) 00(2) -- total 16 bits
[  bloc] ffff 1 1 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fff5 b b 0 fff3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fff5 b 0 0 0 0 0 0 b fff3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7f 7f 80 80 81 81 82 82 7f 80 80 80 80 81 81 81 80 80 80 80 80 80 80 80 80 80 80 7f 7f 7e 7e 7e 81 80 80 7f 7e 7d 7c 7c 81 81 80 7e 7d 7b 7a 7a 82 81 80 7e 7c 7a 79 78 82 81 80 7e 7c 7a 78 78 
* component mcu
[   mcu] 7f 7f 7f 7f 80 80 80 80 81 81 81 81 82 82 82 82 7f 7f 7f 7f 80 80 80 80 81 81 81 81 82 82 82 82 7f 7f 80 80 80 80 80 80 80 80 81 81 81 81 81 81 7f 7f 80 80 80 80 80 80 80 80 81 81 81 81 81 81 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 7f 7f 7f 7f 7e 7e 7e 7e 7e 7e 80 80 80 80 80 80 7f 7f 7f 7f 7e 7e 7e 7e 7e 7e 81 81 80 80 80 80 7f 7f 7e 7e 7d 7d 7c 7c 7c 7c 81 81 80 80 80 80 7f 7f 7e 7e 7d 7d 7c 7c 7c 7c 81 81 81 81 80 80 7e 7e 7d 7d 7b 7b 7a 7a 7a 7a 81 81 81 81 80 80 7e 7e 7d 7d 7b 7b 7a 7a 7a 7a 82 82 81 81 80 80 7e 7e 7c 7c 7a 7a 79 79 78 78 82 82 81 81 80 80 7e 7e 7c 7c 7a 7a 79 79 78 78 82 82 81 81 80 80 7e 7e 7c 7c 7a 7a 78 78 78 78 82 82 81 81 80 80 7e 7e 7c 7c 7a 7a 78 78 78 78 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 01(2) 21(5) 01(2) 01(2) 01(2) 00(2) -- total 24 bits
[  bloc] fffe 1 0 0 1 1 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffea b 0 0 d f ffe3 fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffea b f ffe3 0 0 0 0 0 d fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7d 82 86 82 7b 76 78 7b 7d 82 85 82 7a 76 78 7c 7d 82 84 80 79 76 79 7e 7d 81 83 7f 78 76 7b 81 7d 81 82 7d 77 76 7c 83 7e 80 80 7c 76 76 7e 86 7e 80 80 7a 75 76 7f 88 7e 80 7f 7a 75 76 80 89 
* component mcu
[   mcu] 7d 7d 82 82 86 86 82 82 7b 7b 76 76 78 78 7b 7b 7d 7d 82 82 86 86 82 82 7b 7b 76 76 78 78 7b 7b 7d 7d 82 82 85 85 82 82 7a 7a 76 76 78 78 7c 7c 7d 7d 82 82 85 85 82 82 7a 7a 76 76 78 78 7c 7c 7d 7d 82 82 84 84 80 80 79 79 76 76 79 79 7e 7e 7d 7d 82 82 84 84 80 80 79 79 76 76 79 79 7e 7e 7d 7d 81 81 83 83 7f 7f 78 78 76 76 7b 7b 81 81 7d 7d 81 81 83 83 7f 7f 78 78 76 76 7b 7b 81 81 7d 7d 81 81 82 82 7d 7d 77 77 76 76 7c 7c 83 83 7d 7d 81 81 82 82 7d 7d 77 77 76 76 7c 7c 83 83 7e 7e 80 80 80 80 7c 7c 76 76 76 76 7e 7e 86 86 7e 7e 80 80 80 80 7c 7c 76 76 76 76 7e 7e 86 86 7e 7e 80 80 80 80 7a 7a 75 75 76 76 7f 7f 88 88 7e 7e 80 80 80 80 7a 7a 75 75 76 76 7f 7f 88 88 7e 7e 80 80 7f 7f 7a 7a 75 75 76 76 80 80 89 89 7e 7e 80 80 7f 7f 7a 7a 75 75 76 76 80 80 89 89 

**************************************************************
*** mcu 77
** component Y
* bloc 0
[ DC/AC] 01(3) / 05(5) 05(5) 03(3) 04(4) 03(3) 02(2) 01(2) 03(3) 02(2) 02(2) 02(2) 02(2) 02(2) 01(2) 01(2) 01(2) 02(2) 02(2) 02(2) 01(2) 11(4) 02(2) 02(2) 01(2) 61(7) d1(11) 00(4) -- total 141 bits
[  bloc] 4f 11 13 fffa fff4 fffc 2 1 5 2 fffd fffd fffd fffd ffff ffff 1 2 2 3 1 0 ffff fffe fffd ffff 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 316 77 85 ffca ffac ffe8 14 9 28 12 ffdf ffdf ffe2 ffdc fff1 ffe7 10 1e 1c 2a f 0 ffea ffd2 ffca ffe7 0 0 0 0 0 0 23 0 0 0 0 0 0 0 0 0 0 0 0 0 ffce 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 316 77 ffe8 14 fff1 ffe7 0 0 85 ffac 9 ffdc 10 0 0 0 ffca 28 ffe2 1e ffe7 0 0 0 12 ffdf 1c ffca 0 0 0 0 ffdf 2a ffd2 23 0 0 0 0 f ffea 0 0 ffce 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e0 ff ff f3 f4 f7 ea dd fd f8 f3 fa f9 e4 e2 fc fb fe f4 ef f8 f6 ee f1 f3 fd f4 eb f6 f5 de cc fc f1 e9 f0 eb cb c0 d8 ec f8 f0 db ce c7 d2 eb e2 fc eb c3 c5 d8 c7 a8 fd ea ca c5 db c8 7e 3f 
* bloc 1
[ DC/AC] 06(4) / 04(4) 07(8) 05(5) 03(3) 03(3) 01(2) 02(2) 02(2) 03(3) 04(4) 04(4) 01(2) 01(2) 01(2) 32(9) 02(2) 02(2) 02(2) 02(2) 01(2) 81(9) 11(4) 21(5) 00(4) -- total 152 bits
[  bloc] 24 8 47 ffed fffa 4 1 fffe fffd fffc c 8 ffff ffff 1 0 0 0 2 fffd fffe fffe fffd ffff 0 0 0 0 0 0 0 0 ffff 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 168 38 1f1 ff55 ffd6 18 a ffee ffe8 ffdc 84 58 fff6 fff4 f 0 0 0 1c ffd6 ffe2 ffc4 ffbe ffe9 0 0 0 0 0 0 0 0 ffdd 0 28 0 0 30 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 168 38 18 a f 0 0 0 1f1 ffd6 ffee fff4 0 0 0 0 ff55 ffe8 fff6 0 0 0 0 0 ffdc 58 1c 0 0 0 0 0 84 ffd6 ffe9 ffdd 0 0 0 0 ffe2 ffbe 0 0 0 0 0 0 ffc4 28 30 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ea ec ef ee e6 e1 ea f7 f1 eb eb f3 f6 ec df d7 e4 d4 c7 c8 d0 d5 d9 dd ce d6 e6 f4 f8 f7 fc ff ee e8 e0 d5 c4 b5 b1 b5 c8 a1 73 55 48 43 42 43 5a 4a 40 47 51 52 4a 43 53 50 50 52 4f 4b 4c 52 
* bloc 2
[ DC/AC] 04(3) / 07(8) 04(4) 04(4) 02(2) 04(4) 03(3) 03(3) 03(3) 01(2) 02(2) 02(2) 03(3) 02(2) 03(3) 01(2) 13(7) 01(2) 11(4) 21(5) 11(4) 01(2) 01(2) 01(2) 12(5) 01(2) b2(16) 01(2) 00(4) -- total 171 bits
[  bloc] 1c 48 fff4 a 3 fff6 fffa 6 fffb ffff 2 2 fffa fffe 7 1 0 4 ffff 0 ffff 0 0 ffff 0 1 1 ffff ffff 0 fffd 1 0 0 0 0 0 0 0 0 0 0 0 2 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 118 1f8 ffac 5a 15 ffc4 ffc4 36 ffd8 fff7 16 16 ffc4 ffe8 69 19 0 3c fff2 0 fff1 0 0 ffe9 0 19 24 ffe0 ffda 0 ff97 20 0 0 0 0 0 0 0 0 0 0 0 46 ffce 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 118 1f8 ffc4 ffc4 69 19 ffe0 ffda ffac 15 36 ffe8 0 24 0 0 5a ffd8 ffc4 3c 19 ff97 0 46 fff7 16 fff2 0 20 0 ffce 0 16 0 ffe9 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f3 e6 bf d0 cf 4b 44 51 f9 dc c8 c5 94 51 48 59 f5 ce ce c7 53 51 47 54 f2 d1 ce e6 44 4b 49 47 f7 e3 c6 ff 64 45 4e 44 f6 ec bd f3 95 4c 4c 4b ef ef cc de d4 77 4d 5d ef f5 ed dc ff ac 57 72 
* bloc 3
[ DC/AC] 05(3) / 05(5) 06(7) 03(3) 01(2) 02(2) 02(2) 02(2) 05(5) 03(3) 02(2) 01(2) 03(3) 01(2) 01(2) 21(5) 03(3) 03(3) 01(2) 11(4) 12(5) 71(8) 01(2) 41(6) 00(4) -- total 143 bits
[  bloc] c ffee ffc6 fffc ffff fffe fffe 2 12 5 2 1 4 1 ffff 0 0 1 fffb fffa 1 0 ffff 0 fffe 0 0 0 0 0 0 0 1 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 78 ff82 fe6a ffdc fff9 fff4 ffec 12 90 2d 16 b 28 c fff1 0 0 f ffba ffac f 0 ffea 0 ffdc 0 0 0 0 0 0 0 23 22 0 0 0 0 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 78 ff82 fff4 ffec fff1 0 0 0 fe6a fff9 12 c 0 0 0 0 ffdc 90 28 f 0 0 0 0 2d b ffba ffdc 0 0 0 0 16 ffac 0 23 0 0 0 0 f ffea 22 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 4d 49 44 45 4f 59 57 4d 47 57 5f 51 3e 39 41 4b 53 51 4c 4a 55 6b 7d 84 4b 49 4f 69 96 be ce cc 40 6c a0 bc c5 ca d1 d6 7f ac d8 df cb bc be c7 cb d0 cf c7 c3 c6 ca ca d7 cf c2 ba c0 cd d3 d1 
* component mcu
[   mcu] e0 ff ff f3 f4 f7 ea dd ea ec ef ee e6 e1 ea f7 fd f8 f3 fa f9 e4 e2 fc f1 eb eb f3 f6 ec df d7 fb fe f4 ef f8 f6 ee f1 e4 d4 c7 c8 d0 d5 d9 dd f3 fd f4 eb f6 f5 de cc ce d6 e6 f4 f8 f7 fc ff fc f1 e9 f0 eb cb c0 d8 ee e8 e0 d5 c4 b5 b1 b5 ec f8 f0 db ce c7 d2 eb c8 a1 73 55 48 43 42 43 e2 fc eb c3 c5 d8 c7 a8 5a 4a 40 47 51 52 4a 43 fd ea ca c5 db c8 7e 3f 53 50 50 52 4f 4b 4c 52 f3 e6 bf d0 cf 4b 44 51 4d 49 44 45 4f 59 57 4d f9 dc c8 c5 94 51 48 59 47 57 5f 51 3e 39 41 4b f5 ce ce c7 53 51 47 54 53 51 4c 4a 55 6b 7d 84 f2 d1 ce e6 44 4b 49 47 4b 49 4f 69 96 be ce cc f7 e3 c6 ff 64 45 4e 44 40 6c a0 bc c5 ca d1 d6 f6 ec bd f3 95 4c 4c 4b 7f ac d8 df cb bc be c7 ef ef cc de d4 77 4d 5d cb d0 cf c7 c3 c6 ca ca ef f5 ed dc ff ac 57 72 d7 cf c2 ba c0 cd d3 d1 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 01(2) 02(3) 12(6) 21(5) 01(2) 00(2) -- total 33 bits
[  bloc] fff9 ffff fffe 0 2 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffb3 fff5 ffea 0 1a 0 0 10 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffb3 fff5 0 0 0 0 0 0 ffea 1a 10 0 0 0 0 0 0 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7e 7b 76 71 6d 6d 6d 6e 7b 79 75 71 6f 6f 70 71 76 75 73 72 72 73 75 76 72 72 73 74 76 78 7a 7b 70 71 74 77 79 7b 7d 7d 70 72 75 79 7c 7d 7e 7d 71 74 78 7c 7e 7e 7d 7c 72 75 79 7d 7f 7e 7d 7b 
* component mcu
[   mcu] 7e 7e 7b 7b 76 76 71 71 6d 6d 6d 6d 6d 6d 6e 6e 7e 7e 7b 7b 76 76 71 71 6d 6d 6d 6d 6d 6d 6e 6e 7b 7b 79 79 75 75 71 71 6f 6f 6f 6f 70 70 71 71 7b 7b 79 79 75 75 71 71 6f 6f 6f 6f 70 70 71 71 76 76 75 75 73 73 72 72 72 72 73 73 75 75 76 76 76 76 75 75 73 73 72 72 72 72 73 73 75 75 76 76 72 72 72 72 73 73 74 74 76 76 78 78 7a 7a 7b 7b 72 72 72 72 73 73 74 74 76 76 78 78 7a 7a 7b 7b 70 70 71 71 74 74 77 77 79 79 7b 7b 7d 7d 7d 7d 70 70 71 71 74 74 77 77 79 79 7b 7b 7d 7d 7d 7d 70 70 72 72 75 75 79 79 7c 7c 7d 7d 7e 7e 7d 7d 70 70 72 72 75 75 79 79 7c 7c 7d 7d 7e 7e 7d 7d 71 71 74 74 78 78 7c 7c 7e 7e 7e 7e 7d 7d 7c 7c 71 71 74 74 78 78 7c 7c 7e 7e 7e 7e 7d 7d 7c 7c 72 72 75 75 79 79 7d 7d 7f 7f 7e 7e 7d 7d 7b 7b 72 72 75 75 79 79 7d 7d 7f 7f 7e 7e 7d 7d 7b 7b 
** component Cr
* bloc 0
[ DC/AC] 04(4) / 03(4) 03(4) 03(4) 13(8) 13(8) 03(4) 01(2) 31(5) 41(6) 00(2) -- total 76 bits
[  bloc] fff6 5 5 7 0 4 0 fffc fffb ffff 0 0 0 ffff 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff92 37 37 69 0 3c 0 ffc0 ffb0 ffe3 0 0 0 ffd7 0 0 0 0 3d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff92 37 3c 0 0 0 0 0 37 0 ffc0 ffd7 0 0 0 0 69 ffb0 0 0 0 0 0 0 ffe3 0 3d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7f 86 8b 86 7e 81 91 a1 78 84 8e 8d 83 7b 7d 82 76 80 8a 88 7b 6b 61 5d 7f 7d 78 6d 60 55 4e 4b 8e 7c 62 4c 43 46 4e 54 96 7b 58 41 41 4f 61 6b 92 7b 5f 53 5c 6d 7a 80 8a 7a 6a 6a 79 88 8d 8b 
* component mcu
[   mcu] 7f 7f 86 86 8b 8b 86 86 7e 7e 81 81 91 91 a1 a1 7f 7f 86 86 8b 8b 86 86 7e 7e 81 81 91 91 a1 a1 78 78 84 84 8e 8e 8d 8d 83 83 7b 7b 7d 7d 82 82 78 78 84 84 8e 8e 8d 8d 83 83 7b 7b 7d 7d 82 82 76 76 80 80 8a 8a 88 88 7b 7b 6b 6b 61 61 5d 5d 76 76 80 80 8a 8a 88 88 7b 7b 6b 6b 61 61 5d 5d 7f 7f 7d 7d 78 78 6d 6d 60 60 55 55 4e 4e 4b 4b 7f 7f 7d 7d 78 78 6d 6d 60 60 55 55 4e 4e 4b 4b 8e 8e 7c 7c 62 62 4c 4c 43 43 46 46 4e 4e 54 54 8e 8e 7c 7c 62 62 4c 4c 43 43 46 46 4e 4e 54 54 96 96 7b 7b 58 58 41 41 41 41 4f 4f 61 61 6b 6b 96 96 7b 7b 58 58 41 41 41 41 4f 4f 61 61 6b 6b 92 92 7b 7b 5f 5f 53 53 5c 5c 6d 6d 7a 7a 80 80 92 92 7b 7b 5f 5f 53 53 5c 5c 6d 6d 7a 7a 80 80 8a 8a 7a 7a 6a 6a 6a 6a 79 79 88 88 8d 8d 8b 8b 8a 8a 7a 7a 6a 6a 6a 6a 79 79 88 88 8d 8d 8b 8b 

**************************************************************
*** mcu 78
** component Y
* bloc 0
[ DC/AC] 05(3) / 04(4) 07(8) 04(4) 02(2) 03(3) 02(2) 14(9) 04(4) 04(4) 01(2) 03(3) 01(2) 01(2) 22(8) 01(2) 03(3) 02(2) 02(2) 01(2) 02(2) 01(2) 01(2) 51(7) 01(2) 11(4) 00(4) -- total 157 bits
[  bloc] 1f 8 4d fff4 fffd fffa 2 0 fff4 fff2 9 1 7 1 ffff 0 0 fffd 1 5 2 fffe ffff fffe ffff 1 0 0 0 0 0 1 1 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 136 38 21b ff94 ffeb ffdc 14 0 ffa0 ff82 63 b 46 c fff1 0 0 ffd3 e 46 1e ffc4 ffea ffd2 ffee 19 0 0 0 0 0 20 23 0 ffd8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 136 38 ffdc 14 fff1 0 0 0 21b ffeb 0 c 0 0 0 0 ff94 ffa0 46 ffd3 19 0 0 0 ff82 b e ffee 20 0 0 0 63 46 ffd2 23 0 0 0 0 1e ffea 0 0 0 0 0 0 ffc4 ffd8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ec de df ed ef e7 ee ff ec ef ec e4 e1 e7 f0 f6 d0 e0 e3 dc e8 fd f3 d6 ff ff ff fc ff ff cb 89 cd c8 c1 bf bc a5 73 44 4d 4e 51 53 4c 44 45 4c 4c 51 53 4c 42 42 51 63 4e 53 54 4f 4e 51 50 4a 
* bloc 1
[ DC/AC] 03(3) / 07(8) 05(5) 03(3) 04(4) 03(3) 05(5) 03(3) 03(3) 02(2) 12(5) 02(2) 03(3) 03(3) 03(3) 01(2) 01(2) 01(2) 01(2) 01(2) 11(4) 01(2) 11(4) 11(4) 02(2) d1(11) 00(4) -- total 159 bits
[  bloc] 24 ffb3 10 5 c 4 10 fffc 7 2 0 2 2 fffc fffc fffc ffff ffff 1 1 ffff 0 ffff 1 0 ffff 0 1 3 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 168 fde5 70 2d 54 18 a0 ffdc 38 12 0 16 14 ffd0 ffc4 ff9c fff0 fff1 e e fff1 0 ffea 17 0 ffe7 0 20 72 0 0 0 0 0 0 0 0 0 0 0 0 0 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 168 fde5 18 a0 ffc4 ff9c 20 72 70 54 ffdc ffd0 fff0 0 0 22 2d 38 14 fff1 ffe7 0 0 0 12 16 e 0 0 0 0 0 0 e 17 0 0 0 0 0 fff1 ffea 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 91 a4 c1 75 ef f2 ff f5 78 8b b1 7a fb fa ff ef 51 5d 86 6a f8 fe ff f5 4b 49 64 56 e9 fa ff fc 5e 52 5d 52 e2 f9 fb fa 54 4c 53 4f dd ff fd f9 4a 47 4a 45 d1 ff ff fb 5d 59 50 41 c6 fd fc f8 
* bloc 2
[ DC/AC] 03(3) / 16(16) 05(5) 41(6) 03(3) 03(3) 01(2) 83(16) 01(2) 00(4) -- total 86 bits
[  bloc] 1e 0 ffca ffe9 0 0 0 0 ffff fffc 6 ffff 0 0 0 0 0 0 0 0 5 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 12c 0 fe86 ff31 0 0 0 0 fff8 ffdc 42 fff5 0 0 0 0 0 0 0 0 4b 1e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 12c 0 0 0 0 0 0 0 fe86 0 0 0 0 0 0 0 ff31 fff8 0 0 0 0 0 0 ffdc fff5 0 0 0 0 0 0 42 0 0 0 0 0 0 0 4b 0 0 0 0 0 0 0 1e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 4a 4b 4c 4e 4f 51 52 53 47 47 47 47 47 47 47 47 97 97 96 95 93 92 91 90 d2 d2 d1 d0 ce cd cc cc cc cc cc cc cc cc cc cc cb cb cb cc cd ce ce ce cc cd cd cd ce ce cf cf ce ce ce ce cd cd cd cd 
* bloc 3
[ DC/AC] 05(3) / 06(7) 04(4) 03(3) 05(5) 05(5) 01(2) 04(4) 04(4) 03(3) 01(2) 02(2) 02(2) 02(2) 04(4) 01(2) 01(2) 01(2) 41(6) 01(2) 02(2) 01(2) 01(2) 02(2) 01(2) 21(5) 01(2) 01(2) 82(15) 00(4) -- total 172 bits
[  bloc] 36 ffdd fff1 fff9 ffeb 19 ffff fff8 fff6 fffc ffff fffd fffd 2 fff5 1 1 1 0 0 0 0 1 1 2 1 ffff 3 ffff 0 0 1 1 1 0 0 0 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 21c ff0b ff97 ffc1 ff6d 96 fff6 ffb8 ffb0 ffdc fff5 ffdf ffe2 18 ff5b 19 10 f 0 0 0 0 16 17 24 19 ffdc 60 ffda 0 0 20 23 22 0 0 0 0 0 0 0 0 44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 21c ff0b 96 fff6 ff5b 19 60 ffda ff97 ff6d ffb8 18 10 ffdc 0 44 ffc1 ffb0 ffe2 f 19 0 0 0 ffdc ffdf 0 24 20 0 0 0 fff5 0 17 23 0 0 0 0 0 16 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 55 44 6f 5a b4 fb f8 fa 4d 6c af 85 b6 fc fa fa 87 b1 df 91 99 f2 fb fb c6 d5 db 87 82 f4 fb f5 c7 c8 cb 98 89 ff f8 f1 c7 c9 cd aa 80 f8 f1 fa d3 d8 d4 ad 6c f1 f0 ff c8 d5 d1 b0 6e ff f7 f7 
* component mcu
[   mcu] ec de df ed ef e7 ee ff 91 a4 c1 75 ef f2 ff f5 ec ef ec e4 e1 e7 f0 f6 78 8b b1 7a fb fa ff ef d0 e0 e3 dc e8 fd f3 d6 51 5d 86 6a f8 fe ff f5 ff ff ff fc ff ff cb 89 4b 49 64 56 e9 fa ff fc cd c8 c1 bf bc a5 73 44 5e 52 5d 52 e2 f9 fb fa 4d 4e 51 53 4c 44 45 4c 54 4c 53 4f dd ff fd f9 4c 51 53 4c 42 42 51 63 4a 47 4a 45 d1 ff ff fb 4e 53 54 4f 4e 51 50 4a 5d 59 50 41 c6 fd fc f8 4a 4b 4c 4e 4f 51 52 53 55 44 6f 5a b4 fb f8 fa 47 47 47 47 47 47 47 47 4d 6c af 85 b6 fc fa fa 97 97 96 95 93 92 91 90 87 b1 df 91 99 f2 fb fb d2 d2 d1 d0 ce cd cc cc c6 d5 db 87 82 f4 fb f5 cc cc cc cc cc cc cc cc c7 c8 cb 98 89 ff f8 f1 cb cb cb cc cd ce ce ce c7 c9 cd aa 80 f8 f1 fa cc cd cd cd ce ce cf cf d3 d8 d4 ad 6c f1 f0 ff ce ce ce ce cd cd cd cd c8 d5 d1 b0 6e ff f7 f7 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 02(3) 02(3) 12(6) 31(5) 00(2) -- total 30 bits
[  bloc] fffc fffe fffd 0 fffe 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffd4 ffea ffdf 0 ffe6 0 0 0 fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffd4 ffea 0 0 0 0 0 0 ffdf ffe6 0 0 0 0 0 0 0 fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 67 69 6d 72 77 7d 80 82 6b 6d 70 74 78 7c 7f 80 71 72 74 76 78 7b 7c 7d 78 78 79 79 7a 7a 7b 7b 7d 7d 7c 7c 7b 7b 7b 7b 7f 7f 7e 7e 7d 7d 7d 7c 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 80 80 80 81 81 81 
* component mcu
[   mcu] 67 67 69 69 6d 6d 72 72 77 77 7d 7d 80 80 82 82 67 67 69 69 6d 6d 72 72 77 77 7d 7d 80 80 82 82 6b 6b 6d 6d 70 70 74 74 78 78 7c 7c 7f 7f 80 80 6b 6b 6d 6d 70 70 74 74 78 78 7c 7c 7f 7f 80 80 71 71 72 72 74 74 76 76 78 78 7b 7b 7c 7c 7d 7d 71 71 72 72 74 74 76 76 78 78 7b 7b 7c 7c 7d 7d 78 78 78 78 79 79 79 79 7a 7a 7a 7a 7b 7b 7b 7b 78 78 78 78 79 79 79 79 7a 7a 7a 7a 7b 7b 7b 7b 7d 7d 7d 7d 7c 7c 7c 7c 7b 7b 7b 7b 7b 7b 7b 7b 7d 7d 7d 7d 7c 7c 7c 7c 7b 7b 7b 7b 7b 7b 7b 7b 7f 7f 7f 7f 7e 7e 7e 7e 7d 7d 7d 7d 7d 7d 7c 7c 7f 7f 7f 7f 7e 7e 7e 7e 7d 7d 7d 7d 7d 7d 7c 7c 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 80 80 80 80 80 80 81 81 81 81 81 81 7f 7f 7f 7f 80 80 80 80 80 80 81 81 81 81 81 81 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 02(3) 02(3) 03(4) 12(6) 01(2) 02(3) 03(4) 01(2) 21(5) 01(2) 00(2) -- total 58 bits
[  bloc] fff3 fffe fffe 7 0 3 ffff 2 4 1 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff71 ffea ffea 69 0 2d ffe3 20 40 1d 0 0 ffdd ffd7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff71 ffea 2d ffe3 0 0 0 0 ffea 0 20 ffd7 0 0 0 0 69 40 ffdd 0 0 0 0 0 1d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 85 8f 92 83 6e 68 77 89 72 7a 7b 6f 5f 5e 71 85 5c 60 5f 55 4d 55 6c 81 51 52 4f 49 49 56 6e 82 59 57 54 51 55 62 75 83 6b 68 65 66 6a 72 79 7e 7d 7a 78 7a 7d 7c 77 73 86 84 83 86 87 81 74 69 
* component mcu
[   mcu] 85 85 8f 8f 92 92 83 83 6e 6e 68 68 77 77 89 89 85 85 8f 8f 92 92 83 83 6e 6e 68 68 77 77 89 89 72 72 7a 7a 7b 7b 6f 6f 5f 5f 5e 5e 71 71 85 85 72 72 7a 7a 7b 7b 6f 6f 5f 5f 5e 5e 71 71 85 85 5c 5c 60 60 5f 5f 55 55 4d 4d 55 55 6c 6c 81 81 5c 5c 60 60 5f 5f 55 55 4d 4d 55 55 6c 6c 81 81 51 51 52 52 4f 4f 49 49 49 49 56 56 6e 6e 82 82 51 51 52 52 4f 4f 49 49 49 49 56 56 6e 6e 82 82 59 59 57 57 54 54 51 51 55 55 62 62 75 75 83 83 59 59 57 57 54 54 51 51 55 55 62 62 75 75 83 83 6b 6b 68 68 65 65 66 66 6a 6a 72 72 79 79 7e 7e 6b 6b 68 68 65 65 66 66 6a 6a 72 72 79 79 7e 7e 7d 7d 7a 7a 78 78 7a 7a 7d 7d 7c 7c 77 77 73 73 7d 7d 7a 7a 78 78 7a 7a 7d 7d 7c 7c 77 77 73 73 86 86 84 84 83 83 86 86 87 87 81 81 74 74 69 69 86 86 84 84 83 83 86 86 87 87 81 81 74 74 69 69 

**************************************************************
*** mcu 79
** component Y
* bloc 0
[ DC/AC] 05(3) / 05(5) 04(4) 14(9) 04(4) 03(3) 04(4) 01(2) 02(2) 01(2) 02(2) 01(2) 03(3) 03(3) 02(2) 02(2) 01(2) 02(2) 01(2) 01(2) 11(4) 11(4) 11(4) 01(2) 01(2) 01(2) 11(4) a1(9) 00(4) -- total 154 bits
[  bloc] 54 12 fff5 0 d fff6 4 fff8 1 2 ffff fffe ffff 4 fffc 3 fffd 1 2 1 ffff 0 1 0 ffff 0 1 ffff 1 ffff 0 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 348 7e ffb3 0 5b ffc4 28 ffb8 8 12 fff5 ffea fff6 30 ffc4 4b ffd0 f 1c e fff1 0 16 0 ffee 0 24 ffe0 26 ffdb 0 20 0 0 0 0 0 0 0 0 0 0 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 348 7e ffc4 28 ffc4 4b ffe0 26 ffb3 5b ffb8 30 ffd0 24 ffdb 22 0 8 fff6 f 0 0 0 0 12 ffea 1c ffee 20 0 0 0 fff5 e 0 0 0 0 0 0 fff1 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ff f0 fb ef ea ca e5 67 f3 f0 ff f0 f0 df f5 72 f0 f5 ff ec e8 df ed 71 f7 f6 ff ec e0 d7 e6 90 fa ef fb f5 e6 e0 f9 d8 ff ee f8 fa ea e7 fe fe ff f3 fa f7 e8 ed f3 f2 fa f5 fc f5 eb fb f3 e6 
* bloc 1
[ DC/AC] 05(3) / 04(4) 06(7) 04(4) 05(5) 04(4) 03(3) 04(4) 01(2) 04(4) 04(4) 03(3) 02(2) 02(2) 01(2) 11(4) 01(2) 23(10) 01(2) 03(3) 01(2) 01(2) 41(6) 31(6) 02(2) 11(4) c1(10) 00(4) -- total 179 bits
[  bloc] 3e fff2 ffd5 fff5 fff0 fff2 fffb fff8 1 a d 6 fffe fffd ffff 0 ffff ffff 0 0 6 1 fffc ffff ffff 0 0 0 0 1 0 0 0 ffff fffe 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 26c ff9e fed3 ff9d ff90 ffac ffce ffb8 8 5a 8f 42 ffec ffdc fff1 0 fff0 fff1 0 0 5a 1e ffa8 ffe9 ffee 0 0 0 0 25 0 0 0 ffde ffb0 0 ffc7 0 0 0 0 0 0 0 0 0 0 0 0 3d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 26c ff9e ffac ffce fff1 0 0 0 fed3 ff90 ffb8 ffdc fff0 0 25 0 ff9d 8 ffec fff1 0 0 0 0 5a 42 0 ffee 0 0 0 0 8f 0 ffe9 0 0 0 0 0 5a ffa8 ffde 0 0 0 0 0 1e ffb0 0 0 0 0 0 0 0 ffc7 0 3d 0 0 0 0 
[  idct] 42 77 ca d7 d3 d9 c5 cd 4e 70 9f 8b 6d 68 5e 6e 3a 4d 7a 98 be e1 db d8 a1 c9 f7 ff f6 f3 f4 fd fd f9 f0 f3 fa f9 f1 df ec ff ff fd e3 d2 ea f7 ea f1 e4 f5 fb ef f5 e4 ef fc ec f7 f2 e1 f1 e8 
* bloc 2
[ DC/AC] 05(3) / 04(4) 03(3) 13(7) 03(3) 12(5) 01(2) 11(4) 11(4) 31(6) 11(4) 01(2) 41(6) 01(2) 00(4) -- total 87 bits
[  bloc] 57 d 6 0 fffa fff9 0 2 1 0 ffff 0 1 0 0 0 1 0 1 1 0 0 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 366 5b 2a 0 ffd6 ffd6 0 12 8 0 fff5 0 a 0 0 0 10 0 e e 0 0 0 0 ffee ffe7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 366 5b ffd6 0 0 0 0 0 2a ffd6 12 0 10 0 0 0 0 8 a 0 ffe7 0 0 0 0 0 e ffee 0 0 0 0 fff5 e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] fa fe fc f3 eb ea ec ed f8 f7 f7 f9 f7 f3 ee ec f7 f0 f2 fd ff f3 e6 e2 f8 f0 f2 fd fa e7 d8 d7 f6 f3 f7 fb f0 dd d3 d5 f2 f7 fb f7 eb de d7 d5 f1 fc fd f2 e8 e2 d5 c5 f3 ff fd ed e5 e2 cd b1 
* bloc 3
[ DC/AC] 06(4) / 03(3) 07(8) 02(2) 02(2) 04(4) 11(4) 04(4) 04(4) 02(2) 03(3) 04(4) 11(4) 32(9) 03(3) 03(3) 12(5) 02(2) 02(2) 01(2) 61(7) 01(2) 01(2) 31(6) 81(9) 00(4) -- total 167 bits
[  bloc] 18 7 4c fffd fffe 9 0 ffff fff7 fff1 2 7 fff8 0 1 0 0 0 3 4 4 0 fffe 2 2 ffff 0 0 0 0 0 0 ffff ffff ffff 0 0 0 ffff 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] f0 31 214 ffe5 fff2 36 0 fff7 ffb8 ff79 16 4d ffb0 0 f 0 0 0 2a 38 3c 0 ffd4 2e 24 ffe7 0 0 0 0 0 0 ffdd ffde ffd8 0 0 0 ffd8 0 0 0 0 0 0 0 0 36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] f0 31 36 0 f 0 0 0 214 fff2 fff7 0 0 0 0 0 ffe5 ffb8 ffb0 0 ffe7 0 0 0 ff79 4d 2a 24 0 0 0 0 16 38 2e ffdd 0 0 0 0 3c ffd4 ffde ffd8 0 0 0 0 0 ffd8 0 36 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ef f1 ee e8 e7 eb ea e4 e7 e5 e4 e4 e4 e1 dd da d7 ce d2 e9 fc ff fd fe e6 e5 e1 d0 ad 9c bc eb ec bb 83 60 4a 45 59 74 93 5f 31 32 4b 55 4a 3c 38 4d 61 62 54 48 4c 56 3f 49 4f 4e 4e 53 56 54 
* component mcu
[   mcu] ff f0 fb ef ea ca e5 67 42 77 ca d7 d3 d9 c5 cd f3 f0 ff f0 f0 df f5 72 4e 70 9f 8b 6d 68 5e 6e f0 f5 ff ec e8 df ed 71 3a 4d 7a 98 be e1 db d8 f7 f6 ff ec e0 d7 e6 90 a1 c9 f7 ff f6 f3 f4 fd fa ef fb f5 e6 e0 f9 d8 fd f9 f0 f3 fa f9 f1 df ff ee f8 fa ea e7 fe fe ec ff ff fd e3 d2 ea f7 ff f3 fa f7 e8 ed f3 f2 ea f1 e4 f5 fb ef f5 e4 fa f5 fc f5 eb fb f3 e6 ef fc ec f7 f2 e1 f1 e8 fa fe fc f3 eb ea ec ed ef f1 ee e8 e7 eb ea e4 f8 f7 f7 f9 f7 f3 ee ec e7 e5 e4 e4 e4 e1 dd da f7 f0 f2 fd ff f3 e6 e2 d7 ce d2 e9 fc ff fd fe f8 f0 f2 fd fa e7 d8 d7 e6 e5 e1 d0 ad 9c bc eb f6 f3 f7 fb f0 dd d3 d5 ec bb 83 60 4a 45 59 74 f2 f7 fb f7 eb de d7 d5 93 5f 31 32 4b 55 4a 3c f1 fc fd f2 e8 e2 d5 c5 38 4d 61 62 54 48 4c 56 f3 ff fd ed e5 e2 cd b1 3f 49 4f 4e 4e 53 56 54 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 01(2) 11(4) 41(6) 00(2) -- total 23 bits
[  bloc] fff8 ffff 0 1 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffa8 fff5 0 f 0 0 0 0 fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffa8 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 f fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 72 73 74 76 79 7b 7c 7d 73 73 74 75 77 78 79 79 74 74 74 74 74 74 74 74 74 74 74 73 72 72 71 71 74 74 74 73 72 72 71 71 74 74 74 74 74 74 74 74 73 73 74 75 77 78 79 79 72 73 74 76 79 7b 7c 7d 
* component mcu
[   mcu] 72 72 73 73 74 74 76 76 79 79 7b 7b 7c 7c 7d 7d 72 72 73 73 74 74 76 76 79 79 7b 7b 7c 7c 7d 7d 73 73 73 73 74 74 75 75 77 77 78 78 79 79 79 79 73 73 73 73 74 74 75 75 77 77 78 78 79 79 79 79 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 73 73 72 72 72 72 71 71 71 71 74 74 74 74 74 74 73 73 72 72 72 72 71 71 71 71 74 74 74 74 74 74 73 73 72 72 72 72 71 71 71 71 74 74 74 74 74 74 73 73 72 72 72 72 71 71 71 71 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 73 73 73 73 74 74 75 75 77 77 78 78 79 79 79 79 73 73 73 73 74 74 75 75 77 77 78 78 79 79 79 79 72 72 73 73 74 74 76 76 79 79 7b 7b 7c 7c 7d 7d 72 72 73 73 74 74 76 76 79 79 7b 7b 7c 7c 7d 7d 
** component Cr
* bloc 0
[ DC/AC] 04(4) / 03(4) 02(3) 03(4) 02(3) 01(2) 01(2) 02(3) 03(4) 00(2) -- total 52 bits
[  bloc] fffc 5 3 fffb fffd 1 ffff 2 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffd4 37 21 ffb5 ffd9 f ffe3 20 40 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffd4 37 f ffe3 0 0 0 0 21 ffd9 20 0 0 0 0 0 ffb5 40 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 88 85 7d 70 64 63 6b 73 86 85 80 76 6d 6d 76 80 83 85 84 7f 7a 7c 86 8f 81 85 87 85 83 85 8e 97 7f 84 88 87 82 82 88 8e 7f 84 87 83 79 73 73 76 80 84 84 7c 6d 60 5a 5a 81 84 82 77 64 53 49 47 
* component mcu
[   mcu] 88 88 85 85 7d 7d 70 70 64 64 63 63 6b 6b 73 73 88 88 85 85 7d 7d 70 70 64 64 63 63 6b 6b 73 73 86 86 85 85 80 80 76 76 6d 6d 6d 6d 76 76 80 80 86 86 85 85 80 80 76 76 6d 6d 6d 6d 76 76 80 80 83 83 85 85 84 84 7f 7f 7a 7a 7c 7c 86 86 8f 8f 83 83 85 85 84 84 7f 7f 7a 7a 7c 7c 86 86 8f 8f 81 81 85 85 87 87 85 85 83 83 85 85 8e 8e 97 97 81 81 85 85 87 87 85 85 83 83 85 85 8e 8e 97 97 7f 7f 84 84 88 88 87 87 82 82 82 82 88 88 8e 8e 7f 7f 84 84 88 88 87 87 82 82 82 82 88 88 8e 8e 7f 7f 84 84 87 87 83 83 79 79 73 73 73 73 76 76 7f 7f 84 84 87 87 83 83 79 79 73 73 73 73 76 76 80 80 84 84 84 84 7c 7c 6d 6d 60 60 5a 5a 5a 5a 80 80 84 84 84 84 7c 7c 6d 6d 60 60 5a 5a 5a 5a 81 81 84 84 82 82 77 77 64 64 53 53 49 49 47 47 81 81 84 84 82 82 77 77 64 64 53 53 49 49 47 47 

**************************************************************
*** mcu 80
** component Y
* bloc 0
[ DC/AC] 06(4) / 03(3) 05(5) 01(2) 03(3) 02(2) 01(2) 01(2) 04(4) 04(4) 04(4) 03(3) 03(3) 01(2) 21(5) 01(2) 02(2) 03(3) 02(2) 01(2) 03(3) 03(3) 02(2) 61(7) 01(2) 11(4) 21(5) 01(2) 81(9) 01(2) 00(4) -- total 168 bits
[  bloc] 42 4 ffe7 ffff fffc fffe 1 1 fff1 b 8 fffb 4 ffff 0 0 1 ffff fffe 7 3 1 5 fffc 2 0 0 0 0 0 0 ffff 1 0 1 0 0 1 ffff 0 0 0 0 0 0 0 0 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 294 1c ff51 fff7 ffe4 fff4 a 9 ff88 63 58 ffc9 28 fff4 0 0 10 fff1 ffe4 62 2d 1e 6e ffa4 24 0 0 0 0 0 0 ffe0 23 0 28 0 0 30 ffd8 0 0 0 0 0 0 0 0 ffca 3b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 294 1c fff4 a 0 0 0 0 ff51 ffe4 9 fff4 10 0 0 0 fff7 ff88 28 fff1 0 0 0 0 63 ffc9 ffe4 24 ffe0 0 0 0 58 62 ffa4 23 0 0 0 0 2d 6e 0 ffd8 0 0 0 0 1e 28 30 ffca 0 0 0 0 0 0 3b 0 0 0 0 0 
[  idct] c6 cf d6 d6 d6 d8 d6 d2 6e 63 6a 8c b2 c8 d1 d6 da ce bd a1 79 6d 9c da fc fe ff ff f1 b9 82 64 f8 ea de e9 ff ff d9 a4 df f0 f4 e6 e5 f5 fa f1 ec ec e3 d7 da e9 f2 f1 e9 e7 e9 ef ef e9 e5 e6 
* bloc 1
[ DC/AC] 02(3) / 04(4) 04(4) 14(9) 03(3) 01(2) 01(2) 03(3) 02(2) 01(2) 03(3) 03(3) 03(3) 02(2) 12(5) 03(3) 03(3) 11(4) 11(4) 12(5) 02(2) 51(7) 01(2) 51(7) 01(2) 11(4) 11(4) 01(2) 01(2) 01(2) 51(7) 01(2) 00(4) -- total 177 bits
[  bloc] 40 fff4 8 0 8 fffb 1 ffff 4 fffd 1 fffc 6 fffc 2 0 fffd 5 fffc 0 1 0 1 0 fffe 3 0 0 0 0 0 ffff ffff 0 0 0 0 0 1 ffff 0 ffff 0 ffff 1 ffff 1 0 0 0 0 0 ffff 1 0 0 0 0 0 0 0 0 0 0 
[iquant] 280 ffac 38 0 38 ffe2 a fff7 20 ffe5 b ffd4 3c ffd0 1e 0 ffd0 4b ffc8 0 f 0 16 0 ffdc 4b 0 0 0 0 0 ffe0 ffdd 0 0 0 0 0 28 ffd6 0 ffd5 0 ffdd 32 ffbc 32 0 0 0 0 0 ffc0 26 0 0 0 0 0 0 0 0 0 0 
[   izz] 280 ffac ffe2 a 1e 0 0 0 38 38 fff7 ffd0 ffd0 0 0 0 0 20 3c 4b 4b 0 ffd5 ffdd ffe5 ffd4 ffc8 ffdc ffe0 0 32 26 b 0 0 ffdd ffd6 ffbc ffc0 0 f 16 0 28 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cb ea cc db ee d0 d2 d9 d8 c7 d9 e2 c2 db dd d8 ee c8 cf eb d0 dc d8 d7 ad e5 e0 d9 ea d4 db dd 5b bf ff bf d6 db e5 e0 9c 6f e0 c9 d8 ea d1 d9 f6 80 8a d7 ec df c4 da e3 e0 5f c8 e0 c4 da e8 
* bloc 2
[ DC/AC] 05(3) / 03(3) 03(3) 02(2) 04(4) 04(4) 03(3) 04(4) 03(3) 02(2) 01(2) 01(2) 03(3) 03(3) 03(3) 01(2) 02(2) 02(2) 21(5) 41(6) 01(2) 01(2) 11(4) 00(4) -- total 127 bits
[  bloc] 52 fffb 6 fffd 8 fff6 fff9 a fffa 2 1 1 fffb 6 fffc ffff 3 fffd 0 0 ffff 0 0 0 0 ffff 1 ffff 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 334 ffdd 2a ffe5 38 ffc4 ffba 5a ffd0 12 b b ffce 48 ffc4 ffe7 30 ffd3 0 0 fff1 0 0 0 0 ffe7 24 ffe0 0 25 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 334 ffdd ffc4 ffba ffc4 ffe7 ffe0 0 2a 38 5a 48 30 24 25 0 ffe5 ffd0 ffce ffd3 ffe7 0 0 0 12 b 0 0 0 0 0 0 b 0 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e7 e8 f8 ee e1 ed f0 ed ee eb f1 e9 e2 ec ef ed f2 ee e6 e0 e0 e5 ea e7 f1 f9 e7 e3 e6 e5 ea e6 df ff f5 ee f1 e8 ef e8 ac fb fa f2 f0 e2 ed e2 70 ea fd f3 ec dc eb dd 4f e5 ff fb f1 e0 f2 e2 
* bloc 3
[ DC/AC] 06(4) / 05(5) 04(4) 01(2) 04(4) 05(5) 02(2) 03(3) 02(2) 01(2) 12(5) 03(3) 05(5) 03(3) 01(2) 03(3) 02(2) 02(2) 01(2) 52(11) 02(2) 02(2) 01(2) 02(2) 11(4) 71(8) 12(5) 02(2) a1(9) 00(4) -- total 182 bits
[  bloc] 30 1d 8 1 fff4 13 fffd fffb fffd 1 0 fffe 5 12 fff9 ffff fffa fffd 2 ffff 0 0 0 0 0 3 fffe 3 ffff fffe 0 1 0 0 0 0 0 0 0 1 0 fffe 3 0 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 
[iquant] 1e0 cb 38 9 ffac 72 ffe2 ffd3 ffe8 9 0 ffea 32 d8 ff97 ffe7 ffa0 ffd3 1c fff2 0 0 0 0 0 4b ffb8 60 ffda ffb6 0 20 0 0 0 0 0 0 0 2a 0 ffaa 66 0 0 0 0 0 0 0 0 0 0 ffda 0 0 0 0 0 0 0 0 0 0 
[   izz] 1e0 cb 72 ffe2 ff97 ffe7 60 ffda 38 ffac ffd3 d8 ffa0 ffb8 ffb6 66 9 ffe8 32 ffd3 4b 0 ffaa 0 9 ffea 1c 0 20 0 0 ffda 0 fff2 0 0 2a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e9 f8 94 80 e1 d1 e3 ba dc ff c8 6d cd e3 d9 8a d6 f5 f4 6b b7 f1 bd 6c df db fb 87 9d ed 96 82 e8 d4 f4 aa 74 da 7b aa e8 e2 f6 c4 4a b5 72 c5 e7 e7 f7 db 3e 7f 6e db e8 dc f2 ee 48 52 68 ed 
* component mcu
[   mcu] c6 cf d6 d6 d6 d8 d6 d2 cb ea cc db ee d0 d2 d9 6e 63 6a 8c b2 c8 d1 d6 d8 c7 d9 e2 c2 db dd d8 da ce bd a1 79 6d 9c da ee c8 cf eb d0 dc d8 d7 fc fe ff ff f1 b9 82 64 ad e5 e0 d9 ea d4 db dd f8 ea de e9 ff ff d9 a4 5b bf ff bf d6 db e5 e0 df f0 f4 e6 e5 f5 fa f1 9c 6f e0 c9 d8 ea d1 d9 ec ec e3 d7 da e9 f2 f1 f6 80 8a d7 ec df c4 da e9 e7 e9 ef ef e9 e5 e6 e3 e0 5f c8 e0 c4 da e8 e7 e8 f8 ee e1 ed f0 ed e9 f8 94 80 e1 d1 e3 ba ee eb f1 e9 e2 ec ef ed dc ff c8 6d cd e3 d9 8a f2 ee e6 e0 e0 e5 ea e7 d6 f5 f4 6b b7 f1 bd 6c f1 f9 e7 e3 e6 e5 ea e6 df db fb 87 9d ed 96 82 df ff f5 ee f1 e8 ef e8 e8 d4 f4 aa 74 da 7b aa ac fb fa f2 f0 e2 ed e2 e8 e2 f6 c4 4a b5 72 c5 70 ea fd f3 ec dc eb dd e7 e7 f7 db 3e 7f 6e db 4f e5 ff fb f1 e0 f2 e2 e8 dc f2 ee 48 52 68 ed 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 02(3) 02(3) 02(3) 12(6) 12(6) 02(3) 00(2) -- total 40 bits
[  bloc] fff8 fffd 3 2 0 2 0 fffe 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffa8 ffdf 21 1e 0 1e 0 ffe0 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffa8 ffdf 1e 0 0 0 0 0 21 0 ffe0 0 0 0 0 0 1e 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7f 80 81 82 82 80 7d 7c 78 79 7b 7d 7e 7e 7e 7d 6e 6f 71 74 77 7b 7e 80 68 68 68 6b 70 77 7e 82 68 67 65 66 6b 74 7d 82 70 6c 67 65 68 71 7b 81 7a 74 6c 67 68 6f 79 80 82 7b 70 68 68 6e 78 7f 
* component mcu
[   mcu] 7f 7f 80 80 81 81 82 82 82 82 80 80 7d 7d 7c 7c 7f 7f 80 80 81 81 82 82 82 82 80 80 7d 7d 7c 7c 78 78 79 79 7b 7b 7d 7d 7e 7e 7e 7e 7e 7e 7d 7d 78 78 79 79 7b 7b 7d 7d 7e 7e 7e 7e 7e 7e 7d 7d 6e 6e 6f 6f 71 71 74 74 77 77 7b 7b 7e 7e 80 80 6e 6e 6f 6f 71 71 74 74 77 77 7b 7b 7e 7e 80 80 68 68 68 68 68 68 6b 6b 70 70 77 77 7e 7e 82 82 68 68 68 68 68 68 6b 6b 70 70 77 77 7e 7e 82 82 68 68 67 67 65 65 66 66 6b 6b 74 74 7d 7d 82 82 68 68 67 67 65 65 66 66 6b 6b 74 74 7d 7d 82 82 70 70 6c 6c 67 67 65 65 68 68 71 71 7b 7b 81 81 70 70 6c 6c 67 67 65 65 68 68 71 71 7b 7b 81 81 7a 7a 74 74 6c 6c 67 67 68 68 6f 6f 79 79 80 80 7a 7a 74 74 6c 6c 67 67 68 68 6f 6f 79 79 80 80 82 82 7b 7b 70 70 68 68 68 68 6e 6e 78 78 7f 7f 82 82 7b 7b 70 70 68 68 68 68 6e 6e 78 78 7f 7f 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 02(3) 11(4) 02(3) 01(2) 12(6) 01(2) 31(5) 00(2) -- total 41 bits
[  bloc] fffe 3 0 ffff fffd ffff 0 2 ffff 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffea 21 0 fff1 ffd9 fff1 0 20 fff0 0 0 0 ffdd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffea 21 fff1 0 0 0 0 0 0 ffd9 20 0 0 0 0 0 fff1 fff0 ffdd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 71 73 78 7c 7f 80 80 7f 79 79 7a 7b 7c 7e 80 81 85 82 7d 7a 79 7b 7f 81 8e 89 81 7b 78 79 7c 7f 8e 8b 85 7e 7a 78 78 78 87 87 87 84 7f 79 72 6e 7d 82 88 8a 85 7a 6d 64 75 7d 88 8e 8a 7b 6a 5e 
* component mcu
[   mcu] 71 71 73 73 78 78 7c 7c 7f 7f 80 80 80 80 7f 7f 71 71 73 73 78 78 7c 7c 7f 7f 80 80 80 80 7f 7f 79 79 79 79 7a 7a 7b 7b 7c 7c 7e 7e 80 80 81 81 79 79 79 79 7a 7a 7b 7b 7c 7c 7e 7e 80 80 81 81 85 85 82 82 7d 7d 7a 7a 79 79 7b 7b 7f 7f 81 81 85 85 82 82 7d 7d 7a 7a 79 79 7b 7b 7f 7f 81 81 8e 8e 89 89 81 81 7b 7b 78 78 79 79 7c 7c 7f 7f 8e 8e 89 89 81 81 7b 7b 78 78 79 79 7c 7c 7f 7f 8e 8e 8b 8b 85 85 7e 7e 7a 7a 78 78 78 78 78 78 8e 8e 8b 8b 85 85 7e 7e 7a 7a 78 78 78 78 78 78 87 87 87 87 87 87 84 84 7f 7f 79 79 72 72 6e 6e 87 87 87 87 87 87 84 84 7f 7f 79 79 72 72 6e 6e 7d 7d 82 82 88 88 8a 8a 85 85 7a 7a 6d 6d 64 64 7d 7d 82 82 88 88 8a 8a 85 85 7a 7a 6d 6d 64 64 75 75 7d 7d 88 88 8e 8e 8a 8a 7b 7b 6a 6a 5e 5e 75 75 7d 7d 88 88 8e 8e 8a 8a 7b 7b 6a 6a 5e 5e 

**************************************************************
*** mcu 81
** component Y
* bloc 0
[ DC/AC] 04(3) / 04(4) 03(3) 03(3) 05(5) 02(2) 01(2) 02(2) 03(3) 03(3) 02(2) 04(4) 04(4) 02(2) 02(2) 01(2) 01(2) 01(2) 03(3) 02(2) 32(9) 03(3) 01(2) 01(2) 21(5) 01(2) 12(5) 01(2) 42(10) 02(2) 11(4) 41(6) 31(6) 01(2) 61(7) 01(2) 21(5) 00(4) -- total 208 bits
[  bloc] 3f fff6 fffa 5 18 2 1 3 fffb 6 2 fff8 fff2 fffe 2 1 ffff ffff 5 fffd 0 0 0 3 6 1 ffff 0 0 ffff 1 0 fffe 1 0 0 0 0 fffe fffe 0 1 0 0 0 0 1 0 0 0 1 1 0 0 0 0 0 0 ffff ffff 0 0 1 0 
[iquant] 276 ffba ffd6 2d a8 c a 1b ffd8 36 16 ffa8 ff74 ffe8 1e 19 fff0 fff1 46 ffd6 0 0 0 45 6c 19 ffdc 0 0 ffdb 23 0 ffba 22 0 0 0 0 ffb0 ffac 0 2b 0 0 0 0 32 0 0 0 40 40 0 0 0 0 0 0 ffc2 ffb6 0 0 40 0 
[   izz] 276 ffba c a 1e 19 0 0 ffd6 a8 1b ffe8 fff0 ffdc ffdb 0 2d ffd8 ff74 fff1 19 23 2b 0 36 ffa8 46 6c 0 0 0 0 16 ffd6 45 ffba ffac 0 0 0 0 0 22 ffb0 32 40 0 0 0 0 0 0 40 0 ffb6 0 0 0 0 0 0 ffc2 40 0 
[  idct] dc cf d7 e3 cc c9 e8 eb d4 d9 d6 cf e7 e2 a1 7b da e2 c3 e7 d8 74 78 b2 d2 e9 d9 c4 6e 76 f7 e8 d3 eb b2 5b b7 ff ed ff f5 a1 58 d3 ff e6 ff eb c6 5f d7 f1 e2 ff db ff 78 89 eb ff ef f8 f6 ed 
* bloc 1
[ DC/AC] 04(3) / 01(2) 05(5) 05(5) 02(2) 01(2) 11(4) 02(2) 04(4) 01(2) 03(3) 03(3) 52(11) 03(3) 03(3) 02(2) 02(2) 02(2) 01(2) 81(9) 01(2) 01(2) 00(4) -- total 129 bits
[  bloc] 47 1 ffe5 ffeb fffd 1 0 ffff 3 fff8 1 5 4 0 0 0 0 0 2 4 4 3 2 2 1 0 0 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2c6 7 ff43 ff43 ffeb 6 0 fff7 18 ffb8 b 37 28 0 0 0 0 0 1c 38 3c 5a 2c 2e 12 0 0 0 0 0 0 0 0 22 28 2d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2c6 7 6 0 0 0 0 0 ff43 ffeb fff7 0 0 0 0 0 ff43 18 28 0 0 0 0 0 ffb8 37 1c 12 0 0 0 0 b 38 2e 0 0 0 0 0 3c 2c 22 0 0 0 0 0 5a 28 0 0 0 0 0 0 2d 0 0 0 0 0 0 0 
[  idct] da c2 a2 89 80 85 8d 93 65 72 88 9b a7 ab aa a8 d2 e2 f8 ff ff ff fb f9 f7 f8 f7 f4 f0 f0 f3 f7 f2 f1 f1 f3 f5 f4 f0 eb fc f8 f5 f4 f4 ef e5 dc ef e9 e1 dc dc e0 e5 e9 f3 f1 ea e0 d8 d9 e2 ea 
* bloc 2
[ DC/AC] 04(3) / 04(4) 03(3) 03(3) 05(5) 05(5) 02(2) 02(2) 03(3) 12(5) 03(3) 03(3) 02(2) 02(2) 12(5) 01(2) 01(2) 11(4) 21(5) 02(2) 02(2) 02(2) 01(2) d1(11) 01(2) 00(4) -- total 146 bits
[  bloc] 53 e 4 fffb ffee ffef fffe fffd fffb 0 fffe fffb fffc fffd fffd 0 fffe ffff 1 0 ffff 0 0 ffff fffd fffe fffe ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 33e 62 1c ffd3 ff82 ff9a ffec ffe5 ffd8 0 ffea ffc9 ffd8 ffdc ffd3 0 ffe0 fff1 e 0 fff1 0 0 ffe9 ffca ffce ffb8 ffe0 0 0 0 0 0 0 0 0 0 0 0 0 0 ffd5 ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 33e 62 ff9a ffec ffd3 0 ffe0 0 1c ff82 ffe5 ffdc ffe0 ffb8 0 ffde ffd3 ffd8 ffd8 fff1 ffce 0 ffd5 0 0 ffc9 e ffca 0 0 0 0 ffea 0 ffe9 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 64 f4 f1 f6 f2 f6 f7 eb ab ff f7 f8 fc ff ef e2 e9 ff f8 f7 ff fd d6 ca fd fa fc fb f9 ec c5 c1 ff f4 ff ff ef dc d1 d4 ff f5 ff fe e1 cc e0 d2 fc f6 fe f8 de c3 dd a0 fa f8 f8 fb e8 c5 d5 6b 
* bloc 3
[ DC/AC] 07(5) / 04(4) 06(7) 05(5) 04(4) 04(4) 11(4) 04(4) 03(3) 03(3) 04(4) 03(3) 01(2) 02(2) 23(10) 03(3) 03(3) 11(4) 01(2) 02(2) 02(2) 71(8) 01(2) 01(2) 21(5) 01(2) 01(2) 00(4) -- total 177 bits
[  bloc] fff9 f 31 16 f b 0 ffff fff2 7 6 fff7 fffa ffff 2 0 0 fffc fffb fffa 0 1 ffff 2 2 0 0 0 0 0 0 0 1 1 ffff 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffba 69 157 c6 69 42 0 fff7 ff90 3f 42 ff9d ffc4 fff4 1e 0 0 ffc4 ffba ffac 0 1e ffea 2e 24 0 0 0 0 0 0 0 23 22 ffd8 0 0 30 28 2a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffba 69 42 0 1e 0 0 0 157 69 fff7 fff4 0 0 0 0 c6 ff90 ffc4 ffc4 0 0 0 0 3f ff9d ffba 24 0 0 0 0 42 ffac 2e 23 2a 0 0 0 0 ffea 22 28 0 0 0 0 1e ffd8 30 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d9 c9 cf eb f7 ee f1 ff bd dc ee d4 9e 74 67 6b df cb a1 6c 46 3f 4f 5f d7 8e 4d 3e 45 44 48 54 8d 60 43 4f 5b 50 47 4b 55 4e 47 47 51 5a 56 4d 41 46 49 4b 4d 4d 47 3e 51 49 4d 56 4d 4a 71 a5 
* component mcu
[   mcu] dc cf d7 e3 cc c9 e8 eb da c2 a2 89 80 85 8d 93 d4 d9 d6 cf e7 e2 a1 7b 65 72 88 9b a7 ab aa a8 da e2 c3 e7 d8 74 78 b2 d2 e2 f8 ff ff ff fb f9 d2 e9 d9 c4 6e 76 f7 e8 f7 f8 f7 f4 f0 f0 f3 f7 d3 eb b2 5b b7 ff ed ff f2 f1 f1 f3 f5 f4 f0 eb f5 a1 58 d3 ff e6 ff eb fc f8 f5 f4 f4 ef e5 dc c6 5f d7 f1 e2 ff db ff ef e9 e1 dc dc e0 e5 e9 78 89 eb ff ef f8 f6 ed f3 f1 ea e0 d8 d9 e2 ea 64 f4 f1 f6 f2 f6 f7 eb d9 c9 cf eb f7 ee f1 ff ab ff f7 f8 fc ff ef e2 bd dc ee d4 9e 74 67 6b e9 ff f8 f7 ff fd d6 ca df cb a1 6c 46 3f 4f 5f fd fa fc fb f9 ec c5 c1 d7 8e 4d 3e 45 44 48 54 ff f4 ff ff ef dc d1 d4 8d 60 43 4f 5b 50 47 4b ff f5 ff fe e1 cc e0 d2 55 4e 47 47 51 5a 56 4d fc f6 fe f8 de c3 dd a0 41 46 49 4b 4d 4d 47 3e fa f8 f8 fb e8 c5 d5 6b 51 49 4d 56 4d 4a 71 a5 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 02(3) 01(2) 01(2) 01(2) 01(2) 11(4) 01(2) 00(2) -- total 31 bits
[  bloc] fffa 2 1 1 1 1 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffbe 16 b f d f 0 fff0 fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffbe 16 f 0 0 0 0 0 b d fff0 0 0 0 0 0 f fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7e 7e 7e 7e 7d 7b 79 78 7f 7e 7d 7c 7a 78 76 75 7f 7e 7c 79 76 74 72 71 7f 7d 7a 76 72 70 70 6f 7f 7c 77 73 70 70 70 71 7e 7b 76 72 70 72 74 77 7c 79 75 72 72 75 7a 7d 7b 78 74 72 73 77 7d 81 
* component mcu
[   mcu] 7e 7e 7e 7e 7e 7e 7e 7e 7d 7d 7b 7b 79 79 78 78 7e 7e 7e 7e 7e 7e 7e 7e 7d 7d 7b 7b 79 79 78 78 7f 7f 7e 7e 7d 7d 7c 7c 7a 7a 78 78 76 76 75 75 7f 7f 7e 7e 7d 7d 7c 7c 7a 7a 78 78 76 76 75 75 7f 7f 7e 7e 7c 7c 79 79 76 76 74 74 72 72 71 71 7f 7f 7e 7e 7c 7c 79 79 76 76 74 74 72 72 71 71 7f 7f 7d 7d 7a 7a 76 76 72 72 70 70 70 70 6f 6f 7f 7f 7d 7d 7a 7a 76 76 72 72 70 70 70 70 6f 6f 7f 7f 7c 7c 77 77 73 73 70 70 70 70 70 70 71 71 7f 7f 7c 7c 77 77 73 73 70 70 70 70 70 70 71 71 7e 7e 7b 7b 76 76 72 72 70 70 72 72 74 74 77 77 7e 7e 7b 7b 76 76 72 72 70 70 72 72 74 74 77 77 7c 7c 79 79 75 75 72 72 72 72 75 75 7a 7a 7d 7d 7c 7c 79 79 75 75 72 72 72 72 75 75 7a 7a 7d 7d 7b 7b 78 78 74 74 72 72 73 73 77 77 7d 7d 81 81 7b 7b 78 78 74 74 72 72 73 73 77 77 7d 7d 81 81 
** component Cr
* bloc 0
[ DC/AC] 03(3) / 03(4) 03(4) 02(3) 03(4) 01(2) 01(2) 01(2) 03(4) 21(5) 01(2) 01(2) 00(2) -- total 62 bits
[  bloc] fff8 6 4 fffd fffb ffff ffff 1 4 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffa8 42 2c ffd3 ffbf fff1 ffe3 10 40 0 0 29 23 29 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffa8 42 fff1 ffe3 0 0 0 0 2c ffbf 10 29 0 0 0 0 ffd3 40 23 0 0 0 0 0 0 29 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 95 88 77 6e 6c 6c 6a 67 81 7b 75 73 76 79 79 77 6c 70 76 7d 83 86 86 86 66 71 7e 86 88 85 83 83 70 7d 89 8b 80 75 70 70 7b 87 8f 86 70 5f 5a 5d 7e 89 8c 7c 60 4d 4c 54 7c 86 87 74 56 44 47 53 
* component mcu
[   mcu] 95 95 88 88 77 77 6e 6e 6c 6c 6c 6c 6a 6a 67 67 95 95 88 88 77 77 6e 6e 6c 6c 6c 6c 6a 6a 67 67 81 81 7b 7b 75 75 73 73 76 76 79 79 79 79 77 77 81 81 7b 7b 75 75 73 73 76 76 79 79 79 79 77 77 6c 6c 70 70 76 76 7d 7d 83 83 86 86 86 86 86 86 6c 6c 70 70 76 76 7d 7d 83 83 86 86 86 86 86 86 66 66 71 71 7e 7e 86 86 88 88 85 85 83 83 83 83 66 66 71 71 7e 7e 86 86 88 88 85 85 83 83 83 83 70 70 7d 7d 89 89 8b 8b 80 80 75 75 70 70 70 70 70 70 7d 7d 89 89 8b 8b 80 80 75 75 70 70 70 70 7b 7b 87 87 8f 8f 86 86 70 70 5f 5f 5a 5a 5d 5d 7b 7b 87 87 8f 8f 86 86 70 70 5f 5f 5a 5a 5d 5d 7e 7e 89 89 8c 8c 7c 7c 60 60 4d 4d 4c 4c 54 54 7e 7e 89 89 8c 8c 7c 7c 60 60 4d 4d 4c 4c 54 54 7c 7c 86 86 87 87 74 74 56 56 44 44 47 47 53 53 7c 7c 86 86 87 87 74 74 56 56 44 44 47 47 53 53 

**************************************************************
*** mcu 82
** component Y
* bloc 0
[ DC/AC] 07(5) / 02(2) 05(5) 04(4) 02(2) 04(4) 04(4) 03(3) 03(3) 03(3) 04(4) 02(2) 03(3) 03(3) 02(2) 01(2) 03(3) 01(2) 03(3) 02(2) 02(2) 01(2) 02(2) 02(2) 01(2) 01(2) 01(2) 01(2) 01(2) 01(2) 01(2) 11(4) 11(4) 21(5) 01(2) 31(6) 51(7) 00(4) -- total 196 bits
[  bloc] 46 fffe ffe6 fff8 fffd c fff8 6 fffb 6 8 fffd fffc fffa 3 ffff 4 ffff fff9 2 3 1 3 fffd 1 1 ffff ffff 1 ffff ffff 0 ffff 0 1 0 0 1 ffff 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2bc fff2 ff4a ffb8 ffeb 48 ffb0 36 ffd8 36 58 ffdf ffd8 ffb8 2d ffe7 40 fff1 ff9e 1c 2d 1e 42 ffbb 12 19 ffdc ffe0 26 ffdb ffdd 0 ffdd 0 28 0 0 30 ffd8 0 0 0 22 0 0 0 0 0 3b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2bc fff2 48 ffb0 2d ffe7 ffe0 26 ff4a ffeb 36 ffb8 40 ffdc ffdb 22 ffb8 ffd8 ffd8 fff1 19 ffdd 0 0 36 ffdf ff9e 12 0 0 0 0 58 1c ffbb ffdd 0 0 0 0 2d 42 0 ffd8 0 0 0 0 1e 28 30 0 0 0 0 0 0 0 3b 0 0 0 0 0 
[  idct] 9a cb d6 de f1 77 ab ff 81 8a 7c 8a bd 79 b7 f4 ff ec af 7d 7e 62 cd ff f0 ff ff f7 d8 a6 d9 ed eb e7 f0 ee f0 eb ff fa f2 e8 eb ed f6 fc fa e2 e3 e8 ec e4 e1 e8 e8 ec e6 f0 f3 ea e8 ee e5 f2 
* bloc 1
[ DC/AC] 02(3) / 06(7) 03(3) 12(5) 05(5) 04(4) 04(4) 01(2) 01(2) 01(2) 24(12) 12(5) 03(3) 02(2) 01(2) 41(6) 01(2) 01(2) 02(2) 02(2) 01(2) 01(2) 21(5) 81(9) 11(4) 01(2) 81(9) 00(4) -- total 167 bits
[  bloc] 43 22 6 0 fffd ffed a 9 1 1 1 0 0 fff8 0 fffe 7 fffe 1 0 0 0 0 1 ffff 1 fffd 2 ffff 1 0 0 ffff 0 0 0 0 0 0 0 0 ffff 0 1 ffff 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 
[iquant] 29e ee 2a 0 ffeb ff8e 64 51 8 9 b 0 0 ffa0 0 ffce 70 ffe2 e 0 0 0 0 17 ffee 19 ff94 40 ffda 25 0 0 ffdd 0 0 0 0 0 0 0 0 ffd5 0 23 ffce 0 0 0 0 0 0 0 0 26 0 0 0 0 0 0 0 0 0 0 
[   izz] 29e ee ff8e 64 0 ffce 40 ffda 2a ffeb 51 ffa0 70 ff94 25 0 0 8 0 ffe2 19 0 ffd5 23 9 0 e ffee 0 0 ffce 26 b 0 17 ffdd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] fd ff f0 dd ff 97 87 fa ff f4 e2 dd fa d0 72 d5 ff e6 df de e4 ff 68 b8 fc eb e9 de d0 ff 7e ac f6 f1 e9 dc d6 f5 a3 8b f1 ea dd dc e7 f1 ba 58 ee e1 dc e4 e4 f4 bc 40 ed df e7 ed d3 f3 b6 47 
* bloc 2
[ DC/AC] 05(3) / 06(7) 06(7) 05(5) 03(3) 04(4) 03(3) 05(5) 05(5) 03(3) 03(3) 02(2) 03(3) 03(3) 01(2) 01(2) 01(2) 03(3) 03(3) 03(3) 03(3) 01(2) 02(2) 01(2) 02(2) 01(2) 01(2) 01(2) 11(4) 11(4) 01(2) 21(5) 11(4) 01(2) 01(2) 11(4) 11(4) 00(4) -- total 212 bits
[  bloc] 27 ffd3 24 13 7 b fffc ffec 1e fff9 5 fffe 4 5 ffff 1 1 fff9 7 4 fffc 1 fffd 1 2 1 ffff ffff 0 1 0 ffff 1 0 0 ffff 0 ffff 1 1 0 ffff 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 186 fec5 fc ab 31 42 ffd8 ff4c f0 ffc1 37 ffea 28 3c fff1 19 10 ff97 62 38 ffc4 1e ffbe 17 24 19 ffdc ffe0 0 25 0 ffe0 23 0 0 ffd3 0 ffd0 28 2a 0 ffd5 0 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 186 fec5 42 ffd8 fff1 19 ffe0 0 fc 31 ff4c 3c 10 ffdc 25 0 ab f0 28 ff97 19 0 ffd5 23 ffc1 ffea 62 24 ffe0 0 0 0 37 38 17 23 2a 0 0 0 ffc4 ffbe 0 28 0 0 0 0 1e 0 ffd0 0 0 0 0 0 ffd3 0 0 0 0 0 0 0 
[  idct] fa f6 ee f0 ff df ea e7 af dc fe fb f4 de ea f4 39 68 ab e3 fb ff e6 da 50 3c 4e 97 ce ff fa f5 5c 49 3c 59 76 d0 ed f2 3d 57 4f 4f 5a b5 ff fb 55 69 50 43 36 65 ef f8 cb db cd c7 82 46 d7 fb 
* bloc 3
[ DC/AC] 05(3) / 06(7) 02(2) 01(2) 16(16) 05(5) 02(2) 02(2) 01(2) 21(5) 14(9) 03(3) 01(2) a1(9) 00(4) -- total 113 bits
[  bloc] 41 22 fffd 1 0 ffe0 13 fffd 2 ffff 0 0 1 0 fff7 4 ffff 0 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 28a ee ffeb 9 0 ff40 be ffe5 10 fff7 0 0 a 0 ff79 64 fff0 0 0 0 0 0 0 0 0 0 0 ffe0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 28a ee ff40 be ff79 64 ffe0 0 ffeb 0 ffe5 0 fff0 0 0 0 9 10 a 0 0 0 0 0 fff7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e7 e6 e7 e5 db ef ca 42 e7 e5 e7 e6 dd f1 cc 46 e5 e3 e5 e8 e0 f3 cf 4a e5 e0 e2 e7 e0 f3 d0 4e e8 e0 e0 e5 de f0 d0 51 f0 e4 e0 e5 dd ee d0 55 fb ea e3 e6 dd ee d2 5a ff f0 e6 e8 de ee d3 5e 
* component mcu
[   mcu] 9a cb d6 de f1 77 ab ff fd ff f0 dd ff 97 87 fa 81 8a 7c 8a bd 79 b7 f4 ff f4 e2 dd fa d0 72 d5 ff ec af 7d 7e 62 cd ff ff e6 df de e4 ff 68 b8 f0 ff ff f7 d8 a6 d9 ed fc eb e9 de d0 ff 7e ac eb e7 f0 ee f0 eb ff fa f6 f1 e9 dc d6 f5 a3 8b f2 e8 eb ed f6 fc fa e2 f1 ea dd dc e7 f1 ba 58 e3 e8 ec e4 e1 e8 e8 ec ee e1 dc e4 e4 f4 bc 40 e6 f0 f3 ea e8 ee e5 f2 ed df e7 ed d3 f3 b6 47 fa f6 ee f0 ff df ea e7 e7 e6 e7 e5 db ef ca 42 af dc fe fb f4 de ea f4 e7 e5 e7 e6 dd f1 cc 46 39 68 ab e3 fb ff e6 da e5 e3 e5 e8 e0 f3 cf 4a 50 3c 4e 97 ce ff fa f5 e5 e0 e2 e7 e0 f3 d0 4e 5c 49 3c 59 76 d0 ed f2 e8 e0 e0 e5 de f0 d0 51 3d 57 4f 4f 5a b5 ff fb f0 e4 e0 e5 dd ee d0 55 55 69 50 43 36 65 ef f8 fb ea e3 e6 dd ee d2 5a cb db cd c7 82 46 d7 fb ff f0 e6 e8 de ee d3 5e 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 02(3) 12(6) 01(2) 01(2) 01(2) 00(2) -- total 30 bits
[  bloc] fff5 2 0 2 ffff 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff87 16 0 1e fff3 f ffe3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff87 16 f ffe3 0 0 0 0 0 fff3 0 0 0 0 0 0 1e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 75 78 7a 76 70 6f 75 7c 72 76 78 74 6d 6c 72 78 6f 73 74 70 69 68 6d 73 6d 71 72 6d 66 64 69 6f 6f 72 72 6d 66 63 68 6e 73 76 76 70 68 66 6a 70 78 7a 7b 75 6c 69 6d 73 7b 7e 7e 78 6f 6c 70 76 
* component mcu
[   mcu] 75 75 78 78 7a 7a 76 76 70 70 6f 6f 75 75 7c 7c 75 75 78 78 7a 7a 76 76 70 70 6f 6f 75 75 7c 7c 72 72 76 76 78 78 74 74 6d 6d 6c 6c 72 72 78 78 72 72 76 76 78 78 74 74 6d 6d 6c 6c 72 72 78 78 6f 6f 73 73 74 74 70 70 69 69 68 68 6d 6d 73 73 6f 6f 73 73 74 74 70 70 69 69 68 68 6d 6d 73 73 6d 6d 71 71 72 72 6d 6d 66 66 64 64 69 69 6f 6f 6d 6d 71 71 72 72 6d 6d 66 66 64 64 69 69 6f 6f 6f 6f 72 72 72 72 6d 6d 66 66 63 63 68 68 6e 6e 6f 6f 72 72 72 72 6d 6d 66 66 63 63 68 68 6e 6e 73 73 76 76 76 76 70 70 68 68 66 66 6a 6a 70 70 73 73 76 76 76 76 70 70 68 68 66 66 6a 6a 70 70 78 78 7a 7a 7b 7b 75 75 6c 6c 69 69 6d 6d 73 73 78 78 7a 7a 7b 7b 75 75 6c 6c 69 69 6d 6d 73 73 7b 7b 7e 7e 7e 7e 78 78 6f 6f 6c 6c 70 70 76 76 7b 7b 7e 7e 7e 7e 78 78 6f 6f 6c 6c 70 70 76 76 
** component Cr
* bloc 0
[ DC/AC] 03(3) / 02(3) 02(3) 02(3) 02(3) 03(4) 02(3) 01(2) 02(3) 01(2) 11(4) 00(2) -- total 56 bits
[  bloc] fffc fffe 2 fffd 3 fffc 2 1 fffe ffff 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffd4 ffea 16 ffd3 27 ffc4 3a 10 ffe0 ffe3 0 ffd7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffd4 ffea ffc4 3a 0 0 0 0 16 27 10 0 0 0 0 0 ffd3 ffe0 0 0 0 0 0 0 ffe3 ffd7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 6b 66 66 71 81 85 7b 6e 81 7a 76 7d 88 87 78 69 94 8c 86 8a 8f 8a 77 66 90 89 85 8b 92 8d 7a 69 78 74 76 82 8f 8f 7f 6f 63 62 68 79 8b 8e 81 72 5e 5e 65 77 89 8c 7e 6f 63 62 68 79 89 8a 7a 6a 
* component mcu
[   mcu] 6b 6b 66 66 66 66 71 71 81 81 85 85 7b 7b 6e 6e 6b 6b 66 66 66 66 71 71 81 81 85 85 7b 7b 6e 6e 81 81 7a 7a 76 76 7d 7d 88 88 87 87 78 78 69 69 81 81 7a 7a 76 76 7d 7d 88 88 87 87 78 78 69 69 94 94 8c 8c 86 86 8a 8a 8f 8f 8a 8a 77 77 66 66 94 94 8c 8c 86 86 8a 8a 8f 8f 8a 8a 77 77 66 66 90 90 89 89 85 85 8b 8b 92 92 8d 8d 7a 7a 69 69 90 90 89 89 85 85 8b 8b 92 92 8d 8d 7a 7a 69 69 78 78 74 74 76 76 82 82 8f 8f 8f 8f 7f 7f 6f 6f 78 78 74 74 76 76 82 82 8f 8f 8f 8f 7f 7f 6f 6f 63 63 62 62 68 68 79 79 8b 8b 8e 8e 81 81 72 72 63 63 62 62 68 68 79 79 8b 8b 8e 8e 81 81 72 72 5e 5e 5e 5e 65 65 77 77 89 89 8c 8c 7e 7e 6f 6f 5e 5e 5e 5e 65 65 77 77 89 89 8c 8c 7e 7e 6f 6f 63 63 62 62 68 68 79 79 89 89 8a 8a 7a 7a 6a 6a 63 63 62 62 68 68 79 79 89 89 8a 8a 7a 7a 6a 6a 

**************************************************************
*** mcu 83
** component Y
* bloc 0
[ DC/AC] 00(2) / 04(4) 03(3) 03(3) 05(5) 02(2) 03(3) 03(3) 04(4) 04(4) 01(2) 03(3) 05(5) 02(2) 01(2) 11(4) 13(7) 03(3) 01(2) 01(2) 01(2) 02(2) 03(3) 01(2) 11(4) 01(2) 01(2) 01(2) 11(4) 11(4) 21(5) 02(2) 01(2) 01(2) 11(4) 11(4) 31(6) 11(4) 11(4) 01(2) 01(2) 31(6) 00(4) -- total 217 bits
[  bloc] 41 fff5 5 4 1d 3 4 5 fff4 a 1 fff9 ffef fffd 1 0 ffff 0 5 fffc ffff ffff 1 3 5 1 0 ffff ffff 1 1 0 ffff 0 1 0 0 ffff fffe ffff ffff 0 1 0 ffff 0 0 0 ffff 0 1 0 1 ffff 1 0 0 0 ffff 0 0 0 0 0 
[iquant] 28a ffb3 23 24 cb 12 28 2d ffa0 5a b ffb3 ff56 ffdc f 0 fff0 0 46 ffc8 fff1 ffe2 16 45 5a 19 0 ffe0 ffda 25 23 0 ffdd 0 28 0 0 ffd0 ffb0 ffd6 ffca 0 22 0 ffce 0 0 0 ffc5 0 40 0 40 ffda 30 0 0 0 ffc2 0 0 0 0 0 
[   izz] 28a ffb3 12 28 f 0 ffe0 ffda 23 cb 2d ffdc fff0 0 25 22 24 ffa0 ff56 0 19 23 0 0 5a ffb3 46 5a 0 ffca ffce ffda b ffc8 45 ffdd ffd6 0 40 30 fff1 16 0 ffb0 0 0 0 0 ffe2 28 ffd0 0 40 0 0 0 0 0 ffc5 0 0 ffc2 0 0 
[  idct] df e1 ea e6 f6 ee df ef ff e7 cd e5 d0 e6 e6 ab de de eb f8 ce 86 67 84 ff e1 f8 8e 5e 93 da f7 e7 fc 93 72 ca ff f9 ff e8 da 46 dc e7 f4 fb ef 6d c0 86 fa f6 ff ff f1 61 4a af fa f8 ff fb df 
* bloc 1
[ DC/AC] 01(3) / 04(4) 04(4) 03(3) 05(5) 04(4) 04(4) 03(3) 04(4) 03(3) 04(4) 11(4) 02(2) 04(4) 02(2) 03(3) 03(3) 01(2) 03(3) 03(3) 02(2) 02(2) 01(2) 02(2) 02(2) 02(2) 11(4) 01(2) 21(5) 01(2) 01(2) 01(2) 11(4) 31(6) 11(4) 01(2) 21(5) 00(4) -- total 204 bits
[  bloc] 40 c fff4 fffb ffed 8 fff6 6 fff8 5 8 0 1 2 8 fffd fffb 5 1 5 7 2 3 ffff 3 fffe 2 0 1 ffff 0 0 1 ffff 1 1 0 ffff 0 0 0 1 0 ffff 1 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 280 54 ffac ffd3 ff7b 30 ff9c 36 ffc0 2d 58 0 a 18 78 ffb5 ffb0 4b e 46 69 3c 42 ffe9 36 ffce 48 0 26 ffdb 0 0 23 ffde 28 2d 0 ffd0 0 0 0 2b 0 ffdd 32 0 0 ffca 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 280 54 30 ff9c 78 ffb5 0 26 ffac ff7b 36 18 ffb0 48 ffdb 0 ffd3 ffc0 a 4b ffce 0 2b ffdd 2d 0 e 36 0 0 32 0 58 46 ffe9 23 0 0 0 0 69 42 ffde 0 0 0 0 0 3c 28 ffd0 ffca 0 0 0 0 2d 0 0 0 0 0 0 0 
[  idct] ef d0 d2 bd ca fe ea dc 82 78 63 62 7a 98 dc f1 a7 e1 ea ee cb 6f cc fb fd ff fa fd f7 78 af db ff ef e9 df f9 93 a5 fa ef e4 ff eb f3 93 7d fc ff ef e5 d8 fa bb 86 f5 eb f7 ea e6 f5 ac 70 db 
* bloc 2
[ DC/AC] 03(3) / 07(8) 01(2) 01(2) 01(2) 06(7) 03(3) 01(2) 01(2) 41(6) 02(2) 03(3) b2(16) 01(2) 00(4) -- total 97 bits
[  bloc] 39 ffbd ffff ffff ffff ffcb fff9 1 ffff 0 0 0 0 1 3 4 0 0 0 0 0 0 0 0 0 0 0 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 23a fe2b fff9 fff7 fff9 fec2 ffba 9 fff8 0 0 0 0 c 2d 64 0 0 0 0 0 0 0 0 0 0 0 40 26 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 23a fe2b fec2 ffba 2d 64 40 26 fff9 fff9 9 c 0 0 0 0 fff7 fff8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 4b 45 c0 f4 fb fc fb ee 4d 47 c3 f6 fc fc fb ee 4f 4a c6 f9 fd fc fa ee 50 4d ca fc ff fb f9 ed 50 4e cc fe ff fb f9 ed 4d 4d cd ff ff fa f8 ee 4a 4b cd ff fe f9 f8 ee 48 49 cc ff fe f8 f8 ee 
* bloc 3
[ DC/AC] 04(3) / 07(8) 02(2) 26(16) 03(3) 01(2) 41(6) 13(7) 03(3) b1(10) 01(2) 01(2) c1(10) 00(4) -- total 112 bits
[  bloc] 2f 46 3 0 0 ffda 7 ffff 0 0 0 0 1 0 4 fffb 0 0 0 0 0 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1d6 1ea 15 0 0 ff1c 46 fff7 0 0 0 0 a 0 3c ff83 0 0 0 0 0 0 0 0 0 0 0 20 26 25 0 0 0 0 0 0 0 0 0 0 0 0 ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1d6 1ea ff1c 46 3c ff83 20 26 15 0 fff7 0 0 0 25 ffde 0 0 a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f9 f6 f2 df ec b6 3e 54 f7 f6 f2 de ee b3 3f 51 f5 f5 f1 dd f2 ae 41 4e f2 f5 ef db f5 a7 44 4a f1 f5 ed d6 f8 a0 48 47 f1 f6 ea d1 f9 98 4d 46 f1 f7 e8 cd f8 91 50 46 f2 f8 e6 ca f8 8e 52 46 
* component mcu
[   mcu] df e1 ea e6 f6 ee df ef ef d0 d2 bd ca fe ea dc ff e7 cd e5 d0 e6 e6 ab 82 78 63 62 7a 98 dc f1 de de eb f8 ce 86 67 84 a7 e1 ea ee cb 6f cc fb ff e1 f8 8e 5e 93 da f7 fd ff fa fd f7 78 af db e7 fc 93 72 ca ff f9 ff ff ef e9 df f9 93 a5 fa e8 da 46 dc e7 f4 fb ef ef e4 ff eb f3 93 7d fc 6d c0 86 fa f6 ff ff f1 ff ef e5 d8 fa bb 86 f5 61 4a af fa f8 ff fb df eb f7 ea e6 f5 ac 70 db 4b 45 c0 f4 fb fc fb ee f9 f6 f2 df ec b6 3e 54 4d 47 c3 f6 fc fc fb ee f7 f6 f2 de ee b3 3f 51 4f 4a c6 f9 fd fc fa ee f5 f5 f1 dd f2 ae 41 4e 50 4d ca fc ff fb f9 ed f2 f5 ef db f5 a7 44 4a 50 4e cc fe ff fb f9 ed f1 f5 ed d6 f8 a0 48 47 4d 4d cd ff ff fa f8 ee f1 f6 ea d1 f9 98 4d 46 4a 4b cd ff fe f9 f8 ee f1 f7 e8 cd f8 91 50 46 48 49 cc ff fe f8 f8 ee f2 f8 e6 ca f8 8e 52 46 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 01(2) 02(3) 01(2) 21(5) 00(2) -- total 25 bits
[  bloc] fffc 1 2 1 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffd4 b 16 f 0 0 ffe3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffd4 b 0 ffe3 0 0 0 0 16 0 0 0 0 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7e 83 87 84 7e 7b 7e 83 7c 81 85 82 7c 79 7c 81 79 7e 82 7f 78 76 79 7e 76 7b 7f 7c 76 73 76 7b 75 7a 7d 7b 74 71 75 7a 75 7a 7d 7b 74 71 75 7a 76 7b 7e 7b 75 72 76 7b 77 7c 7f 7c 76 73 77 7b 
* component mcu
[   mcu] 7e 7e 83 83 87 87 84 84 7e 7e 7b 7b 7e 7e 83 83 7e 7e 83 83 87 87 84 84 7e 7e 7b 7b 7e 7e 83 83 7c 7c 81 81 85 85 82 82 7c 7c 79 79 7c 7c 81 81 7c 7c 81 81 85 85 82 82 7c 7c 79 79 7c 7c 81 81 79 79 7e 7e 82 82 7f 7f 78 78 76 76 79 79 7e 7e 79 79 7e 7e 82 82 7f 7f 78 78 76 76 79 79 7e 7e 76 76 7b 7b 7f 7f 7c 7c 76 76 73 73 76 76 7b 7b 76 76 7b 7b 7f 7f 7c 7c 76 76 73 73 76 76 7b 7b 75 75 7a 7a 7d 7d 7b 7b 74 74 71 71 75 75 7a 7a 75 75 7a 7a 7d 7d 7b 7b 74 74 71 71 75 75 7a 7a 75 75 7a 7a 7d 7d 7b 7b 74 74 71 71 75 75 7a 7a 75 75 7a 7a 7d 7d 7b 7b 74 74 71 71 75 75 7a 7a 76 76 7b 7b 7e 7e 7b 7b 75 75 72 72 76 76 7b 7b 76 76 7b 7b 7e 7e 7b 7b 75 75 72 72 76 76 7b 7b 77 77 7c 7c 7f 7f 7c 7c 76 76 73 73 77 77 7b 7b 77 77 7c 7c 7f 7f 7c 7c 76 76 73 73 77 77 7b 7b 
** component Cr
* bloc 0
[ DC/AC] 03(3) / 01(2) 02(3) 23(10) 13(8) 01(2) 31(5) 11(4) 11(4) 00(2) -- total 59 bits
[  bloc] fff8 ffff 2 0 0 fffa 0 4 1 0 0 0 1 0 ffff 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffa8 fff5 16 0 0 ffa6 0 40 10 0 0 0 23 0 ffc3 0 3d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffa8 fff5 ffa6 0 ffc3 0 0 0 16 0 40 0 3d 0 0 0 0 10 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 85 7a 74 75 74 72 77 81 7a 77 76 79 79 77 78 7b 69 72 7b 7e 80 7f 78 6f 57 6f 80 82 85 86 78 62 4c 6f 85 82 85 8c 78 57 48 73 89 7f 80 8d 79 4f 49 78 8c 79 79 8c 79 4a 4b 7c 8d 75 74 8b 79 48 
* component mcu
[   mcu] 85 85 7a 7a 74 74 75 75 74 74 72 72 77 77 81 81 85 85 7a 7a 74 74 75 75 74 74 72 72 77 77 81 81 7a 7a 77 77 76 76 79 79 79 79 77 77 78 78 7b 7b 7a 7a 77 77 76 76 79 79 79 79 77 77 78 78 7b 7b 69 69 72 72 7b 7b 7e 7e 80 80 7f 7f 78 78 6f 6f 69 69 72 72 7b 7b 7e 7e 80 80 7f 7f 78 78 6f 6f 57 57 6f 6f 80 80 82 82 85 85 86 86 78 78 62 62 57 57 6f 6f 80 80 82 82 85 85 86 86 78 78 62 62 4c 4c 6f 6f 85 85 82 82 85 85 8c 8c 78 78 57 57 4c 4c 6f 6f 85 85 82 82 85 85 8c 8c 78 78 57 57 48 48 73 73 89 89 7f 7f 80 80 8d 8d 79 79 4f 4f 48 48 73 73 89 89 7f 7f 80 80 8d 8d 79 79 4f 4f 49 49 78 78 8c 8c 79 79 79 79 8c 8c 79 79 4a 4a 49 49 78 78 8c 8c 79 79 79 79 8c 8c 79 79 4a 4a 4b 4b 7c 7c 8d 8d 75 75 74 74 8b 8b 79 79 48 48 4b 4b 7c 7c 8d 8d 75 75 74 74 8b 8b 79 79 48 48 

**************************************************************
*** mcu 84
** component Y
* bloc 0
[ DC/AC] 05(3) / 04(4) 03(3) 03(3) 14(9) 03(3) 04(4) 04(4) 02(2) 03(3) 02(2) 04(4) 03(3) 02(2) 02(2) 02(2) 01(2) 02(2) 03(3) 11(4) 12(5) 03(3) 02(2) 01(2) 11(4) 01(2) 12(5) 01(2) 01(2) 01(2) 31(6) 01(2) 11(4) 01(2) 01(2) 01(2) 01(2) 01(2) 71(8) 00(4) -- total 208 bits
[  bloc] 49 9 6 7 0 9 fffb fff4 fff4 fffe fffc 2 9 4 fffe 2 3 1 2 5 0 1 0 fffe fffc fffd ffff 0 ffff ffff 0 2 1 ffff ffff 0 0 0 1 1 0 1 1 ffff ffff ffff ffff 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 
[iquant] 2da 3f 2a 3f 0 36 ffce ff94 ffa0 ffee ffd4 16 5a 30 ffe2 32 30 f 1c 46 0 1e 0 ffd2 ffb8 ffb5 ffdc 0 ffda ffdb 0 40 23 ffde ffd8 0 0 0 28 2a 0 2b 22 ffdd ffce ffbc ffce 0 0 0 0 0 0 0 30 0 0 0 0 0 0 0 0 0 
[   izz] 2da 3f 36 ffce ffe2 32 0 ffda 2a 0 ff94 30 30 ffdc ffdb 22 3f ffa0 5a f ffb5 0 2b ffdd ffee 16 1c ffb8 40 0 ffce 0 ffd4 46 ffd2 23 2a ffbc 0 30 0 0 ffde 28 ffce 0 0 0 1e ffd8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e1 f8 da e2 fd e0 e1 e4 eb e6 e4 f8 c1 e1 f3 f5 d9 d9 ed f6 db ff ff c7 e5 e4 e8 e3 ff c0 9f 72 f5 e7 de f9 d9 62 8b b9 e4 e8 e3 ff 86 9c f1 ff e4 f2 ef ce 59 ec ff ec f5 e9 f0 a1 7c ff ef ff 
* bloc 1
[ DC/AC] 03(3) / 04(4) 02(2) 05(5) 04(4) 04(4) 03(3) 04(4) 02(2) 05(5) 03(3) 03(3) 02(2) 03(3) 02(2) 02(2) 03(3) 01(2) 03(3) 02(2) 04(4) 11(4) 02(2) 02(2) 11(4) 01(2) 21(5) 01(2) 01(2) 01(2) 01(2) 01(2) 11(4) 01(2) 00(4) -- total 183 bits
[  bloc] 42 b fffd 12 fff4 fff6 7 8 fffd 11 fffb 7 3 fffa fffd 2 4 1 fffc 2 fff7 0 ffff fffe 2 0 ffff ffff 0 0 1 ffff ffff 1 ffff 1 0 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 294 4d ffeb a2 ffac ffc4 46 48 ffe8 99 ffc9 4d 1e ffb8 ffd3 32 40 f ffc8 1c ff79 0 ffea ffd2 24 0 ffdc ffe0 0 0 23 ffe0 ffdd 22 ffd8 2d 0 30 ffd8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 294 4d ffc4 46 ffd3 32 ffe0 0 ffeb ffac 48 ffb8 40 ffdc 0 0 a2 ffe8 1e f 0 23 0 0 99 4d ffc8 24 ffe0 0 0 0 ffc9 1c ffd2 ffdd 0 0 0 0 ff79 ffea 22 ffd8 0 0 0 0 0 ffd8 30 0 0 0 0 0 2d 0 0 0 0 0 0 0 
[  idct] f0 ee ee f7 e2 dd f9 ee fe e7 d9 f4 fb f1 f6 e3 b5 a6 90 9c a3 a9 d7 f5 74 92 98 9b 8a 73 7c 7c e3 fb fc ff ff ed b9 62 ff ff ec e6 f2 ff ee 7d f5 e9 e7 e6 d7 f1 e6 75 f4 d9 e2 f0 db f7 fa 8c 
* bloc 2
[ DC/AC] 02(3) / 05(5) 02(2) 01(2) 03(3) 04(4) 05(5) 03(3) 02(2) 11(4) 12(5) 03(3) 05(5) 02(2) 01(2) 01(2) 71(8) 12(5) 02(2) 11(4) b1(10) 00(4) -- total 134 bits
[  bloc] 40 ffe6 3 1 5 f fff0 5 2 0 1 0 2 4 ffeb fffe 1 1 0 0 0 0 0 0 0 1 0 2 fffe 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 280 ff4a 15 9 23 5a ff60 2d 10 0 b 0 14 30 fec5 ffce 10 f 0 0 0 0 0 0 0 19 0 40 ffb4 0 23 0 0 0 0 0 0 0 0 0 0 0 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 280 ff4a 5a ff60 fec5 ffce 40 ffb4 15 23 2d 30 10 0 0 22 9 10 14 f 19 23 0 0 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] b8 ee f3 9c 8d f8 ff f7 a3 ee f3 98 8b f9 fd f6 88 f2 f7 97 8c fd f8 f8 71 f7 fe 9c 8e ff f6 fc 62 f5 ff a3 8a ff f4 fd 5e ec fb aa 81 ff f2 fb 65 e5 f8 b5 7b fe f5 fb 6f e4 f9 be 7a ff f9 fe 
* bloc 3
[ DC/AC] 04(3) / 04(4) 21(5) 04(4) 04(4) 01(2) 01(2) 31(6) 01(2) 03(3) 03(3) 11(4) 91(9) 01(2) 00(4) -- total 87 bits
[  bloc] 4d c 0 0 1 fff5 a ffff 1 0 0 0 ffff 1 fffa 4 0 1 0 0 0 0 0 0 0 0 0 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 302 54 0 0 7 ffbe 64 fff7 8 0 0 0 fff6 c ffa6 64 0 f 0 0 0 0 0 0 0 0 0 ffe0 26 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 302 54 ffbe 64 ffa6 64 ffe0 26 0 7 fff7 c 0 0 0 0 0 8 fff6 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f5 e0 e8 e4 e8 f1 f5 93 f3 e0 e9 e4 e5 ef f6 98 f1 e0 eb e3 e1 eb f8 9f ee e0 ec e3 de e8 fa a5 ed e0 ec e2 dc e7 fa a8 ee e0 ec e2 dd e8 fa a6 f0 e0 eb e3 df ea f9 a2 f1 e0 ea e3 e1 eb f8 9f 
* component mcu
[   mcu] e1 f8 da e2 fd e0 e1 e4 f0 ee ee f7 e2 dd f9 ee eb e6 e4 f8 c1 e1 f3 f5 fe e7 d9 f4 fb f1 f6 e3 d9 d9 ed f6 db ff ff c7 b5 a6 90 9c a3 a9 d7 f5 e5 e4 e8 e3 ff c0 9f 72 74 92 98 9b 8a 73 7c 7c f5 e7 de f9 d9 62 8b b9 e3 fb fc ff ff ed b9 62 e4 e8 e3 ff 86 9c f1 ff ff ff ec e6 f2 ff ee 7d e4 f2 ef ce 59 ec ff ec f5 e9 e7 e6 d7 f1 e6 75 f5 e9 f0 a1 7c ff ef ff f4 d9 e2 f0 db f7 fa 8c b8 ee f3 9c 8d f8 ff f7 f5 e0 e8 e4 e8 f1 f5 93 a3 ee f3 98 8b f9 fd f6 f3 e0 e9 e4 e5 ef f6 98 88 f2 f7 97 8c fd f8 f8 f1 e0 eb e3 e1 eb f8 9f 71 f7 fe 9c 8e ff f6 fc ee e0 ec e3 de e8 fa a5 62 f5 ff a3 8a ff f4 fd ed e0 ec e2 dc e7 fa a8 5e ec fb aa 81 ff f2 fb ee e0 ec e2 dd e8 fa a6 65 e5 f8 b5 7b fe f5 fb f0 e0 eb e3 df ea f9 a2 6f e4 f9 be 7a ff f9 fe f1 e0 ea e3 e1 eb f8 9f 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 03(4) 02(3) 01(2) 01(2) 01(2) 01(2) 01(2) 01(2) 00(2) -- total 36 bits
[  bloc] fffa 4 3 1 ffff 1 ffff ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffbe 2c 21 f fff3 f ffe3 fff0 fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffbe 2c f ffe3 0 0 0 0 21 fff3 fff0 0 0 0 0 0 f fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7b 81 86 84 7e 7b 7e 82 7c 81 85 82 7b 77 79 7e 7d 81 83 7e 75 71 73 77 7f 81 81 7a 70 6b 6d 72 7f 81 7f 76 6c 67 6a 70 7f 80 7d 74 6a 66 6b 71 7e 7f 7c 73 6a 68 6e 75 7d 7e 7b 73 6a 69 70 78 
* component mcu
[   mcu] 7b 7b 81 81 86 86 84 84 7e 7e 7b 7b 7e 7e 82 82 7b 7b 81 81 86 86 84 84 7e 7e 7b 7b 7e 7e 82 82 7c 7c 81 81 85 85 82 82 7b 7b 77 77 79 79 7e 7e 7c 7c 81 81 85 85 82 82 7b 7b 77 77 79 79 7e 7e 7d 7d 81 81 83 83 7e 7e 75 75 71 71 73 73 77 77 7d 7d 81 81 83 83 7e 7e 75 75 71 71 73 73 77 77 7f 7f 81 81 81 81 7a 7a 70 70 6b 6b 6d 6d 72 72 7f 7f 81 81 81 81 7a 7a 70 70 6b 6b 6d 6d 72 72 7f 7f 81 81 7f 7f 76 76 6c 6c 67 67 6a 6a 70 70 7f 7f 81 81 7f 7f 76 76 6c 6c 67 67 6a 6a 70 70 7f 7f 80 80 7d 7d 74 74 6a 6a 66 66 6b 6b 71 71 7f 7f 80 80 7d 7d 74 74 6a 6a 66 66 6b 6b 71 71 7e 7e 7f 7f 7c 7c 73 73 6a 6a 68 68 6e 6e 75 75 7e 7e 7f 7f 7c 7c 73 73 6a 6a 68 68 6e 6e 75 75 7d 7d 7e 7e 7b 7b 73 73 6a 6a 69 69 70 70 78 78 7d 7d 7e 7e 7b 7b 73 73 6a 6a 69 69 70 70 78 78 
** component Cr
* bloc 0
[ DC/AC] 03(3) / 02(3) 22(8) 01(2) 01(2) 01(2) 00(2) -- total 32 bits
[  bloc] fffd fffe 0 0 2 ffff 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffdf ffea 0 0 1a fff1 1d 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffdf ffea fff1 1d 0 0 0 0 0 1a 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 84 7d 78 78 7d 7f 7b 76 82 7c 77 79 7e 80 7c 77 7f 7a 77 79 7f 81 7d 77 7c 78 76 7a 81 83 7e 78 78 75 75 7b 83 85 80 79 74 73 75 7c 85 87 81 7a 71 71 74 7d 86 88 82 7b 70 70 74 7d 87 89 83 7c 
* component mcu
[   mcu] 84 84 7d 7d 78 78 78 78 7d 7d 7f 7f 7b 7b 76 76 84 84 7d 7d 78 78 78 78 7d 7d 7f 7f 7b 7b 76 76 82 82 7c 7c 77 77 79 79 7e 7e 80 80 7c 7c 77 77 82 82 7c 7c 77 77 79 79 7e 7e 80 80 7c 7c 77 77 7f 7f 7a 7a 77 77 79 79 7f 7f 81 81 7d 7d 77 77 7f 7f 7a 7a 77 77 79 79 7f 7f 81 81 7d 7d 77 77 7c 7c 78 78 76 76 7a 7a 81 81 83 83 7e 7e 78 78 7c 7c 78 78 76 76 7a 7a 81 81 83 83 7e 7e 78 78 78 78 75 75 75 75 7b 7b 83 83 85 85 80 80 79 79 78 78 75 75 75 75 7b 7b 83 83 85 85 80 80 79 79 74 74 73 73 75 75 7c 7c 85 85 87 87 81 81 7a 7a 74 74 73 73 75 75 7c 7c 85 85 87 87 81 81 7a 7a 71 71 71 71 74 74 7d 7d 86 86 88 88 82 82 7b 7b 71 71 71 71 74 74 7d 7d 86 86 88 88 82 82 7b 7b 70 70 70 70 74 74 7d 7d 87 87 89 89 83 83 7c 7c 70 70 70 70 74 74 7d 7d 87 87 89 89 83 83 7c 7c 

**************************************************************
*** mcu 85
** component Y
* bloc 0
[ DC/AC] 01(3) / 03(3) 04(4) 02(2) 03(3) 04(4) 03(3) 04(4) 02(2) 02(2) 02(2) 03(3) 02(2) 03(3) 12(5) 01(2) 03(3) 03(3) 02(2) 31(6) 03(3) 02(2) 02(2) 01(2) 11(4) 01(2) 01(2) 01(2) c1(10) 01(2) 41(6) 01(2) 01(2) 01(2) 00(4) -- total 176 bits
[  bloc] 4c 7 e fffd fff9 fff5 fffc 8 fffe fffd 2 5 2 5 0 fffe ffff fffb fffc fffd 0 0 0 1 4 2 2 ffff 0 1 ffff ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 ffff ffff ffff 1 0 0 0 0 0 0 0 0 0 
[iquant] 2f8 31 62 ffe5 ffcf ffbe ffd8 48 fff0 ffe5 16 37 14 3c 0 ffce fff0 ffb5 ffc8 ffd6 0 0 0 17 48 32 48 ffe0 0 25 ffdd ffe0 ffdd 0 0 0 0 0 0 0 0 0 0 0 0 44 32 0 0 0 0 ffc0 ffc0 ffda 30 0 0 0 0 0 0 0 0 0 
[   izz] 2f8 31 ffbe ffd8 0 ffce ffe0 0 62 ffcf 48 3c fff0 48 25 0 ffe5 fff0 14 ffb5 32 ffdd 0 0 ffe5 37 ffc8 48 ffe0 0 0 ffda 16 ffd6 17 ffdd 0 44 ffc0 30 0 0 0 0 32 ffc0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ee e7 dd f3 ee dc f4 f1 f1 e4 f7 e6 cf ff e7 e7 ee eb f2 dc ed f2 da ff e3 eb e9 e9 ff d1 ff eb d5 ee ee f6 e0 e6 ff 8d c2 ff db e9 f1 f7 8a 80 a7 ff d5 e2 ff bb 5e ce 90 e9 f6 f3 e8 6c cc ff 
* bloc 1
[ DC/AC] 04(3) / 04(4) 03(3) 05(5) 05(5) 03(3) 02(2) 04(4) 04(4) 03(3) 04(4) 02(2) 03(3) 01(2) 01(2) 02(2) 13(7) 03(3) 03(3) 02(2) 02(2) 01(2) 01(2) 02(2) 02(2) 01(2) 01(2) 01(2) 01(2) 01(2) 01(2) 01(2) 02(2) 01(2) 01(2) 21(5) 11(4) 11(4) 41(6) 01(2) 01(2) 00(4) -- total 209 bits
[  bloc] 44 9 6 10 fff0 fffa fffe 8 a 4 fff3 2 fffc ffff 1 fffe 0 5 fffb fffc fffe 2 ffff 1 fffd fffe 1 1 ffff ffff 1 1 ffff 2 1 1 0 0 1 0 ffff 0 1 0 0 0 0 1 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2a8 3f 2a 90 ff90 ffdc ffec 48 50 24 ff71 16 ffd8 fff4 f ffce 0 4b ffba ffc8 ffe2 3c ffea 17 ffca ffce 24 20 ffda ffdb 23 20 ffdd 44 28 2d 0 0 28 0 ffca 0 22 0 0 0 0 36 ffc5 ffc3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2a8 3f ffdc ffec f ffce 20 ffda 2a ff90 48 fff4 0 24 ffdb 22 90 50 ffd8 4b ffce 23 0 0 24 16 ffba ffca 20 ffca 0 0 ff71 ffc8 17 ffdd 0 0 0 0 ffe2 ffea 44 28 0 0 0 0 3c 28 0 36 0 0 0 0 2d 0 ffc5 ffc3 0 0 0 0 
[  idct] e2 ee e7 e6 f1 eb ee e8 e5 ec f4 f4 e9 ea f3 e5 ff e9 de e1 dd ef f5 ea a6 90 6d 6b 79 9a b3 f7 5a b8 ea f4 cd 90 70 f2 fa ff ef f8 ff ea 7d bd e9 ff ff fb e9 ef 95 b6 fd f4 ec e3 ca fd 9e 78 
* bloc 2
[ DC/AC] 05(3) / 06(7) 04(4) 03(3) 05(5) 03(3) 05(5) 14(9) 03(3) 13(7) 02(2) 04(4) 03(3) 03(3) 01(2) 12(5) 01(2) 01(2) 01(2) 51(7) 02(2) 02(2) 02(2) 91(9) 01(2) 02(2) 01(2) 01(2) 00(4) -- total 180 bits
[  bloc] 2a ffc6 f 7 16 fff9 ffee 0 a 4 0 4 3 fff7 fffc 7 1 0 2 1 ffff ffff 0 0 0 0 0 1 fffd fffe fffe 0 0 0 0 0 0 0 0 0 ffff ffff 2 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1a4 fe6a 69 3f 9a ffd6 ff4c 0 50 24 0 2c 1e ff94 ffc4 af 10 0 1c e fff1 ffe2 0 0 0 0 0 20 ff8e ffb6 ffba 0 0 0 0 0 0 0 0 0 ffca ffd5 44 23 ffce 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1a4 fe6a ffd6 ff4c ffc4 af 20 ff8e 69 9a 0 ff94 10 0 ffb6 44 3f 50 1e 0 0 ffba ffd5 23 24 2c 1c 0 0 ffca ffce 0 0 e 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 ffe2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 95 fa f3 f4 b8 7c f6 f8 7d af ef ff a3 a8 ff ff 4a 47 cb f9 70 c2 ff f1 3f 30 b4 f6 63 df ff f4 44 4d 9c e9 6e f0 ff ff 3d 59 80 cb 73 f3 f8 ff 45 56 83 c3 7e ff fb ff 44 3e 86 bb 77 ff f2 fb 
* bloc 3
[ DC/AC] 06(4) / 04(4) 03(3) 03(3) 04(4) 02(2) 01(2) 01(2) 04(4) 02(2) 02(2) 03(3) 03(3) 11(4) 11(4) 02(2) 02(2) 02(2) 01(2) 11(4) 02(2) 01(2) 01(2) 11(4) 11(4) 21(5) 01(2) 81(9) 01(2) 00(4) -- total 152 bits
[  bloc] 56 b fff9 fffa 8 fffe 1 ffff a fffd fffe 4 fffb 0 ffff 0 ffff 2 fffd 2 ffff 0 1 fffe 1 ffff 0 1 0 1 0 0 1 ffff 0 0 0 0 0 0 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 35c 4d ffcf ffca 38 fff4 a fff7 50 ffe5 ffea 2c ffce 0 fff1 0 fff0 1e ffd6 1c fff1 0 16 ffd2 12 ffe7 0 20 0 25 0 0 23 ffde 0 0 0 0 0 0 0 0 ffde ffdd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 35c 4d fff4 a fff1 0 20 0 ffcf 38 fff7 0 fff0 0 25 ffde ffca 50 ffce 1e ffe7 0 0 ffdd ffe5 2c ffd6 12 0 0 0 0 ffea 1c ffd2 23 0 0 0 0 fff1 16 ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f6 f9 fa f8 d4 f4 85 62 ff fb fb e2 c3 f0 cd df fa f2 ff e2 d3 ec ee ff f6 e5 fd ea f5 ee ea f3 fe e7 f6 e6 fd ef f5 f6 f9 f1 fb eb f6 e5 f3 f5 f2 f7 fb f4 f5 e6 e6 d9 f8 f9 ec ed f6 f5 eb d0 
* component mcu
[   mcu] ee e7 dd f3 ee dc f4 f1 e2 ee e7 e6 f1 eb ee e8 f1 e4 f7 e6 cf ff e7 e7 e5 ec f4 f4 e9 ea f3 e5 ee eb f2 dc ed f2 da ff ff e9 de e1 dd ef f5 ea e3 eb e9 e9 ff d1 ff eb a6 90 6d 6b 79 9a b3 f7 d5 ee ee f6 e0 e6 ff 8d 5a b8 ea f4 cd 90 70 f2 c2 ff db e9 f1 f7 8a 80 fa ff ef f8 ff ea 7d bd a7 ff d5 e2 ff bb 5e ce e9 ff ff fb e9 ef 95 b6 90 e9 f6 f3 e8 6c cc ff fd f4 ec e3 ca fd 9e 78 95 fa f3 f4 b8 7c f6 f8 f6 f9 fa f8 d4 f4 85 62 7d af ef ff a3 a8 ff ff ff fb fb e2 c3 f0 cd df 4a 47 cb f9 70 c2 ff f1 fa f2 ff e2 d3 ec ee ff 3f 30 b4 f6 63 df ff f4 f6 e5 fd ea f5 ee ea f3 44 4d 9c e9 6e f0 ff ff fe e7 f6 e6 fd ef f5 f6 3d 59 80 cb 73 f3 f8 ff f9 f1 fb eb f6 e5 f3 f5 45 56 83 c3 7e ff fb ff f2 f7 fb f4 f5 e6 e6 d9 44 3e 86 bb 77 ff f2 fb f8 f9 ec ed f6 f5 eb d0 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 02(3) 02(3) 11(4) 21(5) 00(2) -- total 27 bits
[  bloc] fffd 2 2 0 ffff 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffdf 16 16 0 fff3 0 0 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffdf 16 0 0 0 0 0 0 16 fff3 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 84 82 7f 7c 7c 7e 81 83 83 81 7f 7c 7c 7d 7f 81 82 81 7e 7c 7c 7c 7d 7e 81 80 7e 7d 7b 7b 7a 7a 7f 7f 7e 7d 7b 79 77 76 7d 7e 7e 7d 7b 77 74 72 7c 7d 7e 7d 7a 76 72 6f 7b 7c 7d 7d 7a 76 71 6d 
* component mcu
[   mcu] 84 84 82 82 7f 7f 7c 7c 7c 7c 7e 7e 81 81 83 83 84 84 82 82 7f 7f 7c 7c 7c 7c 7e 7e 81 81 83 83 83 83 81 81 7f 7f 7c 7c 7c 7c 7d 7d 7f 7f 81 81 83 83 81 81 7f 7f 7c 7c 7c 7c 7d 7d 7f 7f 81 81 82 82 81 81 7e 7e 7c 7c 7c 7c 7c 7c 7d 7d 7e 7e 82 82 81 81 7e 7e 7c 7c 7c 7c 7c 7c 7d 7d 7e 7e 81 81 80 80 7e 7e 7d 7d 7b 7b 7b 7b 7a 7a 7a 7a 81 81 80 80 7e 7e 7d 7d 7b 7b 7b 7b 7a 7a 7a 7a 7f 7f 7f 7f 7e 7e 7d 7d 7b 7b 79 79 77 77 76 76 7f 7f 7f 7f 7e 7e 7d 7d 7b 7b 79 79 77 77 76 76 7d 7d 7e 7e 7e 7e 7d 7d 7b 7b 77 77 74 74 72 72 7d 7d 7e 7e 7e 7e 7d 7d 7b 7b 77 77 74 74 72 72 7c 7c 7d 7d 7e 7e 7d 7d 7a 7a 76 76 72 72 6f 6f 7c 7c 7d 7d 7e 7e 7d 7d 7a 7a 76 76 72 72 6f 6f 7b 7b 7c 7c 7d 7d 7d 7d 7a 7a 76 76 71 71 6d 6d 7b 7b 7c 7c 7d 7d 7d 7d 7a 7a 76 76 71 71 6d 6d 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 02(3) 02(3) 01(2) 03(4) 02(3) 12(6) 01(2) 00(2) -- total 42 bits
[  bloc] fffb fffd 2 1 4 fffe 0 2 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffc9 ffdf 16 f 34 ffe2 0 20 fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffc9 ffdf ffe2 0 0 0 0 0 16 34 20 0 0 0 0 0 f fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 85 83 80 7e 7c 7d 7e 7f 82 81 7f 7d 7b 7b 7b 7b 7c 7c 7c 7c 7a 79 77 77 74 76 79 7b 7b 79 76 74 6b 6f 76 7b 7d 7b 77 74 62 69 73 7d 81 80 7c 78 5a 63 71 7e 86 86 81 7e 56 60 70 80 88 89 85 81 
* component mcu
[   mcu] 85 85 83 83 80 80 7e 7e 7c 7c 7d 7d 7e 7e 7f 7f 85 85 83 83 80 80 7e 7e 7c 7c 7d 7d 7e 7e 7f 7f 82 82 81 81 7f 7f 7d 7d 7b 7b 7b 7b 7b 7b 7b 7b 82 82 81 81 7f 7f 7d 7d 7b 7b 7b 7b 7b 7b 7b 7b 7c 7c 7c 7c 7c 7c 7c 7c 7a 7a 79 79 77 77 77 77 7c 7c 7c 7c 7c 7c 7c 7c 7a 7a 79 79 77 77 77 77 74 74 76 76 79 79 7b 7b 7b 7b 79 79 76 76 74 74 74 74 76 76 79 79 7b 7b 7b 7b 79 79 76 76 74 74 6b 6b 6f 6f 76 76 7b 7b 7d 7d 7b 7b 77 77 74 74 6b 6b 6f 6f 76 76 7b 7b 7d 7d 7b 7b 77 77 74 74 62 62 69 69 73 73 7d 7d 81 81 80 80 7c 7c 78 78 62 62 69 69 73 73 7d 7d 81 81 80 80 7c 7c 78 78 5a 5a 63 63 71 71 7e 7e 86 86 86 86 81 81 7e 7e 5a 5a 63 63 71 71 7e 7e 86 86 86 86 81 81 7e 7e 56 56 60 60 70 70 80 80 88 88 89 89 85 85 81 81 56 56 60 60 70 70 80 80 88 88 89 89 85 85 81 81 

**************************************************************
*** mcu 86
** component Y
* bloc 0
[ DC/AC] 04(3) / 02(2) 05(5) 04(4) 01(2) 01(2) 01(2) 13(7) 03(3) 02(2) 03(3) 02(2) 02(2) 01(2) 11(4) 02(2) 02(2) 03(3) 03(3) 02(2) 02(2) 02(2) 01(2) 71(8) 01(2) 02(2) 01(2) 01(2) 01(2) 00(4) -- total 144 bits
[  bloc] 48 2 1b fff1 ffff 1 1 0 fffc 6 2 5 fffe fffe 1 0 ffff 2 3 fffb fffb 3 3 fffe ffff 0 0 0 0 0 0 0 1 1 fffe ffff 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2d0 e bd ff79 fff9 6 a 0 ffe0 36 16 37 ffec ffe8 f 0 fff0 1e 2a ffba ffb5 5a 42 ffd2 ffee 0 0 0 0 0 0 0 23 22 ffb0 ffd3 39 ffd0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2d0 e 6 a f 0 0 0 bd fff9 0 ffe8 fff0 0 0 0 ff79 ffe0 ffec 1e 0 0 0 0 36 37 2a ffee 0 0 0 0 16 ffba ffd2 23 0 0 0 0 ffb5 42 22 0 0 0 0 0 5a ffb0 ffd0 0 0 0 0 0 ffd3 39 0 0 0 0 0 0 
[  idct] ea e9 e8 eb f2 f6 f0 e8 ef f1 ef e6 df e1 ec f4 e2 ed f8 fb f4 ec ea ed ee e8 e4 e7 eb ec ee f0 ff f8 f4 f3 ee e4 e1 e5 f2 f0 f0 ef e6 e1 ee ff ee cb a3 88 74 67 6b 77 7d 71 82 b6 e4 e6 c9 af 
* bloc 1
[ DC/AC] 04(3) / 04(4) 04(4) 03(3) 04(4) 03(3) 01(2) 03(3) 04(4) 03(3) 03(3) 03(3) 02(2) 31(6) 11(4) 02(2) 01(2) 11(4) 11(4) 01(2) 51(7) 01(2) 51(7) 00(4) -- total 137 bits
[  bloc] 51 fff6 a fff9 c fffa 1 5 fff7 5 fffc 5 fffd 0 0 0 ffff 0 1 fffe 1 0 1 0 ffff 1 0 0 0 0 0 ffff 1 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 32a ffba 46 ffc1 54 ffdc a 2d ffb8 2d ffd4 37 ffe2 0 0 0 fff0 0 e ffe4 f 0 16 0 ffee 19 0 0 0 0 0 ffe0 23 0 0 0 0 0 ffd8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 32a ffba ffdc a 0 0 0 0 46 54 2d 0 fff0 0 0 0 ffc1 ffb8 ffe2 0 19 0 0 0 2d 37 e ffee ffe0 0 0 0 ffd4 ffe4 0 23 0 0 0 0 f 16 0 ffd8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e7 ef ef e7 e5 eb ec e7 ed e7 e3 e9 f2 f5 f1 ec ed eb ee f2 f1 eb ed f3 ec ec ea e7 e9 ed ec e7 ed ed e2 db eb ff f5 da de f4 fe f3 ec f1 f1 e9 af c6 e6 f8 f0 e3 e7 f7 7e 6e 89 cf fd f7 e8 e9 
* bloc 2
[ DC/AC] 03(3) / 02(2) 03(3) 01(2) 02(2) 11(4) 03(3) 02(2) 11(4) 02(2) 11(4) 31(6) 02(2) 01(2) 11(4) 01(2) 21(5) 71(8) 00(4) -- total 93 bits
[  bloc] 57 fffe 6 1 2 0 ffff fffc fffd 0 ffff fffe 0 ffff 0 0 0 ffff fffe ffff 0 ffff ffff 0 0 ffff 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 366 fff2 2a 9 e 0 fff6 ffdc ffe8 0 fff5 ffea 0 fff4 0 0 0 fff1 ffe4 fff2 0 ffe2 ffea 0 0 ffe7 0 0 0 0 0 0 0 ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 366 fff2 0 fff6 0 0 0 0 2a e ffdc fff4 0 0 0 0 9 ffe8 0 fff1 ffe7 0 0 0 0 ffea ffe4 0 0 0 0 0 fff5 fff2 0 0 0 0 0 0 0 ffea ffde 0 0 0 0 0 ffe2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c7 e4 fd ff fe fe f9 f1 fc ff ff fb f2 f1 f5 f8 f5 f3 f2 f1 eb e4 e4 e8 ee e7 ea f5 f7 ec e8 ec f6 e9 e3 e9 eb e6 e8 f0 e3 df df e5 e8 e6 e6 e9 de e5 ea ec f0 f6 f8 f6 e9 ea df ce ce e1 f4 f9 
* bloc 3
[ DC/AC] 05(3) / 04(4) 04(4) 31(6) 04(4) 04(4) 02(2) 12(5) 04(4) 03(3) 01(2) 11(4) 01(2) 01(2) 01(2) 21(5) 13(7) 02(2) 01(2) 21(5) 01(2) 02(2) 02(2) 51(7) 11(4) 41(6) 01(2) 01(2) 31(6) 01(2) 11(4) 00(4) -- total 174 bits
[  bloc] 46 f fff6 0 0 0 1 c fff5 fffd 0 fffe d fffb ffff 0 1 ffff 1 ffff 0 0 ffff 0 6 fffe ffff 0 0 1 1 fffd 2 0 0 0 0 0 1 0 1 0 0 0 0 ffff 1 1 0 0 0 ffff 1 0 ffff 0 0 0 0 0 0 0 0 0 
[iquant] 2bc 69 ffba 0 0 0 a 6c ffa8 ffe5 0 ffea 82 ffc4 fff1 0 10 fff1 e fff2 0 0 ffea 0 6c ffce ffdc 0 0 25 23 ffa0 46 0 0 0 0 0 28 0 36 0 0 0 0 ffbc 32 36 0 0 0 ffc0 40 0 ffd0 0 0 0 0 0 0 0 0 0 
[   izz] 2bc 69 0 a fff1 0 0 0 ffba 0 6c ffc4 10 ffdc 25 0 0 ffa8 82 fff1 ffce 23 0 0 ffe5 ffea e 6c ffa0 36 0 0 0 fff2 0 46 0 ffbc 40 ffd0 0 ffea 0 28 32 ffc0 0 0 0 0 0 36 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] fb db a8 65 8b ff dc f0 d9 e8 ff d1 7e 7d e6 ef eb ef ef f2 ea 86 9c e4 e7 f5 d8 ed ff d5 5f d1 e8 ea f1 ed e2 ff af 7a f4 de de e5 e2 ef ff 62 de e7 df ee ef cc fb bf eb ee e6 ec d9 f4 e5 e0 
* component mcu
[   mcu] ea e9 e8 eb f2 f6 f0 e8 e7 ef ef e7 e5 eb ec e7 ef f1 ef e6 df e1 ec f4 ed e7 e3 e9 f2 f5 f1 ec e2 ed f8 fb f4 ec ea ed ed eb ee f2 f1 eb ed f3 ee e8 e4 e7 eb ec ee f0 ec ec ea e7 e9 ed ec e7 ff f8 f4 f3 ee e4 e1 e5 ed ed e2 db eb ff f5 da f2 f0 f0 ef e6 e1 ee ff de f4 fe f3 ec f1 f1 e9 ee cb a3 88 74 67 6b 77 af c6 e6 f8 f0 e3 e7 f7 7d 71 82 b6 e4 e6 c9 af 7e 6e 89 cf fd f7 e8 e9 c7 e4 fd ff fe fe f9 f1 fb db a8 65 8b ff dc f0 fc ff ff fb f2 f1 f5 f8 d9 e8 ff d1 7e 7d e6 ef f5 f3 f2 f1 eb e4 e4 e8 eb ef ef f2 ea 86 9c e4 ee e7 ea f5 f7 ec e8 ec e7 f5 d8 ed ff d5 5f d1 f6 e9 e3 e9 eb e6 e8 f0 e8 ea f1 ed e2 ff af 7a e3 df df e5 e8 e6 e6 e9 f4 de de e5 e2 ef ff 62 de e5 ea ec f0 f6 f8 f6 de e7 df ee ef cc fb bf e9 ea df ce ce e1 f4 f9 eb ee e6 ec d9 f4 e5 e0 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 13(8) 01(2) 01(2) 01(2) 11(4) 01(2) 00(2) -- total 34 bits
[  bloc] fffb 0 5 ffff ffff 1 0 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffc9 0 37 fff1 fff3 f 0 fff0 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffc9 0 f 0 0 0 0 0 37 fff3 fff0 0 0 0 0 0 fff1 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 81 81 81 80 7f 7f 7e 7f 80 81 81 81 81 81 7d 7d 7e 7e 80 81 83 83 7b 7b 7a 7b 7d 7f 82 83 7a 78 77 76 77 7a 7e 80 79 77 73 70 70 73 76 79 7a 76 70 6b 6a 6b 6f 71 7a 75 6e 68 66 67 6a 6c 
* component mcu
[   mcu] 80 80 80 80 81 81 81 81 81 81 80 80 7f 7f 7f 7f 80 80 80 80 81 81 81 81 81 81 80 80 7f 7f 7f 7f 7e 7e 7f 7f 80 80 81 81 81 81 81 81 81 81 81 81 7e 7e 7f 7f 80 80 81 81 81 81 81 81 81 81 81 81 7d 7d 7d 7d 7e 7e 7e 7e 80 80 81 81 83 83 83 83 7d 7d 7d 7d 7e 7e 7e 7e 80 80 81 81 83 83 83 83 7b 7b 7b 7b 7a 7a 7b 7b 7d 7d 7f 7f 82 82 83 83 7b 7b 7b 7b 7a 7a 7b 7b 7d 7d 7f 7f 82 82 83 83 7a 7a 78 78 77 77 76 76 77 77 7a 7a 7e 7e 80 80 7a 7a 78 78 77 77 76 76 77 77 7a 7a 7e 7e 80 80 79 79 77 77 73 73 70 70 70 70 73 73 76 76 79 79 79 79 77 77 73 73 70 70 70 70 73 73 76 76 79 79 7a 7a 76 76 70 70 6b 6b 6a 6a 6b 6b 6f 6f 71 71 7a 7a 76 76 70 70 6b 6b 6a 6a 6b 6b 6f 6f 71 71 7a 7a 75 75 6e 6e 68 68 66 66 67 67 6a 6a 6c 6c 7a 7a 75 75 6e 6e 68 68 66 66 67 67 6a 6a 6c 6c 
** component Cr
* bloc 0
[ DC/AC] 03(3) / 11(4) 02(3) 01(2) 01(2) 11(4) 31(5) 00(2) -- total 35 bits
[  bloc] ffff 0 ffff 2 ffff ffff 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fff5 0 fff5 1e fff3 fff1 0 10 0 0 0 29 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fff5 0 fff1 0 0 0 0 0 fff5 fff3 10 0 0 0 0 0 1e 0 0 0 0 0 0 0 0 29 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 88 87 84 82 7f 7e 7e 7e 7b 7b 7c 7e 7f 81 83 84 6f 71 75 7a 7e 82 85 87 71 73 77 7a 7c 7e 7e 7e 7d 7e 7f 7e 7c 78 74 71 85 86 86 85 80 79 72 6e 81 84 87 89 87 82 7c 78 7a 7e 85 8a 8d 8b 87 85 
* component mcu
[   mcu] 88 88 87 87 84 84 82 82 7f 7f 7e 7e 7e 7e 7e 7e 88 88 87 87 84 84 82 82 7f 7f 7e 7e 7e 7e 7e 7e 7b 7b 7b 7b 7c 7c 7e 7e 7f 7f 81 81 83 83 84 84 7b 7b 7b 7b 7c 7c 7e 7e 7f 7f 81 81 83 83 84 84 6f 6f 71 71 75 75 7a 7a 7e 7e 82 82 85 85 87 87 6f 6f 71 71 75 75 7a 7a 7e 7e 82 82 85 85 87 87 71 71 73 73 77 77 7a 7a 7c 7c 7e 7e 7e 7e 7e 7e 71 71 73 73 77 77 7a 7a 7c 7c 7e 7e 7e 7e 7e 7e 7d 7d 7e 7e 7f 7f 7e 7e 7c 7c 78 78 74 74 71 71 7d 7d 7e 7e 7f 7f 7e 7e 7c 7c 78 78 74 74 71 71 85 85 86 86 86 86 85 85 80 80 79 79 72 72 6e 6e 85 85 86 86 86 86 85 85 80 80 79 79 72 72 6e 6e 81 81 84 84 87 87 89 89 87 87 82 82 7c 7c 78 78 81 81 84 84 87 87 89 89 87 87 82 82 7c 7c 78 78 7a 7a 7e 7e 85 85 8a 8a 8d 8d 8b 8b 87 87 85 85 7a 7a 7e 7e 85 85 8a 8a 8d 8d 8b 8b 87 87 85 85 

**************************************************************
*** mcu 87
** component Y
* bloc 0
[ DC/AC] 05(3) / 01(2) 01(2) 00(4) -- total 18 bits
[  bloc] 57 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 366 7 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 366 7 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ed ed ec ec eb eb eb ea ed ed ec ec eb eb eb eb ed ed ed ec ec eb eb eb ee ee ed ed ec ec eb eb ee ee ee ed ed ec ec ec ef ee ee ee ed ed ec ec ef ef ee ee ee ed ed ed ef ef ef ee ee ed ed ed 
* bloc 1
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 57 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 366 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 366 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee 
* bloc 2
[ DC/AC] 02(3) / 04(4) 03(3) 03(3) 04(4) 04(4) 03(3) 03(3) 03(3) 21(5) 03(3) 03(3) 02(2) 01(2) 02(2) 02(2) 01(2) 61(7) 01(2) 01(2) 11(4) 00(4) -- total 118 bits
[  bloc] 55 fff8 6 fffc a fff5 fffa 7 fffa 0 0 1 fffc 5 fffd ffff 3 fffe 1 0 0 0 0 0 0 ffff 1 ffff 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 352 ffc8 2a ffdc 46 ffbe ffc4 3f ffd0 0 0 b ffd8 3c ffd3 ffe7 30 ffe2 e 0 0 0 0 0 0 ffe7 24 ffe0 0 25 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 352 ffc8 ffbe ffc4 ffd3 ffe7 ffe0 0 2a 46 3f 3c 30 24 25 0 ffdc ffd0 ffd8 ffe2 ffe7 0 0 0 0 b e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e8 e4 f4 f0 e6 ee ee eb ec e8 f3 f3 ed f0 ee eb f2 f0 f1 f5 f4 f0 ef ed f0 fa f0 f3 f6 ec ef ee dc fe f1 f0 f3 e7 f1 ef b1 f8 f3 ef f2 e5 f4 ee 7c eb f6 f1 f3 e7 f9 ec 57 df f7 f4 f6 ea fc eb 
* bloc 3
[ DC/AC] 02(3) / 31(6) 00(4) -- total 16 bits
[  bloc] 58 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 370 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 370 0 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f0 ef ef ee ee ed ed ec ef ef ef ee ee ed ed ed ef ef ef ee ee ed ed ed ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ed ed ed ee ee ef ef ef ed ed ed ee ee ef ef ef ec ed ed ee ee ef ef f0 
* component mcu
[   mcu] ed ed ec ec eb eb eb ea ec ec ec ec ec ec ec ec ed ed ec ec eb eb eb eb ec ec ec ec ec ec ec ec ed ed ed ec ec eb eb eb ec ec ec ec ec ec ec ec ee ee ed ed ec ec eb eb ed ed ed ed ed ed ed ed ee ee ee ed ed ec ec ec ed ed ed ed ed ed ed ed ef ee ee ee ed ed ec ec ed ed ed ed ed ed ed ed ef ef ee ee ee ed ed ed ee ee ee ee ee ee ee ee ef ef ef ee ee ed ed ed ee ee ee ee ee ee ee ee e8 e4 f4 f0 e6 ee ee eb f0 ef ef ee ee ed ed ec ec e8 f3 f3 ed f0 ee eb ef ef ef ee ee ed ed ed f2 f0 f1 f5 f4 f0 ef ed ef ef ef ee ee ed ed ed f0 fa f0 f3 f6 ec ef ee ee ee ee ee ee ee ee ee dc fe f1 f0 f3 e7 f1 ef ee ee ee ee ee ee ee ee b1 f8 f3 ef f2 e5 f4 ee ed ed ed ee ee ef ef ef 7c eb f6 f1 f3 e7 f9 ec ed ed ed ee ee ef ef ef 57 df f7 f4 f6 ea fc eb ec ed ed ee ee ef ef f0 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 00(2) -- total 8 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 00(2) -- total 5 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 88
** component Y
* bloc 0
[ DC/AC] 02(3) / 12(5) 00(4) -- total 16 bits
[  bloc] 56 0 fffe 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 35c 0 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 35c 0 0 0 0 0 0 0 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 ea ea ea ea ea ea ea ea eb eb eb eb eb eb eb eb ec ec ec ec ec ec ec ec ed ed ed ed ed ed ed ed ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee 
* bloc 1
[ DC/AC] 06(4) / 07(8) 03(3) 02(2) 02(2) 06(7) 05(5) 12(5) 01(2) 01(2) 01(2) 11(4) 01(2) 02(2) 02(2) 01(2) 11(4) 51(7) 01(2) 02(2) 01(2) 11(4) 00(4) -- total 129 bits
[  bloc] 30 46 fffb 3 3 ffc6 12 0 fffd ffff 1 1 0 ffff ffff fffd 2 1 0 ffff 0 0 0 0 0 ffff ffff 3 ffff 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1e0 1ea ffdd 1b 15 fea4 b4 0 ffe8 fff7 b b 0 fff4 fff1 ffb5 20 f 0 fff2 0 0 0 0 0 ffe7 ffdc 60 ffda 0 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1e0 1ea fea4 b4 fff1 ffb5 60 ffda ffdd 15 0 fff4 20 ffdc 0 0 1b ffe8 0 f ffe7 23 0 0 fff7 b 0 0 0 0 0 0 b fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ee e6 ea e6 f3 da 41 21 ee e9 e9 e4 f2 d2 35 1f ec ec e8 e3 f6 ce 2d 23 ea ed e9 e4 f9 d0 2f 29 ec ed ec e5 f5 d3 35 24 f1 eb f1 e7 ed da 42 19 f3 e6 f6 ec ea ec 5e 1a f2 e1 f9 f2 ee ff 7a 25 
* bloc 2
[ DC/AC] 06(4) / 00(4) -- total 14 bits
[  bloc] 58 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 370 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 370 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee 
* bloc 3
[ DC/AC] 04(3) / 05(5) 04(4) 03(3) 05(5) 05(5) 04(4) 04(4) 03(3) 01(2) 11(4) 03(3) 04(4) 03(3) 02(2) 03(3) 02(2) 61(7) 01(2) 01(2) 01(2) 11(4) 11(4) 00(4) -- total 146 bits
[  bloc] 50 10 fff2 fffc 11 ffef 9 fff4 7 ffff 0 1 fffb 8 fffc 2 fffc 2 0 0 0 0 0 0 ffff ffff 1 ffff 0 ffff 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 320 70 ff9e ffdc 77 ff9a 5a ff94 38 fff7 0 b ffce 60 ffc4 32 ffc0 1e 0 0 0 0 0 0 ffee ffe7 24 ffe0 0 ffdb 0 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 320 70 ff9a 5a ffc4 32 ffe0 0 ff9e 77 ff94 60 ffc0 24 ffdb 0 ffdc 38 ffce 1e ffe7 0 0 0 fff7 b 0 ffee 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ed f2 e3 f7 f0 e8 ba 14 eb f3 e4 f0 ed f4 d1 36 eb f3 e5 eb eb fd eb 71 ef ee e6 ee ea f5 f7 b3 f4 e8 e8 f6 ec e6 f3 e4 f5 e7 ed f9 ed e2 ec f7 f1 ec f3 f3 ee ee ec f1 ed f2 f8 eb ee fc f1 e6 
* component mcu
[   mcu] e9 e9 e9 e9 e9 e9 e9 e9 ee e6 ea e6 f3 da 41 21 e9 e9 e9 e9 e9 e9 e9 e9 ee e9 e9 e4 f2 d2 35 1f ea ea ea ea ea ea ea ea ec ec e8 e3 f6 ce 2d 23 eb eb eb eb eb eb eb eb ea ed e9 e4 f9 d0 2f 29 ec ec ec ec ec ec ec ec ec ed ec e5 f5 d3 35 24 ed ed ed ed ed ed ed ed f1 eb f1 e7 ed da 42 19 ee ee ee ee ee ee ee ee f3 e6 f6 ec ea ec 5e 1a ee ee ee ee ee ee ee ee f2 e1 f9 f2 ee ff 7a 25 ee ee ee ee ee ee ee ee ed f2 e3 f7 f0 e8 ba 14 ee ee ee ee ee ee ee ee eb f3 e4 f0 ed f4 d1 36 ee ee ee ee ee ee ee ee eb f3 e5 eb eb fd eb 71 ee ee ee ee ee ee ee ee ef ee e6 ee ea f5 f7 b3 ee ee ee ee ee ee ee ee f4 e8 e8 f6 ec e6 f3 e4 ee ee ee ee ee ee ee ee f5 e7 ed f9 ed e2 ec f7 ee ee ee ee ee ee ee ee f1 ec f3 f3 ee ee ec f1 ee ee ee ee ee ee ee ee ed f2 f8 eb ee fc f1 e6 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 89
** component Y
* bloc 0
[ DC/AC] 08(6) / 01(2) 02(2) 01(2) 01(2) 31(6) 00(4) -- total 38 bits
[  bloc] ffb8 ffff 2 1 ffff 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd30 fff9 e 9 fff9 0 0 0 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd30 fff9 0 0 0 0 0 0 e fff9 0 0 0 0 0 0 9 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 29 29 29 2a 2a 2a 2b 2b 27 27 28 28 29 2a 2a 2b 24 24 25 26 27 28 29 2a 22 22 23 24 26 27 28 28 21 22 22 24 25 26 26 27 23 23 23 24 24 25 25 25 26 25 25 25 24 24 24 24 27 27 26 25 25 24 23 23 
* bloc 1
[ DC/AC] 02(3) / 12(5) 00(4) -- total 16 bits
[  bloc] ffba 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd44 0 e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd44 0 0 0 0 0 0 0 e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 2b 2b 2b 2b 2b 2b 2b 2b 2b 2b 2b 2b 2b 2b 2b 2b 2a 2a 2a 2a 2a 2a 2a 2a 29 29 29 29 29 29 29 29 28 28 28 28 28 28 28 28 27 27 27 27 27 27 27 27 26 26 26 26 26 26 26 26 26 26 26 26 26 26 26 26 
* bloc 2
[ DC/AC] 03(3) / 05(5) 05(5) 03(3) 05(5) 05(5) 04(4) 04(4) 04(4) 02(2) 01(2) 02(2) 03(3) 04(4) 02(2) 01(2) 02(2) 02(2) 01(2) 01(2) 41(6) 61(7) 81(9) 31(6) 81(9) 00(4) -- total 168 bits
[  bloc] ffc0 12 ffef 7 ffeb 12 8 fff1 a fffe 1 fffd 7 fff8 3 1 fffd 2 ffff 1 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 
[iquant] fd80 7e ff89 3f ff6d 6c 50 ff79 50 ffee b ffdf 46 ffa0 2d 19 ffd0 1e fff2 e 0 0 0 0 12 0 0 0 0 0 0 20 0 0 0 0 0 0 0 0 36 0 0 0 32 0 0 0 0 0 0 0 0 26 0 0 0 0 0 0 0 0 0 0 
[   izz] fd80 7e 6c 50 2d 19 0 0 ff89 ff6d ff79 ffa0 ffd0 0 0 0 3f 50 46 1e 0 0 0 0 ffee ffdf fff2 12 20 36 32 26 b e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 35 5 35 28 1f 24 2c 1e 19 25 25 27 1d 21 27 21 9 40 19 2a 1f 1f 22 22 22 33 1b 2d 26 21 21 20 5a 11 20 29 2c 25 26 21 9d 1a 20 1f 2a 27 2a 25 df 68 21 19 25 27 28 29 ff b9 25 1a 22 25 24 29 
* bloc 3
[ DC/AC] 04(3) / 01(2) 21(5) 00(4) -- total 20 bits
[  bloc] ffb6 1 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd1c 7 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd1c 7 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 23 23 23 23 24 24 24 24 23 23 23 23 24 24 24 24 24 24 24 24 23 23 23 23 24 24 24 24 23 23 23 23 25 25 24 24 23 23 22 22 26 25 25 24 23 22 22 21 26 26 25 24 23 22 21 21 26 26 25 24 23 22 21 21 
* component mcu
[   mcu] 29 29 29 2a 2a 2a 2b 2b 2b 2b 2b 2b 2b 2b 2b 2b 27 27 28 28 29 2a 2a 2b 2b 2b 2b 2b 2b 2b 2b 2b 24 24 25 26 27 28 29 2a 2a 2a 2a 2a 2a 2a 2a 2a 22 22 23 24 26 27 28 28 29 29 29 29 29 29 29 29 21 22 22 24 25 26 26 27 28 28 28 28 28 28 28 28 23 23 23 24 24 25 25 25 27 27 27 27 27 27 27 27 26 25 25 25 24 24 24 24 26 26 26 26 26 26 26 26 27 27 26 25 25 24 23 23 26 26 26 26 26 26 26 26 35 5 35 28 1f 24 2c 1e 23 23 23 23 24 24 24 24 19 25 25 27 1d 21 27 21 23 23 23 23 24 24 24 24 9 40 19 2a 1f 1f 22 22 24 24 24 24 23 23 23 23 22 33 1b 2d 26 21 21 20 24 24 24 24 23 23 23 23 5a 11 20 29 2c 25 26 21 25 25 24 24 23 23 22 22 9d 1a 20 1f 2a 27 2a 25 26 25 25 24 23 22 22 21 df 68 21 19 25 27 28 29 26 26 25 24 23 22 21 21 ff b9 25 1a 22 25 24 29 26 26 25 24 23 22 21 21 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 11(4) 00(2) -- total 13 bits
[  bloc] 5 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 37 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 37 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 89 89 89 89 89 89 89 89 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 86 86 86 86 86 86 86 86 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 
* component mcu
[   mcu] 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 11(4) 00(2) -- total 9 bits
[  bloc] 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7f 7f 7f 7f 7f 7f 7f 7f 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 81 81 81 81 81 81 81 81 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 
* component mcu
[   mcu] 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 

**************************************************************
*** mcu 90
** component Y
* bloc 0
[ DC/AC] 03(3) / 12(5) 00(4) -- total 17 bits
[  bloc] ffbb 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd4e 0 e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd4e 0 0 0 0 0 0 0 e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 2c 2c 2c 2c 2c 2c 2c 2c 2c 2c 2c 2c 2c 2c 2c 2c 2b 2b 2b 2b 2b 2b 2b 2b 2a 2a 2a 2a 2a 2a 2a 2a 29 29 29 29 29 29 29 29 28 28 28 28 28 28 28 28 28 28 28 28 28 28 28 28 27 27 27 27 27 27 27 27 
* bloc 1
[ DC/AC] 02(3) / 02(2) 03(3) 03(3) 02(2) 01(2) 12(5) 02(2) 03(3) 02(2) 02(2) 02(2) 51(7) 00(4) -- total 69 bits
[  bloc] ffb8 2 fffc fffa 3 1 0 2 3 fffc fffe 2 2 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd30 e ffe4 ffca 15 6 0 12 18 ffdc ffea 16 14 0 0 0 0 0 e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd30 e 6 0 0 0 0 0 ffe4 15 12 0 0 0 0 0 ffca 18 14 0 0 0 0 0 ffdc 16 e 0 0 0 0 0 ffea 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 2e 24 15 8 1 1 7 b 30 2b 24 1e 1b 1b 1e 20 2c 2d 2f 31 32 32 31 31 25 29 2e 32 34 33 31 2f 26 28 2a 2c 2c 2b 29 28 2c 2b 2a 29 28 27 27 26 29 29 29 28 28 27 27 26 21 22 24 26 26 26 25 25 
* bloc 2
[ DC/AC] 02(3) / 02(2) 03(3) 02(2) 01(2) 42(10) 01(2) 91(9) 00(4) -- total 51 bits
[  bloc] ffb5 fffe 4 fffe 1 0 0 0 0 2 ffff 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd12 fff2 1c ffee 7 0 0 0 0 12 fff5 0 0 0 0 0 0 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd12 fff2 0 0 0 0 0 0 1c 7 0 0 0 0 0 0 ffee 0 0 0 0 0 0 0 12 0 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 26 26 26 27 27 27 28 28 22 22 23 23 23 24 24 24 24 24 24 25 25 26 26 26 23 23 24 25 26 26 27 27 20 20 21 22 23 24 25 25 21 22 23 24 25 27 28 28 1e 1e 1f 21 22 24 25 25 11 11 13 14 16 17 18 19 
* bloc 3
[ DC/AC] 02(3) / 12(5) 02(2) 51(7) 00(4) -- total 28 bits
[  bloc] ffb7 0 2 fffe 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd26 0 e ffee 0 0 0 0 0 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd26 0 0 0 0 0 0 0 e 0 0 0 0 0 0 0 ffee 0 0 0 0 0 0 0 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 26 26 26 26 26 26 26 26 25 25 25 25 25 25 25 25 26 26 26 26 26 26 26 26 27 27 27 27 27 27 27 27 28 28 28 28 28 28 28 28 26 26 26 26 26 26 26 26 22 22 22 22 22 22 22 22 1e 1e 1e 1e 1e 1e 1e 1e 
* component mcu
[   mcu] 2c 2c 2c 2c 2c 2c 2c 2c 2e 24 15 8 1 1 7 b 2c 2c 2c 2c 2c 2c 2c 2c 30 2b 24 1e 1b 1b 1e 20 2b 2b 2b 2b 2b 2b 2b 2b 2c 2d 2f 31 32 32 31 31 2a 2a 2a 2a 2a 2a 2a 2a 25 29 2e 32 34 33 31 2f 29 29 29 29 29 29 29 29 26 28 2a 2c 2c 2b 29 28 28 28 28 28 28 28 28 28 2c 2b 2a 29 28 27 27 26 28 28 28 28 28 28 28 28 29 29 29 28 28 27 27 26 27 27 27 27 27 27 27 27 21 22 24 26 26 26 25 25 26 26 26 27 27 27 28 28 26 26 26 26 26 26 26 26 22 22 23 23 23 24 24 24 25 25 25 25 25 25 25 25 24 24 24 25 25 26 26 26 26 26 26 26 26 26 26 26 23 23 24 25 26 26 27 27 27 27 27 27 27 27 27 27 20 20 21 22 23 24 25 25 28 28 28 28 28 28 28 28 21 22 23 24 25 27 28 28 26 26 26 26 26 26 26 26 1e 1e 1f 21 22 24 25 25 22 22 22 22 22 22 22 22 11 11 13 14 16 17 18 19 1e 1e 1e 1e 1e 1e 1e 1e 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 11(4) 00(2) -- total 9 bits
[  bloc] 5 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 37 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 37 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 89 89 89 89 89 89 89 89 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 86 86 86 86 86 86 86 86 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 
* component mcu
[   mcu] 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 87 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 11(4) 00(2) -- total 10 bits
[  bloc] ffff 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fff5 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fff5 0 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7f 7f 7f 7f 7f 7f 7f 7f 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 81 81 81 81 81 81 81 81 
* component mcu
[   mcu] 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 

**************************************************************
*** mcu 91
** component Y
* bloc 0
[ DC/AC] 02(3) / 01(2) 02(2) 01(2) 11(4) 11(4) 01(2) 01(2) 21(5) 00(4) -- total 41 bits
[  bloc] ffb9 1 2 ffff 0 ffff 0 ffff ffff ffff 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd3a 7 e fff7 0 fffa 0 fff7 fff8 fff7 0 0 fff6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd3a 7 fffa 0 0 0 0 0 e 0 fff7 0 0 0 0 0 fff7 fff8 fff6 0 0 0 0 0 fff7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 21 24 29 2c 2c 29 25 22 26 28 2b 2d 2c 2a 27 25 2c 2c 2c 2c 2c 2a 29 28 2e 2d 2c 2a 29 28 28 28 2c 2b 28 26 25 25 25 26 28 27 26 24 23 23 24 24 25 25 25 25 24 24 24 24 23 24 25 26 26 25 25 24 
* bloc 1
[ DC/AC] 03(3) / 04(4) 03(3) 14(9) 04(4) 03(3) 02(2) 01(2) 01(2) 01(2) 01(2) 01(2) 01(2) 02(2) 01(2) 11(4) 01(2) 01(2) 41(6) 01(2) 41(6) 00(4) -- total 108 bits
[  bloc] ffbe fff3 fffa 0 8 e fff9 fffd 1 ffff 1 1 ffff 1 2 ffff 0 1 ffff ffff 0 0 0 0 1 ffff 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd6c ffa5 ffd6 0 38 54 ffba ffe5 8 fff7 b b fff6 c 1e ffe7 0 f fff2 fff2 0 0 0 0 12 ffe7 0 0 0 0 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd6c ffa5 54 ffba 1e ffe7 0 0 ffd6 38 ffe5 c 0 0 0 0 0 8 fff6 f ffe7 23 0 0 fff7 b fff2 12 0 0 0 0 b fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 28 24 28 27 1f 23 2c 29 27 29 29 24 1c 19 26 3b 22 2d 28 22 20 15 27 59 1e 2d 24 21 2a 1b 2d 6f 1f 2b 20 21 2f 22 31 6e 22 29 22 21 29 25 36 64 23 27 28 24 21 2a 48 68 20 25 2d 28 1d 31 5c 77 
* bloc 2
[ DC/AC] 04(3) / 12(5) 21(5) 21(5) 00(4) -- total 30 bits
[  bloc] ffb5 0 2 0 0 1 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd12 0 e 0 0 6 0 0 fff8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd12 0 6 0 0 0 0 0 e 0 0 0 0 0 0 0 0 fff8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 24 24 23 23 24 25 27 27 25 24 23 23 23 24 25 26 25 25 24 23 22 23 23 24 26 25 23 22 21 21 22 22 25 24 22 21 20 20 21 21 23 22 21 20 20 20 21 21 20 20 1f 1f 1f 20 21 22 1f 1f 1e 1e 1f 20 22 23 
* bloc 3
[ DC/AC] 06(4) / 06(7) 05(5) 01(2) 02(2) 02(2) 01(2) 04(4) 04(4) 02(2) 22(8) 32(9) 02(2) 01(2) 41(6) 61(7) 01(2) 00(4) -- total 117 bits
[  bloc] ffdf ffd3 ffec ffff 3 2 ffff a 8 fffe 0 0 fffe 0 0 0 fffe fffe ffff 0 0 0 0 1 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] feb6 fec5 ff74 fff7 15 c fff6 5a 40 ffee 0 0 ffec 0 0 0 ffe0 ffe2 fff2 0 0 0 0 17 0 0 0 0 0 0 23 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] feb6 fec5 c fff6 0 0 0 0 ff74 15 5a 0 ffe0 0 0 0 fff7 40 ffec ffe2 0 23 0 0 ffee 0 fff2 0 20 0 0 0 0 0 17 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 27 1f 2a 2b 22 3d 67 72 1c 26 2e 2b 31 56 76 79 18 2e 2d 26 44 72 89 8d 1c 2d 26 2a 58 80 93 a5 1d 24 27 44 73 84 8d aa 1c 20 3a 69 89 85 86 9c 24 2c 54 80 8b 86 8b 91 31 3c 67 84 7f 86 95 91 
* component mcu
[   mcu] 21 24 29 2c 2c 29 25 22 28 24 28 27 1f 23 2c 29 26 28 2b 2d 2c 2a 27 25 27 29 29 24 1c 19 26 3b 2c 2c 2c 2c 2c 2a 29 28 22 2d 28 22 20 15 27 59 2e 2d 2c 2a 29 28 28 28 1e 2d 24 21 2a 1b 2d 6f 2c 2b 28 26 25 25 25 26 1f 2b 20 21 2f 22 31 6e 28 27 26 24 23 23 24 24 22 29 22 21 29 25 36 64 25 25 25 25 24 24 24 24 23 27 28 24 21 2a 48 68 23 24 25 26 26 25 25 24 20 25 2d 28 1d 31 5c 77 24 24 23 23 24 25 27 27 27 1f 2a 2b 22 3d 67 72 25 24 23 23 23 24 25 26 1c 26 2e 2b 31 56 76 79 25 25 24 23 22 23 23 24 18 2e 2d 26 44 72 89 8d 26 25 23 22 21 21 22 22 1c 2d 26 2a 58 80 93 a5 25 24 22 21 20 20 21 21 1d 24 27 44 73 84 8d aa 23 22 21 20 20 20 21 21 1c 20 3a 69 89 85 86 9c 20 20 1f 1f 1f 20 21 22 24 2c 54 80 8b 86 8b 91 1f 1f 1e 1e 1f 20 22 23 31 3c 67 84 7f 86 95 91 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 02(3) 01(2) 11(4) 00(2) -- total 19 bits
[  bloc] 3 2 1 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 21 16 b 0 fff3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 21 16 0 0 0 0 0 0 b fff3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 87 87 86 86 86 86 85 85 87 87 86 86 86 85 85 85 87 87 86 86 85 84 83 83 88 87 86 85 84 83 82 81 88 88 86 85 83 81 80 7f 89 88 86 84 82 80 7e 7d 89 88 86 84 81 7f 7d 7c 89 88 86 84 81 7e 7c 7b 
* component mcu
[   mcu] 87 87 87 87 86 86 86 86 86 86 86 86 85 85 85 85 87 87 87 87 86 86 86 86 86 86 86 86 85 85 85 85 87 87 87 87 86 86 86 86 86 86 85 85 85 85 85 85 87 87 87 87 86 86 86 86 86 86 85 85 85 85 85 85 87 87 87 87 86 86 86 86 85 85 84 84 83 83 83 83 87 87 87 87 86 86 86 86 85 85 84 84 83 83 83 83 88 88 87 87 86 86 85 85 84 84 83 83 82 82 81 81 88 88 87 87 86 86 85 85 84 84 83 83 82 82 81 81 88 88 88 88 86 86 85 85 83 83 81 81 80 80 7f 7f 88 88 88 88 86 86 85 85 83 83 81 81 80 80 7f 7f 89 89 88 88 86 86 84 84 82 82 80 80 7e 7e 7d 7d 89 89 88 88 86 86 84 84 82 82 80 80 7e 7e 7d 7d 89 89 88 88 86 86 84 84 81 81 7f 7f 7d 7d 7c 7c 89 89 88 88 86 86 84 84 81 81 7f 7f 7d 7d 7c 7c 89 89 88 88 86 86 84 84 81 81 7e 7e 7c 7c 7b 7b 89 89 88 88 86 86 84 84 81 81 7e 7e 7c 7c 7b 7b 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 02(3) 01(2) 00(2) -- total 13 bits
[  bloc] 0 fffe ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 ffea fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 ffea 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7a 7b 7c 7d 7f 80 81 82 7b 7b 7c 7e 7f 81 82 82 7b 7c 7d 7e 80 81 82 83 7c 7c 7d 7f 80 82 83 83 7d 7d 7e 80 81 83 84 84 7d 7e 7f 80 82 83 84 85 7e 7e 7f 81 82 84 85 85 7e 7f 80 81 83 84 85 86 
* component mcu
[   mcu] 7a 7a 7b 7b 7c 7c 7d 7d 7f 7f 80 80 81 81 82 82 7a 7a 7b 7b 7c 7c 7d 7d 7f 7f 80 80 81 81 82 82 7b 7b 7b 7b 7c 7c 7e 7e 7f 7f 81 81 82 82 82 82 7b 7b 7b 7b 7c 7c 7e 7e 7f 7f 81 81 82 82 82 82 7b 7b 7c 7c 7d 7d 7e 7e 80 80 81 81 82 82 83 83 7b 7b 7c 7c 7d 7d 7e 7e 80 80 81 81 82 82 83 83 7c 7c 7c 7c 7d 7d 7f 7f 80 80 82 82 83 83 83 83 7c 7c 7c 7c 7d 7d 7f 7f 80 80 82 82 83 83 83 83 7d 7d 7d 7d 7e 7e 80 80 81 81 83 83 84 84 84 84 7d 7d 7d 7d 7e 7e 80 80 81 81 83 83 84 84 84 84 7d 7d 7e 7e 7f 7f 80 80 82 82 83 83 84 84 85 85 7d 7d 7e 7e 7f 7f 80 80 82 82 83 83 84 84 85 85 7e 7e 7e 7e 7f 7f 81 81 82 82 84 84 85 85 85 85 7e 7e 7e 7e 7f 7f 81 81 82 82 84 84 85 85 85 85 7e 7e 7f 7f 80 80 81 81 83 83 84 84 85 85 86 86 7e 7e 7f 7f 80 80 81 81 83 83 84 84 85 85 86 86 

**************************************************************
*** mcu 92
** component Y
* bloc 0
[ DC/AC] 07(5) / 05(5) 05(5) 04(4) 05(5) 01(2) 01(2) 02(2) 03(3) 01(2) 02(2) 02(2) 02(2) 02(2) 02(2) 01(2) 01(2) 01(2) 02(2) 02(2) 31(6) 01(2) 01(2) c1(10) 01(2) 00(4) -- total 137 bits
[  bloc] 3d ffef 14 fff7 11 ffff 1 fffe fff9 ffff 2 fffd 3 fffd fffe ffff 1 1 fffd 2 0 0 0 1 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 262 ff89 8c ffaf 77 fffa a ffee ffc8 fff7 16 ffdf 1e ffdc ffe2 ffe7 10 f ffd6 1c 0 0 0 17 ffee ffe7 0 0 0 0 0 0 0 0 0 0 0 0 28 ffd6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 262 ff89 fffa a ffe2 ffe7 0 0 8c 77 ffee ffdc 10 0 0 0 ffaf ffc8 1e f ffe7 0 0 0 fff7 ffdf ffd6 ffee 0 0 0 0 16 1c 17 0 ffd6 0 0 0 0 0 0 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c1 e1 e1 cd d5 e7 e3 d6 c5 d8 e2 e1 dc cf d3 ea e6 e1 d9 df e7 da d2 e0 e9 f0 e2 d6 e3 ea de d4 b0 d4 e2 d9 da dd dd e2 83 97 ab c4 dc dd d9 e2 81 82 7e 93 c7 e6 e1 d7 86 9b 88 71 9a db ec db 
* bloc 1
[ DC/AC] 05(3) / 06(7) 06(7) 04(4) 06(7) 05(5) 02(2) 03(3) 11(4) 02(2) 02(2) 04(4) 03(3) 01(2) 01(2) 02(2) 04(4) 03(3) 01(2) 21(5) 12(5) 01(2) 52(11) 01(2) 01(2) 52(11) 01(2) a1(9) 31(6) 00(4) -- total 201 bits
[  bloc] 27 35 ffd3 fff8 2d ffe9 2 fffb 0 ffff fffe fffd d fffb ffff 1 2 fff7 6 1 0 0 ffff 0 fffe 1 0 0 0 0 0 fffe 1 1 0 0 0 0 0 fffe 1 0 0 0 0 0 0 0 0 0 0 ffff 0 0 0 1 0 0 0 0 0 0 0 0 
[iquant] 186 173 fec5 ffb8 13b ff76 14 ffd3 0 fff7 ffea ffdf 82 ffc4 fff1 19 20 ff79 54 e 0 0 ffea 0 ffdc 19 0 0 0 0 0 ffc0 23 22 0 0 0 0 0 ffac 36 0 0 0 0 0 0 0 0 0 0 ffc0 0 0 0 46 0 0 0 0 0 0 0 0 
[   izz] 186 173 ff76 14 fff1 19 0 0 fec5 13b ffd3 ffc4 20 0 0 0 ffb8 0 82 ff79 19 0 0 0 fff7 ffdf 54 ffdc ffc0 36 0 0 ffea e 0 23 ffac 0 0 0 0 ffea 22 0 0 ffc0 46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d6 e6 f0 83 13 2 1 d e5 d7 d5 ef 80 4 e 0 ea d3 d3 ee e2 6e 3 6 e0 e1 df c4 ef dd 47 7 dc e2 dc e7 d4 e4 cb 18 e2 d0 e0 e9 cc dd e8 a3 de cf e3 ca d7 e7 cc ff cf e4 d8 e0 dd d8 e7 ca 
* bloc 2
[ DC/AC] 04(3) / 03(3) 04(4) 02(2) 03(3) 03(3) 01(2) 02(2) 04(4) 02(2) 02(2) 02(2) 02(2) 11(4) 21(5) 02(2) 11(4) 11(4) 02(2) 11(4) 71(8) 00(4) -- total 115 bits
[  bloc] 1d fff9 fff7 3 fffa fffa 1 2 fff7 3 fffe fffd 2 0 ffff 0 0 ffff 3 0 1 0 ffff 2 0 ffff 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 122 ffcf ffc1 1b ffd6 ffdc a 12 ffb8 1b ffea ffdf 14 0 fff1 0 0 fff1 2a 0 f 0 ffea 2e 0 ffe7 0 0 0 0 0 0 0 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 122 ffcf ffdc a fff1 0 0 0 ffc1 ffd6 12 0 0 0 0 0 1b ffb8 14 fff1 ffe7 0 0 0 1b ffdf 2a 0 0 0 0 0 ffea 0 2e 0 0 0 0 0 f ffea 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 83 8a 85 7c 8c b5 d5 df 76 8a 9d a7 ae b1 a7 97 88 91 a0 ae b1 a7 94 84 a6 9c 97 9c 9f 9a 94 92 ab a3 a0 a6 a7 9f 94 8f a6 a9 af b6 bb b8 af a6 9f ab b3 b5 ba c3 c2 ba 94 a9 b5 b0 b0 b7 b1 a1 
* bloc 3
[ DC/AC] 06(4) / 05(5) 03(3) 02(2) 03(3) 04(4) 03(3) 12(5) 02(2) 01(2) 02(2) 03(3) 02(2) 02(2) 01(2) 01(2) 02(2) 71(8) 00(4) -- total 105 bits
[  bloc] 40 fff0 6 2 6 fff4 fffc 0 3 2 ffff 2 5 fffd fffe ffff ffff 3 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 280 ff90 2a 12 2a ffb8 ffd8 0 18 12 fff5 16 32 ffdc ffe2 ffe7 fff0 2d 0 0 0 0 0 0 0 19 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 280 ff90 ffb8 ffd8 ffe2 ffe7 0 0 2a 2a 0 ffdc fff0 0 0 0 12 18 32 2d 19 0 0 0 12 16 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d2 e3 e3 da db d9 d8 de b8 d8 e3 db db dc db e1 95 c7 e2 dc d9 dc dc df 80 bd e0 db d8 da d8 d9 87 bd de db db dc d7 d6 9d bf d3 d7 e0 e1 d9 d9 af b8 bc c9 e0 e3 db dd b5 ae a8 bc dc e2 da df 
* component mcu
[   mcu] c1 e1 e1 cd d5 e7 e3 d6 d6 e6 f0 83 13 2 1 d c5 d8 e2 e1 dc cf d3 ea e5 d7 d5 ef 80 4 e 0 e6 e1 d9 df e7 da d2 e0 ea d3 d3 ee e2 6e 3 6 e9 f0 e2 d6 e3 ea de d4 e0 e1 df c4 ef dd 47 7 b0 d4 e2 d9 da dd dd e2 dc e2 dc e7 d4 e4 cb 18 83 97 ab c4 dc dd d9 e2 e2 d0 e0 e9 cc dd e8 a3 81 82 7e 93 c7 e6 e1 d7 de cf e3 ca d7 e7 cc ff 86 9b 88 71 9a db ec db cf e4 d8 e0 dd d8 e7 ca 83 8a 85 7c 8c b5 d5 df d2 e3 e3 da db d9 d8 de 76 8a 9d a7 ae b1 a7 97 b8 d8 e3 db db dc db e1 88 91 a0 ae b1 a7 94 84 95 c7 e2 dc d9 dc dc df a6 9c 97 9c 9f 9a 94 92 80 bd e0 db d8 da d8 d9 ab a3 a0 a6 a7 9f 94 8f 87 bd de db db dc d7 d6 a6 a9 af b6 bb b8 af a6 9d bf d3 d7 e0 e1 d9 d9 9f ab b3 b5 ba c3 c2 ba af b8 bc c9 e0 e3 db dd 94 a9 b5 b0 b0 b7 b1 a1 b5 ae a8 bc dc e2 da df 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 01(2) 00(2) -- total 9 bits
[  bloc] 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7e 7e 7f 80 80 81 82 82 7e 7e 7f 80 80 81 82 82 7e 7e 7f 80 80 81 82 82 7e 7e 7f 80 80 81 82 82 7e 7e 7f 80 80 81 82 82 7e 7e 7f 80 80 81 82 82 7e 7e 7f 80 80 81 82 82 7e 7e 7f 80 80 81 82 82 
* component mcu
[   mcu] 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 01(2) 00(2) -- total 8 bits
[  bloc] 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] b b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] b b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 83 83 82 82 81 80 80 7f 83 83 82 82 81 80 80 7f 83 83 82 82 81 80 80 7f 83 83 82 82 81 80 80 7f 83 83 82 82 81 80 80 7f 83 83 82 82 81 80 80 7f 83 83 82 82 81 80 80 7f 83 83 82 82 81 80 80 7f 
* component mcu
[   mcu] 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 

**************************************************************
*** mcu 93
** component Y
* bloc 0
[ DC/AC] 08(6) / 01(2) 03(3) 03(3) 05(5) 05(5) 02(2) 03(3) 04(4) 03(3) 02(2) 03(3) 03(3) 03(3) 02(2) 01(2) 02(2) 03(3) 02(2) 02(2) 21(5) 01(2) 02(2) 01(2) 01(2) 21(5) 01(2) 01(2) 00(4) -- total 155 bits
[  bloc] ffa5 1 fffc 6 ffee 11 2 fffa 8 fffc 3 fffc 6 fffa 3 1 fffd 4 fffd 2 0 0 ffff 1 fffe 1 ffff 0 0 ffff 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fc72 7 ffe4 36 ff82 66 14 ffca 40 ffdc 21 ffd4 3c ffb8 2d 19 ffd0 3c ffd6 1c 0 0 ffea 17 ffdc 19 ffdc 0 0 ffdb 23 ffe0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fc72 7 66 14 2d 19 0 0 ffe4 ff82 ffca ffb8 ffd0 ffdc ffdb 0 36 40 3c 3c 19 23 0 0 ffdc ffd4 ffd6 ffdc ffe0 0 0 0 21 1c 17 0 0 0 0 0 0 ffea 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 0 e 3 7 1 b 37 31 0 8 0 5 6 3 22 26 1 4 0 2 b 3 18 2d 2 b 3 3 7 3 13 30 0 8 10 6 0 0 6 1b e 0 4 4 0 1 5 d 6b 5 0 5 0 7 9 c e3 34 0 a 0 3 4 7 
* bloc 1
[ DC/AC] 06(4) / 05(5) 05(5) 02(2) 05(5) 05(5) 04(4) 04(4) 02(2) 02(2) 11(4) 12(5) 02(2) 01(2) 12(5) 61(7) 02(2) 01(2) 21(5) 01(2) 01(2) 91(9) 01(2) 00(4) -- total 148 bits
[  bloc] ffd2 ffe2 13 2 ffee 1c fff1 c fffd 2 0 ffff 0 fffd 3 ffff 0 2 0 0 0 0 0 0 1 fffe 1 0 0 ffff 1 ffff 0 0 0 0 0 0 0 0 0 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fe34 ff2e 85 12 ff82 a8 ff6a 6c ffe8 12 0 fff5 0 ffdc 2d ffe7 0 1e 0 0 0 0 0 0 12 ffce 24 0 0 ffdb 23 ffe0 0 0 0 0 0 0 0 0 0 ffd5 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fe34 ff2e a8 ff6a 2d ffe7 0 0 85 ff82 6c ffdc 0 24 ffdb 22 12 ffe8 0 1e ffce 23 ffd5 0 12 fff5 0 12 ffe0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 32 46 3b 30 2e 4c dd df 34 3c 3b 36 2f 36 b0 df 35 31 3c 3a 30 21 74 d8 32 2e 40 37 31 1f 48 c3 2b 33 41 31 30 2e 36 a1 24 37 3d 2f 2c 39 33 7c 1e 37 34 34 28 34 2f 5e 1b 34 2d 39 25 2b 2b 4e 
* bloc 2
[ DC/AC] 06(4) / 07(8) 06(7) 22(8) 03(3) 05(5) 04(4) 02(2) 31(6) 11(4) 02(2) 04(4) 01(2) 01(2) 01(2) 81(9) 02(2) 02(2) c1(10) 01(2) 81(9) 00(4) -- total 155 bits
[  bloc] fff2 60 ffd7 0 0 2 fffc 1f fff4 fffd 0 0 0 1 0 ffff fffd b ffff ffff ffff 0 0 0 0 0 0 0 0 ffff fffe 3 0 0 0 0 0 0 0 0 0 0 0 0 ffff 1 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 
[iquant] ff74 2a0 fee1 0 0 c ffd8 117 ffa0 ffe5 0 0 0 c 0 ffe7 ffd0 a5 fff2 fff2 fff1 0 0 0 0 0 0 0 0 ffdb ffba 60 0 0 0 0 0 0 0 0 0 0 0 0 ffce 44 0 0 0 0 0 0 0 0 ffd0 0 0 0 0 0 0 0 0 0 
[   izz] ff74 2a0 c ffd8 0 ffe7 0 0 fee1 0 117 c ffd0 0 ffdb 0 0 ffa0 0 a5 0 ffba 0 0 ffe5 0 fff2 0 60 0 ffce 0 0 fff2 0 0 0 44 0 ffd0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e6 b2 10 7 5 0 9 2 e0 db 6c 0 13 0 1 8 d7 ec c4 2a 1 0 1 2 db db e4 98 0 0 9 0 e2 d6 e5 e2 41 0 3 7 dc df e0 da ad 14 0 c d5 de e0 c9 db 6b 2 5 da d7 e6 d7 cf c6 2b 0 
* bloc 3
[ DC/AC] 06(4) / 05(5) 02(2) 03(3) 03(3) 01(2) 04(4) 03(3) 02(2) 01(2) 01(2) 01(2) 02(2) 02(2) 01(2) 02(2) 02(2) 01(2) 01(2) 01(2) 51(7) 01(2) 01(2) 11(4) 01(2) 00(4) -- total 120 bits
[  bloc] ffbc fff0 fffd 4 7 1 fff8 fffb fffd ffff 1 1 3 3 1 fffe fffe ffff ffff ffff 0 0 0 0 0 1 1 1 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd58 ff90 ffeb 24 31 6 ffb0 ffd3 ffe8 fff7 b b 1e 24 f ffce ffe0 fff1 fff2 fff2 0 0 0 0 0 19 24 20 0 ffdb ffdd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd58 ff90 6 ffb0 f ffce 20 0 ffeb 31 ffd3 24 ffe0 24 ffdb 0 24 ffe8 1e fff1 19 ffdd 0 0 fff7 b fff2 0 0 0 0 0 b fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e 2c 2c 30 39 2c 2f 40 10 28 2c 2c 2f 29 2d 36 e 20 2d 2a 26 2a 2e 31 9 18 30 2a 25 30 31 36 6 15 32 29 26 2f 28 40 9 19 33 23 29 29 1d 57 d 1f 31 1d 30 2c 20 83 f 22 2e 1a 38 33 2b aa 
* component mcu
[   mcu] 0 e 3 7 1 b 37 31 32 46 3b 30 2e 4c dd df 0 8 0 5 6 3 22 26 34 3c 3b 36 2f 36 b0 df 1 4 0 2 b 3 18 2d 35 31 3c 3a 30 21 74 d8 2 b 3 3 7 3 13 30 32 2e 40 37 31 1f 48 c3 0 8 10 6 0 0 6 1b 2b 33 41 31 30 2e 36 a1 e 0 4 4 0 1 5 d 24 37 3d 2f 2c 39 33 7c 6b 5 0 5 0 7 9 c 1e 37 34 34 28 34 2f 5e e3 34 0 a 0 3 4 7 1b 34 2d 39 25 2b 2b 4e e6 b2 10 7 5 0 9 2 e 2c 2c 30 39 2c 2f 40 e0 db 6c 0 13 0 1 8 10 28 2c 2c 2f 29 2d 36 d7 ec c4 2a 1 0 1 2 e 20 2d 2a 26 2a 2e 31 db db e4 98 0 0 9 0 9 18 30 2a 25 30 31 36 e2 d6 e5 e2 41 0 3 7 6 15 32 29 26 2f 28 40 dc df e0 da ad 14 0 c 9 19 33 23 29 29 1d 57 d5 de e0 c9 db 6b 2 5 d 1f 31 1d 30 2c 20 83 da d7 e6 d7 cf c6 2b 0 f 22 2e 1a 38 33 2b aa 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 01(2) 00(2) -- total 9 bits
[  bloc] 2 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 16 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 16 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 81 81 82 82 83 84 84 85 81 81 82 82 83 84 84 85 81 81 82 82 83 84 84 85 81 81 82 82 83 84 84 85 81 81 82 82 83 84 84 85 81 81 82 82 83 84 84 85 81 81 82 82 83 84 84 85 81 81 82 82 83 84 84 85 
* component mcu
[   mcu] 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 00(2) -- total 5 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 94
** component Y
* bloc 0
[ DC/AC] 08(6) / 01(2) 21(5) 01(2) 01(2) 01(2) 00(4) -- total 36 bits
[  bloc] 41 1 0 0 ffff 1 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 28a 7 0 0 fff9 6 a fff7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 28a 7 6 a 0 0 0 0 0 fff9 fff7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d1 d0 d0 d1 d3 d4 d2 cf d2 d0 d0 d1 d3 d3 d1 cf d3 d1 d0 d1 d2 d3 d1 cf d4 d2 d0 d0 d1 d2 d1 cf d6 d3 d0 cf d1 d2 d1 d0 d7 d4 d0 cf d0 d1 d1 d0 d8 d4 d0 ce cf d0 d0 d0 d9 d5 d0 ce cf d0 d0 d0 
* bloc 1
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 41 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 28a 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 28a 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 
* bloc 2
[ DC/AC] 01(3) / 02(2) 02(2) 01(2) 02(2) 01(2) 01(2) 02(2) 01(2) 31(6) 01(2) 01(2) 11(4) 01(2) 00(4) -- total 57 bits
[  bloc] 42 fffe fffe 1 fffe ffff ffff fffe 1 0 0 0 1 ffff ffff 0 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 294 fff2 fff2 9 fff2 fffa fff6 ffee 8 0 0 0 a fff4 fff1 0 fff0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 294 fff2 fffa fff6 fff1 0 0 0 fff2 fff2 ffee fff4 fff0 0 0 0 9 8 a f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c5 d2 d6 d0 d0 d8 d8 cf c2 d1 d7 d1 d0 d7 d7 d0 c0 cf d8 d3 d0 d4 d6 d2 c0 ce d8 d4 d0 d2 d4 d4 c6 d0 d6 d4 d1 d1 d4 d5 d1 d3 d4 d3 d2 d3 d5 d6 dc d7 d2 d1 d3 d5 d6 d6 e3 d9 d0 d0 d4 d6 d6 d6 
* bloc 3
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 42 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 294 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 294 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 
* component mcu
[   mcu] d1 d0 d0 d1 d3 d4 d2 cf d0 d0 d0 d0 d0 d0 d0 d0 d2 d0 d0 d1 d3 d3 d1 cf d0 d0 d0 d0 d0 d0 d0 d0 d3 d1 d0 d1 d2 d3 d1 cf d1 d1 d1 d1 d1 d1 d1 d1 d4 d2 d0 d0 d1 d2 d1 cf d1 d1 d1 d1 d1 d1 d1 d1 d6 d3 d0 cf d1 d2 d1 d0 d2 d2 d2 d2 d2 d2 d2 d2 d7 d4 d0 cf d0 d1 d1 d0 d2 d2 d2 d2 d2 d2 d2 d2 d8 d4 d0 ce cf d0 d0 d0 d2 d2 d2 d2 d2 d2 d2 d2 d9 d5 d0 ce cf d0 d0 d0 d2 d2 d2 d2 d2 d2 d2 d2 c5 d2 d6 d0 d0 d8 d8 cf d1 d1 d1 d1 d1 d1 d1 d1 c2 d1 d7 d1 d0 d7 d7 d0 d1 d1 d1 d1 d1 d1 d1 d1 c0 cf d8 d3 d0 d4 d6 d2 d2 d2 d2 d2 d2 d2 d2 d2 c0 ce d8 d4 d0 d2 d4 d4 d2 d2 d2 d2 d2 d2 d2 d2 c6 d0 d6 d4 d1 d1 d4 d5 d3 d3 d3 d3 d3 d3 d3 d3 d1 d3 d4 d3 d2 d3 d5 d6 d3 d3 d3 d3 d3 d3 d3 d3 dc d7 d2 d1 d3 d5 d6 d6 d4 d4 d4 d4 d4 d4 d4 d4 e3 d9 d0 d0 d4 d6 d6 d6 d4 d4 d4 d4 d4 d4 d4 d4 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 00(2) -- total 6 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 95
** component Y
* bloc 0
[ DC/AC] 04(3) / 11(4) 01(2) 02(2) 01(2) 01(2) 02(2) 02(2) 11(4) 01(2) 02(2) 01(2) 31(6) 01(2) 01(2) 00(4) -- total 65 bits
[  bloc] 33 0 ffff ffff 2 ffff 1 fffe 2 0 ffff 1 fffe 1 0 0 0 1 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1fe 0 fff9 fff7 e fffa a ffee 10 0 fff5 b ffec c 0 0 0 f fff2 e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1fe 0 fffa a 0 0 0 0 fff9 e ffee c 0 0 0 0 fff7 10 ffec f 0 0 0 0 0 b fff2 0 0 0 0 0 fff5 e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c2 bf bf c5 ca c2 ae 9d c0 bd bd c2 c8 c7 bd b4 c0 bd bc bd c1 c5 c6 c6 c1 c0 be bc bb be c3 c7 c0 c1 c1 bf bd bd c1 c5 be c0 c2 c3 c2 c3 c5 c7 bf bf bf c0 c3 c4 c4 c4 c2 bf bc bb be bf bf bd 
* bloc 1
[ DC/AC] 05(3) / 06(7) 04(4) 02(2) 02(2) 04(4) 02(2) 05(5) 03(3) 02(2) 01(2) 01(2) 04(4) 04(4) 02(2) 01(2) 02(2) 01(2) 02(2) 53(16) 03(3) 01(2) 21(5) 02(2) 02(2) 01(2) 51(7) 21(5) 11(4) 11(4) 51(7) 01(2) 00(4) -- total 193 bits
[  bloc] 47 ffdf f fffd 2 fff2 fffe fff0 5 2 ffff ffff 9 fff6 fffe ffff fffe ffff fffe 0 0 0 0 0 4 fffc ffff 0 0 ffff fffe 2 ffff 0 0 0 0 0 1 0 0 ffff 0 ffff 0 1 0 0 0 0 0 ffff 1 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2c6 ff19 69 ffe5 e ffac ffec ff70 28 12 fff5 fff5 5a ff88 ffe2 ffe7 ffe0 fff1 ffe4 0 0 0 0 0 48 ff9c ffdc 0 0 ffdb ffba 40 ffdd 0 0 0 0 0 28 0 0 ffd5 0 ffdd 0 44 0 0 0 0 0 ffc0 40 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2c6 ff19 ffac ffec ffe2 ffe7 0 0 69 e ff70 ff88 ffe0 ffdc ffdb 0 ffe5 28 5a fff1 ff9c ffba ffd5 ffdd 12 fff5 ffe4 48 40 0 0 0 fff5 0 0 ffdd 0 44 40 0 0 0 0 28 0 ffc0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 74 fb f7 f3 ff ff e8 f5 64 fc fc ff fa e5 ff f5 69 e0 f6 f4 ff ec f8 f9 92 86 f5 fd ff fe ea fa be 4e d8 ff f6 f8 fb f4 c9 91 89 ce ff ff f2 ee bf d4 77 80 e9 ff e5 f0 b5 c0 bb 82 6b e1 fd f6 
* bloc 2
[ DC/AC] 05(3) / 01(2) 00(4) -- total 15 bits
[  bloc] 34 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 208 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 208 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c0 c0 c0 c1 c1 c2 c2 c2 c0 c0 c0 c1 c1 c2 c2 c2 c0 c0 c0 c1 c1 c2 c2 c2 c0 c0 c0 c1 c1 c2 c2 c2 c0 c0 c0 c1 c1 c2 c2 c2 c0 c0 c0 c1 c1 c2 c2 c2 c0 c0 c0 c1 c1 c2 c2 c2 c0 c0 c0 c1 c1 c2 c2 c2 
* bloc 3
[ DC/AC] 04(3) / 05(5) 04(4) 02(2) 04(4) 04(4) 01(2) 01(2) 03(3) 03(3) 02(2) 04(4) 04(4) 03(3) 02(2) 12(5) 03(3) 03(3) 02(2) 01(2) 11(4) 01(2) 02(2) 01(2) 71(8) 01(2) 51(7) 00(4) -- total 158 bits
[  bloc] 29 15 fff1 2 f fff7 ffff ffff fffa 7 2 fff8 9 fffc 2 0 3 fffa 5 fffd 1 0 ffff 1 fffd 1 0 0 0 0 0 0 0 1 ffff 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 19a 93 ff97 12 69 ffca fff6 fff7 ffd0 3f 16 ffa8 5a ffd0 1e 0 30 ffa6 46 ffd6 f 0 ffea 17 ffca 19 0 0 0 0 0 0 0 22 ffd8 0 0 0 0 0 36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 19a 93 ffca fff6 1e 0 0 0 ff97 69 fff7 ffd0 30 0 0 0 12 ffd0 5a ffa6 19 0 0 0 3f ffa8 46 ffca 0 36 0 0 16 ffd6 17 0 0 0 0 0 f ffea 22 0 0 0 0 0 0 ffd8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c8 b2 c8 c8 7f 62 a9 f7 cd ca d0 d0 a6 61 4a 65 c0 c4 b6 bf cb 8f 45 3b cf c8 b6 bd d3 b5 76 54 c7 bb c5 d1 cc c6 ad 7f be b2 c8 d0 bd ca d7 bb d2 ce cb c2 b7 bd c7 c7 b8 cb bf b8 cb c5 b6 c5 
* component mcu
[   mcu] c2 bf bf c5 ca c2 ae 9d 74 fb f7 f3 ff ff e8 f5 c0 bd bd c2 c8 c7 bd b4 64 fc fc ff fa e5 ff f5 c0 bd bc bd c1 c5 c6 c6 69 e0 f6 f4 ff ec f8 f9 c1 c0 be bc bb be c3 c7 92 86 f5 fd ff fe ea fa c0 c1 c1 bf bd bd c1 c5 be 4e d8 ff f6 f8 fb f4 be c0 c2 c3 c2 c3 c5 c7 c9 91 89 ce ff ff f2 ee bf bf bf c0 c3 c4 c4 c4 bf d4 77 80 e9 ff e5 f0 c2 bf bc bb be bf bf bd b5 c0 bb 82 6b e1 fd f6 c0 c0 c0 c1 c1 c2 c2 c2 c8 b2 c8 c8 7f 62 a9 f7 c0 c0 c0 c1 c1 c2 c2 c2 cd ca d0 d0 a6 61 4a 65 c0 c0 c0 c1 c1 c2 c2 c2 c0 c4 b6 bf cb 8f 45 3b c0 c0 c0 c1 c1 c2 c2 c2 cf c8 b6 bd d3 b5 76 54 c0 c0 c0 c1 c1 c2 c2 c2 c7 bb c5 d1 cc c6 ad 7f c0 c0 c0 c1 c1 c2 c2 c2 be b2 c8 d0 bd ca d7 bb c0 c0 c0 c1 c1 c2 c2 c2 d2 ce cb c2 b7 bd c7 c7 c0 c0 c0 c1 c1 c2 c2 c2 b8 cb bf b8 cb c5 b6 c5 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 01(2) 01(2) 00(2) -- total 11 bits
[  bloc] ffff 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fff5 b fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fff5 b 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7f 7e 7e 7d 7c 7c 7b 7b 7f 7f 7e 7d 7d 7c 7b 7b 7f 7f 7f 7e 7d 7c 7c 7c 80 80 7f 7f 7e 7d 7d 7c 81 81 80 7f 7f 7e 7d 7d 82 81 81 80 7f 7f 7e 7e 82 82 81 81 80 7f 7f 7e 82 82 82 81 80 7f 7f 7f 
* component mcu
[   mcu] 7f 7f 7e 7e 7e 7e 7d 7d 7c 7c 7c 7c 7b 7b 7b 7b 7f 7f 7e 7e 7e 7e 7d 7d 7c 7c 7c 7c 7b 7b 7b 7b 7f 7f 7f 7f 7e 7e 7d 7d 7d 7d 7c 7c 7b 7b 7b 7b 7f 7f 7f 7f 7e 7e 7d 7d 7d 7d 7c 7c 7b 7b 7b 7b 7f 7f 7f 7f 7f 7f 7e 7e 7d 7d 7c 7c 7c 7c 7c 7c 7f 7f 7f 7f 7f 7f 7e 7e 7d 7d 7c 7c 7c 7c 7c 7c 80 80 80 80 7f 7f 7f 7f 7e 7e 7d 7d 7d 7d 7c 7c 80 80 80 80 7f 7f 7f 7f 7e 7e 7d 7d 7d 7d 7c 7c 81 81 81 81 80 80 7f 7f 7f 7f 7e 7e 7d 7d 7d 7d 81 81 81 81 80 80 7f 7f 7f 7f 7e 7e 7d 7d 7d 7d 82 82 81 81 81 81 80 80 7f 7f 7f 7f 7e 7e 7e 7e 82 82 81 81 81 81 80 80 7f 7f 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 81 81 80 80 7f 7f 7f 7f 7e 7e 82 82 82 82 81 81 81 81 80 80 7f 7f 7f 7f 7e 7e 82 82 82 82 82 82 81 81 80 80 7f 7f 7f 7f 7f 7f 82 82 82 82 82 82 81 81 80 80 7f 7f 7f 7f 7f 7f 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 02(3) 01(2) 01(2) 01(2) 21(5) 02(3) 00(2) -- total 31 bits
[  bloc] fffd 2 ffff 1 ffff 0 0 1 fffe 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffdf 16 fff5 f fff3 0 0 10 ffe0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffdf 16 0 0 0 0 0 0 fff5 fff3 10 0 0 0 0 0 f ffe0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 79 78 77 77 7a 7f 83 87 7c 7b 79 78 79 7b 7e 80 81 7f 7c 79 77 76 76 77 84 82 7f 7a 76 73 70 6f 85 83 81 7d 78 73 70 6d 82 82 82 80 7c 78 74 71 7f 80 82 82 81 7e 7a 78 7c 7e 82 84 84 82 7f 7d 
* component mcu
[   mcu] 79 79 78 78 77 77 77 77 7a 7a 7f 7f 83 83 87 87 79 79 78 78 77 77 77 77 7a 7a 7f 7f 83 83 87 87 7c 7c 7b 7b 79 79 78 78 79 79 7b 7b 7e 7e 80 80 7c 7c 7b 7b 79 79 78 78 79 79 7b 7b 7e 7e 80 80 81 81 7f 7f 7c 7c 79 79 77 77 76 76 76 76 77 77 81 81 7f 7f 7c 7c 79 79 77 77 76 76 76 76 77 77 84 84 82 82 7f 7f 7a 7a 76 76 73 73 70 70 6f 6f 84 84 82 82 7f 7f 7a 7a 76 76 73 73 70 70 6f 6f 85 85 83 83 81 81 7d 7d 78 78 73 73 70 70 6d 6d 85 85 83 83 81 81 7d 7d 78 78 73 73 70 70 6d 6d 82 82 82 82 82 82 80 80 7c 7c 78 78 74 74 71 71 82 82 82 82 82 82 80 80 7c 7c 78 78 74 74 71 71 7f 7f 80 80 82 82 82 82 81 81 7e 7e 7a 7a 78 78 7f 7f 80 80 82 82 82 82 81 81 7e 7e 7a 7a 78 78 7c 7c 7e 7e 82 82 84 84 84 84 82 82 7f 7f 7d 7d 7c 7c 7e 7e 82 82 84 84 84 84 82 82 7f 7f 7d 7d 

**************************************************************
*** mcu 96
** component Y
* bloc 0
[ DC/AC] 06(4) / 02(2) 02(2) 03(3) 03(3) 02(2) 02(2) 02(2) 02(2) 01(2) 02(2) 02(2) 02(2) 02(2) 01(2) 12(5) 02(2) 02(2) 02(2) 01(2) 11(4) 01(2) 01(2) 01(2) 51(7) 01(2) 01(2) 00(4) -- total 122 bits
[  bloc] 58 3 fffe fffb 6 fffd 2 fffe 3 ffff fffd 3 fffd 2 ffff 0 fffe 2 fffe 2 ffff 0 1 ffff 1 ffff 0 0 0 0 0 ffff 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 370 15 fff2 ffd3 2a ffee 14 ffee 18 fff7 ffdf 21 ffe2 18 fff1 0 ffe0 1e ffe4 1c fff1 0 16 ffe9 12 ffe7 0 0 0 0 0 ffe0 23 ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 370 15 ffee 14 fff1 0 0 0 fff2 2a ffee 18 ffe0 0 0 0 ffd3 18 ffe2 1e ffe7 0 0 0 fff7 21 ffe4 12 ffe0 0 0 0 ffdf 1c ffe9 23 0 0 0 0 fff1 16 ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ea fa f2 e0 f0 ff cb 7b f3 fa f3 e3 e7 f8 f7 e6 f3 f2 f4 f4 ee ec f8 ff f6 ee ee f8 f8 eb e5 e9 fb f4 ee ee f2 f5 f4 f2 ee f7 fb f4 f0 f5 fa fa e3 eb f5 f8 f4 ee eb eb ed dd d9 e6 f0 ed ea ed 
* bloc 1
[ DC/AC] 05(3) / 03(3) 05(5) 13(7) 01(2) 12(5) 05(5) 04(4) 13(7) 01(2) 01(2) 21(5) 13(7) 03(3) 22(8) 03(3) 71(8) 01(2) 01(2) 32(9) 02(2) a1(9) 01(2) 61(7) 00(4) -- total 171 bits
[  bloc] 40 5 ffe3 0 fffa 1 0 2 ffee 8 0 fffb ffff ffff 0 0 1 0 fff9 6 0 0 3 fffc 0 0 0 0 0 0 0 ffff ffff 1 0 0 0 2 fffe 0 0 0 0 0 0 0 0 0 0 1 ffff 0 0 0 0 0 0 ffff 0 0 0 0 0 0 
[iquant] 280 23 ff35 0 ffd6 6 0 12 ff70 48 0 ffc9 fff6 fff4 0 0 10 0 ff9e 54 0 0 42 ffa4 0 0 0 0 0 0 0 ffe0 ffdd 22 0 0 0 60 ffb0 0 0 0 0 0 0 0 0 0 0 3d ffc0 0 0 0 0 0 0 ffbb 0 0 0 0 0 0 
[   izz] 280 23 6 0 0 0 0 0 ff35 ffd6 12 fff4 10 0 0 0 0 ff70 fff6 0 0 0 0 0 48 ffc9 ff9e 0 ffe0 0 0 0 0 54 ffa4 ffdd 0 0 0 0 0 42 22 ffb0 0 0 0 0 0 0 60 0 ffc0 0 0 0 0 0 0 3d ffbb 0 0 0 
[  idct] 76 a7 cb c6 bc c4 ca c3 a0 71 76 b9 da c4 c1 df fc e2 9f 5e 67 a7 cd c7 fe f2 fd fa b3 60 69 ad e2 f1 f4 f3 ff ff c1 73 ee f8 f1 dd de f5 ff fb e9 ee f5 f7 f5 f0 ed ed f0 e9 e3 e3 e9 ec ea e7 
* bloc 2
[ DC/AC] 06(4) / 03(3) 06(7) 05(5) 05(5) 03(3) 01(2) 03(3) 05(5) 04(4) 01(2) 04(4) 02(2) 01(2) 21(5) 01(2) 03(3) 01(2) 22(8) 02(2) 01(2) 01(2) 61(7) 02(2) 01(2) 21(5) 01(2) 00(4) -- total 166 bits
[  bloc] 12 fffc 34 1c ffe3 5 ffff fffa 1b fff5 ffff 9 fffd ffff 0 0 ffff ffff 5 1 0 0 fffe 3 1 ffff 0 0 0 0 0 0 ffff 3 ffff 0 0 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] b4 ffe4 16c fc ff35 1e fff6 ffca d8 ff9d fff5 63 ffe2 fff4 0 0 fff0 fff1 46 e 0 0 ffd4 45 12 ffe7 0 0 0 0 0 0 ffdd 66 ffd8 0 0 ffd0 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] b4 ffe4 1e fff6 0 0 0 0 16c ff35 ffca fff4 fff0 0 0 0 fc d8 ffe2 fff1 ffe7 0 0 0 ff9d 63 46 12 0 0 0 0 fff5 e 45 ffdd 0 0 0 0 0 ffd4 66 28 0 0 0 0 0 ffd8 ffd0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ff ff f7 d9 d0 e4 f6 f8 a4 ce f7 ff fe f2 e1 d0 43 61 94 c9 ef fe fb f4 5a 49 42 52 73 9e d1 f8 55 4e 4a 4a 45 49 64 84 73 5d 4d 4f 53 4d 44 40 de ad 70 4d 48 4f 51 4f c2 d0 d0 ae 7c 55 46 45 
* bloc 3
[ DC/AC] 06(4) / 05(5) 06(7) 05(5) 06(7) 02(2) 01(2) 02(2) 04(4) 03(3) 02(2) 02(2) 04(4) 01(2) 01(2) 11(4) 01(2) 03(3) 03(3) 01(2) 11(4) 02(2) 11(4) 61(7) 51(7) 00(4) -- total 160 bits
[  bloc] 40 ffe4 26 ffee 21 fffe 1 fffd fff4 5 2 fffe 9 ffff ffff 0 1 1 fff9 5 ffff 0 ffff 2 0 ffff 0 0 0 0 0 0 ffff 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 280 ff3c 10a ff5e e7 fff4 a ffe5 ffa0 2d 16 ffea 5a fff4 fff1 0 10 f ff9e 46 fff1 0 ffea 2e 0 ffe7 0 0 0 0 0 0 ffdd 0 0 0 0 0 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 280 ff3c fff4 a fff1 0 0 0 10a e7 ffe5 fff4 10 0 0 0 ff5e ffa0 5a f ffe7 0 0 0 2d ffea ff9e 0 0 0 0 0 16 46 2e ffdd 0 0 0 0 fff1 ffea 0 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ee f2 f0 e9 e9 ee eb e2 e3 ea ef ed ea eb ec eb f1 e7 e1 e6 ee f0 ec e8 fa f4 f3 f7 f3 e8 e4 e7 bd d9 fd ff ff ea e4 ea 5d 7a a8 d7 fb ff f8 e4 39 3f 4e 73 b7 f3 ff ee 4f 55 49 3a 5b aa ef ff 
* component mcu
[   mcu] ea fa f2 e0 f0 ff cb 7b 76 a7 cb c6 bc c4 ca c3 f3 fa f3 e3 e7 f8 f7 e6 a0 71 76 b9 da c4 c1 df f3 f2 f4 f4 ee ec f8 ff fc e2 9f 5e 67 a7 cd c7 f6 ee ee f8 f8 eb e5 e9 fe f2 fd fa b3 60 69 ad fb f4 ee ee f2 f5 f4 f2 e2 f1 f4 f3 ff ff c1 73 ee f7 fb f4 f0 f5 fa fa ee f8 f1 dd de f5 ff fb e3 eb f5 f8 f4 ee eb eb e9 ee f5 f7 f5 f0 ed ed ed dd d9 e6 f0 ed ea ed f0 e9 e3 e3 e9 ec ea e7 ff ff f7 d9 d0 e4 f6 f8 ee f2 f0 e9 e9 ee eb e2 a4 ce f7 ff fe f2 e1 d0 e3 ea ef ed ea eb ec eb 43 61 94 c9 ef fe fb f4 f1 e7 e1 e6 ee f0 ec e8 5a 49 42 52 73 9e d1 f8 fa f4 f3 f7 f3 e8 e4 e7 55 4e 4a 4a 45 49 64 84 bd d9 fd ff ff ea e4 ea 73 5d 4d 4f 53 4d 44 40 5d 7a a8 d7 fb ff f8 e4 de ad 70 4d 48 4f 51 4f 39 3f 4e 73 b7 f3 ff ee c2 d0 d0 ae 7c 55 46 45 4f 55 49 3a 5b aa ef ff 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 01(2) 12(6) 01(2) 31(5) 00(2) -- total 28 bits
[  bloc] fff8 1 0 2 ffff 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffa8 b 0 1e fff3 0 0 0 fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffa8 b 0 0 0 0 0 0 0 fff3 0 0 0 0 0 0 1e fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 75 76 77 79 7b 7d 7e 7f 75 75 76 77 77 78 79 79 75 74 74 73 73 72 72 71 75 74 73 71 6f 6d 6c 6b 76 75 74 71 6f 6d 6b 6a 78 77 76 74 72 70 6f 6e 7a 7a 79 78 76 75 74 74 7b 7b 7b 7a 7a 79 79 78 
* component mcu
[   mcu] 75 75 76 76 77 77 79 79 7b 7b 7d 7d 7e 7e 7f 7f 75 75 76 76 77 77 79 79 7b 7b 7d 7d 7e 7e 7f 7f 75 75 75 75 76 76 77 77 77 77 78 78 79 79 79 79 75 75 75 75 76 76 77 77 77 77 78 78 79 79 79 79 75 75 74 74 74 74 73 73 73 73 72 72 72 72 71 71 75 75 74 74 74 74 73 73 73 73 72 72 72 72 71 71 75 75 74 74 73 73 71 71 6f 6f 6d 6d 6c 6c 6b 6b 75 75 74 74 73 73 71 71 6f 6f 6d 6d 6c 6c 6b 6b 76 76 75 75 74 74 71 71 6f 6f 6d 6d 6b 6b 6a 6a 76 76 75 75 74 74 71 71 6f 6f 6d 6d 6b 6b 6a 6a 78 78 77 77 76 76 74 74 72 72 70 70 6f 6f 6e 6e 78 78 77 77 76 76 74 74 72 72 70 70 6f 6f 6e 6e 7a 7a 7a 7a 79 79 78 78 76 76 75 75 74 74 74 74 7a 7a 7a 7a 79 79 78 78 76 76 75 75 74 74 74 74 7b 7b 7b 7b 7b 7b 7a 7a 7a 7a 79 79 79 79 78 78 7b 7b 7b 7b 7b 7b 7a 7a 7a 7a 79 79 79 79 78 78 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 02(3) 03(4) 03(4) 03(4) 01(2) 11(4) 01(2) 21(5) 01(2) 91(9) 01(2) 00(2) -- total 65 bits
[  bloc] fffa fffd 6 fffb 4 1 0 ffff 1 0 0 ffff 1 0 0 0 0 0 0 0 0 0 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffbe ffdf 42 ffb5 34 f 0 fff0 10 0 0 ffd7 23 0 0 0 0 0 0 0 0 0 ffc3 3d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffbe ffdf f 0 0 0 0 0 42 34 fff0 0 0 0 0 0 ffb5 10 23 0 0 0 0 0 0 ffd7 0 0 0 0 0 0 0 0 3d 0 0 0 0 0 0 ffc3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 81 78 6d 65 68 74 83 8e 8c 8d 8d 88 7f 72 66 5e 7d 84 8c 91 8f 85 78 70 7d 7c 7d 7f 85 8c 94 98 82 80 7d 7b 7d 82 88 8c 59 61 6e 7b 83 86 85 83 48 4e 58 64 71 7b 83 87 7a 6c 57 49 48 55 68 76 
* component mcu
[   mcu] 81 81 78 78 6d 6d 65 65 68 68 74 74 83 83 8e 8e 81 81 78 78 6d 6d 65 65 68 68 74 74 83 83 8e 8e 8c 8c 8d 8d 8d 8d 88 88 7f 7f 72 72 66 66 5e 5e 8c 8c 8d 8d 8d 8d 88 88 7f 7f 72 72 66 66 5e 5e 7d 7d 84 84 8c 8c 91 91 8f 8f 85 85 78 78 70 70 7d 7d 84 84 8c 8c 91 91 8f 8f 85 85 78 78 70 70 7d 7d 7c 7c 7d 7d 7f 7f 85 85 8c 8c 94 94 98 98 7d 7d 7c 7c 7d 7d 7f 7f 85 85 8c 8c 94 94 98 98 82 82 80 80 7d 7d 7b 7b 7d 7d 82 82 88 88 8c 8c 82 82 80 80 7d 7d 7b 7b 7d 7d 82 82 88 88 8c 8c 59 59 61 61 6e 6e 7b 7b 83 83 86 86 85 85 83 83 59 59 61 61 6e 6e 7b 7b 83 83 86 86 85 85 83 83 48 48 4e 4e 58 58 64 64 71 71 7b 7b 83 83 87 87 48 48 4e 4e 58 58 64 64 71 71 7b 7b 83 83 87 87 7a 7a 6c 6c 57 57 49 49 48 48 55 55 68 68 76 76 7a 7a 6c 6c 57 57 49 49 48 48 55 55 68 68 76 76 

**************************************************************
*** mcu 97
** component Y
* bloc 0
[ DC/AC] 04(3) / 02(2) 03(3) 03(3) 03(3) 03(3) 01(2) 03(3) 04(4) 03(3) 01(2) 03(3) 04(4) 02(2) 21(5) 02(2) 01(2) 01(2) 02(2) 12(5) 02(2) 03(3) 01(2) 41(6) 12(5) 02(2) 41(6) 11(4) 81(9) 01(2) 61(7) 00(4) -- total 174 bits
[  bloc] 38 fffe 5 4 fffc 7 ffff fff9 b fffa 1 fff9 8 2 0 0 1 fffe ffff 1 2 0 2 fffd 4 ffff 0 0 0 0 1 0 fffe 2 0 0 0 0 1 0 ffff 0 0 0 0 0 0 0 0 ffff 1 0 0 0 0 0 0 ffff 0 0 0 0 0 0 
[iquant] 230 fff2 23 24 ffe4 2a fff6 ffc1 58 ffca b ffb3 50 18 0 0 10 ffe2 fff2 e 1e 0 2c ffbb 48 ffe7 0 0 0 0 23 0 ffba 44 0 0 0 0 28 0 ffca 0 0 0 0 0 0 0 0 ffc3 40 0 0 0 0 0 0 ffbb 0 0 0 0 0 0 
[   izz] 230 fff2 2a fff6 0 0 0 0 23 ffe4 ffc1 18 10 0 0 0 24 58 50 ffe2 ffe7 23 0 0 ffca ffb3 fff2 48 0 ffca 0 0 b e ffbb ffba 0 0 0 0 1e 2c 44 28 0 0 0 0 0 0 0 0 40 0 0 0 0 0 0 ffc3 ffbb 0 0 0 
[  idct] d7 d5 cb c7 ce cd ca d0 c5 bc c1 c6 c9 d8 da c3 dc cc d8 da bb b9 d5 dd d3 ba bc dd e7 cc bf cb 48 a9 ce c3 d4 d5 c2 c9 cf 94 60 93 e5 d4 b6 dd fb fb c7 7b 7c c3 e5 cd eb ea ff e7 87 80 c0 d7 
* bloc 1
[ DC/AC] 03(3) / 04(4) 01(2) 12(5) 06(7) 04(4) 01(2) 52(11) 03(3) 03(3) 02(2) 01(2) a2(16) 01(2) c1(10) 00(4) -- total 116 bits
[  bloc] 3f fff3 1 0 fffd 21 fff4 1 0 0 0 0 0 3 fffa 5 fffd 1 0 0 0 0 0 0 0 0 0 0 fffd 1 0 0 0 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 276 ffa5 7 0 ffeb c6 ff88 9 0 0 0 0 0 24 ffa6 7d ffd0 f 0 0 0 0 0 0 0 0 0 0 ff8e 25 0 0 0 0 0 0 0 0 0 0 0 0 ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 276 ffa5 c6 ff88 ffa6 7d 0 ff8e 7 ffeb 9 24 ffd0 0 25 ffde 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cd d4 c7 c6 67 f4 ff f8 cb d4 c9 c8 69 ed fe fa c9 d4 cd cd 6b e0 fd fd c8 d4 cf d2 6f d1 fb ff c8 d4 d0 d6 75 c3 fa ff ca d4 ce d9 7c b8 f9 ff cd d3 cc da 82 b0 f9 fe cf d2 ca da 85 ad f8 fc 
* bloc 2
[ DC/AC] 04(3) / 04(4) 04(4) 01(2) 04(4) 04(4) 02(2) 04(4) 02(2) 11(4) 02(2) 02(2) 01(2) 22(8) 03(3) 02(2) 41(6) 02(2) 03(3) 01(2) 21(5) 02(2) 01(2) 00(4) -- total 131 bits
[  bloc] 4b f fff4 1 f fff4 3 fff7 2 0 1 fffe 3 ffff 0 0 3 fffb 2 0 0 0 0 1 fffd 4 ffff 0 0 1 fffe 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2ee 69 ffac 9 69 ffb8 1e ffaf 10 0 b ffea 1e fff4 0 0 30 ffb5 1c 0 0 0 0 17 ffca 64 ffdc 0 0 25 ffba 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2ee 69 ffb8 1e 0 0 0 0 ffac 69 ffaf fff4 30 ffdc 25 0 9 10 1e ffb5 64 ffba 0 0 0 ffea 1c ffca 20 0 0 0 b 0 17 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] eb e8 f0 fd f8 96 65 dd e3 e2 ee f6 fb c1 7f a2 e4 e0 ec e8 f2 f1 af 72 eb e1 ea de de ff e3 7d e7 df e8 e1 d2 f9 fd ac df e0 e6 ea d9 e6 fc d6 e7 ef e0 ea e8 df f4 ef f9 ff dc e4 f2 e2 f1 fc 
* bloc 3
[ DC/AC] 05(3) / 04(4) 04(4) 13(7) 04(4) 05(5) 04(4) 12(5) 11(4) 13(7) 03(3) 01(2) 02(2) 01(2) 01(2) 11(4) 31(6) 12(5) 03(3) 02(2) 11(4) 01(2) 91(9) 01(2) 00(4) -- total 155 bits
[  bloc] 35 fff4 9 0 7 d ffe7 a 0 fffe 0 ffff 0 4 4 1 fffe 1 ffff 0 1 0 0 0 ffff 0 2 fffc 2 0 1 ffff 0 0 0 0 0 0 0 0 0 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 212 ffac 3f 0 31 4e ff06 5a 0 ffee 0 fff5 0 30 3c 19 ffe0 f fff2 0 f 0 0 0 ffee 0 48 ff80 4c 0 23 ffe0 0 0 0 0 0 0 0 0 0 2b ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 212 ffac 4e ff06 3c 19 ff80 4c 3f 31 5a 30 ffe0 48 0 ffde 0 0 0 f 0 23 2b 0 ffee fff5 fff2 ffee ffe0 0 0 0 0 0 0 0 0 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d4 c9 de d5 8a 8f ff f1 d4 cc cf d3 98 81 fb f6 cd d9 c6 d8 b2 76 f4 ff ac dd c7 d6 c2 6b ec ff 7d d1 ca cc c2 61 de fb 69 c1 d3 cb c8 64 d6 fa 74 b0 d7 d1 d4 6b ce ff 81 9e d0 d1 d7 6a c2 ff 
* component mcu
[   mcu] d7 d5 cb c7 ce cd ca d0 cd d4 c7 c6 67 f4 ff f8 c5 bc c1 c6 c9 d8 da c3 cb d4 c9 c8 69 ed fe fa dc cc d8 da bb b9 d5 dd c9 d4 cd cd 6b e0 fd fd d3 ba bc dd e7 cc bf cb c8 d4 cf d2 6f d1 fb ff 48 a9 ce c3 d4 d5 c2 c9 c8 d4 d0 d6 75 c3 fa ff cf 94 60 93 e5 d4 b6 dd ca d4 ce d9 7c b8 f9 ff fb fb c7 7b 7c c3 e5 cd cd d3 cc da 82 b0 f9 fe eb ea ff e7 87 80 c0 d7 cf d2 ca da 85 ad f8 fc eb e8 f0 fd f8 96 65 dd d4 c9 de d5 8a 8f ff f1 e3 e2 ee f6 fb c1 7f a2 d4 cc cf d3 98 81 fb f6 e4 e0 ec e8 f2 f1 af 72 cd d9 c6 d8 b2 76 f4 ff eb e1 ea de de ff e3 7d ac dd c7 d6 c2 6b ec ff e7 df e8 e1 d2 f9 fd ac 7d d1 ca cc c2 61 de fb df e0 e6 ea d9 e6 fc d6 69 c1 d3 cb c8 64 d6 fa e7 ef e0 ea e8 df f4 ef 74 b0 d7 d1 d4 6b ce ff f9 ff dc e4 f2 e2 f1 fc 81 9e d0 d1 d7 6a c2 ff 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 03(4) 02(3) 12(6) 01(2) 00(2) -- total 31 bits
[  bloc] fffc fffc 3 0 2 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffd4 ffd4 21 0 1a fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffd4 ffd4 fff1 0 0 0 0 0 21 1a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7c 7e 80 82 83 82 80 7f 7b 7c 7f 81 82 82 80 7f 77 79 7c 7f 81 81 80 7f 73 75 79 7d 7f 80 80 80 6e 71 75 7a 7e 7f 80 80 6a 6d 72 77 7c 7f 80 80 66 6a 6f 76 7b 7e 80 80 64 68 6e 74 7a 7e 80 80 
* component mcu
[   mcu] 7c 7c 7e 7e 80 80 82 82 83 83 82 82 80 80 7f 7f 7c 7c 7e 7e 80 80 82 82 83 83 82 82 80 80 7f 7f 7b 7b 7c 7c 7f 7f 81 81 82 82 82 82 80 80 7f 7f 7b 7b 7c 7c 7f 7f 81 81 82 82 82 82 80 80 7f 7f 77 77 79 79 7c 7c 7f 7f 81 81 81 81 80 80 7f 7f 77 77 79 79 7c 7c 7f 7f 81 81 81 81 80 80 7f 7f 73 73 75 75 79 79 7d 7d 7f 7f 80 80 80 80 80 80 73 73 75 75 79 79 7d 7d 7f 7f 80 80 80 80 80 80 6e 6e 71 71 75 75 7a 7a 7e 7e 7f 7f 80 80 80 80 6e 6e 71 71 75 75 7a 7a 7e 7e 7f 7f 80 80 80 80 6a 6a 6d 6d 72 72 77 77 7c 7c 7f 7f 80 80 80 80 6a 6a 6d 6d 72 72 77 77 7c 7c 7f 7f 80 80 80 80 66 66 6a 6a 6f 6f 76 76 7b 7b 7e 7e 80 80 80 80 66 66 6a 6a 6f 6f 76 76 7b 7b 7e 7e 80 80 80 80 64 64 68 68 6e 6e 74 74 7a 7a 7e 7e 80 80 80 80 64 64 68 68 6e 6e 74 74 7a 7a 7e 7e 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 02(3) 11(4) 01(2) 21(5) 01(2) 61(7) b1(9) 00(2) -- total 46 bits
[  bloc] fffd 3 0 1 ffff 0 0 ffff 1 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffdf 21 0 f fff3 0 0 fff0 10 0 0 0 0 0 0 ffc3 0 0 0 0 0 0 0 0 0 0 0 3d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffdf 21 0 0 0 ffc3 3d 0 0 fff3 fff0 0 0 0 0 0 f 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7f 83 8b 76 86 88 63 7f 7d 80 89 74 84 88 63 7f 79 7d 85 70 81 86 63 80 78 7b 82 6d 7f 85 63 81 7b 7d 83 6c 7d 84 63 82 81 81 85 6d 7c 83 62 81 88 87 89 6f 7d 82 61 80 8d 8b 8c 70 7d 82 61 80 
* component mcu
[   mcu] 7f 7f 83 83 8b 8b 76 76 86 86 88 88 63 63 7f 7f 7f 7f 83 83 8b 8b 76 76 86 86 88 88 63 63 7f 7f 7d 7d 80 80 89 89 74 74 84 84 88 88 63 63 7f 7f 7d 7d 80 80 89 89 74 74 84 84 88 88 63 63 7f 7f 79 79 7d 7d 85 85 70 70 81 81 86 86 63 63 80 80 79 79 7d 7d 85 85 70 70 81 81 86 86 63 63 80 80 78 78 7b 7b 82 82 6d 6d 7f 7f 85 85 63 63 81 81 78 78 7b 7b 82 82 6d 6d 7f 7f 85 85 63 63 81 81 7b 7b 7d 7d 83 83 6c 6c 7d 7d 84 84 63 63 82 82 7b 7b 7d 7d 83 83 6c 6c 7d 7d 84 84 63 63 82 82 81 81 81 81 85 85 6d 6d 7c 7c 83 83 62 62 81 81 81 81 81 81 85 85 6d 6d 7c 7c 83 83 62 62 81 81 88 88 87 87 89 89 6f 6f 7d 7d 82 82 61 61 80 80 88 88 87 87 89 89 6f 6f 7d 7d 82 82 61 61 80 80 8d 8d 8b 8b 8c 8c 70 70 7d 7d 82 82 61 61 80 80 8d 8d 8b 8b 8c 8c 70 70 7d 7d 82 82 61 61 80 80 

**************************************************************
*** mcu 98
** component Y
* bloc 0
[ DC/AC] 05(3) / 05(5) 01(2) 11(4) 04(4) 02(2) 01(2) 71(8) 01(2) a2(16) 01(2) 00(4) -- total 78 bits
[  bloc] 53 15 ffff 0 1 fff8 3 ffff 0 0 0 0 0 0 0 1 ffff 0 0 0 0 0 0 0 0 0 0 fffe 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 33e 93 fff9 0 7 ffd0 1e fff7 0 0 0 0 0 0 0 19 fff0 0 0 0 0 0 0 0 0 0 0 ffc0 26 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 33e 93 ffd0 1e 0 19 ffc0 26 fff9 7 fff7 0 fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f9 fe f4 f2 f2 d2 e2 b2 fa fd f3 f2 f3 d2 e2 b3 fb fd f2 f2 f3 d2 e2 b6 fc fc f1 f3 f4 d1 e2 b8 fe fb f0 f3 f5 d1 e3 bb ff fa ee f4 f6 d0 e3 be ff fa ed f4 f7 d0 e3 c0 ff f9 ed f5 f7 cf e3 c2 
* bloc 1
[ DC/AC] 07(5) / 06(7) 06(7) 04(4) 04(4) 05(5) 02(2) 04(4) 04(4) 03(3) 13(7) 12(5) 03(3) 01(2) 02(2) 01(2) 02(2) 01(2) 01(2) 11(4) 02(2) 01(2) 01(2) 01(2) 01(2) 01(2) 91(9) 00(4) -- total 171 bits
[  bloc] a ffcc ffdf fff1 e ffef 2 f d fffc 0 6 0 fffe 4 1 fffe ffff fffd 1 1 0 ffff fffe ffff ffff ffff ffff ffff 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 64 fe94 ff19 ff79 62 ff9a 14 87 68 ffdc 0 42 0 ffe8 3c 19 ffe0 fff1 ffd6 e f 0 ffea ffd2 ffee ffe7 ffdc ffe0 ffda 0 0 0 0 0 0 0 0 0 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 64 fe94 ff9a 14 3c 19 ffe0 ffda ff19 62 87 ffe8 ffe0 ffdc 0 0 ff79 68 0 fff1 ffe7 0 0 0 ffdc 42 ffd6 ffee 0 0 0 0 0 e ffd2 0 0 0 0 0 f ffea 0 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 3a 57 44 51 48 4c 4b 4f 43 58 44 55 4d 60 7f a0 51 4c 39 6e 8a ad cc e5 4d 45 4c a7 cd e0 e7 eb 40 4d 75 d5 d9 ce d0 d7 4a 4d 75 d7 d9 d1 d2 ce 4f 45 67 d0 e0 e5 df c5 3d 45 78 dd db d7 d2 b8 
* bloc 2
[ DC/AC] 07(5) / 05(5) 01(2) 01(2) 02(2) 04(4) 01(2) 02(2) 11(4) 51(7) a1(9) 02(2) 01(2) 00(4) -- total 81 bits
[  bloc] 53 14 1 ffff fffe fff8 1 2 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 ffff fffe 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 33e 8c 7 fff7 fff2 ffd0 a 12 0 9 0 0 0 0 0 19 0 0 0 0 0 0 0 0 0 0 ffdc ffc0 26 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 33e 8c ffd0 a 0 19 ffc0 26 7 fff2 12 0 0 ffdc 0 0 fff7 0 0 0 0 0 0 0 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f6 ff ef ea f8 d1 e0 cb f6 ff ef eb f6 d0 df c9 f6 ff f0 ee f5 cf e0 c5 f9 fd f3 f3 f5 cf e3 c1 fc fc f6 f9 f4 d0 e6 be fd f8 f8 fd f2 ce e7 b9 fb f3 f6 fe ee cb e5 b2 f9 f0 f4 fd eb c8 e3 ae 
* bloc 3
[ DC/AC] 06(4) / 06(7) 03(3) 01(2) 03(3) 06(7) 04(4) 03(3) 01(2) 31(6) 02(2) 02(2) 03(3) 01(2) 01(2) 92(16) 01(2) 00(4) -- total 120 bits
[  bloc] 15 ffd1 4 1 fffb ffcd f 4 ffff 0 0 0 1 fffe 2 5 1 ffff 0 0 0 0 0 0 0 0 0 fffd ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] d2 feb7 1c 9 ffdd fece 96 24 fff8 0 0 0 a ffe8 1e 7d 10 fff1 0 0 0 0 0 0 0 0 0 ffa0 ffda 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] d2 feb7 fece 96 1e 7d ffa0 ffda 1c ffdd 24 ffe8 10 0 0 0 9 fff8 a fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 4f 4b 63 d7 d3 d3 e8 a3 4f 4a 61 d7 d5 d4 e4 9a 4f 49 5f d6 d7 d7 de 8b 4f 48 5d d5 d9 d8 d8 7b 4e 49 5d d4 da d9 d3 6f 4d 4a 5f d4 da d9 d1 6a 4b 4b 61 d5 d8 d8 d1 68 4a 4c 63 d5 d7 d8 d1 69 
* component mcu
[   mcu] f9 fe f4 f2 f2 d2 e2 b2 3a 57 44 51 48 4c 4b 4f fa fd f3 f2 f3 d2 e2 b3 43 58 44 55 4d 60 7f a0 fb fd f2 f2 f3 d2 e2 b6 51 4c 39 6e 8a ad cc e5 fc fc f1 f3 f4 d1 e2 b8 4d 45 4c a7 cd e0 e7 eb fe fb f0 f3 f5 d1 e3 bb 40 4d 75 d5 d9 ce d0 d7 ff fa ee f4 f6 d0 e3 be 4a 4d 75 d7 d9 d1 d2 ce ff fa ed f4 f7 d0 e3 c0 4f 45 67 d0 e0 e5 df c5 ff f9 ed f5 f7 cf e3 c2 3d 45 78 dd db d7 d2 b8 f6 ff ef ea f8 d1 e0 cb 4f 4b 63 d7 d3 d3 e8 a3 f6 ff ef eb f6 d0 df c9 4f 4a 61 d7 d5 d4 e4 9a f6 ff f0 ee f5 cf e0 c5 4f 49 5f d6 d7 d7 de 8b f9 fd f3 f3 f5 cf e3 c1 4f 48 5d d5 d9 d8 d8 7b fc fc f6 f9 f4 d0 e6 be 4e 49 5d d4 da d9 d3 6f fd f8 f8 fd f2 ce e7 b9 4d 4a 5f d4 da d9 d1 6a fb f3 f6 fe ee cb e5 b2 4b 4b 61 d5 d8 d8 d1 68 f9 f0 f4 fd eb c8 e3 ae 4a 4c 63 d5 d7 d8 d1 69 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 02(3) 31(5) 01(2) 00(2) -- total 20 bits
[  bloc] fffa fffe 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffbe ffea 0 0 0 f 1d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffbe ffea f 1d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7b 75 70 72 79 7e 7d 7a 7b 75 70 72 79 7e 7d 7a 7b 75 70 72 79 7e 7d 7a 7b 75 70 72 79 7e 7d 7a 7b 75 70 72 79 7e 7d 7a 7b 75 70 72 79 7e 7d 7a 7b 75 70 72 79 7e 7d 7a 7b 75 70 72 79 7e 7d 7a 
* component mcu
[   mcu] 7b 7b 75 75 70 70 72 72 79 79 7e 7e 7d 7d 7a 7a 7b 7b 75 75 70 70 72 72 79 79 7e 7e 7d 7d 7a 7a 7b 7b 75 75 70 70 72 72 79 79 7e 7e 7d 7d 7a 7a 7b 7b 75 75 70 70 72 72 79 79 7e 7e 7d 7d 7a 7a 7b 7b 75 75 70 70 72 72 79 79 7e 7e 7d 7d 7a 7a 7b 7b 75 75 70 70 72 72 79 79 7e 7e 7d 7d 7a 7a 7b 7b 75 75 70 70 72 72 79 79 7e 7e 7d 7d 7a 7a 7b 7b 75 75 70 70 72 72 79 79 7e 7e 7d 7d 7a 7a 7b 7b 75 75 70 70 72 72 79 79 7e 7e 7d 7d 7a 7a 7b 7b 75 75 70 70 72 72 79 79 7e 7e 7d 7d 7a 7a 7b 7b 75 75 70 70 72 72 79 79 7e 7e 7d 7d 7a 7a 7b 7b 75 75 70 70 72 72 79 79 7e 7e 7d 7d 7a 7a 7b 7b 75 75 70 70 72 72 79 79 7e 7e 7d 7d 7a 7a 7b 7b 75 75 70 70 72 72 79 79 7e 7e 7d 7d 7a 7a 7b 7b 75 75 70 70 72 72 79 79 7e 7e 7d 7d 7a 7a 7b 7b 75 75 70 70 72 72 79 79 7e 7e 7d 7d 7a 7a 
** component Cr
* bloc 0
[ DC/AC] 03(3) / 03(4) 01(2) 02(3) 01(2) 03(4) 02(3) 12(6) 01(2) 41(6) 01(2) c1(9) 00(2) -- total 69 bits
[  bloc] fff8 7 ffff fffe 1 4 fffd 0 2 ffff 0 0 0 0 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffa8 4d fff5 ffe2 d 3c ffa9 0 20 ffe3 0 0 0 0 ffc3 3d 0 0 0 0 0 0 0 0 0 0 0 0 ffc3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffa8 4d 3c ffa9 ffc3 3d 0 ffc3 fff5 d 0 0 0 0 0 0 ffe2 20 0 0 0 0 0 0 ffe3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7b 88 83 79 38 58 63 5d 7f 8d 89 81 41 63 70 6a 80 8f 8e 88 4b 6f 7e 7a 7c 8c 8c 88 4e 74 84 81 76 86 86 83 49 70 80 7d 75 84 84 7f 44 6a 79 76 7b 89 87 81 43 67 75 71 81 8f 8c 84 45 68 75 70 
* component mcu
[   mcu] 7b 7b 88 88 83 83 79 79 38 38 58 58 63 63 5d 5d 7b 7b 88 88 83 83 79 79 38 38 58 58 63 63 5d 5d 7f 7f 8d 8d 89 89 81 81 41 41 63 63 70 70 6a 6a 7f 7f 8d 8d 89 89 81 81 41 41 63 63 70 70 6a 6a 80 80 8f 8f 8e 8e 88 88 4b 4b 6f 6f 7e 7e 7a 7a 80 80 8f 8f 8e 8e 88 88 4b 4b 6f 6f 7e 7e 7a 7a 7c 7c 8c 8c 8c 8c 88 88 4e 4e 74 74 84 84 81 81 7c 7c 8c 8c 8c 8c 88 88 4e 4e 74 74 84 84 81 81 76 76 86 86 86 86 83 83 49 49 70 70 80 80 7d 7d 76 76 86 86 86 86 83 83 49 49 70 70 80 80 7d 7d 75 75 84 84 84 84 7f 7f 44 44 6a 6a 79 79 76 76 75 75 84 84 84 84 7f 7f 44 44 6a 6a 79 79 76 76 7b 7b 89 89 87 87 81 81 43 43 67 67 75 75 71 71 7b 7b 89 89 87 87 81 81 43 43 67 67 75 75 71 71 81 81 8f 8f 8c 8c 84 84 45 45 68 68 75 75 70 70 81 81 8f 8f 8c 8c 84 84 45 45 68 68 75 75 70 70 

**************************************************************
*** mcu 99
** component Y
* bloc 0
[ DC/AC] 06(4) / 05(5) 02(2) 01(2) 03(3) 06(7) 05(5) 02(2) 01(2) 01(2) 11(4) 01(2) 13(7) 02(2) 01(2) 01(2) 01(2) 51(7) 21(5) 00(4) -- total 115 bits
[  bloc] 49 ffe6 fffd ffff fffc ffda ffee fffe ffff ffff 0 ffff ffff 0 fff9 fffe 1 ffff ffff 0 0 0 0 0 ffff 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2da ff4a ffeb fff7 ffe4 ff1c ff4c ffee fff8 fff7 0 fff5 fff6 0 ff97 ffce 10 fff1 fff2 0 0 0 0 0 ffee 0 0 ffe0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2da ff4a ff1c ff4c ff97 ffce ffe0 0 ffeb ffe4 ffee 0 10 0 0 0 fff7 fff8 fff6 fff1 0 0 0 0 fff7 fff5 fff2 ffee 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 4a be fa ff f5 e1 e5 ea 5d c6 f7 fb f5 e6 e8 e7 70 d0 f6 f6 f5 eb eb e5 74 d5 f9 f6 f3 eb ec e4 6c d6 ff f9 f1 e8 eb e5 67 d7 ff fb ef e6 eb e6 6c dc ff fa ed e6 eb e5 74 e1 ff f7 ec e8 ec e4 
* bloc 1
[ DC/AC] 06(4) / 06(7) 04(4) 02(2) 04(4) 05(5) 06(7) 03(3) 03(3) 01(2) 11(4) 02(2) 03(3) 04(4) 01(2) 02(2) 02(2) 01(2) 51(7) 01(2) 12(5) 02(2) 00(4) -- total 144 bits
[  bloc] 23 34 9 fffe fff7 1c ffdd 7 4 1 0 ffff fffd fffc 8 1 2 2 1 0 0 0 0 0 ffff ffff 0 2 fffd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 15e 16c 3f ffee ffc1 a8 fea2 3f 20 9 0 fff5 ffe2 ffd0 78 19 20 1e e 0 0 0 0 0 ffee ffe7 0 40 ff8e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 15e 16c a8 fea2 78 19 40 ff8e 3f ffc1 3f ffd0 20 0 0 0 ffee 20 ffe2 1e ffe7 0 0 0 9 fff5 e ffee 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e9 eb f3 e4 52 4c 68 f7 ea e8 ee e5 55 4c 64 f2 ea e4 ea e6 57 49 60 f0 e7 e2 ea e5 55 46 5d f0 e3 e4 ed e3 51 44 5a e6 e0 e6 ee e0 51 48 50 c7 df e7 eb db 56 50 41 98 e0 e7 e8 d8 5b 57 35 75 
* bloc 2
[ DC/AC] 06(4) / 03(3) 03(3) 01(2) 03(3) 04(4) 04(4) 03(3) 01(2) 21(5) 01(2) 02(2) 03(3) 02(2) 02(2) 91(9) 01(2) 01(2) 00(4) -- total 103 bits
[  bloc] 54 fffc fffb ffff fff9 fff1 fff6 fff9 ffff 0 0 ffff ffff fffd fffc fffe fffe 0 0 0 0 0 0 0 0 0 ffff ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 348 ffe4 ffdd fff7 ffcf ffa6 ff9c ffc1 fff8 0 0 fff5 fff6 ffdc ffc4 ffce ffe0 0 0 0 0 0 0 0 0 0 ffdc ffe0 ffda 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 348 ffe4 ffa6 ff9c ffc4 ffce ffe0 ffda ffdd ffcf ffc1 ffdc ffe0 ffdc 0 0 fff7 fff8 fff6 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7d f0 fb f8 f3 f1 de e9 8b f5 fd f9 f1 ee dd e8 9f fc fe fa ee eb de e7 b4 ff fc fa ea ea e2 ea c5 ff f8 fa e8 e9 e7 ee d3 fe f5 fb e6 e9 ea ef de fe f3 fc e5 e6 ea ec e6 ff f3 fd e3 e4 e8 e8 
* bloc 3
[ DC/AC] 06(4) / 06(7) 01(2) 02(2) 04(4) 06(7) 05(5) 04(4) 02(2) 01(2) 01(2) 02(2) 02(2) 01(2) 01(2) 22(8) 02(2) 01(2) 41(6) 01(2) 02(2) 02(2) 01(2) 01(2) c1(10) 00(4) -- total 149 bits
[  bloc] 1a 39 ffff fffe 9 24 ffe3 fff6 2 ffff ffff 2 fffd 1 1 0 0 3 fffe 1 0 0 0 0 1 ffff 2 3 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 104 18f fff9 ffee 3f d8 fede ffa6 10 fff7 fff5 16 ffe2 c f 0 0 2d ffe4 e 0 0 0 0 12 ffe7 48 60 ffda ffdb 0 0 0 0 0 0 0 0 0 0 0 0 ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 104 18f d8 fede f 0 60 ffda fff9 3f ffa6 c 0 48 ffdb ffde ffee 10 ffe2 2d ffe7 0 0 0 fff7 16 ffe4 12 0 0 0 0 fff5 e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e7 e4 f0 d5 4e 54 48 54 e4 e4 f3 cf 49 50 58 84 e4 e5 f6 c4 41 45 61 b5 e7 e7 f8 b6 3e 3b 59 c8 e8 e7 f8 a7 45 3f 50 c9 e5 e6 f5 95 4f 4e 52 cd e3 e6 f1 81 4e 57 57 d4 e4 e8 ee 71 47 56 57 d7 
* component mcu
[   mcu] 4a be fa ff f5 e1 e5 ea e9 eb f3 e4 52 4c 68 f7 5d c6 f7 fb f5 e6 e8 e7 ea e8 ee e5 55 4c 64 f2 70 d0 f6 f6 f5 eb eb e5 ea e4 ea e6 57 49 60 f0 74 d5 f9 f6 f3 eb ec e4 e7 e2 ea e5 55 46 5d f0 6c d6 ff f9 f1 e8 eb e5 e3 e4 ed e3 51 44 5a e6 67 d7 ff fb ef e6 eb e6 e0 e6 ee e0 51 48 50 c7 6c dc ff fa ed e6 eb e5 df e7 eb db 56 50 41 98 74 e1 ff f7 ec e8 ec e4 e0 e7 e8 d8 5b 57 35 75 7d f0 fb f8 f3 f1 de e9 e7 e4 f0 d5 4e 54 48 54 8b f5 fd f9 f1 ee dd e8 e4 e4 f3 cf 49 50 58 84 9f fc fe fa ee eb de e7 e4 e5 f6 c4 41 45 61 b5 b4 ff fc fa ea ea e2 ea e7 e7 f8 b6 3e 3b 59 c8 c5 ff f8 fa e8 e9 e7 ee e8 e7 f8 a7 45 3f 50 c9 d3 fe f5 fb e6 e9 ea ef e5 e6 f5 95 4f 4e 52 cd de fe f3 fc e5 e6 ea ec e3 e6 f1 81 4e 57 57 d4 e6 ff f3 fd e3 e4 e8 e8 e4 e8 ee 71 47 56 57 d7 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 43(16) 00(2) -- total 27 bits
[  bloc] fff6 0 0 0 0 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff92 0 0 0 0 3c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff92 0 3c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7c 76 6e 68 68 6e 76 7c 7c 76 6e 68 68 6e 76 7c 7c 76 6e 68 68 6e 76 7c 7c 76 6e 68 68 6e 76 7c 7c 76 6e 68 68 6e 76 7c 7c 76 6e 68 68 6e 76 7c 7c 76 6e 68 68 6e 76 7c 7c 76 6e 68 68 6e 76 7c 
* component mcu
[   mcu] 7c 7c 76 76 6e 6e 68 68 68 68 6e 6e 76 76 7c 7c 7c 7c 76 76 6e 6e 68 68 68 68 6e 6e 76 76 7c 7c 7c 7c 76 76 6e 6e 68 68 68 68 6e 6e 76 76 7c 7c 7c 7c 76 76 6e 6e 68 68 68 68 6e 6e 76 76 7c 7c 7c 7c 76 76 6e 6e 68 68 68 68 6e 6e 76 76 7c 7c 7c 7c 76 76 6e 6e 68 68 68 68 6e 6e 76 76 7c 7c 7c 7c 76 76 6e 6e 68 68 68 68 6e 6e 76 76 7c 7c 7c 7c 76 76 6e 6e 68 68 68 68 6e 6e 76 76 7c 7c 7c 7c 76 76 6e 6e 68 68 68 68 6e 6e 76 76 7c 7c 7c 7c 76 76 6e 6e 68 68 68 68 6e 6e 76 76 7c 7c 7c 7c 76 76 6e 6e 68 68 68 68 6e 6e 76 76 7c 7c 7c 7c 76 76 6e 6e 68 68 68 68 6e 6e 76 76 7c 7c 7c 7c 76 76 6e 6e 68 68 68 68 6e 6e 76 76 7c 7c 7c 7c 76 76 6e 6e 68 68 68 68 6e 6e 76 76 7c 7c 7c 7c 76 76 6e 6e 68 68 68 68 6e 6e 76 76 7c 7c 7c 7c 76 76 6e 6e 68 68 68 68 6e 6e 76 76 7c 7c 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 04(5) 22(8) 03(4) 91(9) b1(9) 00(2) -- total 51 bits
[  bloc] fff9 8 0 0 fffe fff9 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffb3 58 0 0 ffe6 ff97 0 0 0 0 0 0 0 0 0 ffc3 0 0 0 0 0 0 0 0 0 0 0 3d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffb3 58 ff97 0 0 ffc3 3d 0 0 ffe6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 6c 77 8a 7c 8b 84 53 66 6d 78 8b 7c 8a 84 52 65 6f 7a 8c 7d 8a 83 51 64 71 7c 8d 7d 8a 82 4f 61 74 7e 8f 7e 89 80 4d 5f 76 80 90 7e 89 7f 4b 5d 78 81 91 7f 88 7e 49 5b 79 82 92 7f 88 7d 48 5a 
* component mcu
[   mcu] 6c 6c 77 77 8a 8a 7c 7c 8b 8b 84 84 53 53 66 66 6c 6c 77 77 8a 8a 7c 7c 8b 8b 84 84 53 53 66 66 6d 6d 78 78 8b 8b 7c 7c 8a 8a 84 84 52 52 65 65 6d 6d 78 78 8b 8b 7c 7c 8a 8a 84 84 52 52 65 65 6f 6f 7a 7a 8c 8c 7d 7d 8a 8a 83 83 51 51 64 64 6f 6f 7a 7a 8c 8c 7d 7d 8a 8a 83 83 51 51 64 64 71 71 7c 7c 8d 8d 7d 7d 8a 8a 82 82 4f 4f 61 61 71 71 7c 7c 8d 8d 7d 7d 8a 8a 82 82 4f 4f 61 61 74 74 7e 7e 8f 8f 7e 7e 89 89 80 80 4d 4d 5f 5f 74 74 7e 7e 8f 8f 7e 7e 89 89 80 80 4d 4d 5f 5f 76 76 80 80 90 90 7e 7e 89 89 7f 7f 4b 4b 5d 5d 76 76 80 80 90 90 7e 7e 89 89 7f 7f 4b 4b 5d 5d 78 78 81 81 91 91 7f 7f 88 88 7e 7e 49 49 5b 5b 78 78 81 81 91 91 7f 7f 88 88 7e 7e 49 49 5b 5b 79 79 82 82 92 92 7f 7f 88 88 7d 7d 48 48 5a 5a 79 79 82 82 92 92 7f 7f 88 88 7d 7d 48 48 5a 5a 

**************************************************************
*** mcu 100
** component Y
* bloc 0
[ DC/AC] 06(4) / 05(5) 04(4) 01(2) 05(5) 05(5) 03(3) 03(3) 02(2) 02(2) 11(4) 01(2) 03(3) 03(3) 02(2) 03(3) 01(2) 01(2) 51(7) 12(5) 02(2) 01(2) 01(2) 01(2) 01(2) 91(9) 11(4) 00(4) -- total 157 bits
[  bloc] 51 1d fff2 1 10 ffed 5 fff9 fffe 2 0 ffff 1 4 fffc 3 fffc ffff 1 0 0 0 0 0 ffff 0 2 fffe 1 ffff ffff 1 0 0 0 0 0 0 0 0 0 1 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 32a cb ff9e 9 70 ff8e 32 ffc1 fff0 12 0 fff5 a 30 ffc4 4b ffc0 fff1 e 0 0 0 0 0 ffee 0 48 ffc0 26 ffdb ffdd 20 0 0 0 0 0 0 0 0 0 2b 0 ffdd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 32a cb ff8e 32 ffc4 4b ffc0 26 ff9e 70 ffc1 30 ffc0 48 ffdb 0 9 fff0 a fff1 0 ffdd 2b ffdd 12 fff5 e ffee 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] fa fc fe ff d2 d2 cd 5b f7 fc fe fc d6 d2 d7 4a f7 fc fd f6 e0 cd e7 45 fc f9 fb fa ee c7 f4 63 ff f6 fa ff fc c5 f6 9c ff f7 fc ff ff d2 ef d2 f8 fc ff f9 ff e9 e3 ee ef ff ff f0 fc fc da f5 
* bloc 1
[ DC/AC] 06(4) / 06(7) 05(5) 03(3) 05(5) 03(3) 03(3) 03(3) 04(4) 02(2) 02(2) 02(2) 05(5) 02(2) 03(3) 02(2) 02(2) 02(2) 02(2) 02(2) 11(4) 12(5) 03(3) 02(2) 01(2) 41(6) 11(4) 41(6) 11(4) 31(6) 11(4) 41(6) 01(2) 11(4) 00(4) -- total 207 bits
[  bloc] 21 ffc6 ffe7 fffb ffee fff9 7 5 a fffd fffd fffe 10 fffe 4 2 fffd 3 fffe 2 0 ffff 0 2 fffb fffe ffff 0 0 0 0 ffff 0 ffff 0 0 0 0 ffff 0 1 0 0 0 1 0 1 0 0 0 0 1 ffff 0 ffff 0 0 0 0 0 0 0 0 0 
[iquant] 14a fe6a ff51 ffd3 ff82 ffd6 46 2d 50 ffe5 ffdf ffea a0 ffe8 3c 32 ffd0 2d ffe4 1c 0 ffe2 0 2e ffa6 ffce ffdc 0 0 0 0 ffe0 0 ffde 0 0 0 0 ffd8 0 36 0 0 0 32 0 32 0 0 0 0 40 ffc0 0 ffd0 0 0 0 0 0 0 0 0 0 
[   izz] 14a fe6a ffd6 46 3c 32 0 0 ff51 ff82 2d ffe8 ffd0 ffdc 0 0 ffd3 50 a0 2d ffce 0 0 0 ffe5 ffea ffe4 ffa6 ffe0 36 32 0 ffdf 1c 2e 0 0 0 ffc0 ffd0 0 0 ffde ffd8 32 40 0 0 ffe2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 45 3e 48 5b 41 9d e5 e2 52 59 58 40 ae ec e7 ef 4e 37 50 91 ed e0 df e6 4d 43 55 ec ee cb e8 e7 46 5d 82 d8 de e7 e6 e7 63 33 c2 e1 dc ea e0 e1 be 55 b7 ef e0 db ee de fc cb 52 92 c5 d7 e7 c3 
* bloc 2
[ DC/AC] 06(4) / 04(4) 05(5) 02(2) 05(5) 02(2) 03(3) 05(5) 05(5) 03(3) 02(2) 02(2) 01(2) 01(2) 11(4) 01(2) 04(4) 04(4) 03(3) 01(2) 11(4) 01(2) 03(3) 02(2) 01(2) 42(10) 02(2) 01(2) 41(6) 02(2) 01(2) 21(5) 71(8) 31(6) 00(4) -- total 205 bits
[  bloc] 41 fff6 17 fffd ffed 3 fffb ffef 13 7 fffe fffd 1 1 0 1 ffff fff7 8 4 1 0 ffff ffff 5 fffe ffff 0 0 0 0 fffe 2 1 0 0 0 0 ffff 3 ffff 0 0 ffff 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 
[iquant] 28a ffba a1 ffe5 ff7b 12 ffce ff67 98 3f ffea ffdf a c 0 19 fff0 ff79 70 38 f 0 ffea ffe9 5a ffce ffdc 0 0 0 0 ffc0 46 22 0 0 0 0 ffd8 7e ffca 0 0 ffdd 0 0 0 0 0 0 0 40 0 0 0 46 0 0 0 0 0 0 0 0 
[   izz] 28a ffba 12 ffce 0 19 0 0 a1 ff7b ff67 c fff0 ffdc 0 0 ffe5 98 a ff79 ffce 0 0 ffdd 3f ffdf 70 5a ffc0 ffca 0 0 ffea 38 ffe9 46 7e 0 0 0 f ffea 22 ffd8 0 40 46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d0 ee ff f7 e9 ff e4 ff 6d f9 fb fa fc f3 fb e4 75 98 fa ff eb e8 ff f3 d5 5f b0 f9 ff e7 e5 f7 f2 b7 6a a5 ff f0 ec e1 da eb b4 75 a0 e9 ff fb db d3 ff a6 42 9b db ee ea d9 d3 ed 75 32 61 91 
* bloc 3
[ DC/AC] 04(3) / 04(4) 04(4) 04(4) 04(4) 12(5) 02(2) 04(4) 04(4) 03(3) 03(3) 01(2) 11(4) 21(5) 02(2) 03(3) 03(3) 01(2) 02(2) 91(9) 01(2) 51(7) 00(4) -- total 140 bits
[  bloc] 50 b fff6 fff2 c 0 fffe 2 c fff4 fffa 5 1 0 ffff 0 0 ffff 2 4 fffb ffff 2 0 0 0 0 0 0 0 0 0 ffff 1 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 320 4d ffba ff82 54 0 ffec 12 60 ff94 ffbe 37 a 0 fff1 0 0 fff1 1c 38 ffb5 ffe2 2c 0 0 0 0 0 0 0 0 0 ffdd 22 0 0 0 0 0 ffd6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 320 4d 0 ffec fff1 0 0 0 ffba 54 12 0 0 0 0 0 ff82 60 a fff1 0 0 0 0 ff94 37 1c 0 0 0 0 0 ffbe 38 0 ffdd ffd6 0 0 0 ffb5 2c 22 0 0 0 0 0 ffe2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f2 f8 de a2 73 67 67 63 ff f8 f6 fa f4 e5 dc dc f7 ef f0 fd ff fe f9 fb ec fe ff ec e2 ec f0 e8 df f8 ff f7 f1 fb fc f2 e9 de db e5 ec ea ea ee f6 e9 e0 e0 de d8 da e2 d2 f4 ff f6 e4 e3 e2 d9 
* component mcu
[   mcu] fa fc fe ff d2 d2 cd 5b 45 3e 48 5b 41 9d e5 e2 f7 fc fe fc d6 d2 d7 4a 52 59 58 40 ae ec e7 ef f7 fc fd f6 e0 cd e7 45 4e 37 50 91 ed e0 df e6 fc f9 fb fa ee c7 f4 63 4d 43 55 ec ee cb e8 e7 ff f6 fa ff fc c5 f6 9c 46 5d 82 d8 de e7 e6 e7 ff f7 fc ff ff d2 ef d2 63 33 c2 e1 dc ea e0 e1 f8 fc ff f9 ff e9 e3 ee be 55 b7 ef e0 db ee de ef ff ff f0 fc fc da f5 fc cb 52 92 c5 d7 e7 c3 d0 ee ff f7 e9 ff e4 ff f2 f8 de a2 73 67 67 63 6d f9 fb fa fc f3 fb e4 ff f8 f6 fa f4 e5 dc dc 75 98 fa ff eb e8 ff f3 f7 ef f0 fd ff fe f9 fb d5 5f b0 f9 ff e7 e5 f7 ec fe ff ec e2 ec f0 e8 f2 b7 6a a5 ff f0 ec e1 df f8 ff f7 f1 fb fc f2 da eb b4 75 a0 e9 ff fb e9 de db e5 ec ea ea ee db d3 ff a6 42 9b db ee f6 e9 e0 e0 de d8 da e2 ea d9 d3 ed 75 32 61 91 d2 f4 ff f6 e4 e3 e2 d9 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 11(4) 12(6) 01(2) 01(2) 01(2) 00(2) -- total 30 bits
[  bloc] fffb 0 1 0 fffe 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffc9 0 b 0 ffe6 f 1d 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffc9 0 f 1d 0 0 0 0 b ffe6 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7f 77 70 71 79 81 84 83 7f 78 70 71 79 81 83 81 7f 78 71 72 79 7f 80 7e 80 79 72 73 79 7e 7d 7a 80 7a 74 74 7a 7c 79 75 80 7a 75 75 7a 7b 76 71 80 7b 76 76 7a 7a 74 6d 81 7b 76 77 7a 79 72 6c 
* component mcu
[   mcu] 7f 7f 77 77 70 70 71 71 79 79 81 81 84 84 83 83 7f 7f 77 77 70 70 71 71 79 79 81 81 84 84 83 83 7f 7f 78 78 70 70 71 71 79 79 81 81 83 83 81 81 7f 7f 78 78 70 70 71 71 79 79 81 81 83 83 81 81 7f 7f 78 78 71 71 72 72 79 79 7f 7f 80 80 7e 7e 7f 7f 78 78 71 71 72 72 79 79 7f 7f 80 80 7e 7e 80 80 79 79 72 72 73 73 79 79 7e 7e 7d 7d 7a 7a 80 80 79 79 72 72 73 73 79 79 7e 7e 7d 7d 7a 7a 80 80 7a 7a 74 74 74 74 7a 7a 7c 7c 79 79 75 75 80 80 7a 7a 74 74 74 74 7a 7a 7c 7c 79 79 75 75 80 80 7a 7a 75 75 75 75 7a 7a 7b 7b 76 76 71 71 80 80 7a 7a 75 75 75 75 7a 7a 7b 7b 76 76 71 71 80 80 7b 7b 76 76 76 76 7a 7a 7a 7a 74 74 6d 6d 80 80 7b 7b 76 76 76 76 7a 7a 7a 7a 74 74 6d 6d 81 81 7b 7b 76 76 77 77 7a 7a 79 79 72 72 6c 6c 81 81 7b 7b 76 76 77 77 7a 7a 79 79 72 72 6c 6c 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 12(6) 01(2) 02(3) 02(3) 01(2) 02(3) 41(6) 01(2) 00(2) -- total 45 bits
[  bloc] fffb 0 fffd ffff 3 2 ffff 3 0 0 0 0 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffc9 0 ffdf fff1 27 1e ffe3 30 0 0 0 0 23 ffd7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffc9 0 1e ffe3 0 0 0 0 ffdf 27 30 ffd7 0 0 0 0 fff1 0 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 85 86 7c 64 4f 53 70 8b 81 84 7e 6b 59 5a 71 88 7b 81 81 76 68 66 74 83 76 7d 83 7f 77 73 77 7e 74 7a 81 83 80 7d 7c 7c 74 77 7c 80 83 83 80 7e 77 75 76 7b 82 85 84 81 79 74 72 76 7f 86 86 83 
* component mcu
[   mcu] 85 85 86 86 7c 7c 64 64 4f 4f 53 53 70 70 8b 8b 85 85 86 86 7c 7c 64 64 4f 4f 53 53 70 70 8b 8b 81 81 84 84 7e 7e 6b 6b 59 59 5a 5a 71 71 88 88 81 81 84 84 7e 7e 6b 6b 59 59 5a 5a 71 71 88 88 7b 7b 81 81 81 81 76 76 68 68 66 66 74 74 83 83 7b 7b 81 81 81 81 76 76 68 68 66 66 74 74 83 83 76 76 7d 7d 83 83 7f 7f 77 77 73 73 77 77 7e 7e 76 76 7d 7d 83 83 7f 7f 77 77 73 73 77 77 7e 7e 74 74 7a 7a 81 81 83 83 80 80 7d 7d 7c 7c 7c 7c 74 74 7a 7a 81 81 83 83 80 80 7d 7d 7c 7c 7c 7c 74 74 77 77 7c 7c 80 80 83 83 83 83 80 80 7e 7e 74 74 77 77 7c 7c 80 80 83 83 83 83 80 80 7e 7e 77 77 75 75 76 76 7b 7b 82 82 85 85 84 84 81 81 77 77 75 75 76 76 7b 7b 82 82 85 85 84 84 81 81 79 79 74 74 72 72 76 76 7f 7f 86 86 86 86 83 83 79 79 74 74 72 72 76 76 7f 7f 86 86 86 86 83 83 

**************************************************************
*** mcu 101
** component Y
* bloc 0
[ DC/AC] 04(3) / 12(5) 03(3) 05(5) 05(5) 04(4) 03(3) 04(4) 02(2) 01(2) 03(3) 14(9) 03(3) 01(2) 03(3) 03(3) 02(2) 02(2) 21(5) 02(2) 02(2) 11(4) 02(2) 01(2) 01(2) 01(2) 02(2) 11(4) 51(7) 01(2) 01(2) 01(2) 31(6) 51(7) 01(2) 00(4) -- total 197 bits
[  bloc] 42 0 3 fffc 10 14 fff5 fff9 fff8 2 ffff 4 0 fff8 5 ffff 7 6 2 fffe 0 0 1 fffe fffd 0 ffff fffe 1 ffff ffff fffe 0 1 0 0 0 0 0 1 1 1 1 0 0 0 ffff 0 0 0 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 
[iquant] 294 0 15 ffdc 70 78 ff92 ffc1 ffc0 12 fff5 2c 0 ffa0 4b ffe7 70 5a 1c ffe4 0 0 16 ffd2 ffca 0 ffdc ffc0 26 ffdb ffdd ffc0 0 22 0 0 0 0 0 2a 36 2b 22 0 0 0 ffce 0 0 0 0 0 ffc0 ffda 0 0 0 0 0 0 0 0 0 0 
[   izz] 294 0 78 ff92 4b ffe7 ffc0 26 15 70 ffc1 ffa0 70 ffdc ffdb 22 ffdc ffc0 0 5a 0 ffdd 2b 0 12 2c 1c ffca ffc0 36 0 ffda fff5 ffe4 ffd2 0 2a 0 ffc0 0 0 16 22 0 ffce 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d8 f2 d6 ed df 77 b8 f1 e8 d5 dc e3 fa 81 a0 ff eb e6 e1 d2 f5 7c b0 ff d4 fa d6 ee e3 69 d9 f8 cd ee db ff c0 7b ed fb e6 f4 f4 c5 79 bc fa fa e2 df cc 80 86 ee ff f7 ba 98 6f 8d f1 f3 f3 ff 
* bloc 1
[ DC/AC] 03(3) / 05(5) 01(2) 12(5) 05(5) 05(5) 11(4) 31(6) 01(2) 04(4) 03(3) b2(16) 01(2) 00(4) -- total 100 bits
[  bloc] 46 1f 1 0 3 ffeb 12 0 ffff 0 0 0 ffff 1 fff8 5 0 0 0 0 0 0 0 0 0 0 0 fffd 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2bc d9 7 0 15 ff82 b4 0 fff8 0 0 0 fff6 c ff88 7d 0 0 0 0 0 0 0 0 0 0 0 ffa0 26 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2bc d9 ff82 b4 ff88 7d ffa0 26 7 15 0 c 0 0 0 0 0 fff8 fff6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ff f0 e0 e8 e6 e3 ec 59 ff f1 e0 e6 e5 e1 ec 5a ff f2 e0 e5 e2 df ec 5c ff f1 e0 e3 e0 de ec 5f fd ef df e3 df dd ed 61 f8 ec df e4 e0 de ef 63 f2 e9 de e5 e1 df f0 65 ee e7 de e6 e3 e0 f1 66 
* bloc 2
[ DC/AC] 04(3) / 02(2) 03(3) 04(4) 05(5) 04(4) 01(2) 02(2) 01(2) 13(7) 04(4) 04(4) 03(3) 01(2) 21(5) 01(2) 01(2) 01(2) 13(7) 02(2) 01(2) 00(4) -- total 124 bits
[  bloc] 4f 2 7 fff7 ffef fff4 1 2 1 0 fffb fff6 fff7 fffc ffff 0 0 1 1 ffff ffff 0 fffc fffe ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 316 e 31 ffaf ff89 ffb8 a 12 8 0 ffc9 ff92 ffa6 ffd0 fff1 0 0 f e fff2 fff1 0 ffa8 ffd2 ffee 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 316 e ffb8 a fff1 0 0 0 31 ff89 12 ffd0 0 0 0 0 ffaf 8 ffa6 f 0 0 0 0 0 ff92 e ffee 0 0 0 0 ffc9 fff2 ffd2 0 0 0 0 0 fff1 ffa8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 6e 99 cc ed fa fd fc fa e6 f4 fe fa f1 ea e4 e0 fd ff fc f2 ec ed ed ec da e1 e6 e7 e9 ef f3 f1 ee f2 f1 e9 e4 e5 e6 e3 ee ec e7 e3 e6 ee f1 ed d7 d7 d8 e1 ee ed d5 bc eb ea ed f4 f2 cc 84 46 
* bloc 3
[ DC/AC] 04(3) / 05(5) 12(5) 01(2) 05(5) 04(4) 02(2) 12(5) 01(2) 01(2) 02(2) 02(2) 04(4) 03(3) 01(2) 01(2) 01(2) 11(4) 31(6) 01(2) 12(5) 01(2) 21(5) 00(4) -- total 128 bits
[  bloc] 46 1a 0 fffd ffff ffea b 2 0 3 ffff 1 fffe 3 fff6 5 1 ffff 1 0 1 0 0 0 1 ffff 0 fffd 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2bc b6 0 ffe5 fff9 ff7c 6e 12 0 1b fff5 b ffec 24 ff6a 7d 10 fff1 e 0 f 0 0 0 12 ffe7 0 ffa0 26 0 0 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2bc b6 ff7c 6e ff6a 7d ffa0 26 0 fff9 12 24 10 0 0 0 ffe5 0 ffec fff1 ffe7 0 0 0 1b b e 12 20 0 0 0 fff5 0 0 0 0 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f4 eb df e4 df df f2 69 e5 e9 e2 df d7 dd f3 66 e2 ed e9 e2 d7 e0 f9 6b ee ef e8 e7 dc de f8 72 fb ee e4 eb e0 d9 f2 75 fa f4 ee f3 e4 da f3 77 dd f6 fd f2 d9 da f4 6c b6 ed ff e5 c5 d0 ed 57 
* component mcu
[   mcu] d8 f2 d6 ed df 77 b8 f1 ff f0 e0 e8 e6 e3 ec 59 e8 d5 dc e3 fa 81 a0 ff ff f1 e0 e6 e5 e1 ec 5a eb e6 e1 d2 f5 7c b0 ff ff f2 e0 e5 e2 df ec 5c d4 fa d6 ee e3 69 d9 f8 ff f1 e0 e3 e0 de ec 5f cd ee db ff c0 7b ed fb fd ef df e3 df dd ed 61 e6 f4 f4 c5 79 bc fa fa f8 ec df e4 e0 de ef 63 e2 df cc 80 86 ee ff f7 f2 e9 de e5 e1 df f0 65 ba 98 6f 8d f1 f3 f3 ff ee e7 de e6 e3 e0 f1 66 6e 99 cc ed fa fd fc fa f4 eb df e4 df df f2 69 e6 f4 fe fa f1 ea e4 e0 e5 e9 e2 df d7 dd f3 66 fd ff fc f2 ec ed ed ec e2 ed e9 e2 d7 e0 f9 6b da e1 e6 e7 e9 ef f3 f1 ee ef e8 e7 dc de f8 72 ee f2 f1 e9 e4 e5 e6 e3 fb ee e4 eb e0 d9 f2 75 ee ec e7 e3 e6 ee f1 ed fa f4 ee f3 e4 da f3 77 d7 d7 d8 e1 ee ed d5 bc dd f6 fd f2 d9 da f4 6c eb ea ed f4 f2 cc 84 46 b6 ed ff e5 c5 d0 ed 57 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 02(3) 02(3) 01(2) 02(3) 01(2) 01(2) 21(5) 00(2) -- total 38 bits
[  bloc] fff6 3 2 1 2 1 ffff 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff92 21 16 f 1a f ffe3 0 0 ffe3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff92 21 f ffe3 0 0 0 0 16 1a 0 0 0 0 0 0 f 0 0 0 0 0 0 0 ffe3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7e 80 7f 77 6d 67 6a 6f 81 83 82 7a 70 6b 6e 73 80 82 82 7b 71 6d 71 76 79 7b 7b 75 6d 69 6e 73 6f 72 73 6d 66 64 68 6e 6a 6e 6f 6b 64 63 68 6f 6e 71 73 70 6a 69 6f 75 73 77 79 75 70 6f 76 7c 
* component mcu
[   mcu] 7e 7e 80 80 7f 7f 77 77 6d 6d 67 67 6a 6a 6f 6f 7e 7e 80 80 7f 7f 77 77 6d 6d 67 67 6a 6a 6f 6f 81 81 83 83 82 82 7a 7a 70 70 6b 6b 6e 6e 73 73 81 81 83 83 82 82 7a 7a 70 70 6b 6b 6e 6e 73 73 80 80 82 82 82 82 7b 7b 71 71 6d 6d 71 71 76 76 80 80 82 82 82 82 7b 7b 71 71 6d 6d 71 71 76 76 79 79 7b 7b 7b 7b 75 75 6d 6d 69 69 6e 6e 73 73 79 79 7b 7b 7b 7b 75 75 6d 6d 69 69 6e 6e 73 73 6f 6f 72 72 73 73 6d 6d 66 66 64 64 68 68 6e 6e 6f 6f 72 72 73 73 6d 6d 66 66 64 64 68 68 6e 6e 6a 6a 6e 6e 6f 6f 6b 6b 64 64 63 63 68 68 6f 6f 6a 6a 6e 6e 6f 6f 6b 6b 64 64 63 63 68 68 6f 6f 6e 6e 71 71 73 73 70 70 6a 6a 69 69 6f 6f 75 75 6e 6e 71 71 73 73 70 70 6a 6a 69 69 6f 6f 75 75 73 73 77 77 79 79 75 75 70 70 6f 6f 76 76 7c 7c 73 73 77 77 79 79 75 75 70 70 6f 6f 76 76 7c 7c 
** component Cr
* bloc 0
[ DC/AC] 03(3) / 11(4) 11(4) 02(3) 02(3) 11(4) 01(2) 21(5) 00(2) -- total 42 bits
[  bloc] ffff 0 ffff 0 ffff fffe 2 0 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fff5 0 fff5 0 fff3 ffe2 3a 0 10 1d 0 0 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fff5 0 ffe2 3a 0 0 0 0 fff5 fff3 0 0 0 0 0 0 0 10 23 0 0 0 0 0 1d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 8d 80 76 79 84 8a 84 7b 82 78 72 78 84 87 7e 73 76 70 70 7a 87 88 7a 6b 73 71 74 81 8e 8d 7c 6b 7b 78 7b 88 95 93 81 70 86 80 7e 87 92 92 83 74 8c 82 7a 7e 88 8a 7f 73 8e 81 75 75 7e 81 7a 70 
* component mcu
[   mcu] 8d 8d 80 80 76 76 79 79 84 84 8a 8a 84 84 7b 7b 8d 8d 80 80 76 76 79 79 84 84 8a 8a 84 84 7b 7b 82 82 78 78 72 72 78 78 84 84 87 87 7e 7e 73 73 82 82 78 78 72 72 78 78 84 84 87 87 7e 7e 73 73 76 76 70 70 70 70 7a 7a 87 87 88 88 7a 7a 6b 6b 76 76 70 70 70 70 7a 7a 87 87 88 88 7a 7a 6b 6b 73 73 71 71 74 74 81 81 8e 8e 8d 8d 7c 7c 6b 6b 73 73 71 71 74 74 81 81 8e 8e 8d 8d 7c 7c 6b 6b 7b 7b 78 78 7b 7b 88 88 95 95 93 93 81 81 70 70 7b 7b 78 78 7b 7b 88 88 95 95 93 93 81 81 70 70 86 86 80 80 7e 7e 87 87 92 92 92 92 83 83 74 74 86 86 80 80 7e 7e 87 87 92 92 92 92 83 83 74 74 8c 8c 82 82 7a 7a 7e 7e 88 88 8a 8a 7f 7f 73 73 8c 8c 82 82 7a 7a 7e 7e 88 88 8a 8a 7f 7f 73 73 8e 8e 81 81 75 75 75 75 7e 7e 81 81 7a 7a 70 70 8e 8e 81 81 75 75 75 75 7e 7e 81 81 7a 7a 70 70 

**************************************************************
*** mcu 102
** component Y
* bloc 0
[ DC/AC] 05(3) / 07(8) 03(3) 01(2) 03(3) 06(7) 02(2) 02(2) 41(6) 02(2) 03(3) 03(3) 02(2) a1(9) 11(4) c1(10) 00(4) -- total 116 bits
[  bloc] 35 ffb7 5 ffff 4 ffce fffd fffe 0 0 0 0 1 fffd 6 4 fffe 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 212 fe01 23 fff7 1c fed4 ffe2 ffee 0 0 0 0 a ffdc 5a 64 ffe0 0 0 0 0 0 0 0 0 0 0 20 0 25 0 0 0 0 0 0 0 0 0 0 0 0 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 212 fe01 fed4 ffe2 5a 64 20 0 23 1c ffee ffdc ffe0 0 25 22 fff7 0 a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 4d 46 ce f8 fc fa f7 f1 4d 45 c9 fa fd fb f8 f1 4c 45 bf fd ff fc f8 f1 4b 44 b1 ff ff fd f9 f1 4b 42 a1 ff ff fc fa f1 4b 40 91 fe fc fa fa f2 4b 3e 83 fc f8 f7 fa f3 4b 3d 7c fa f6 f5 fa f4 
* bloc 1
[ DC/AC] 04(3) / 07(8) 02(2) 01(2) 02(2) 05(5) 02(2) 01(2) 51(7) 03(3) 03(3) b2(16) 02(2) 01(2) 00(4) -- total 99 bits
[  bloc] 27 4c 3 1 fffe ffe3 3 ffff 0 0 0 0 0 1 7 fffc 0 0 0 0 0 0 0 0 0 0 0 fffe 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 186 214 15 9 fff2 ff52 1e fff7 0 0 0 0 0 c 69 ff9c 0 0 0 0 0 0 0 0 0 0 0 ffc0 4c 25 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 186 214 ff52 1e 69 ff9c ffc0 4c 15 fff2 fff7 c 0 0 25 0 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] fc f2 e5 d4 f1 81 4b 4b fb f2 e3 d3 f0 7e 4a 49 f8 f4 e0 d2 ed 78 49 46 f6 f6 dc d1 eb 70 49 43 f4 fa d9 d1 e9 69 4a 41 f4 fe d7 d2 e8 64 4c 40 f4 ff d5 d3 e8 60 4e 3f f4 ff d5 d4 e8 5e 4f 3f 
* bloc 2
[ DC/AC] 00(2) / 07(8) 03(3) 14(9) 05(5) 02(2) 04(4) 02(2) 01(2) 02(2) 12(5) 04(4) 01(2) 02(2) 03(3) 03(3) 11(4) 52(11) 02(2) 01(2) 12(5) 02(2) 02(2) 91(9) 12(5) 01(2) 11(4) 71(8) 00(4) -- total 181 bits
[  bloc] 27 ffb6 5 0 fff7 ffed fffd fff8 3 1 2 0 fffe b 1 3 4 fffc 0 1 0 0 0 0 0 2 fffe 1 0 fffe 2 fffe 0 0 0 0 0 0 0 0 0 ffff 0 fffe 1 0 ffff 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 
[iquant] 186 fdfa 23 0 ffc1 ff8e ffe2 ffb8 18 9 16 0 ffec 84 f 4b 40 ffc4 0 e 0 0 0 0 0 32 ffb8 20 0 ffb6 46 ffc0 0 0 0 0 0 0 0 0 0 ffd5 0 ffba 32 0 ffce 0 0 0 0 0 0 0 30 0 0 0 0 0 0 0 0 0 
[   izz] 186 fdfa ff8e ffe2 f 4b 20 0 23 ffc1 ffb8 84 40 ffb8 ffb6 0 0 18 ffec ffc4 32 46 ffd5 ffba 9 0 0 0 ffc0 0 32 0 16 e 0 0 0 0 0 30 0 0 0 0 ffce 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 45 53 71 e4 f7 ff ff e7 4b 43 42 ea ff ee f1 fd 45 4c 52 bd fd f0 f9 f9 4d 51 93 85 f7 f7 ff f1 58 43 b7 82 d8 f8 f9 fe 44 48 c1 9f 8e fc f1 fc 3e 50 c1 cb 67 d9 f7 f8 5f 40 b4 fd 81 95 f1 ff 
* bloc 3
[ DC/AC] 06(4) / 05(5) 05(5) 04(4) 05(5) 04(4) 02(2) 04(4) 04(4) 02(2) 03(3) 02(2) 02(2) 01(2) 02(2) 02(2) 02(2) 12(5) 02(2) 01(2) 21(5) 01(2) 01(2) 01(2) 31(6) 01(2) a1(9) 01(2) 00(4) -- total 165 bits
[  bloc] 4a 1c ffe3 fff7 1e fff2 3 fff7 c 2 4 fffe fffe 1 2 fffe 2 0 2 fffd 1 0 0 1 ffff 1 ffff 0 0 0 ffff 1 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2e4 c4 ff35 ffaf d2 ffac 1e ffaf 60 12 2c ffea ffec c 1e ffce 20 0 1c ffd6 f 0 0 17 ffee 19 ffdc 0 0 0 ffdd 20 0 0 0 0 0 0 0 0 0 0 22 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2e4 c4 ffac 1e 1e ffce 0 0 ff35 d2 ffaf c 20 ffdc 0 22 ffaf 60 ffec 0 19 ffdd 0 23 12 ffea 1c ffee 20 0 0 0 2c ffd6 17 0 0 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ff f8 e9 ce f8 75 39 55 f2 f4 e8 d1 ea 85 3d 39 eb f8 ed e3 e9 ba 79 5f f0 f9 ed f6 f0 f4 d2 c3 f1 f2 e5 fe ee ff f8 ff f4 f3 e7 fe ef f5 eb fd f7 fc ef f7 f7 f4 e4 ed f3 ff f0 e9 fc fd ed ed 
* component mcu
[   mcu] 4d 46 ce f8 fc fa f7 f1 fc f2 e5 d4 f1 81 4b 4b 4d 45 c9 fa fd fb f8 f1 fb f2 e3 d3 f0 7e 4a 49 4c 45 bf fd ff fc f8 f1 f8 f4 e0 d2 ed 78 49 46 4b 44 b1 ff ff fd f9 f1 f6 f6 dc d1 eb 70 49 43 4b 42 a1 ff ff fc fa f1 f4 fa d9 d1 e9 69 4a 41 4b 40 91 fe fc fa fa f2 f4 fe d7 d2 e8 64 4c 40 4b 3e 83 fc f8 f7 fa f3 f4 ff d5 d3 e8 60 4e 3f 4b 3d 7c fa f6 f5 fa f4 f4 ff d5 d4 e8 5e 4f 3f 45 53 71 e4 f7 ff ff e7 ff f8 e9 ce f8 75 39 55 4b 43 42 ea ff ee f1 fd f2 f4 e8 d1 ea 85 3d 39 45 4c 52 bd fd f0 f9 f9 eb f8 ed e3 e9 ba 79 5f 4d 51 93 85 f7 f7 ff f1 f0 f9 ed f6 f0 f4 d2 c3 58 43 b7 82 d8 f8 f9 fe f1 f2 e5 fe ee ff f8 ff 44 48 c1 9f 8e fc f1 fc f4 f3 e7 fe ef f5 eb fd 3e 50 c1 cb 67 d9 f7 f8 f7 fc ef f7 f7 f4 e4 ed 5f 40 b4 fd 81 95 f1 ff f3 ff f0 e9 fc fd ed ed 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 02(3) 41(6) 00(2) -- total 20 bits
[  bloc] fffa 2 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffbe 16 0 0 0 0 ffe3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffbe 16 0 ffe3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 77 7c 7f 7b 74 71 74 78 77 7c 7f 7b 74 71 74 78 77 7c 7f 7b 74 71 74 78 77 7c 7f 7b 74 71 74 78 77 7c 7f 7b 74 71 74 78 77 7c 7f 7b 74 71 74 78 77 7c 7f 7b 74 71 74 78 77 7c 7f 7b 74 71 74 78 
* component mcu
[   mcu] 77 77 7c 7c 7f 7f 7b 7b 74 74 71 71 74 74 78 78 77 77 7c 7c 7f 7f 7b 7b 74 74 71 71 74 74 78 78 77 77 7c 7c 7f 7f 7b 7b 74 74 71 71 74 74 78 78 77 77 7c 7c 7f 7f 7b 7b 74 74 71 71 74 74 78 78 77 77 7c 7c 7f 7f 7b 7b 74 74 71 71 74 74 78 78 77 77 7c 7c 7f 7f 7b 7b 74 74 71 71 74 74 78 78 77 77 7c 7c 7f 7f 7b 7b 74 74 71 71 74 74 78 78 77 77 7c 7c 7f 7f 7b 7b 74 74 71 71 74 74 78 78 77 77 7c 7c 7f 7f 7b 7b 74 74 71 71 74 74 78 78 77 77 7c 7c 7f 7f 7b 7b 74 74 71 71 74 74 78 78 77 77 7c 7c 7f 7f 7b 7b 74 74 71 71 74 74 78 78 77 77 7c 7c 7f 7f 7b 7b 74 74 71 71 74 74 78 78 77 77 7c 7c 7f 7f 7b 7b 74 74 71 71 74 74 78 78 77 77 7c 7c 7f 7f 7b 7b 74 74 71 71 74 74 78 78 77 77 7c 7c 7f 7f 7b 7b 74 74 71 71 74 74 78 78 77 77 7c 7c 7f 7f 7b 7b 74 74 71 71 74 74 78 78 
** component Cr
* bloc 0
[ DC/AC] 04(4) / 02(3) 01(2) 01(2) 02(3) 04(5) 12(6) 01(2) 31(5) 11(4) 00(2) -- total 57 bits
[  bloc] fff6 fffd ffff 1 3 fff7 0 fffe ffff 0 0 0 1 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff92 ffdf fff5 f 27 ff79 0 ffe0 fff0 0 0 0 23 0 ffc3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff92 ffdf ff79 0 ffc3 0 0 0 fff5 27 ffe0 0 0 0 0 0 f fff0 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 55 71 83 81 81 83 71 55 52 6f 84 83 83 83 6e 50 4c 6d 85 86 86 83 6b 4a 49 6a 84 87 87 84 6a 49 48 69 81 84 85 86 70 50 4c 69 7d 7e 82 88 79 5f 51 6a 79 77 7d 8a 84 70 55 6b 77 73 7a 8c 8b 7a 
* component mcu
[   mcu] 55 55 71 71 83 83 81 81 81 81 83 83 71 71 55 55 55 55 71 71 83 83 81 81 81 81 83 83 71 71 55 55 52 52 6f 6f 84 84 83 83 83 83 83 83 6e 6e 50 50 52 52 6f 6f 84 84 83 83 83 83 83 83 6e 6e 50 50 4c 4c 6d 6d 85 85 86 86 86 86 83 83 6b 6b 4a 4a 4c 4c 6d 6d 85 85 86 86 86 86 83 83 6b 6b 4a 4a 49 49 6a 6a 84 84 87 87 87 87 84 84 6a 6a 49 49 49 49 6a 6a 84 84 87 87 87 87 84 84 6a 6a 49 49 48 48 69 69 81 81 84 84 85 85 86 86 70 70 50 50 48 48 69 69 81 81 84 84 85 85 86 86 70 70 50 50 4c 4c 69 69 7d 7d 7e 7e 82 82 88 88 79 79 5f 5f 4c 4c 69 69 7d 7d 7e 7e 82 82 88 88 79 79 5f 5f 51 51 6a 6a 79 79 77 77 7d 7d 8a 8a 84 84 70 70 51 51 6a 6a 79 79 77 77 7d 7d 8a 8a 84 84 70 70 55 55 6b 6b 77 77 73 73 7a 7a 8c 8c 8b 8b 7a 7a 55 55 6b 6b 77 77 73 73 7a 7a 8c 8c 8b 8b 7a 7a 

**************************************************************
*** mcu 103
** component Y
* bloc 0
[ DC/AC] 04(3) / 05(5) 01(2) 01(2) 01(2) 05(5) 04(4) 01(2) 01(2) 01(2) 33(12) 05(5) 02(2) 01(2) 02(2) 11(4) 41(6) 11(4) 01(2) 02(2) d2(16) 01(2) 00(4) -- total 138 bits
[  bloc] 42 ffe9 ffff 1 ffff 12 fff2 ffff ffff ffff 0 0 0 fffb ffec fffe ffff 2 0 ffff 0 0 0 0 ffff 0 1 1 fffe 0 0 0 0 0 0 0 0 0 0 0 0 0 fffe 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 294 ff5f fff9 9 fff9 6c ff74 fff7 fff8 fff7 0 0 0 ffc4 fed4 ffce fff0 1e 0 fff2 0 0 0 0 ffee 0 24 20 ffb4 0 0 0 0 0 0 0 0 0 0 0 0 0 ffbc 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 294 ff5f 6c ff74 fed4 ffce 20 ffb4 fff9 fff9 fff7 ffc4 fff0 24 0 ffbc 9 fff8 0 1e 0 0 0 23 fff7 0 0 ffee 0 0 0 0 0 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 77 f2 f7 ba 74 fa ff ff 80 fa f6 bc 75 fc fe fa 83 fe f2 bc 76 fe f9 fa 7f fc ef b7 7a fd f7 ff 80 fa f1 ac 82 f6 f5 ff 8d fa f3 9c 94 f1 f5 f7 9d f5 f0 8a ac f8 ff f0 a4 ed ea 7e be ff ff ef 
* bloc 1
[ DC/AC] 04(3) / 05(5) 02(2) 12(5) 04(4) 04(4) 01(2) 51(7) 03(3) 03(3) 01(2) a2(16) 01(2) 00(4) -- total 95 bits
[  bloc] 4c 10 2 0 fffe fff2 b 1 0 0 0 0 0 ffff fffa 4 1 0 0 0 0 0 0 0 0 0 0 fffe 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2f8 70 e 0 fff2 ffac 6e 9 0 0 0 0 0 fff4 ffa6 64 10 0 0 0 0 0 0 0 0 0 0 ffc0 26 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2f8 70 ffac 6e ffa6 64 ffc0 26 e fff2 9 fff4 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f2 e5 e6 eb e7 e2 fa a0 f2 e5 e6 ea e6 e3 fa 9e f1 e6 e6 e9 e6 e3 f9 9a f1 e6 e6 e8 e5 e4 f8 96 f0 e7 e6 e6 e4 e5 f7 90 f0 e8 e7 e5 e3 e6 f6 8c ef e8 e7 e3 e3 e6 f5 88 ef e8 e7 e3 e2 e7 f5 86 
* bloc 2
[ DC/AC] 02(3) / 04(4) 04(4) 03(3) 05(5) 02(2) 02(2) 03(3) 03(3) 02(2) 03(3) 03(3) 03(3) 02(2) 11(4) 13(7) 03(3) 03(3) 02(2) 11(4) 02(2) 01(2) 11(4) 01(2) 11(4) 01(2) 01(2) 21(5) 21(5) 01(2) 01(2) 01(2) 01(2) 31(6) 01(2) 00(4) -- total 183 bits
[  bloc] 4f fff2 fff3 fffa ffef fffd 3 fffc fffb 2 5 4 5 3 0 ffff 0 4 5 4 2 0 1 2 1 0 ffff ffff 0 ffff ffff ffff 0 0 ffff 0 0 ffff ffff ffff ffff ffff 0 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 316 ff9e ffa5 ffca ff89 ffee 1e ffdc ffd8 12 37 2c 32 24 0 ffe7 0 3c 46 38 1e 0 16 2e 12 0 ffdc ffe0 0 ffdb ffdd ffe0 0 0 ffd8 0 0 ffd0 ffd8 ffd6 ffca ffd5 0 0 0 ffbc ffce 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 316 ff9e ffee 1e 0 ffe7 ffe0 0 ffa5 ff89 ffdc 24 0 ffdc ffdb 0 ffca ffd8 32 3c 0 ffdd ffd5 0 12 2c 46 12 ffe0 ffca 0 0 37 38 2e 0 ffd6 ffbc 0 0 1e 16 0 ffd8 ffce 0 0 0 0 ffd8 ffd0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] a7 ff 91 86 fc ff fc f6 a9 92 6f c6 fb e1 f5 e6 7d 7b bd ff ff f3 ff de cb f9 ff fb ed f3 ef ef ff ff fa dd f0 f2 da f8 e5 dc ea f0 ef f2 ec ed ff f9 f5 e6 cd db f7 ea f7 ee d0 e1 f7 ed f0 ee 
* bloc 3
[ DC/AC] 04(3) / 05(5) 03(3) 13(7) 05(5) 04(4) 02(2) 01(2) 21(5) 11(4) 04(4) 03(3) 01(2) a2(16) 01(2) 00(4) -- total 111 bits
[  bloc] 44 1b 4 0 fffb ffe8 e 3 1 0 0 ffff 0 ffff fff7 4 1 0 0 0 0 0 0 0 0 0 0 fffe 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2a8 bd 1c 0 ffdd ff70 8c 1b 8 0 0 fff5 0 fff4 ff79 64 10 0 0 0 0 0 0 0 0 0 0 ffc0 26 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2a8 bd ff70 8c ff79 64 ffc0 26 1c ffdd 1b fff4 10 0 0 0 0 8 0 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] eb e6 e6 e2 e1 e3 f0 81 ec e8 e7 e2 e0 e2 ed 7b ec e9 e8 e2 e0 e2 e9 74 e9 e8 e8 e1 df e2 e7 6d e5 e6 e7 e0 df e3 e5 66 e4 e7 e8 df df e3 e1 5d e7 ea eb e0 de e0 db 53 ea ee ed e0 dd de d6 4b 
* component mcu
[   mcu] 77 f2 f7 ba 74 fa ff ff f2 e5 e6 eb e7 e2 fa a0 80 fa f6 bc 75 fc fe fa f2 e5 e6 ea e6 e3 fa 9e 83 fe f2 bc 76 fe f9 fa f1 e6 e6 e9 e6 e3 f9 9a 7f fc ef b7 7a fd f7 ff f1 e6 e6 e8 e5 e4 f8 96 80 fa f1 ac 82 f6 f5 ff f0 e7 e6 e6 e4 e5 f7 90 8d fa f3 9c 94 f1 f5 f7 f0 e8 e7 e5 e3 e6 f6 8c 9d f5 f0 8a ac f8 ff f0 ef e8 e7 e3 e3 e6 f5 88 a4 ed ea 7e be ff ff ef ef e8 e7 e3 e2 e7 f5 86 a7 ff 91 86 fc ff fc f6 eb e6 e6 e2 e1 e3 f0 81 a9 92 6f c6 fb e1 f5 e6 ec e8 e7 e2 e0 e2 ed 7b 7d 7b bd ff ff f3 ff de ec e9 e8 e2 e0 e2 e9 74 cb f9 ff fb ed f3 ef ef e9 e8 e8 e1 df e2 e7 6d ff ff fa dd f0 f2 da f8 e5 e6 e7 e0 df e3 e5 66 e5 dc ea f0 ef f2 ec ed e4 e7 e8 df df e3 e1 5d ff f9 f5 e6 cd db f7 ea e7 ea eb e0 de e0 db 53 f7 ee d0 e1 f7 ed f0 ee ea ee ed e0 dd de d6 4b 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 03(4) 01(2) 01(2) 01(2) 02(3) 01(2) 11(4) 00(2) -- total 37 bits
[  bloc] fff6 4 1 ffff 1 2 ffff 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff92 2c b fff1 d 1e ffe3 0 fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff92 2c 1e ffe3 0 0 0 0 b d 0 0 0 0 0 0 fff1 fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 79 7b 79 71 69 67 6d 74 7c 7d 7b 73 69 67 6c 73 80 81 7e 74 6a 67 6c 73 82 82 7f 75 6b 67 6c 72 80 80 7d 74 6a 67 6c 73 7a 7b 79 72 69 67 6d 74 74 76 75 6e 67 67 6e 75 6f 72 71 6c 66 66 6e 76 
* component mcu
[   mcu] 79 79 7b 7b 79 79 71 71 69 69 67 67 6d 6d 74 74 79 79 7b 7b 79 79 71 71 69 69 67 67 6d 6d 74 74 7c 7c 7d 7d 7b 7b 73 73 69 69 67 67 6c 6c 73 73 7c 7c 7d 7d 7b 7b 73 73 69 69 67 67 6c 6c 73 73 80 80 81 81 7e 7e 74 74 6a 6a 67 67 6c 6c 73 73 80 80 81 81 7e 7e 74 74 6a 6a 67 67 6c 6c 73 73 82 82 82 82 7f 7f 75 75 6b 6b 67 67 6c 6c 72 72 82 82 82 82 7f 7f 75 75 6b 6b 67 67 6c 6c 72 72 80 80 80 80 7d 7d 74 74 6a 6a 67 67 6c 6c 73 73 80 80 80 80 7d 7d 74 74 6a 6a 67 67 6c 6c 73 73 7a 7a 7b 7b 79 79 72 72 69 69 67 67 6d 6d 74 74 7a 7a 7b 7b 79 79 72 72 69 69 67 67 6d 6d 74 74 74 74 76 76 75 75 6e 6e 67 67 67 67 6e 6e 75 75 74 74 76 76 75 75 6e 6e 67 67 67 67 6e 6e 75 75 6f 6f 72 72 71 71 6c 6c 66 66 66 66 6e 6e 76 76 6f 6f 72 72 71 71 6c 6c 66 66 66 66 6e 6e 76 76 
** component Cr
* bloc 0
[ DC/AC] 04(4) / 02(3) 01(2) 01(2) 02(3) 02(3) 01(2) 11(4) 00(2) -- total 39 bits
[  bloc] ffff fffe ffff 1 fffe fffd 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fff5 ffea fff5 f ffe6 ffd3 1d 0 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fff5 ffea ffd3 1d 0 0 0 0 fff5 ffe6 0 0 0 0 0 0 f 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 76 76 7a 82 8b 8b 83 7a 73 74 78 81 8a 8a 82 7a 71 71 76 7f 88 8a 82 7a 70 70 75 7f 88 89 81 79 73 73 77 80 88 88 80 77 7a 79 7c 83 89 88 7e 75 81 80 81 86 8b 88 7d 73 86 84 84 89 8c 88 7c 71 
* component mcu
[   mcu] 76 76 76 76 7a 7a 82 82 8b 8b 8b 8b 83 83 7a 7a 76 76 76 76 7a 7a 82 82 8b 8b 8b 8b 83 83 7a 7a 73 73 74 74 78 78 81 81 8a 8a 8a 8a 82 82 7a 7a 73 73 74 74 78 78 81 81 8a 8a 8a 8a 82 82 7a 7a 71 71 71 71 76 76 7f 7f 88 88 8a 8a 82 82 7a 7a 71 71 71 71 76 76 7f 7f 88 88 8a 8a 82 82 7a 7a 70 70 70 70 75 75 7f 7f 88 88 89 89 81 81 79 79 70 70 70 70 75 75 7f 7f 88 88 89 89 81 81 79 79 73 73 73 73 77 77 80 80 88 88 88 88 80 80 77 77 73 73 73 73 77 77 80 80 88 88 88 88 80 80 77 77 7a 7a 79 79 7c 7c 83 83 89 89 88 88 7e 7e 75 75 7a 7a 79 79 7c 7c 83 83 89 89 88 88 7e 7e 75 75 81 81 80 80 81 81 86 86 8b 8b 88 88 7d 7d 73 73 81 81 80 80 81 81 86 86 8b 8b 88 88 7d 7d 73 73 86 86 84 84 84 84 89 89 8c 8c 88 88 7c 7c 71 71 86 86 84 84 84 84 89 89 8c 8c 88 88 7c 7c 71 71 

**************************************************************
*** mcu 104
** component Y
* bloc 0
[ DC/AC] 06(4) / 07(8) 02(2) 01(2) 01(2) 03(3) 03(3) 02(2) 41(6) 03(3) 03(3) 11(4) 01(2) 81(9) 02(2) 01(2) d2(16) 00(4) -- total 117 bits
[  bloc] 21 ffaf fffe 1 1 fffb 6 3 0 0 0 0 ffff fffc fffc 0 ffff ffff 0 0 0 0 0 0 0 0 1 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 fffe 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 14a fdc9 fff2 9 7 ffe2 3c 1b 0 0 0 0 fff6 ffd0 ffc4 0 fff0 fff1 0 0 0 0 0 0 0 0 24 40 26 0 0 0 0 0 0 0 0 0 0 0 0 0 ffbc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 14a fdc9 ffe2 3c ffc4 0 40 26 fff2 7 1b ffd0 fff0 24 0 ffbc 9 0 fff6 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 40 54 85 9b 9a f6 fc ff 43 52 82 95 a0 f7 fc ff 47 4f 7d 8b aa f9 fd fd 4b 4b 7b 81 b8 fa fd f9 4e 48 7b 79 c9 fb fe f6 4e 46 7f 75 d9 fc fe f4 4c 46 85 74 e7 fb ff f4 4b 45 88 75 ee fb ff f4 
* bloc 1
[ DC/AC] 06(4) / 05(5) 04(4) 14(9) 05(5) 03(3) 04(4) 11(4) 11(4) 01(2) 03(3) 03(3) 02(2) 03(3) 11(4) 51(7) 12(5) 01(2) 01(2) 11(4) a1(9) 11(4) 00(4) -- total 150 bits
[  bloc] 4c 1b a 0 fff4 ffef 7 8 0 ffff 0 1 ffff fffc fffc 2 5 0 ffff 0 0 0 0 0 1 0 fffe ffff 1 0 ffff 0 0 0 0 0 0 0 0 0 0 1 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2f8 bd 46 0 ffac ff9a 46 48 0 fff7 0 b fff6 ffd0 ffc4 32 50 0 fff2 0 0 0 0 0 12 0 ffb8 ffe0 26 0 ffdd 0 0 0 0 0 0 0 0 0 0 2b 0 ffdd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2f8 bd ff9a 46 ffc4 32 ffe0 26 46 ffac 48 ffd0 50 ffb8 0 0 0 0 fff6 0 0 ffdd 2b ffdd fff7 b fff2 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f5 fa e9 e8 ff ea c0 e4 f6 f9 ed e9 fb dd d2 de f8 f7 f2 ea f4 cd e7 ca fa f2 f4 eb ef c6 f1 a2 fb ed f5 eb ea cb eb 75 f8 eb f9 ec e2 d8 db 57 f2 ec ff ed d7 e7 cc 4f ee ee ff ed ce f0 c2 52 
* bloc 2
[ DC/AC] 06(4) / 07(8) 02(2) 01(2) 01(2) 05(5) 04(4) 02(2) 11(4) 21(5) 02(2) 01(2) 02(2) 02(2) 01(2) 21(5) 61(7) 02(2) 01(2) c1(10) 00(4) -- total 122 bits
[  bloc] 26 ffae 3 ffff 1 ffef c fffe 0 ffff 0 0 1 fffd 1 fffe fffe 1 0 0 ffff 0 0 0 0 0 0 1 2 1 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 17c fdc2 15 fff7 7 ff9a 78 ffee 0 fff7 0 0 a ffdc f ffce ffe0 f 0 0 fff1 0 0 0 0 0 0 20 4c 25 0 0 0 0 0 0 0 0 0 0 0 0 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 17c fdc2 ff9a 78 f ffce 20 4c 15 7 ffee ffdc ffe0 0 25 22 fff7 0 a f 0 0 0 0 fff7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 49 44 91 7f f1 fe f7 f4 4e 4b 95 89 f8 ff fc fa 4b 4a 8e 8d f7 ff fa fa 49 4a 82 8f f5 fc f8 f8 4e 4d 76 93 f7 fd fa fa 50 4b 63 8f f3 fa f7 f6 53 49 52 8a ef f9 f5 f2 5c 4e 4f 8d f3 ff fb f6 
* bloc 3
[ DC/AC] 05(3) / 06(7) 01(2) 26(16) 04(4) 11(4) 54(16) 03(3) 01(2) a1(9) 00(4) -- total 102 bits
[  bloc] 42 30 ffff 0 0 ffde f 0 ffff 0 0 0 0 0 fff7 4 ffff 0 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 294 150 fff9 0 0 ff34 96 0 fff8 0 0 0 0 0 ff79 64 fff0 0 0 0 0 0 0 0 0 0 0 ffe0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 294 150 ff34 96 ff79 64 ffe0 0 fff9 0 0 0 fff0 0 0 0 0 fff8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f2 f6 f7 ec d6 e4 c3 42 f4 f6 f7 ed d6 e3 c2 41 f7 f7 f8 ef d7 e2 c0 41 f9 f8 f8 f0 d8 e1 bf 41 fb f7 f7 f2 da e0 be 43 fb f5 f6 f3 dc e0 be 46 fb f4 f5 f4 dd e1 bf 48 fa f3 f4 f4 de e1 c0 4a 
* component mcu
[   mcu] 40 54 85 9b 9a f6 fc ff f5 fa e9 e8 ff ea c0 e4 43 52 82 95 a0 f7 fc ff f6 f9 ed e9 fb dd d2 de 47 4f 7d 8b aa f9 fd fd f8 f7 f2 ea f4 cd e7 ca 4b 4b 7b 81 b8 fa fd f9 fa f2 f4 eb ef c6 f1 a2 4e 48 7b 79 c9 fb fe f6 fb ed f5 eb ea cb eb 75 4e 46 7f 75 d9 fc fe f4 f8 eb f9 ec e2 d8 db 57 4c 46 85 74 e7 fb ff f4 f2 ec ff ed d7 e7 cc 4f 4b 45 88 75 ee fb ff f4 ee ee ff ed ce f0 c2 52 49 44 91 7f f1 fe f7 f4 f2 f6 f7 ec d6 e4 c3 42 4e 4b 95 89 f8 ff fc fa f4 f6 f7 ed d6 e3 c2 41 4b 4a 8e 8d f7 ff fa fa f7 f7 f8 ef d7 e2 c0 41 49 4a 82 8f f5 fc f8 f8 f9 f8 f8 f0 d8 e1 bf 41 4e 4d 76 93 f7 fd fa fa fb f7 f7 f2 da e0 be 43 50 4b 63 8f f3 fa f7 f6 fb f5 f6 f3 dc e0 be 46 53 49 52 8a ef f9 f5 f2 fb f4 f5 f4 dd e1 bf 48 5c 4e 4f 8d f3 ff fb f6 fa f3 f4 f4 de e1 c0 4a 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 02(3) 31(5) 01(2) 00(2) -- total 22 bits
[  bloc] fffa 2 0 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffbe 16 0 0 0 fff1 ffe3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffbe 16 fff1 ffe3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 75 7b 80 7e 77 72 72 76 75 7b 80 7e 77 72 72 76 75 7b 80 7e 77 72 72 76 75 7b 80 7e 77 72 72 76 75 7b 80 7e 77 72 72 76 75 7b 80 7e 77 72 72 76 75 7b 80 7e 77 72 72 76 75 7b 80 7e 77 72 72 76 
* component mcu
[   mcu] 75 75 7b 7b 80 80 7e 7e 77 77 72 72 72 72 76 76 75 75 7b 7b 80 80 7e 7e 77 77 72 72 72 72 76 76 75 75 7b 7b 80 80 7e 7e 77 77 72 72 72 72 76 76 75 75 7b 7b 80 80 7e 7e 77 77 72 72 72 72 76 76 75 75 7b 7b 80 80 7e 7e 77 77 72 72 72 72 76 76 75 75 7b 7b 80 80 7e 7e 77 77 72 72 72 72 76 76 75 75 7b 7b 80 80 7e 7e 77 77 72 72 72 72 76 76 75 75 7b 7b 80 80 7e 7e 77 77 72 72 72 72 76 76 75 75 7b 7b 80 80 7e 7e 77 77 72 72 72 72 76 76 75 75 7b 7b 80 80 7e 7e 77 77 72 72 72 72 76 76 75 75 7b 7b 80 80 7e 7e 77 77 72 72 72 72 76 76 75 75 7b 7b 80 80 7e 7e 77 77 72 72 72 72 76 76 75 75 7b 7b 80 80 7e 7e 77 77 72 72 72 72 76 76 75 75 7b 7b 80 80 7e 7e 77 77 72 72 72 72 76 76 75 75 7b 7b 80 80 7e 7e 77 77 72 72 72 72 76 76 75 75 7b 7b 80 80 7e 7e 77 77 72 72 72 72 76 76 
** component Cr
* bloc 0
[ DC/AC] 04(4) / 04(5) 21(5) 04(5) 11(4) 01(2) 51(6) 01(2) 00(2) -- total 52 bits
[  bloc] fff7 fff7 0 0 ffff fff8 0 1 ffff 0 0 0 0 0 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff9d ff9d 0 0 fff3 ff88 0 10 fff0 0 0 0 0 0 ffc3 3d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff9d ff9d ff88 0 ffc3 3d 0 0 0 fff3 10 0 0 0 0 0 0 fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 4a 56 76 80 78 8d 93 6e 4c 58 78 81 78 8c 91 6b 4f 5b 7b 83 78 8a 8d 66 51 5d 7d 85 79 89 8a 61 51 5d 7e 87 7a 89 88 5f 4e 5c 7e 88 7b 8a 89 5e 4b 5a 7e 88 7d 8c 8a 5f 49 58 7d 89 7e 8d 8b 60 
* component mcu
[   mcu] 4a 4a 56 56 76 76 80 80 78 78 8d 8d 93 93 6e 6e 4a 4a 56 56 76 76 80 80 78 78 8d 8d 93 93 6e 6e 4c 4c 58 58 78 78 81 81 78 78 8c 8c 91 91 6b 6b 4c 4c 58 58 78 78 81 81 78 78 8c 8c 91 91 6b 6b 4f 4f 5b 5b 7b 7b 83 83 78 78 8a 8a 8d 8d 66 66 4f 4f 5b 5b 7b 7b 83 83 78 78 8a 8a 8d 8d 66 66 51 51 5d 5d 7d 7d 85 85 79 79 89 89 8a 8a 61 61 51 51 5d 5d 7d 7d 85 85 79 79 89 89 8a 8a 61 61 51 51 5d 5d 7e 7e 87 87 7a 7a 89 89 88 88 5f 5f 51 51 5d 5d 7e 7e 87 87 7a 7a 89 89 88 88 5f 5f 4e 4e 5c 5c 7e 7e 88 88 7b 7b 8a 8a 89 89 5e 5e 4e 4e 5c 5c 7e 7e 88 88 7b 7b 8a 8a 89 89 5e 5e 4b 4b 5a 5a 7e 7e 88 88 7d 7d 8c 8c 8a 8a 5f 5f 4b 4b 5a 5a 7e 7e 88 88 7d 7d 8c 8c 8a 8a 5f 5f 49 49 58 58 7d 7d 89 89 7e 7e 8d 8d 8b 8b 60 60 49 49 58 58 7d 7d 89 89 7e 7e 8d 8d 8b 8b 60 60 

**************************************************************
*** mcu 105
** component Y
* bloc 0
[ DC/AC] 07(5) / 06(7) 02(2) 04(4) 04(4) 06(7) 04(4) 05(5) 02(2) 02(2) 03(3) 03(3) 02(2) 01(2) 04(4) 01(2) 02(2) 03(3) 03(3) 02(2) 01(2) 11(4) 21(5) 02(2) 01(2) 01(2) 21(5) 00(4) -- total 168 bits
[  bloc] fffc ffd4 fffd e c 29 fff4 12 3 2 5 4 fffe ffff a ffff fffe 6 6 2 1 0 1 0 0 1 2 ffff 1 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffd8 fecc ffeb 7e 54 f6 ff88 a2 18 12 37 2c ffec fff4 96 ffe7 ffe0 5a 54 1c f 0 16 0 0 19 48 ffe0 26 0 0 ffe0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffd8 fecc f6 ff88 96 ffe7 ffe0 26 ffeb 54 a2 fff4 ffe0 48 0 0 7e 18 ffec 5a 19 0 0 0 12 2c 54 0 ffe0 0 0 0 37 1c 0 0 0 0 0 0 f 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f5 9b 66 51 49 5b ce ff 93 54 41 49 46 49 b8 fa 54 36 41 55 4d 38 a0 f4 4e 4c 58 5d 51 34 99 fb 4a 56 54 4b 4e 3b 9e ff 48 52 47 4a 68 51 9c ff 50 4e 48 74 b0 7b 9b f8 50 45 4b a1 f3 a2 a1 f8 
* bloc 1
[ DC/AC] 07(5) / 03(3) 01(2) 24(12) 01(2) 71(8) 00(4) -- total 53 bits
[  bloc] 57 5 1 0 0 9 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 366 23 7 0 0 36 a 0 0 0 0 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 366 23 36 a f 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ff f5 ea e7 e7 e7 eb f1 ff f4 ea e7 e7 e7 eb f1 ff f4 ea e7 e6 e6 ea f1 ff f4 e9 e6 e6 e6 ea f0 ff f3 e9 e6 e5 e5 e9 f0 fe f3 e8 e5 e5 e5 e9 ef fe f2 e8 e5 e5 e4 e9 ef fe f2 e8 e5 e4 e4 e9 ef 
* bloc 2
[ DC/AC] 06(4) / 06(7) 04(4) 02(2) 03(3) 05(5) 05(5) 03(3) 02(2) 01(2) 01(2) 01(2) 13(7) 04(4) 03(3) 03(3) 02(2) 01(2) 51(7) 01(2) 01(2) 02(2) 02(2) 01(2) 01(2) b1(10) 01(2) 00(4) -- total 163 bits
[  bloc] 28 ffd0 fff7 fffe fffc ffe1 ffe1 fffc fffe ffff ffff ffff 0 6 b 5 6 2 1 0 0 0 0 0 1 1 ffff fffe 3 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 190 feb0 ffc1 ffee ffe4 ff46 feca ffdc fff0 fff7 fff5 fff5 0 48 a5 7d 60 1e e 0 0 0 0 0 12 19 ffdc ffc0 72 ffdb ffdd 0 0 0 0 0 0 0 0 0 0 0 ffde ffdd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 190 feb0 ff46 feca a5 7d ffc0 72 ffc1 ffe4 ffdc 48 60 ffdc ffdb ffde ffee fff0 0 1e 19 ffdd 0 ffdd fff7 fff5 e 12 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 46 3e 6a f8 f5 7e ba f8 48 46 8e ff f3 78 c7 f9 4a 4e ba ff e9 6e d8 f6 4b 50 d9 ff d8 68 ea f3 50 53 e8 f6 cb 6c f7 f7 54 5c ef f1 c6 77 fc ff 51 64 f4 f4 c3 7e f5 ff 4a 69 f6 f7 c1 7f eb ff 
* bloc 3
[ DC/AC] 06(4) / 03(3) 21(5) 03(3) 02(2) 72(12) 00(4) -- total 50 bits
[  bloc] 56 4 0 0 1 5 2 0 0 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 35c 1c 0 0 7 1e 14 0 0 0 0 0 0 0 1e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 35c 1c 1e 14 1e 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] fe ef e6 ea eb e5 e5 eb fd ee e6 ea eb e6 e5 eb fd ee e6 ea eb e6 e6 eb fc ee e5 e9 eb e6 e6 ec fc ed e5 e9 eb e7 e7 ed fb ec e4 e9 ec e7 e7 ed fb ec e4 e9 ec e7 e8 ee fa ec e4 e9 ec e7 e8 ee 
* component mcu
[   mcu] f5 9b 66 51 49 5b ce ff ff f5 ea e7 e7 e7 eb f1 93 54 41 49 46 49 b8 fa ff f4 ea e7 e7 e7 eb f1 54 36 41 55 4d 38 a0 f4 ff f4 ea e7 e6 e6 ea f1 4e 4c 58 5d 51 34 99 fb ff f4 e9 e6 e6 e6 ea f0 4a 56 54 4b 4e 3b 9e ff ff f3 e9 e6 e5 e5 e9 f0 48 52 47 4a 68 51 9c ff fe f3 e8 e5 e5 e5 e9 ef 50 4e 48 74 b0 7b 9b f8 fe f2 e8 e5 e5 e4 e9 ef 50 45 4b a1 f3 a2 a1 f8 fe f2 e8 e5 e4 e4 e9 ef 46 3e 6a f8 f5 7e ba f8 fe ef e6 ea eb e5 e5 eb 48 46 8e ff f3 78 c7 f9 fd ee e6 ea eb e6 e5 eb 4a 4e ba ff e9 6e d8 f6 fd ee e6 ea eb e6 e6 eb 4b 50 d9 ff d8 68 ea f3 fc ee e5 e9 eb e6 e6 ec 50 53 e8 f6 cb 6c f7 f7 fc ed e5 e9 eb e7 e7 ed 54 5c ef f1 c6 77 fc ff fb ec e4 e9 ec e7 e7 ed 51 64 f4 f4 c3 7e f5 ff fb ec e4 e9 ec e7 e8 ee 4a 69 f6 f7 c1 7f eb ff fa ec e4 e9 ec e7 e8 ee 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 03(4) 21(5) 01(2) 01(2) 00(2) -- total 25 bits
[  bloc] fff7 5 0 0 ffff ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff9d 37 0 0 fff3 fff1 ffe3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff9d 37 fff1 ffe3 0 0 0 0 0 fff3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 73 79 7d 7a 72 6c 6c 6f 74 79 7e 7a 72 6c 6c 6f 75 7a 7e 7a 72 6b 6b 6e 76 7b 7f 7b 71 6b 6a 6d 77 7c 7f 7b 71 6a 69 6b 78 7d 80 7b 71 69 68 6a 79 7e 81 7b 71 69 67 69 7a 7e 81 7b 71 68 67 69 
* component mcu
[   mcu] 73 73 79 79 7d 7d 7a 7a 72 72 6c 6c 6c 6c 6f 6f 73 73 79 79 7d 7d 7a 7a 72 72 6c 6c 6c 6c 6f 6f 74 74 79 79 7e 7e 7a 7a 72 72 6c 6c 6c 6c 6f 6f 74 74 79 79 7e 7e 7a 7a 72 72 6c 6c 6c 6c 6f 6f 75 75 7a 7a 7e 7e 7a 7a 72 72 6b 6b 6b 6b 6e 6e 75 75 7a 7a 7e 7e 7a 7a 72 72 6b 6b 6b 6b 6e 6e 76 76 7b 7b 7f 7f 7b 7b 71 71 6b 6b 6a 6a 6d 6d 76 76 7b 7b 7f 7f 7b 7b 71 71 6b 6b 6a 6a 6d 6d 77 77 7c 7c 7f 7f 7b 7b 71 71 6a 6a 69 69 6b 6b 77 77 7c 7c 7f 7f 7b 7b 71 71 6a 6a 69 69 6b 6b 78 78 7d 7d 80 80 7b 7b 71 71 69 69 68 68 6a 6a 78 78 7d 7d 80 80 7b 7b 71 71 69 69 68 68 6a 6a 79 79 7e 7e 81 81 7b 7b 71 71 69 69 67 67 69 69 79 79 7e 7e 81 81 7b 7b 71 71 69 69 67 67 69 69 7a 7a 7e 7e 81 81 7b 7b 71 71 68 68 67 67 69 69 7a 7a 7e 7e 81 81 7b 7b 71 71 68 68 67 67 69 69 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 04(5) 02(3) 12(6) 02(3) 71(7) 00(2) -- total 40 bits
[  bloc] fff8 fff3 fffd 0 fffe fffd 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffa8 ff71 ffdf 0 ffe6 ffd3 0 0 0 0 0 0 0 29 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffa8 ff71 ffd3 0 0 0 0 0 ffdf ffe6 0 29 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 51 50 57 6b 82 8e 89 7f 52 52 5a 6d 82 8d 88 80 53 56 5f 70 82 8a 88 82 54 5a 66 75 81 88 87 85 56 60 6e 7a 81 85 87 88 57 64 75 7f 81 82 86 8b 58 68 7a 82 80 80 86 8d 58 6a 7d 84 80 7e 85 8e 
* component mcu
[   mcu] 51 51 50 50 57 57 6b 6b 82 82 8e 8e 89 89 7f 7f 51 51 50 50 57 57 6b 6b 82 82 8e 8e 89 89 7f 7f 52 52 52 52 5a 5a 6d 6d 82 82 8d 8d 88 88 80 80 52 52 52 52 5a 5a 6d 6d 82 82 8d 8d 88 88 80 80 53 53 56 56 5f 5f 70 70 82 82 8a 8a 88 88 82 82 53 53 56 56 5f 5f 70 70 82 82 8a 8a 88 88 82 82 54 54 5a 5a 66 66 75 75 81 81 88 88 87 87 85 85 54 54 5a 5a 66 66 75 75 81 81 88 88 87 87 85 85 56 56 60 60 6e 6e 7a 7a 81 81 85 85 87 87 88 88 56 56 60 60 6e 6e 7a 7a 81 81 85 85 87 87 88 88 57 57 64 64 75 75 7f 7f 81 81 82 82 86 86 8b 8b 57 57 64 64 75 75 7f 7f 81 81 82 82 86 86 8b 8b 58 58 68 68 7a 7a 82 82 80 80 80 80 86 86 8d 8d 58 58 68 68 7a 7a 82 82 80 80 80 80 86 86 8d 8d 58 58 6a 6a 7d 7d 84 84 80 80 7e 7e 85 85 8e 8e 58 58 6a 6a 7d 7d 84 84 80 80 7e 7e 85 85 8e 8e 

**************************************************************
*** mcu 106
** component Y
* bloc 0
[ DC/AC] 05(3) / 06(7) 04(4) 01(2) 04(4) 04(4) 04(4) 04(4) 02(2) 21(5) 01(2) 04(4) 04(4) 03(3) 03(3) 01(2) 72(12) 12(5) 01(2) 01(2) 02(2) c1(10) 91(9) 00(4) -- total 164 bits
[  bloc] 3c ffd1 e 1 8 fff8 e fff2 3 0 0 1 1 fff1 b 4 fffa ffff 0 0 0 0 0 0 0 fffd 0 2 1 1 fffe 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 
[iquant] 258 feb7 62 9 38 ffd0 8c ff82 18 0 0 b a ff4c a5 64 ffa0 fff1 0 0 0 0 0 0 0 ffb5 0 40 26 25 ffba 0 0 0 0 0 0 0 0 0 0 0 0 23 0 0 0 0 0 0 0 0 0 ffda 0 0 0 0 0 0 0 0 0 0 
[   izz] 258 feb7 ffd0 8c a5 64 40 26 62 38 ff82 ff4c ffa0 0 25 0 9 18 a fff1 ffb5 ffba 0 23 0 b 0 0 0 0 0 ffda 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 86 a5 ff f0 f0 ff e4 ef 94 86 f8 f0 f7 f6 ee f3 ac 5d cd f3 fb ee f7 f7 c6 42 96 f6 f4 ee f8 f9 da 3d 65 ec ea f4 f2 f9 e4 46 49 cb e9 f7 f0 f7 e6 50 44 9a f6 f4 f6 f5 e5 56 48 76 ff ee fe f4 
* bloc 1
[ DC/AC] 06(4) / 11(4) 11(4) 00(4) -- total 24 bits
[  bloc] 5c 0 ffff 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 398 0 fff9 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 398 0 0 0 0 0 0 0 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f0 f0 f1 f1 f2 f3 f3 f3 f1 f1 f1 f2 f2 f3 f3 f3 f1 f2 f2 f2 f3 f3 f3 f3 f2 f2 f3 f3 f3 f3 f3 f3 f4 f4 f3 f3 f3 f3 f3 f3 f5 f5 f4 f4 f3 f3 f3 f3 f5 f5 f5 f4 f4 f3 f3 f3 f6 f6 f5 f5 f4 f3 f3 f3 
* bloc 2
[ DC/AC] 06(4) / 06(7) 02(2) 11(4) 06(7) 06(7) 02(2) 11(4) 21(5) 13(7) 01(2) 01(2) a2(16) 02(2) 00(4) -- total 115 bits
[  bloc] 29 ffc9 3 0 1 29 24 fffe 0 1 0 0 ffff 0 6 ffff 1 0 0 0 0 0 0 0 0 0 0 3 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 19a fe7f 15 0 7 f6 168 ffee 0 9 0 0 fff6 0 5a ffe7 10 0 0 0 0 0 0 0 0 0 0 60 4c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 19a fe7f f6 168 5a ffe7 60 4c 15 7 ffee 0 10 0 0 0 0 0 fff6 0 0 0 0 0 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e3 62 53 5d df ff ef fb e2 61 50 58 da ff ef fa e1 60 4d 52 d5 ff ef fb e2 61 4c 4d d0 ff f1 fc e2 62 4c 4b ce ff f3 fe e0 62 4c 49 cc ff f4 fd dc 60 4b 46 ca ff f3 fa d8 5e 49 44 c8 ff f1 f7 
* bloc 3
[ DC/AC] 06(4) / 01(2) 01(2) 01(2) 01(2) 21(5) 01(2) 31(6) 00(4) -- total 42 bits
[  bloc] 5d 1 ffff ffff ffff 0 0 1 1 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 3a2 7 fff9 fff7 fff9 0 0 9 8 0 0 0 fff6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 3a2 7 0 0 0 0 0 0 fff9 fff9 9 0 0 0 0 0 fff7 8 fff6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f3 f3 f2 f2 f1 f1 f0 f0 f4 f3 f3 f2 f2 f2 f3 f3 f6 f5 f3 f2 f2 f4 f5 f7 f7 f6 f4 f3 f3 f5 f7 f9 f7 f6 f5 f4 f4 f5 f7 f8 f7 f7 f6 f6 f6 f5 f4 f4 f5 f6 f8 f8 f7 f4 f1 ef f5 f6 f8 f9 f7 f3 ee eb 
* component mcu
[   mcu] 86 a5 ff f0 f0 ff e4 ef f0 f0 f1 f1 f2 f3 f3 f3 94 86 f8 f0 f7 f6 ee f3 f1 f1 f1 f2 f2 f3 f3 f3 ac 5d cd f3 fb ee f7 f7 f1 f2 f2 f2 f3 f3 f3 f3 c6 42 96 f6 f4 ee f8 f9 f2 f2 f3 f3 f3 f3 f3 f3 da 3d 65 ec ea f4 f2 f9 f4 f4 f3 f3 f3 f3 f3 f3 e4 46 49 cb e9 f7 f0 f7 f5 f5 f4 f4 f3 f3 f3 f3 e6 50 44 9a f6 f4 f6 f5 f5 f5 f5 f4 f4 f3 f3 f3 e5 56 48 76 ff ee fe f4 f6 f6 f5 f5 f4 f3 f3 f3 e3 62 53 5d df ff ef fb f3 f3 f2 f2 f1 f1 f0 f0 e2 61 50 58 da ff ef fa f4 f3 f3 f2 f2 f2 f3 f3 e1 60 4d 52 d5 ff ef fb f6 f5 f3 f2 f2 f4 f5 f7 e2 61 4c 4d d0 ff f1 fc f7 f6 f4 f3 f3 f5 f7 f9 e2 62 4c 4b ce ff f3 fe f7 f6 f5 f4 f4 f5 f7 f8 e0 62 4c 49 cc ff f4 fd f7 f7 f6 f6 f6 f5 f4 f4 dc 60 4b 46 ca ff f3 fa f5 f6 f8 f8 f7 f4 f1 ef d8 5e 49 44 c8 ff f1 f7 f5 f6 f8 f9 f7 f3 ee eb 
** component Cb
* bloc 0
[ DC/AC] 04(4) / 02(3) 31(5) 00(2) -- total 21 bits
[  bloc] ffff fffe 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fff5 ffea 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fff5 ffea fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 78 7a 7d 80 82 82 81 80 78 7a 7d 80 82 82 81 80 78 7a 7d 80 82 82 81 80 78 7a 7d 80 82 82 81 80 78 7a 7d 80 82 82 81 80 78 7a 7d 80 82 82 81 80 78 7a 7d 80 82 82 81 80 78 7a 7d 80 82 82 81 80 
* component mcu
[   mcu] 78 78 7a 7a 7d 7d 80 80 82 82 82 82 81 81 80 80 78 78 7a 7a 7d 7d 80 80 82 82 82 82 81 81 80 80 78 78 7a 7a 7d 7d 80 80 82 82 82 82 81 81 80 80 78 78 7a 7a 7d 7d 80 80 82 82 82 82 81 81 80 80 78 78 7a 7a 7d 7d 80 80 82 82 82 82 81 81 80 80 78 78 7a 7a 7d 7d 80 80 82 82 82 82 81 81 80 80 78 78 7a 7a 7d 7d 80 80 82 82 82 82 81 81 80 80 78 78 7a 7a 7d 7d 80 80 82 82 82 82 81 81 80 80 78 78 7a 7a 7d 7d 80 80 82 82 82 82 81 81 80 80 78 78 7a 7a 7d 7d 80 80 82 82 82 82 81 81 80 80 78 78 7a 7a 7d 7d 80 80 82 82 82 82 81 81 80 80 78 78 7a 7a 7d 7d 80 80 82 82 82 82 81 81 80 80 78 78 7a 7a 7d 7d 80 80 82 82 82 82 81 81 80 80 78 78 7a 7a 7d 7d 80 80 82 82 82 82 81 81 80 80 78 78 7a 7a 7d 7d 80 80 82 82 82 82 81 81 80 80 78 78 7a 7a 7d 7d 80 80 82 82 82 82 81 81 80 80 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 03(4) 01(2) 12(6) 02(3) 01(2) 00(2) -- total 32 bits
[  bloc] fffb fff9 1 0 2 fffd ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffc9 ffb3 b 0 1a ffd3 ffe3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffc9 ffb3 ffd3 ffe3 0 0 0 0 b 1a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 68 73 7f 84 81 7d 7d 7f 67 72 7e 83 81 7d 7d 80 65 70 7d 82 81 7e 7e 81 62 6d 7b 81 80 7e 80 83 5f 6a 79 80 80 7f 81 84 5c 68 77 7f 80 80 82 86 59 66 75 7e 80 80 83 87 58 65 74 7d 80 80 84 88 
* component mcu
[   mcu] 68 68 73 73 7f 7f 84 84 81 81 7d 7d 7d 7d 7f 7f 68 68 73 73 7f 7f 84 84 81 81 7d 7d 7d 7d 7f 7f 67 67 72 72 7e 7e 83 83 81 81 7d 7d 7d 7d 80 80 67 67 72 72 7e 7e 83 83 81 81 7d 7d 7d 7d 80 80 65 65 70 70 7d 7d 82 82 81 81 7e 7e 7e 7e 81 81 65 65 70 70 7d 7d 82 82 81 81 7e 7e 7e 7e 81 81 62 62 6d 6d 7b 7b 81 81 80 80 7e 7e 80 80 83 83 62 62 6d 6d 7b 7b 81 81 80 80 7e 7e 80 80 83 83 5f 5f 6a 6a 79 79 80 80 80 80 7f 7f 81 81 84 84 5f 5f 6a 6a 79 79 80 80 80 80 7f 7f 81 81 84 84 5c 5c 68 68 77 77 7f 7f 80 80 80 80 82 82 86 86 5c 5c 68 68 77 77 7f 7f 80 80 80 80 82 82 86 86 59 59 66 66 75 75 7e 7e 80 80 80 80 83 83 87 87 59 59 66 66 75 75 7e 7e 80 80 80 80 83 83 87 87 58 58 65 65 74 74 7d 7d 80 80 80 80 84 84 88 88 58 58 65 65 74 74 7d 7d 80 80 80 80 84 84 88 88 

**************************************************************
*** mcu 107
** component Y
* bloc 0
[ DC/AC] 04(3) / 05(5) 05(5) 04(4) 05(5) 04(4) 03(3) 04(4) 05(5) 03(3) 02(2) 03(3) 04(4) 03(3) 32(9) 02(2) 02(2) 51(7) 41(6) 01(2) 01(2) 01(2) 41(6) 01(2) 01(2) 51(7) 00(4) -- total 175 bits
[  bloc] 51 11 11 fff4 ffe9 fff2 4 c 10 7 fffe fff9 fff8 fffc 0 0 0 2 3 2 0 0 0 0 0 1 0 0 0 0 ffff ffff ffff ffff 0 0 0 0 1 1 1 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 32a 77 77 ff94 ff5f ffac 28 6c 80 3f ffea ffb3 ffb0 ffd0 0 0 0 1e 2a 1c 0 0 0 0 0 19 0 0 0 0 ffdd ffe0 ffdd ffde 0 0 0 0 28 2a 36 0 0 0 0 0 ffce 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 32a 77 ffac 28 0 0 0 0 77 ff5f 6c ffd0 0 0 0 0 ff94 80 ffb0 1e 19 ffdd 0 0 3f ffb3 2a 0 ffe0 36 0 0 ffea 1c 0 ffdd 2a 0 0 0 0 0 ffde 28 ffce 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ef eb ef f3 ef f1 f1 e9 f4 f2 e9 ed f4 e6 e7 ff e9 fa ed e5 fc fc e9 ea eb f2 f6 f3 f2 f7 f5 ec fe e3 f8 ff df e1 ff ff f7 e8 f6 f4 e6 ff ff bd eb f5 ef ea fd f5 a1 3e f9 f4 e5 ff ff 8c 1b 1d 
* bloc 1
[ DC/AC] 07(5) / 05(5) 07(8) 04(4) 03(3) 01(2) 03(3) 02(2) 04(4) 05(5) 03(3) 02(2) 02(2) 31(6) 02(2) 03(3) 03(3) 02(2) 01(2) 02(2) 21(5) 51(7) 12(5) 21(5) b1(10) 00(4) -- total 172 bits
[  bloc] c 13 69 fff4 fff9 ffff 4 fffe fff2 ffee 7 2 fffe 0 0 0 ffff fffd 5 5 2 ffff fffe 0 0 1 0 0 0 0 0 1 0 fffe 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 78 85 2df ff94 ffcf fffa 28 ffee ff90 ff5e 4d 16 ffec 0 0 0 fff0 ffd3 46 46 1e ffe2 ffd4 0 0 19 0 0 0 0 0 20 0 ffbc 0 0 39 0 0 0 0 0 0 0 0 0 0 0 3b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 78 85 fffa 28 0 0 0 0 2df ffcf ffee 0 fff0 0 0 0 ff94 ff90 ffec ffd3 19 0 0 0 ff5e 16 46 0 20 0 0 0 4d 46 0 0 0 0 0 0 1e ffd4 ffbc 0 0 0 0 0 ffe2 0 0 0 0 0 0 0 0 39 3b 0 0 0 0 0 
[  idct] f0 e9 ed f9 f6 e7 e9 f7 e7 e9 eb ec f2 f9 f8 f2 f8 ff f9 eb f0 fa e4 bf e0 ec f1 f0 f6 ee bc 82 ff d7 90 5f 4f 4e 48 3f 54 33 1b 1c 1f 16 f 11 23 17 15 20 1f 11 9 d 26 27 2b 2b 1f d 3 2 
* bloc 2
[ DC/AC] 05(3) / 07(8) 05(5) 02(2) 04(4) 06(7) 02(2) 05(5) 03(3) 02(2) 11(4) 04(4) 04(4) 02(2) 01(2) 12(5) 02(2) 01(2) 31(6) 01(2) 03(3) 02(2) 01(2) 11(4) 01(2) 01(2) 01(2) 71(8) 01(2) 01(2) 01(2) 01(2) 91(9) 00(4) -- total 196 bits
[  bloc] fff8 59 1a 3 d 21 fffd ffed fffc 2 0 ffff fff8 fff3 fffe ffff 0 2 fffe ffff 0 0 0 ffff 1 4 2 ffff 0 1 1 1 1 0 0 0 0 0 0 0 ffff ffff 1 ffff ffff 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 
[iquant] ffb0 26f b6 1b 5b c6 ffe2 ff55 ffe0 12 0 fff5 ffb0 ff64 ffe2 ffe7 0 1e ffe4 fff2 0 0 0 ffe9 12 64 48 ffe0 0 25 23 20 23 0 0 0 0 0 0 0 ffca ffd5 22 ffdd ffce 0 0 0 0 0 0 0 0 0 30 0 0 0 0 0 0 0 0 0 
[   izz] ffb0 26f c6 ffe2 ffe2 ffe7 ffe0 0 b6 5b ff55 ff64 0 48 25 22 1b ffe0 ffb0 1e 64 23 ffd5 ffdd 12 fff5 ffe4 12 20 ffca ffce 0 0 fff2 ffe9 23 0 0 0 30 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ee e8 ef fb af 23 33 20 f5 f5 ff d9 53 21 29 2e fc f6 ff 8f 14 23 2a 2d f9 f2 ea 3e 23 26 33 21 f0 ff a6 1d 3b 25 2e 28 ed ff 5f 2a 30 23 1f 3b f6 e8 35 34 26 28 22 38 ff b6 28 2c 30 30 33 23 
* bloc 3
[ DC/AC] 07(5) / 05(5) 01(2) 12(5) 02(2) 02(2) 02(2) 41(6) 01(2) 00(4) -- total 58 bits
[  bloc] ffa8 13 1 0 fffe 3 fffe fffe 0 0 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fc90 85 7 0 fff2 12 ffec ffee 0 0 0 0 fff6 fff4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fc90 85 12 ffec 0 0 0 0 7 fff2 ffee fff4 0 0 0 0 0 0 fff6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 1e 24 26 1e f 3 0 2 21 25 25 1c d 2 0 2 25 26 23 18 a 1 0 3 29 28 21 15 7 0 0 4 2d 29 20 12 6 0 0 2 2f 29 1f 11 5 0 0 0 30 29 1e 11 6 0 0 0 30 29 1e 11 6 0 0 0 
* component mcu
[   mcu] ef eb ef f3 ef f1 f1 e9 f0 e9 ed f9 f6 e7 e9 f7 f4 f2 e9 ed f4 e6 e7 ff e7 e9 eb ec f2 f9 f8 f2 e9 fa ed e5 fc fc e9 ea f8 ff f9 eb f0 fa e4 bf eb f2 f6 f3 f2 f7 f5 ec e0 ec f1 f0 f6 ee bc 82 fe e3 f8 ff df e1 ff ff ff d7 90 5f 4f 4e 48 3f f7 e8 f6 f4 e6 ff ff bd 54 33 1b 1c 1f 16 f 11 eb f5 ef ea fd f5 a1 3e 23 17 15 20 1f 11 9 d f9 f4 e5 ff ff 8c 1b 1d 26 27 2b 2b 1f d 3 2 ee e8 ef fb af 23 33 20 1e 24 26 1e f 3 0 2 f5 f5 ff d9 53 21 29 2e 21 25 25 1c d 2 0 2 fc f6 ff 8f 14 23 2a 2d 25 26 23 18 a 1 0 3 f9 f2 ea 3e 23 26 33 21 29 28 21 15 7 0 0 4 f0 ff a6 1d 3b 25 2e 28 2d 29 20 12 6 0 0 2 ed ff 5f 2a 30 23 1f 3b 2f 29 1f 11 5 0 0 0 f6 e8 35 34 26 28 22 38 30 29 1e 11 6 0 0 0 ff b6 28 2c 30 30 33 23 30 29 1e 11 6 0 0 0 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 11(4) 00(2) -- total 11 bits
[  bloc] 1 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] b 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] b 0 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7f 7f 7f 7f 7f 7f 7f 7f 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 81 81 81 81 81 81 81 81 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 
* component mcu
[   mcu] 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 
** component Cr
* bloc 0
[ DC/AC] 03(3) / 11(4) 00(2) -- total 13 bits
[  bloc] 1 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] b 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] b 0 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7f 7f 7f 7f 7f 7f 7f 7f 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 81 81 81 81 81 81 81 81 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 
* component mcu
[   mcu] 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 

**************************************************************
*** mcu 108
** component Y
* bloc 0
[ DC/AC] 06(4) / 05(5) 03(3) 04(4) 05(5) 04(4) 01(2) 05(5) 13(7) 23(10) 12(5) 01(2) 02(2) 01(2) 03(3) 02(2) 21(5) 02(2) 02(2) 61(7) 02(2) 61(7) 00(4) -- total 153 bits
[  bloc] ffda 18 6 fff8 1a fff2 1 13 0 7 0 0 5 0 fffe 1 2 1 4 2 0 0 1 2 2 0 0 0 0 0 0 ffff 2 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fe84 a8 2a ffb8 b6 ffac a ab 0 3f 0 0 32 0 ffe2 19 20 f 38 1c 0 0 16 2e 24 0 0 0 0 0 0 ffe0 46 0 0 0 0 0 0 2a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fe84 a8 ffac a ffe2 19 0 0 2a b6 ab 0 20 0 0 0 ffb8 0 32 f 0 0 0 0 3f 0 38 24 ffe0 0 0 0 0 1c 2e 46 2a 0 0 0 0 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f6 a4 53 27 1c 27 2e 26 8b 86 79 54 2a 22 2b 28 61 72 87 78 45 24 1e 1b 83 6e 6f 78 64 43 28 17 71 67 68 6f 71 6e 52 29 26 5a 7f 73 68 79 64 29 0 3a 6e 6e 62 66 4c 15 6 10 36 5d 66 57 32 a 
* bloc 1
[ DC/AC] 06(4) / 01(2) 03(3) 14(9) 02(2) 01(2) 03(3) 03(3) 01(2) 21(5) 01(2) 31(6) 01(2) 11(4) 31(6) 01(2) 00(4) -- total 92 bits
[  bloc] ffaf ffff 6 0 a 3 ffff fffb fffc 1 0 0 1 1 0 0 0 1 1 0 ffff 0 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fcd6 fff9 2a 0 46 12 fff6 ffd3 ffe0 9 0 0 a c 0 0 0 f e 0 fff1 0 0 0 ffee ffe7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fcd6 fff9 12 fff6 0 0 0 0 2a 46 ffd3 c 0 0 0 0 0 ffe0 a f ffe7 0 0 0 9 0 e ffee 0 0 0 0 0 0 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 24 2c 2b 21 1f 23 1e 12 29 2b 2a 27 27 24 1b f 25 21 22 26 25 1a f a 22 1c 1e 23 1d f b 13 21 1e 20 21 17 d 16 29 16 17 17 13 c e 20 35 8 a 8 2 5 15 28 33 5 7 2 0 9 23 33 33 
* bloc 2
[ DC/AC] 05(3) / 04(4) 03(3) 02(2) 02(2) 06(7) 02(2) 01(2) 01(2) 01(2) 01(2) 32(9) 12(5) 11(4) 61(7) 11(4) 00(4) -- total 99 bits
[  bloc] ffc4 fff3 fff9 2 2 ffd3 fffe 1 1 1 1 0 0 0 3 0 3 0 ffff 0 0 0 0 0 0 ffff 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fda8 ffa5 ffcf 12 e fef2 ffec 9 8 9 b 0 0 0 2d 0 30 0 fff2 0 0 0 0 0 0 ffe7 0 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fda8 ffa5 fef2 ffec 2d 0 20 0 ffcf e 9 0 30 0 0 0 12 8 0 0 ffe7 0 0 0 9 0 fff2 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 4 8 3e 66 67 43 19 1f 2 2 35 5f 60 3c 15 20 1 0 31 5d 5f 3a 16 24 1 1 36 63 65 42 1d 28 0 7 3f 69 6c 4d 24 27 0 e 48 68 6b 56 2c 22 0 19 51 64 67 5f 35 22 0 22 58 61 64 65 3e 25 
* bloc 3
[ DC/AC] 04(3) / 03(3) 03(3) 02(2) 03(3) 03(3) 02(2) 02(2) 01(2) 01(2) 11(4) 02(2) 01(2) 41(6) 00(4) -- total 72 bits
[  bloc] ffb6 fffc fffb fffe fffc 4 3 3 ffff ffff 0 ffff 2 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd1c ffe4 ffdd ffee ffe4 18 1e 1b fff8 fff7 0 fff5 14 c 0 0 0 0 e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd1c ffe4 18 1e 0 0 0 0 ffdd ffe4 1b c 0 0 0 0 ffee fff8 14 0 0 0 0 0 fff7 fff5 e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 21 11 1 1 10 23 2f 33 23 17 b d 1a 27 2c 2c 26 1e 18 1b 25 2c 2a 25 27 22 1f 23 2b 2e 29 23 28 23 20 23 2a 2d 2a 26 29 24 21 22 27 2b 2b 28 2a 27 24 24 28 2a 28 26 2c 29 27 28 29 29 26 23 
* component mcu
[   mcu] f6 a4 53 27 1c 27 2e 26 24 2c 2b 21 1f 23 1e 12 8b 86 79 54 2a 22 2b 28 29 2b 2a 27 27 24 1b f 61 72 87 78 45 24 1e 1b 25 21 22 26 25 1a f a 83 6e 6f 78 64 43 28 17 22 1c 1e 23 1d f b 13 71 67 68 6f 71 6e 52 29 21 1e 20 21 17 d 16 29 26 5a 7f 73 68 79 64 29 16 17 17 13 c e 20 35 0 3a 6e 6e 62 66 4c 15 8 a 8 2 5 15 28 33 6 10 36 5d 66 57 32 a 5 7 2 0 9 23 33 33 4 8 3e 66 67 43 19 1f 21 11 1 1 10 23 2f 33 2 2 35 5f 60 3c 15 20 23 17 b d 1a 27 2c 2c 1 0 31 5d 5f 3a 16 24 26 1e 18 1b 25 2c 2a 25 1 1 36 63 65 42 1d 28 27 22 1f 23 2b 2e 29 23 0 7 3f 69 6c 4d 24 27 28 23 20 23 2a 2d 2a 26 0 e 48 68 6b 56 2c 22 29 24 21 22 27 2b 2b 28 0 19 51 64 67 5f 35 22 2a 27 24 24 28 2a 28 26 0 22 58 61 64 65 3e 25 2c 29 27 28 29 29 26 23 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 02(3) 00(2) -- total 9 bits
[  bloc] 1 fffe 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] b ffea 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] b ffea 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7e 7e 7f 81 82 84 85 85 7e 7e 7f 81 82 84 85 85 7e 7e 7f 81 82 84 85 85 7e 7e 7f 81 82 84 85 85 7e 7e 7f 81 82 84 85 85 7e 7e 7f 81 82 84 85 85 7e 7e 7f 81 82 84 85 85 7e 7e 7f 81 82 84 85 85 
* component mcu
[   mcu] 7e 7e 7e 7e 7f 7f 81 81 82 82 84 84 85 85 85 85 7e 7e 7e 7e 7f 7f 81 81 82 82 84 84 85 85 85 85 7e 7e 7e 7e 7f 7f 81 81 82 82 84 84 85 85 85 85 7e 7e 7e 7e 7f 7f 81 81 82 82 84 84 85 85 85 85 7e 7e 7e 7e 7f 7f 81 81 82 82 84 84 85 85 85 85 7e 7e 7e 7e 7f 7f 81 81 82 82 84 84 85 85 85 85 7e 7e 7e 7e 7f 7f 81 81 82 82 84 84 85 85 85 85 7e 7e 7e 7e 7f 7f 81 81 82 82 84 84 85 85 85 85 7e 7e 7e 7e 7f 7f 81 81 82 82 84 84 85 85 85 85 7e 7e 7e 7e 7f 7f 81 81 82 82 84 84 85 85 85 85 7e 7e 7e 7e 7f 7f 81 81 82 82 84 84 85 85 85 85 7e 7e 7e 7e 7f 7f 81 81 82 82 84 84 85 85 85 85 7e 7e 7e 7e 7f 7f 81 81 82 82 84 84 85 85 85 85 7e 7e 7e 7e 7f 7f 81 81 82 82 84 84 85 85 85 85 7e 7e 7e 7e 7f 7f 81 81 82 82 84 84 85 85 85 85 7e 7e 7e 7e 7f 7f 81 81 82 82 84 84 85 85 85 85 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 00(2) -- total 5 bits
[  bloc] 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 
* component mcu
[   mcu] 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 

**************************************************************
*** mcu 109
** component Y
* bloc 0
[ DC/AC] 01(3) / 02(2) 05(5) 03(3) 13(7) 12(5) 01(2) 03(3) 02(2) 01(2) 02(2) 01(2) 61(7) 00(4) -- total 76 bits
[  bloc] ffb7 fffe ffe5 fff9 0 fffc 0 2 1 5 2 ffff 2 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd26 fff2 ff43 ffc1 0 ffe8 0 12 8 2d 16 fff5 14 c 0 0 0 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd26 fff2 ffe8 0 0 0 0 0 ff43 0 12 c 0 0 0 0 ffc1 8 14 0 0 0 0 0 2d fff5 0 0 0 0 0 0 16 0 0 0 0 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 9 3 0 0 2 7 9 9 0 0 0 0 0 0 0 0 a a c f 11 10 c 8 1f 24 2a 30 31 2e 28 24 2b 32 3c 43 44 41 3c 38 31 38 42 48 48 45 41 3f 34 3a 41 44 42 3f 3d 3c 31 36 3b 3c 38 34 32 33 
* bloc 1
[ DC/AC] 04(3) / 15(11) 04(4) 01(2) 02(2) 01(2) 13(7) 03(3) 01(2) 01(2) 02(2) 01(2) 31(6) 21(5) 01(2) d1(11) 00(4) -- total 102 bits
[  bloc] ffae 0 ffed b 1 2 1 0 fffc 5 ffff 1 fffe ffff 0 0 0 ffff 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fccc 0 ff7b 63 7 c a 0 ffe0 2d fff5 b ffec fff4 0 0 0 fff1 0 0 f 1e 0 0 0 0 0 0 0 0 0 0 0 0 0 ffd3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fccc 0 c a 0 0 0 0 ff7b 7 0 fff4 0 0 0 0 63 ffe0 ffec fff1 0 0 0 0 2d b 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 f 0 0 0 0 0 0 0 1e 0 0 0 0 0 0 0 ffd3 0 0 0 0 0 0 0 
[  idct] 10 17 1d 1e 1a 18 1b 1f 6 8 a a 8 8 b d 4 0 0 0 0 0 0 0 17 e 3 0 2 5 5 3 18 e 1 0 0 3 2 0 41 39 30 2f 32 35 33 2f 2f 2c 2b 2d 32 35 34 32 2e 30 34 3a 40 43 44 43 
* bloc 2
[ DC/AC] 04(3) / 02(2) 03(3) 01(2) 12(5) 01(2) 01(2) 01(2) 31(6) 01(2) 41(6) 11(4) 00(4) -- total 62 bits
[  bloc] ffb8 2 5 ffff 0 fffe 1 1 1 0 0 0 ffff ffff 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd30 e 23 fff7 0 fff4 a 9 8 0 0 0 fff6 fff4 0 0 0 0 e 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd30 e fff4 a 0 0 0 0 23 0 9 fff4 0 0 0 0 fff7 8 fff6 0 0 0 0 0 0 0 e 0 0 0 0 0 0 0 0 0 0 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 30 30 2f 2d 2a 28 29 29 29 2a 2b 2b 29 26 24 24 29 2b 2d 2e 2d 2b 28 26 2b 2b 2b 2c 2d 2c 2a 28 28 25 21 21 24 25 25 23 28 24 20 20 23 25 22 1f 26 23 22 25 29 27 1f 18 1c 1c 1e 24 28 23 17 c 
* bloc 3
[ DC/AC] 02(3) / 04(4) 04(4) 03(3) 02(2) 01(2) 03(3) 03(3) 11(4) 01(2) 02(2) 02(2) 02(2) 31(6) 00(4) -- total 77 bits
[  bloc] ffb6 fff2 9 6 3 1 4 4 0 1 1 fffe fffe 2 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd1c ff9e 3f 36 15 6 28 24 0 9 b ffea ffec 18 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd1c ff9e 6 28 0 0 0 0 3f 15 24 18 0 0 0 0 36 0 ffec fff1 0 0 0 0 9 ffea 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 36 2c 25 2d 3e 4b 4c 47 32 25 1b 20 31 3d 3d 38 2b 1c f 13 24 31 30 29 21 13 8 d 20 2d 2d 27 11 9 4 e 20 2e 30 2c 3 3 7 14 24 2e 2f 2d 0 7 13 20 29 2d 2d 2b 3 e 1f 2b 2f 2e 2b 29 
* component mcu
[   mcu] 9 3 0 0 2 7 9 9 10 17 1d 1e 1a 18 1b 1f 0 0 0 0 0 0 0 0 6 8 a a 8 8 b d a a c f 11 10 c 8 4 0 0 0 0 0 0 0 1f 24 2a 30 31 2e 28 24 17 e 3 0 2 5 5 3 2b 32 3c 43 44 41 3c 38 18 e 1 0 0 3 2 0 31 38 42 48 48 45 41 3f 41 39 30 2f 32 35 33 2f 34 3a 41 44 42 3f 3d 3c 2f 2c 2b 2d 32 35 34 32 31 36 3b 3c 38 34 32 33 2e 30 34 3a 40 43 44 43 30 30 2f 2d 2a 28 29 29 36 2c 25 2d 3e 4b 4c 47 29 2a 2b 2b 29 26 24 24 32 25 1b 20 31 3d 3d 38 29 2b 2d 2e 2d 2b 28 26 2b 1c f 13 24 31 30 29 2b 2b 2b 2c 2d 2c 2a 28 21 13 8 d 20 2d 2d 27 28 25 21 21 24 25 25 23 11 9 4 e 20 2e 30 2c 28 24 20 20 23 25 22 1f 3 3 7 14 24 2e 2f 2d 26 23 22 25 29 27 1f 18 0 7 13 20 29 2d 2d 2b 1c 1c 1e 24 28 23 17 c 3 e 1f 2b 2f 2e 2b 29 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 11(4) 00(2) -- total 10 bits
[  bloc] 2 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 16 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 16 0 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 83 83 83 83 83 83 83 83 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 85 85 85 85 85 85 85 85 
* component mcu
[   mcu] 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 11(4) 00(2) -- total 10 bits
[  bloc] 1 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] b 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] b 0 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7f 7f 7f 7f 7f 7f 7f 7f 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 81 81 81 81 81 81 81 81 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 
* component mcu
[   mcu] 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 

**************************************************************
*** mcu 110
** component Y
* bloc 0
[ DC/AC] 04(3) / 05(5) 05(5) 03(3) 04(4) 03(3) 23(10) 01(2) 22(8) 02(2) 01(2) 21(5) 00(4) -- total 90 bits
[  bloc] ffc3 ffe8 ffeb 4 9 4 0 0 7 1 0 0 fffe fffe 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd9e ff58 ff6d 24 3f 18 0 0 38 9 0 0 ffec ffe8 f 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd9e ff58 18 0 f 0 0 0 ff6d 3f 0 ffe8 0 0 0 0 24 38 ffec f 0 0 0 0 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 20 1f 21 25 23 1e 20 26 16 17 1b 20 20 20 28 32 b d 13 1b 20 27 37 47 7 9 11 1c 27 34 49 5d f 10 17 26 35 46 5b 6d 1f 1d 23 34 47 57 67 72 31 2b 2e 41 57 64 6b 70 3c 33 35 49 5f 6b 6c 6b 
* bloc 1
[ DC/AC] 07(5) / 05(5) 04(4) 01(2) 02(2) 03(3) 01(2) 22(8) 11(4) 01(2) 11(4) 31(6) 11(4) 00(4) -- total 85 bits
[  bloc] 11 ffe7 fff2 ffff fffe fffa ffff 0 0 fffe 0 ffff ffff 0 ffff 0 0 0 ffff 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] aa ff51 ff9e fff7 fff2 ffdc fff6 0 0 ffee 0 fff5 fff6 0 fff1 0 0 0 fff2 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] aa ff51 ffdc fff6 fff1 0 0 0 ff9e fff2 0 0 0 0 0 0 fff7 0 fff6 0 0 0 0 0 ffee fff5 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 4d 5e 72 81 8e 98 9a 98 5f 6d 7d 88 93 9f a4 a4 6c 77 82 8a 94 a1 a9 aa 70 7b 87 8e 98 a5 ad ae 72 80 8f 99 a3 af b4 b4 72 81 92 9e a8 b2 b5 b3 79 87 97 a1 aa b3 b6 b4 87 94 a1 a8 b0 b9 bd bc 
* bloc 2
[ DC/AC] 06(4) / 06(7) 04(4) 02(2) 04(4) 03(3) 03(3) 02(2) 02(2) 01(2) 01(2) 13(7) 02(2) 01(2) 01(2) 11(4) 02(2) 01(2) 51(7) 00(4) -- total 113 bits
[  bloc] ffde ffce fff8 3 8 7 7 3 2 ffff 1 0 fffb fffe ffff ffff 0 1 2 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] feac fea2 ffc8 1b 38 2a 46 1b 10 fff7 b 0 ffce ffe8 fff1 ffe7 0 f 1c e 0 0 0 0 0 19 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] feac fea2 2a 46 fff1 ffe7 0 0 ffc8 38 1b ffe8 0 0 0 0 1b 10 ffce f 19 0 0 0 fff7 0 1c 0 0 0 0 0 b e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 37 31 29 39 5c 6d 72 7d 27 29 26 35 5a 71 79 82 1e 28 26 2f 56 77 83 88 23 2e 27 29 50 7b 8d 92 27 2d 22 24 50 81 96 9c 22 24 1c 2b 5e 8c 9b a0 20 20 22 43 7c 9b 9b 98 25 24 2e 5b 95 a7 97 8e 
* bloc 3
[ DC/AC] 07(5) / 04(4) 03(3) 03(3) 03(3) 02(2) 01(2) 02(2) 02(2) 01(2) 01(2) 02(2) 01(2) 01(2) 01(2) 11(4) 01(2) 01(2) 31(6) 00(4) -- total 94 bits
[  bloc] 27 fff7 4 fffc 4 fffe ffff fffe 3 1 ffff fffe ffff ffff ffff 0 ffff ffff 1 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 186 ffc1 1c ffdc 1c fff4 fff6 ffee 18 9 fff5 ffea fff6 fff4 fff1 0 fff0 fff1 e 0 0 0 ffea 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 186 ffc1 fff4 fff6 fff1 0 0 0 1c 1c ffee fff4 fff0 0 0 0 ffdc 18 fff6 fff1 0 0 0 0 9 ffea e 0 0 0 0 0 fff5 0 0 0 0 0 0 0 0 ffea 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 99 ae bb b4 ad b2 b6 b3 a7 b9 c2 ba b2 b3 b1 aa a5 b3 bb b9 b9 bd ba b3 a1 a9 ae b1 b9 c3 c5 c0 a8 a9 aa ad b6 c1 c6 c5 a3 a3 a5 aa b4 bf c8 cc 98 9a a0 a7 af b6 bd c3 9b 9e a3 a7 a7 a4 a5 a8 
* component mcu
[   mcu] 20 1f 21 25 23 1e 20 26 4d 5e 72 81 8e 98 9a 98 16 17 1b 20 20 20 28 32 5f 6d 7d 88 93 9f a4 a4 b d 13 1b 20 27 37 47 6c 77 82 8a 94 a1 a9 aa 7 9 11 1c 27 34 49 5d 70 7b 87 8e 98 a5 ad ae f 10 17 26 35 46 5b 6d 72 80 8f 99 a3 af b4 b4 1f 1d 23 34 47 57 67 72 72 81 92 9e a8 b2 b5 b3 31 2b 2e 41 57 64 6b 70 79 87 97 a1 aa b3 b6 b4 3c 33 35 49 5f 6b 6c 6b 87 94 a1 a8 b0 b9 bd bc 37 31 29 39 5c 6d 72 7d 99 ae bb b4 ad b2 b6 b3 27 29 26 35 5a 71 79 82 a7 b9 c2 ba b2 b3 b1 aa 1e 28 26 2f 56 77 83 88 a5 b3 bb b9 b9 bd ba b3 23 2e 27 29 50 7b 8d 92 a1 a9 ae b1 b9 c3 c5 c0 27 2d 22 24 50 81 96 9c a8 a9 aa ad b6 c1 c6 c5 22 24 1c 2b 5e 8c 9b a0 a3 a3 a5 aa b4 bf c8 cc 20 20 22 43 7c 9b 9b 98 98 9a a0 a7 af b6 bd c3 25 24 2e 5b 95 a7 97 8e 9b 9e a3 a7 a7 a4 a5 a8 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 02(3) 32(8) 00(2) -- total 23 bits
[  bloc] fffc 3 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffd4 21 0 0 0 1e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffd4 21 1e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 85 81 7c 77 74 75 78 7a 85 81 7c 77 74 75 78 7a 85 81 7c 77 74 75 78 7a 85 81 7c 77 74 75 78 7a 85 81 7c 77 74 75 78 7a 85 81 7c 77 74 75 78 7a 85 81 7c 77 74 75 78 7a 85 81 7c 77 74 75 78 7a 
* component mcu
[   mcu] 85 85 81 81 7c 7c 77 77 74 74 75 75 78 78 7a 7a 85 85 81 81 7c 7c 77 77 74 74 75 75 78 78 7a 7a 85 85 81 81 7c 7c 77 77 74 74 75 75 78 78 7a 7a 85 85 81 81 7c 7c 77 77 74 74 75 75 78 78 7a 7a 85 85 81 81 7c 7c 77 77 74 74 75 75 78 78 7a 7a 85 85 81 81 7c 7c 77 77 74 74 75 75 78 78 7a 7a 85 85 81 81 7c 7c 77 77 74 74 75 75 78 78 7a 7a 85 85 81 81 7c 7c 77 77 74 74 75 75 78 78 7a 7a 85 85 81 81 7c 7c 77 77 74 74 75 75 78 78 7a 7a 85 85 81 81 7c 7c 77 77 74 74 75 75 78 78 7a 7a 85 85 81 81 7c 7c 77 77 74 74 75 75 78 78 7a 7a 85 85 81 81 7c 7c 77 77 74 74 75 75 78 78 7a 7a 85 85 81 81 7c 7c 77 77 74 74 75 75 78 78 7a 7a 85 85 81 81 7c 7c 77 77 74 74 75 75 78 78 7a 7a 85 85 81 81 7c 7c 77 77 74 74 75 75 78 78 7a 7a 85 85 81 81 7c 7c 77 77 74 74 75 75 78 78 7a 7a 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 41(6) 00(2) -- total 13 bits
[  bloc] 3 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 21 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 21 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 82 83 85 87 87 85 83 82 82 83 85 87 87 85 83 82 82 83 85 87 87 85 83 82 82 83 85 87 87 85 83 82 82 83 85 87 87 85 83 82 82 83 85 87 87 85 83 82 82 83 85 87 87 85 83 82 82 83 85 87 87 85 83 82 
* component mcu
[   mcu] 82 82 83 83 85 85 87 87 87 87 85 85 83 83 82 82 82 82 83 83 85 85 87 87 87 87 85 85 83 83 82 82 82 82 83 83 85 85 87 87 87 87 85 85 83 83 82 82 82 82 83 83 85 85 87 87 87 87 85 85 83 83 82 82 82 82 83 83 85 85 87 87 87 87 85 85 83 83 82 82 82 82 83 83 85 85 87 87 87 87 85 85 83 83 82 82 82 82 83 83 85 85 87 87 87 87 85 85 83 83 82 82 82 82 83 83 85 85 87 87 87 87 85 85 83 83 82 82 82 82 83 83 85 85 87 87 87 87 85 85 83 83 82 82 82 82 83 83 85 85 87 87 87 87 85 85 83 83 82 82 82 82 83 83 85 85 87 87 87 87 85 85 83 83 82 82 82 82 83 83 85 85 87 87 87 87 85 85 83 83 82 82 82 82 83 83 85 85 87 87 87 87 85 85 83 83 82 82 82 82 83 83 85 85 87 87 87 87 85 85 83 83 82 82 82 82 83 83 85 85 87 87 87 87 85 85 83 83 82 82 82 82 83 83 85 85 87 87 87 87 85 85 83 83 82 82 

**************************************************************
*** mcu 111
** component Y
* bloc 0
[ DC/AC] 02(3) / 04(4) 03(3) 02(2) 03(3) 03(3) 01(2) 01(2) 02(2) 03(3) 03(3) 03(3) 02(2) 11(4) 31(6) 02(2) 41(6) 00(4) -- total 94 bits
[  bloc] 25 8 fffc fffd fff9 fffa 1 1 2 7 fffc fff9 fffe 0 ffff 0 0 0 1 3 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 172 38 ffe4 ffe5 ffcf ffdc a 9 10 3f ffd4 ffb3 ffec 0 fff1 0 0 0 e 2a 0 0 0 0 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 172 38 ffdc a fff1 0 0 0 ffe4 ffcf 9 0 0 0 0 0 ffe5 10 ffec 0 0 0 0 0 3f ffb3 e 12 0 0 0 0 ffd4 2a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 9f a2 a4 a8 b1 b6 af a4 a2 a9 ae af b1 b2 ad a5 aa b3 b6 b0 a8 a2 9c 95 b6 b9 b6 ac a2 9c 94 8c bb ba b5 b1 b4 b8 b3 a9 ba ba ba be c9 d2 cf c5 ba bf c1 c0 bf bb ae a1 be c5 c5 b8 a2 8b 72 61 
* bloc 1
[ DC/AC] 02(3) / 06(7) 04(4) 03(3) 04(4) 05(5) 03(3) 03(3) 04(4) 04(4) 02(2) 03(3) 01(2) 02(2) 03(3) 21(5) 12(5) 31(6) 21(5) 01(2) 01(2) 00(4) -- total 137 bits
[  bloc] 28 ffdf f fff9 a 10 5 fffb fff8 9 fffe 7 1 fffe fffc 0 0 1 0 fffe 0 0 0 ffff 0 0 ffff 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 190 ff19 69 ffc1 46 60 32 ffd3 ffc0 51 ffea 4d a ffe8 ffc4 0 0 f 0 ffe4 0 0 0 ffe9 0 0 ffdc 20 ffda 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 190 ff19 60 32 ffc4 0 20 ffda 69 46 ffd3 ffe8 0 ffdc 0 0 ffc1 ffc0 a f 0 0 0 0 51 4d 0 0 0 0 0 0 ffea ffe4 ffe9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] a6 bb b1 ac bf eb d3 dd a4 b4 a7 9f b0 e3 d4 e3 96 a4 9d 97 a6 dd d5 e4 93 a0 9f 9f a8 de d6 dc b2 b2 ad a8 a9 df d8 d7 c6 b5 a5 9c 9a da de da 97 80 74 77 83 d5 e5 e0 51 3d 40 56 73 d3 ea e3 
* bloc 2
[ DC/AC] 06(4) / 06(7) 24(12) 04(4) 03(3) 02(2) 01(2) 02(2) 02(2) 01(2) 01(2) 02(2) 02(2) 01(2) 21(5) 61(7) 01(2) 00(4) -- total 106 bits
[  bloc] 5 36 0 0 fff7 fff3 fffa fffd ffff 2 2 1 1 3 2 1 0 0 1 0 0 0 0 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 32 17a 0 0 ffc1 ffb2 ffc4 ffe5 fff8 12 16 b a 24 1e 19 0 0 e 0 0 0 0 0 0 ffe7 ffdc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 32 17a ffb2 ffc4 1e 19 0 0 0 ffc1 ffe5 24 0 ffdc 0 0 0 fff8 a 0 ffe7 0 0 0 12 b e 0 0 0 0 0 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ac b6 af a1 92 74 56 4e a2 a9 a8 a0 8d 69 4a 44 a4 a3 a8 a8 8c 5f 42 3f b6 ac b4 b5 8d 5a 44 44 c8 b7 be b9 84 52 45 46 cb ba c1 b3 73 47 43 3f c6 ba c5 b0 69 44 45 3a c3 bb cb b2 68 49 4c 3b 
* bloc 3
[ DC/AC] 06(4) / 03(3) 04(4) 04(4) 05(5) 04(4) 03(3) 04(4) 04(4) 03(3) 02(2) 03(3) 03(3) 03(3) 01(2) 12(5) 02(2) 02(2) 01(2) 01(2) 41(6) d1(11) 01(2) 51(7) 00(4) -- total 158 bits
[  bloc] ffcc fff9 d 8 fff0 d fffb b fff7 5 3 fffc 6 fffb 1 0 2 fffe 2 ffff 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 ffff 1 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fdf8 ffcf 5b 48 ff90 4e ffce 63 ffb8 2d 21 ffd4 3c ffc4 f 0 20 ffe2 1c fff2 f 0 0 0 0 19 0 0 0 0 0 0 0 0 0 0 0 0 0 ffd6 36 0 0 0 0 0 ffce 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fdf8 ffcf 4e ffce f 0 0 0 5b ff90 63 ffc4 20 0 0 0 48 ffb8 3c ffe2 19 0 0 0 2d ffd4 1c 0 0 36 0 0 21 fff2 0 0 ffd6 0 0 0 f 0 0 0 ffce 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 4b 41 4c 40 25 53 b6 f0 4c 2d 28 40 37 20 57 ba 35 43 34 2d 35 22 2a 64 29 54 4c 27 2c 3f 39 2e 3e 34 3b 3d 30 35 3b 2b 48 28 33 42 2d 2d 3a 2b 3c 3f 3f 35 2e 37 37 28 36 49 3c 32 40 34 23 33 
* component mcu
[   mcu] 9f a2 a4 a8 b1 b6 af a4 a6 bb b1 ac bf eb d3 dd a2 a9 ae af b1 b2 ad a5 a4 b4 a7 9f b0 e3 d4 e3 aa b3 b6 b0 a8 a2 9c 95 96 a4 9d 97 a6 dd d5 e4 b6 b9 b6 ac a2 9c 94 8c 93 a0 9f 9f a8 de d6 dc bb ba b5 b1 b4 b8 b3 a9 b2 b2 ad a8 a9 df d8 d7 ba ba ba be c9 d2 cf c5 c6 b5 a5 9c 9a da de da ba bf c1 c0 bf bb ae a1 97 80 74 77 83 d5 e5 e0 be c5 c5 b8 a2 8b 72 61 51 3d 40 56 73 d3 ea e3 ac b6 af a1 92 74 56 4e 4b 41 4c 40 25 53 b6 f0 a2 a9 a8 a0 8d 69 4a 44 4c 2d 28 40 37 20 57 ba a4 a3 a8 a8 8c 5f 42 3f 35 43 34 2d 35 22 2a 64 b6 ac b4 b5 8d 5a 44 44 29 54 4c 27 2c 3f 39 2e c8 b7 be b9 84 52 45 46 3e 34 3b 3d 30 35 3b 2b cb ba c1 b3 73 47 43 3f 48 28 33 42 2d 2d 3a 2b c6 ba c5 b0 69 44 45 3a 3c 3f 3f 35 2e 37 37 28 c3 bb cb b2 68 49 4c 3b 36 49 3c 32 40 34 23 33 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 01(2) 01(2) 11(4) 00(2) -- total 17 bits
[  bloc] ffff ffff ffff 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fff5 fff5 fff5 0 d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fff5 fff5 0 0 0 0 0 0 fff5 d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7e 7e 7d 7d 7c 7c 7c 7b 7e 7e 7d 7d 7d 7d 7c 7c 7d 7d 7d 7e 7e 7e 7e 7e 7d 7d 7e 7e 7e 7f 7f 80 7c 7d 7e 7f 7f 80 81 82 7c 7d 7e 7f 80 82 83 83 7c 7c 7e 7f 81 83 84 85 7b 7c 7e 80 82 83 85 86 
* component mcu
[   mcu] 7e 7e 7e 7e 7d 7d 7d 7d 7c 7c 7c 7c 7c 7c 7b 7b 7e 7e 7e 7e 7d 7d 7d 7d 7c 7c 7c 7c 7c 7c 7b 7b 7e 7e 7e 7e 7d 7d 7d 7d 7d 7d 7d 7d 7c 7c 7c 7c 7e 7e 7e 7e 7d 7d 7d 7d 7d 7d 7d 7d 7c 7c 7c 7c 7d 7d 7d 7d 7d 7d 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7d 7d 7d 7d 7d 7d 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7d 7d 7d 7d 7e 7e 7e 7e 7e 7e 7f 7f 7f 7f 80 80 7d 7d 7d 7d 7e 7e 7e 7e 7e 7e 7f 7f 7f 7f 80 80 7c 7c 7d 7d 7e 7e 7f 7f 7f 7f 80 80 81 81 82 82 7c 7c 7d 7d 7e 7e 7f 7f 7f 7f 80 80 81 81 82 82 7c 7c 7d 7d 7e 7e 7f 7f 80 80 82 82 83 83 83 83 7c 7c 7d 7d 7e 7e 7f 7f 80 80 82 82 83 83 83 83 7c 7c 7c 7c 7e 7e 7f 7f 81 81 83 83 84 84 85 85 7c 7c 7c 7c 7e 7e 7f 7f 81 81 83 83 84 84 85 85 7b 7b 7c 7c 7e 7e 80 80 82 82 83 83 85 85 86 86 7b 7b 7c 7c 7e 7e 80 80 82 82 83 83 85 85 86 86 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 01(2) 21(5) 00(2) -- total 15 bits
[  bloc] 1 1 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] b b 0 0 fff3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] b b 0 0 0 0 0 0 0 fff3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 81 81 82 82 82 83 81 81 81 81 82 82 82 82 82 81 81 81 81 81 81 81 83 82 82 82 81 81 80 80 84 84 83 82 81 80 7f 7f 85 84 83 82 81 7f 7e 7e 86 85 84 82 81 7f 7e 7d 86 86 84 82 80 7f 7d 7c 
* component mcu
[   mcu] 80 80 80 80 81 81 81 81 82 82 82 82 82 82 83 83 80 80 80 80 81 81 81 81 82 82 82 82 82 82 83 83 81 81 81 81 81 81 81 81 82 82 82 82 82 82 82 82 81 81 81 81 81 81 81 81 82 82 82 82 82 82 82 82 82 82 81 81 81 81 81 81 81 81 81 81 81 81 81 81 82 82 81 81 81 81 81 81 81 81 81 81 81 81 81 81 83 83 82 82 82 82 82 82 81 81 81 81 80 80 80 80 83 83 82 82 82 82 82 82 81 81 81 81 80 80 80 80 84 84 84 84 83 83 82 82 81 81 80 80 7f 7f 7f 7f 84 84 84 84 83 83 82 82 81 81 80 80 7f 7f 7f 7f 85 85 84 84 83 83 82 82 81 81 7f 7f 7e 7e 7e 7e 85 85 84 84 83 83 82 82 81 81 7f 7f 7e 7e 7e 7e 86 86 85 85 84 84 82 82 81 81 7f 7f 7e 7e 7d 7d 86 86 85 85 84 84 82 82 81 81 7f 7f 7e 7e 7d 7d 86 86 86 86 84 84 82 82 80 80 7f 7f 7d 7d 7c 7c 86 86 86 86 84 84 82 82 80 80 7f 7f 7d 7d 7c 7c 

**************************************************************
*** mcu 112
** component Y
* bloc 0
[ DC/AC] 07(5) / 04(4) 04(4) 03(3) 04(4) 04(4) 03(3) 04(4) 04(4) 03(3) 01(2) 03(3) 03(3) 03(3) 02(2) 01(2) 02(2) 02(2) 02(2) 01(2) 41(6) 01(2) 01(2) 00(4) -- total 138 bits
[  bloc] 43 c fff4 fffa d fff5 6 fff5 b fffc ffff 4 fff9 6 fffd 1 fffd 3 fffd 1 0 0 0 0 1 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 29e 54 ffac ffca 5b ffbe 3c ff9d 58 ffdc fff5 2c ffba 48 ffd3 19 ffd0 2d ffd6 e 0 0 0 0 12 ffe7 24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 29e 54 ffbe 3c ffd3 19 0 0 ffac 5b ff9d 48 ffd0 24 0 0 ffca 58 ffba 2d ffe7 0 0 0 ffdc 2c ffd6 12 0 0 0 0 fff5 e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] da d5 de dd db e0 8c 0 d9 d5 de db d9 e8 b9 52 db d5 dc d8 d4 e9 e3 b2 de d7 da d7 d0 e0 eb de dd d8 da da d5 d9 df de dd dc db dd dd da d7 d8 df e3 de da de dc d7 da e4 ea e0 d5 da da d7 de 
* bloc 1
[ DC/AC] 06(4) / 05(5) 07(8) 04(4) 05(5) 05(5) 01(2) 04(4) 02(2) 04(4) 02(2) 04(4) 13(7) 01(2) 11(4) 03(3) 02(2) 02(2) 02(2) 11(4) 12(5) 51(7) 01(2) 01(2) 21(5) 21(5) 11(4) 81(9) 00(4) -- total 191 bits
[  bloc] 16 ffe3 ffbc fff4 ffe6 17 ffff c 2 b 3 9 0 fffc 1 0 1 fffa fffd 3 fffd 0 ffff 0 fffd 0 0 0 0 0 ffff 1 1 0 0 1 0 0 1 0 ffff 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] dc ff35 fe24 ff94 ff4a 8a fff6 6c 10 63 21 63 0 ffd0 f 0 10 ffa6 ffd6 2a ffd3 0 ffea 0 ffca 0 0 0 0 0 ffdd 20 23 0 0 2d 0 0 28 0 ffca 0 0 0 0 0 0 0 0 ffc3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] dc ff35 8a fff6 f 0 0 0 fe24 ff4a 6c ffd0 10 0 0 0 ff94 10 0 ffa6 0 ffdd 0 0 63 63 ffd6 ffca 20 ffca 0 0 21 2a 0 23 0 0 0 0 ffd3 ffea 0 28 0 0 0 0 0 0 0 0 0 0 0 0 2d 0 0 ffc3 0 0 0 0 
[  idct] 1b 3d 31 24 2f 2a 5f d4 17 1e 21 1e 22 47 96 dd 38 1a 25 31 37 81 d8 e7 a4 4c 29 4b 84 ce e2 ae e3 d6 d1 d3 d1 d0 de f2 e3 e1 d1 d6 ea d7 c6 da c8 d9 da d5 d8 d1 d2 e5 dd db d6 ca c8 da df ce 
* bloc 2
[ DC/AC] 06(4) / 04(4) 04(4) 14(9) 04(4) 03(3) 03(3) 01(2) 21(5) 01(2) 03(3) 03(3) 02(2) 02(2) 11(4) 51(7) 11(4) 01(2) 01(2) 01(2) c1(10) 00(4) -- total 133 bits
[  bloc] 44 fff7 8 0 b fff3 fff9 7 ffff 0 0 ffff ffff 5 fffc fffe 3 0 ffff 0 0 0 0 0 ffff 0 1 ffff ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2a8 ffc1 38 0 4d ffb2 ffba 3f fff8 0 0 fff5 fff6 3c ffc4 ffce 30 0 fff2 0 0 0 0 0 ffee 0 24 ffe0 ffda 25 0 0 0 0 0 0 0 0 0 0 0 0 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2a8 ffc1 ffb2 ffba ffc4 ffce ffe0 ffda 38 4d 3f 3c 30 24 25 22 0 fff8 fff6 0 0 0 0 0 0 fff5 fff2 ffee 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e0 dc e7 e1 e2 de d7 db e1 e0 e2 dc de de d7 d8 d8 e5 dc d8 d9 de d6 d6 bb e6 db db d6 dd d6 d8 93 e3 dc e2 d6 db d6 dc 72 e1 db e8 d5 dc d7 de 62 e2 d5 e6 d5 df d8 dc 5e e3 cf e3 d4 e2 d8 d9 
* bloc 3
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 47 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2c6 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2c6 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] da da d9 d9 d9 d8 d8 d8 da da d9 d9 d9 d8 d8 d8 da da d9 d9 d9 d8 d8 d8 da da d9 d9 d9 d8 d8 d8 da da d9 d9 d9 d8 d8 d8 da da d9 d9 d9 d8 d8 d8 da da d9 d9 d9 d8 d8 d8 da da d9 d9 d9 d8 d8 d8 
* component mcu
[   mcu] da d5 de dd db e0 8c 0 1b 3d 31 24 2f 2a 5f d4 d9 d5 de db d9 e8 b9 52 17 1e 21 1e 22 47 96 dd db d5 dc d8 d4 e9 e3 b2 38 1a 25 31 37 81 d8 e7 de d7 da d7 d0 e0 eb de a4 4c 29 4b 84 ce e2 ae dd d8 da da d5 d9 df de e3 d6 d1 d3 d1 d0 de f2 dd dc db dd dd da d7 d8 e3 e1 d1 d6 ea d7 c6 da df e3 de da de dc d7 da c8 d9 da d5 d8 d1 d2 e5 e4 ea e0 d5 da da d7 de dd db d6 ca c8 da df ce e0 dc e7 e1 e2 de d7 db da da d9 d9 d9 d8 d8 d8 e1 e0 e2 dc de de d7 d8 da da d9 d9 d9 d8 d8 d8 d8 e5 dc d8 d9 de d6 d6 da da d9 d9 d9 d8 d8 d8 bb e6 db db d6 dd d6 d8 da da d9 d9 d9 d8 d8 d8 93 e3 dc e2 d6 db d6 dc da da d9 d9 d9 d8 d8 d8 72 e1 db e8 d5 dc d7 de da da d9 d9 d9 d8 d8 d8 62 e2 d5 e6 d5 df d8 dc da da d9 d9 d9 d8 d8 d8 5e e3 cf e3 d4 e2 d8 d9 da da d9 d9 d9 d8 d8 d8 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 00(2) -- total 5 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 00(2) -- total 5 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 113
** component Y
* bloc 0
[ DC/AC] 03(3) / 01(2) 01(2) 11(4) 01(2) 61(7) 00(4) -- total 32 bits
[  bloc] 43 ffff ffff 0 ffff ffff 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 29e fff9 fff9 0 fff9 fffa 0 0 0 0 0 0 a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 29e fff9 fffa 0 0 0 0 0 fff9 fff9 0 0 0 0 0 0 0 0 a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d1 d1 d0 d1 d2 d4 d5 d7 d0 d0 d1 d2 d3 d4 d5 d5 cf d0 d3 d4 d5 d5 d4 d3 cf d1 d4 d6 d7 d6 d4 d2 d0 d2 d5 d7 d7 d6 d3 d2 d2 d3 d5 d6 d6 d5 d4 d3 d5 d5 d5 d5 d5 d5 d5 d4 d7 d6 d5 d4 d4 d4 d5 d6 
* bloc 1
[ DC/AC] 01(3) / 00(4) -- total 8 bits
[  bloc] 44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2a8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2a8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 
* bloc 2
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2a8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2a8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 
* bloc 3
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2a8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2a8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 
* component mcu
[   mcu] d1 d1 d0 d1 d2 d4 d5 d7 d5 d5 d5 d5 d5 d5 d5 d5 d0 d0 d1 d2 d3 d4 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 cf d0 d3 d4 d5 d5 d4 d3 d5 d5 d5 d5 d5 d5 d5 d5 cf d1 d4 d6 d7 d6 d4 d2 d5 d5 d5 d5 d5 d5 d5 d5 d0 d2 d5 d7 d7 d6 d3 d2 d5 d5 d5 d5 d5 d5 d5 d5 d2 d3 d5 d6 d6 d5 d4 d3 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d4 d5 d5 d5 d5 d5 d5 d5 d5 d7 d6 d5 d4 d4 d4 d5 d6 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 114
** component Y
* bloc 0
[ DC/AC] 05(3) / 00(4) -- total 12 bits
[  bloc] 34 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 208 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 208 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 c1 
* bloc 1
[ DC/AC] 02(3) / 11(4) 21(5) 11(4) 41(6) 00(4) -- total 32 bits
[  bloc] 36 0 ffff 0 0 ffff 0 1 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 21c 0 fff9 0 0 fffa 0 9 0 0 0 0 fff6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 21c 0 fffa 0 0 0 0 0 fff9 0 9 0 0 0 0 0 0 0 fff6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c1 c2 c3 c3 c3 c3 c2 c1 c2 c2 c3 c3 c3 c3 c2 c2 c4 c3 c2 c2 c2 c2 c3 c4 c5 c4 c3 c2 c2 c3 c4 c5 c4 c4 c3 c3 c3 c3 c4 c4 c3 c4 c5 c5 c5 c5 c4 c3 c1 c3 c6 c8 c8 c6 c3 c1 c0 c3 c7 ca ca c7 c3 c0 
* bloc 2
[ DC/AC] 01(3) / 01(2) 01(2) 00(4) -- total 14 bits
[  bloc] 35 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 212 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 212 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c0 c0 c0 c1 c1 c2 c2 c2 c0 c0 c1 c1 c1 c2 c2 c2 c0 c1 c1 c1 c2 c2 c3 c3 c1 c1 c1 c2 c2 c3 c3 c3 c1 c1 c2 c2 c3 c3 c4 c4 c2 c2 c2 c3 c3 c4 c4 c4 c2 c2 c3 c3 c4 c4 c4 c5 c2 c2 c3 c3 c4 c4 c5 c5 
* bloc 3
[ DC/AC] 02(3) / 02(2) 03(3) 02(2) 04(4) 04(4) 04(4) 04(4) 02(2) 03(3) 13(7) 02(2) 04(4) 03(3) 12(5) 02(2) 02(2) 02(2) 32(9) 02(2) 01(2) 01(2) 02(2) 01(2) 02(2) 01(2) 11(4) 61(7) 01(2) 11(4) 11(4) 11(4) 61(7) 00(4) -- total 186 bits
[  bloc] 33 3 fffc 3 8 a fff7 fff5 fffe 5 0 fffb fffe 8 4 0 fffd 2 3 fffe 0 0 0 2 fffe ffff ffff fffe 1 2 1 0 ffff 0 0 0 0 0 0 1 1 0 ffff 0 ffff 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 
[iquant] 1fe 15 ffe4 1b 38 3c ffa6 ff9d fff0 2d 0 ffc9 ffec 60 3c 0 ffd0 1e 2a ffe4 0 0 0 2e ffdc ffe7 ffdc ffc0 26 4a 23 0 ffdd 0 0 0 0 0 0 2a 36 0 ffde 0 ffce 0 32 0 0 0 0 0 0 26 0 0 0 0 0 0 0 0 0 0 
[   izz] 1fe 15 3c ffa6 3c 0 ffc0 26 ffe4 38 ff9d 60 ffd0 ffdc 4a ffde 1b fff0 ffec 1e ffe7 23 0 0 2d ffc9 2a ffdc 0 36 ffce 26 0 ffe4 2e ffdd 2a 0 0 0 0 0 0 0 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ce b3 c3 cf cc b9 d4 c3 b8 d3 d4 b7 c6 df a6 7e c0 d2 c2 b8 cc c7 6f 8d cb c5 b0 c0 c2 83 85 e5 be cf c2 bc ad 67 df ff c1 cf c7 cb b9 67 ff f8 ce c4 bb d8 c3 6c f1 f6 c6 ca bb c8 ad 78 dd ff 
* component mcu
[   mcu] c1 c1 c1 c1 c1 c1 c1 c1 c1 c2 c3 c3 c3 c3 c2 c1 c1 c1 c1 c1 c1 c1 c1 c1 c2 c2 c3 c3 c3 c3 c2 c2 c1 c1 c1 c1 c1 c1 c1 c1 c4 c3 c2 c2 c2 c2 c3 c4 c1 c1 c1 c1 c1 c1 c1 c1 c5 c4 c3 c2 c2 c3 c4 c5 c1 c1 c1 c1 c1 c1 c1 c1 c4 c4 c3 c3 c3 c3 c4 c4 c1 c1 c1 c1 c1 c1 c1 c1 c3 c4 c5 c5 c5 c5 c4 c3 c1 c1 c1 c1 c1 c1 c1 c1 c1 c3 c6 c8 c8 c6 c3 c1 c1 c1 c1 c1 c1 c1 c1 c1 c0 c3 c7 ca ca c7 c3 c0 c0 c0 c0 c1 c1 c2 c2 c2 ce b3 c3 cf cc b9 d4 c3 c0 c0 c1 c1 c1 c2 c2 c2 b8 d3 d4 b7 c6 df a6 7e c0 c1 c1 c1 c2 c2 c3 c3 c0 d2 c2 b8 cc c7 6f 8d c1 c1 c1 c2 c2 c3 c3 c3 cb c5 b0 c0 c2 83 85 e5 c1 c1 c2 c2 c3 c3 c4 c4 be cf c2 bc ad 67 df ff c2 c2 c2 c3 c3 c4 c4 c4 c1 cf c7 cb b9 67 ff f8 c2 c2 c3 c3 c4 c4 c4 c5 ce c4 bb d8 c3 6c f1 f6 c2 c2 c3 c3 c4 c4 c5 c5 c6 ca bb c8 ad 78 dd ff 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 11(4) 00(2) -- total 9 bits
[  bloc] 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 81 81 81 81 81 81 81 81 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 7f 7f 7f 7f 7f 7f 7f 7f 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 
* component mcu
[   mcu] 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 01(2) 01(2) 11(4) 01(2) 00(2) -- total 19 bits
[  bloc] ffff 1 1 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fff5 b b 0 fff3 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fff5 b fff1 0 0 0 0 0 b fff3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7d 7e 81 83 83 82 81 7f 7d 7f 81 83 83 82 80 7f 7d 7f 81 82 82 81 7f 7d 7e 7f 81 82 81 7f 7d 7b 7e 7f 81 81 80 7e 7b 79 7f 80 81 81 7f 7c 79 77 7f 80 81 80 7f 7b 78 76 7f 80 81 80 7e 7b 77 75 
* component mcu
[   mcu] 7d 7d 7e 7e 81 81 83 83 83 83 82 82 81 81 7f 7f 7d 7d 7e 7e 81 81 83 83 83 83 82 82 81 81 7f 7f 7d 7d 7f 7f 81 81 83 83 83 83 82 82 80 80 7f 7f 7d 7d 7f 7f 81 81 83 83 83 83 82 82 80 80 7f 7f 7d 7d 7f 7f 81 81 82 82 82 82 81 81 7f 7f 7d 7d 7d 7d 7f 7f 81 81 82 82 82 82 81 81 7f 7f 7d 7d 7e 7e 7f 7f 81 81 82 82 81 81 7f 7f 7d 7d 7b 7b 7e 7e 7f 7f 81 81 82 82 81 81 7f 7f 7d 7d 7b 7b 7e 7e 7f 7f 81 81 81 81 80 80 7e 7e 7b 7b 79 79 7e 7e 7f 7f 81 81 81 81 80 80 7e 7e 7b 7b 79 79 7f 7f 80 80 81 81 81 81 7f 7f 7c 7c 79 79 77 77 7f 7f 80 80 81 81 81 81 7f 7f 7c 7c 79 79 77 77 7f 7f 80 80 81 81 80 80 7f 7f 7b 7b 78 78 76 76 7f 7f 80 80 81 81 80 80 7f 7f 7b 7b 78 78 76 76 7f 7f 80 80 81 81 80 80 7e 7e 7b 7b 77 77 75 75 7f 7f 80 80 81 81 80 80 7e 7e 7b 7b 77 77 75 75 

**************************************************************
*** mcu 115
** component Y
* bloc 0
[ DC/AC] 01(3) / 04(4) 03(3) 04(4) 03(3) 03(3) 11(4) 04(4) 02(2) 03(3) 01(2) 03(3) 02(2) 21(5) 12(5) 03(3) 11(4) 01(2) 12(5) 81(9) 41(6) 00(4) -- total 129 bits
[  bloc] 32 9 5 fff8 fffb fffc 0 ffff a 2 fffa ffff fffc 2 0 0 ffff 0 fffe 4 0 ffff 1 0 2 0 0 0 0 0 0 0 0 ffff 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1f4 3f 23 ffb8 ffdd ffe8 0 fff7 50 12 ffbe fff5 ffd8 18 0 0 fff0 0 ffe4 38 0 ffe2 16 0 24 0 0 0 0 0 0 0 0 ffde 0 0 0 0 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1f4 3f ffe8 0 0 0 0 0 23 ffdd fff7 18 fff0 0 0 0 ffb8 50 ffd8 0 0 0 0 0 12 fff5 ffe4 24 0 0 0 0 ffbe 38 0 0 0 0 0 0 0 16 ffde 28 0 0 0 0 ffe2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c5 c1 bd c2 cb bf 93 67 c0 cc d2 cc c6 c9 cf d1 be c4 c7 c3 c2 c8 d0 d3 cf c9 c3 c1 c3 c4 c0 ba c8 c7 c4 bf bb bd c8 d3 c2 be c0 c9 cf cd c8 c6 d0 ca cb d4 d3 c1 aa 9c c1 c8 ca b7 8f 70 72 83 
* bloc 1
[ DC/AC] 04(3) / 05(5) 06(7) 04(4) 03(3) 05(5) 04(4) 05(5) 04(4) 04(4) 03(3) 04(4) 03(3) 04(4) 02(2) 13(7) 01(2) 02(2) 02(2) 11(4) 02(2) 13(7) 01(2) 11(4) 11(4) 01(2) 01(2) 01(2) 02(2) 01(2) 21(5) 01(2) 01(2) 21(5) 21(5) 01(2) 01(2) 11(4) 61(7) 01(2) 00(4) -- total 239 bits
[  bloc] 29 ffea ffd6 fff8 5 1c fff7 12 fff5 fff6 4 fff3 fff9 fff8 2 0 4 1 2 2 0 1 fffe 0 5 1 0 ffff 0 ffff ffff ffff ffff fffd 1 0 0 1 ffff ffff 0 0 1 0 0 1 1 1 0 ffff 0 0 0 0 0 0 ffff ffff 0 0 0 0 0 0 
[iquant] 19a ff66 feda ffb8 23 a8 ffa6 a2 ffa8 ffa6 2c ff71 ffba ffa0 1e 0 40 f 1c 1c 0 1e ffd4 0 5a 19 0 ffe0 0 ffdb ffdd ffe0 ffdd ff9a 28 0 0 30 ffd8 ffd6 0 0 22 0 0 44 32 36 0 ffc3 0 0 0 0 0 0 ffb5 ffbb 0 0 0 0 0 0 
[   izz] 19a ff66 a8 ffa6 1e 0 ffe0 0 feda 23 a2 ffa0 40 0 ffdb 22 ffb8 ffa8 ffba f 19 ffdd 0 0 ffa6 ff71 1c 5a ffe0 0 0 0 2c 1c 0 ffdd ffd6 44 0 0 0 ffd4 ff9a ffd8 32 0 0 0 1e 28 30 36 0 ffb5 0 0 0 0 0 ffc3 ffbb 0 0 0 
[  idct] 4b 51 3f 49 5b 47 b7 fa 9e 7a 54 59 50 2f a5 f6 c7 f4 bb 89 7e 44 8c ff db b0 d1 ee 94 6b cc f4 c6 d7 d6 91 51 bb ff ee d3 b6 5a 6f df ff e9 ff 4f 7d bd f9 f5 fe f0 fb cf ec f0 f7 f1 ff ef ed 
* bloc 2
[ DC/AC] 06(4) / 04(4) 05(5) 04(4) 05(5) 02(2) 02(2) 02(2) 04(4) 04(4) 02(2) 01(2) 03(3) 41(6) 03(3) 02(2) 11(4) 02(2) 02(2) 01(2) 82(15) 01(2) 21(5) 00(4) -- total 150 bits
[  bloc] 51 fff7 ffeb fff2 fff0 2 2 2 fff7 fff8 fffd ffff 6 0 0 0 0 1 5 3 0 1 2 3 1 0 0 0 0 0 0 0 0 2 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 32a ffc1 ff6d ff82 ff90 c 14 12 ffb8 ffb8 ffdf fff5 3c 0 0 0 0 f 46 2a 0 1e 2c 45 12 0 0 0 0 0 0 0 0 44 28 0 0 30 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 32a ffc1 c 14 0 0 0 0 ff6d ff90 12 0 0 0 0 0 ff82 ffb8 3c f 0 0 0 0 ffb8 fff5 46 12 0 0 0 0 ffdf 2a 45 0 0 0 0 0 0 2c 44 0 0 0 0 0 1e 28 30 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c5 9e 72 64 80 b4 e5 ff 6c 83 ab d7 f6 ff f6 eb d7 e4 f6 ff ff ff f9 f5 ff ff ff f9 f1 eb ea eb ef f1 f5 fa fb f6 eb e3 ff ff f4 f1 f5 f8 f6 f1 f4 ed e8 eb f2 f5 f2 ec ff fa f2 ee ef f0 ef ed 
* bloc 3
[ DC/AC] 03(3) / 03(3) 03(3) 01(2) 01(2) 01(2) 11(4) 02(2) 01(2) 01(2) 01(2) 02(2) 01(2) 31(6) 02(2) 01(2) 00(4) -- total 70 bits
[  bloc] 56 4 6 ffff ffff ffff 0 ffff 2 1 1 1 2 1 0 0 0 ffff fffe ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 35c 1c 2a fff7 fff9 fffa 0 fff7 10 9 b b 14 c 0 0 0 fff1 ffe4 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 35c 1c fffa 0 0 0 0 0 2a fff9 fff7 c 0 0 0 0 fff7 10 14 fff1 0 0 0 0 9 b ffe4 0 0 0 0 0 b fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f6 f8 fa fa f7 f1 ed ea f7 f5 f2 f0 ee ec ea e8 f5 f0 ea ea ec ee ed eb ed eb ea ee f4 f5 f1 ed e8 ea ef f5 f8 f4 ea e2 e9 ed f1 f2 ee e6 dd d7 ec ee ed e7 de d9 da dd ee ed e8 dd d3 d5 e1 ed 
* component mcu
[   mcu] c5 c1 bd c2 cb bf 93 67 4b 51 3f 49 5b 47 b7 fa c0 cc d2 cc c6 c9 cf d1 9e 7a 54 59 50 2f a5 f6 be c4 c7 c3 c2 c8 d0 d3 c7 f4 bb 89 7e 44 8c ff cf c9 c3 c1 c3 c4 c0 ba db b0 d1 ee 94 6b cc f4 c8 c7 c4 bf bb bd c8 d3 c6 d7 d6 91 51 bb ff ee c2 be c0 c9 cf cd c8 c6 d3 b6 5a 6f df ff e9 ff d0 ca cb d4 d3 c1 aa 9c 4f 7d bd f9 f5 fe f0 fb c1 c8 ca b7 8f 70 72 83 cf ec f0 f7 f1 ff ef ed c5 9e 72 64 80 b4 e5 ff f6 f8 fa fa f7 f1 ed ea 6c 83 ab d7 f6 ff f6 eb f7 f5 f2 f0 ee ec ea e8 d7 e4 f6 ff ff ff f9 f5 f5 f0 ea ea ec ee ed eb ff ff ff f9 f1 eb ea eb ed eb ea ee f4 f5 f1 ed ef f1 f5 fa fb f6 eb e3 e8 ea ef f5 f8 f4 ea e2 ff ff f4 f1 f5 f8 f6 f1 e9 ed f1 f2 ee e6 dd d7 f4 ed e8 eb f2 f5 f2 ec ec ee ed e7 de d9 da dd ff fa f2 ee ef f0 ef ed ee ed e8 dd d3 d5 e1 ed 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 02(3) 03(4) 01(2) 01(2) 21(5) 00(2) -- total 32 bits
[  bloc] fffa 3 4 ffff ffff 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffbe 21 2c fff1 fff3 0 0 fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffbe 21 0 0 0 0 0 0 2c fff3 fff0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7c 7e 80 81 80 7d 79 77 7d 7f 80 81 80 7d 79 77 7f 80 80 80 7e 7c 79 77 80 80 7f 7d 7b 79 77 76 80 7e 7c 79 77 75 74 73 7e 7c 78 74 71 6f 6f 6f 7c 79 74 6f 6c 6a 6a 6b 7a 77 71 6c 68 67 68 68 
* component mcu
[   mcu] 7c 7c 7e 7e 80 80 81 81 80 80 7d 7d 79 79 77 77 7c 7c 7e 7e 80 80 81 81 80 80 7d 7d 79 79 77 77 7d 7d 7f 7f 80 80 81 81 80 80 7d 7d 79 79 77 77 7d 7d 7f 7f 80 80 81 81 80 80 7d 7d 79 79 77 77 7f 7f 80 80 80 80 80 80 7e 7e 7c 7c 79 79 77 77 7f 7f 80 80 80 80 80 80 7e 7e 7c 7c 79 79 77 77 80 80 80 80 7f 7f 7d 7d 7b 7b 79 79 77 77 76 76 80 80 80 80 7f 7f 7d 7d 7b 7b 79 79 77 77 76 76 80 80 7e 7e 7c 7c 79 79 77 77 75 75 74 74 73 73 80 80 7e 7e 7c 7c 79 79 77 77 75 75 74 74 73 73 7e 7e 7c 7c 78 78 74 74 71 71 6f 6f 6f 6f 6f 6f 7e 7e 7c 7c 78 78 74 74 71 71 6f 6f 6f 6f 6f 6f 7c 7c 79 79 74 74 6f 6f 6c 6c 6a 6a 6a 6a 6b 6b 7c 7c 79 79 74 74 6f 6f 6c 6c 6a 6a 6a 6a 6b 6b 7a 7a 77 77 71 71 6c 6c 68 68 67 67 68 68 68 68 7a 7a 77 77 71 71 6c 6c 68 68 67 67 68 68 68 68 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 13(8) 12(6) 01(2) 22(8) 01(2) 00(2) -- total 41 bits
[  bloc] fffd 0 fffb 0 3 1 0 0 2 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffdf 0 ffc9 0 27 f 0 0 20 ffe3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffdf 0 f 0 0 0 0 0 ffc9 27 0 0 0 0 0 0 0 20 0 0 0 0 0 0 ffe3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 81 7d 76 6f 68 64 61 60 82 7f 7a 75 70 6e 6d 6c 80 7e 7c 79 79 79 7b 7c 7a 79 79 79 7b 7f 82 85 74 74 75 77 7a 7f 84 86 76 76 77 78 7b 80 84 87 80 80 7f 80 82 85 88 8a 8a 89 87 87 88 8a 8d 8e 
* component mcu
[   mcu] 81 81 7d 7d 76 76 6f 6f 68 68 64 64 61 61 60 60 81 81 7d 7d 76 76 6f 6f 68 68 64 64 61 61 60 60 82 82 7f 7f 7a 7a 75 75 70 70 6e 6e 6d 6d 6c 6c 82 82 7f 7f 7a 7a 75 75 70 70 6e 6e 6d 6d 6c 6c 80 80 7e 7e 7c 7c 79 79 79 79 79 79 7b 7b 7c 7c 80 80 7e 7e 7c 7c 79 79 79 79 79 79 7b 7b 7c 7c 7a 7a 79 79 79 79 79 79 7b 7b 7f 7f 82 82 85 85 7a 7a 79 79 79 79 79 79 7b 7b 7f 7f 82 82 85 85 74 74 74 74 75 75 77 77 7a 7a 7f 7f 84 84 86 86 74 74 74 74 75 75 77 77 7a 7a 7f 7f 84 84 86 86 76 76 76 76 77 77 78 78 7b 7b 80 80 84 84 87 87 76 76 76 76 77 77 78 78 7b 7b 80 80 84 84 87 87 80 80 80 80 7f 7f 80 80 82 82 85 85 88 88 8a 8a 80 80 80 80 7f 7f 80 80 82 82 85 85 88 88 8a 8a 8a 8a 89 89 87 87 87 87 88 88 8a 8a 8d 8d 8e 8e 8a 8a 89 89 87 87 87 87 88 88 8a 8a 8d 8d 8e 8e 

**************************************************************
*** mcu 116
** component Y
* bloc 0
[ DC/AC] 01(3) / 02(2) 03(3) 02(2) 01(2) 03(3) 01(2) 02(2) 01(2) 01(2) 12(5) 02(2) 01(2) 21(5) 01(2) 01(2) 01(2) 41(6) 01(2) 11(4) 00(4) -- total 88 bits
[  bloc] 57 2 4 fffe 1 7 1 3 1 1 0 fffe fffe ffff 0 0 1 1 1 1 0 0 0 0 ffff ffff 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 366 e 1c ffee 7 2a a 1b 8 9 0 ffea ffec fff4 0 0 10 f e e 0 0 0 0 ffee ffe7 0 ffe0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 366 e 2a a 0 0 ffe0 0 1c 7 1b fff4 10 0 0 0 ffee 8 ffec f ffe7 0 0 0 9 ffea e ffee 0 0 0 0 0 e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] fb ff eb e7 e4 e4 f8 f5 fc fa e6 e8 e9 e5 f5 f3 ff f9 e3 eb ec e3 f1 f1 ff fa e5 ed eb de ef f6 f9 f7 e5 ec e8 df f6 ff ea f0 e2 e7 e7 e6 fb fc e4 ef e1 e2 e8 ec f4 e0 e8 f3 e2 e0 ea ee e7 c1 
* bloc 1
[ DC/AC] 06(4) / 06(7) 04(4) 03(3) 04(4) 04(4) 04(4) 02(2) 03(3) 11(4) 02(2) 02(2) 04(4) 04(4) 14(9) 03(3) 02(2) 02(2) 01(2) 11(4) 01(2) 01(2) 02(2) 01(2) 01(2) 01(2) 01(2) 12(5) 11(4) 41(6) 41(6) 91(9) 00(4) -- total 197 bits
[  bloc] 19 ffd9 c 5 f fff7 a 2 fffa 0 ffff 2 2 fff5 e 0 8 fffb fffe 2 1 0 ffff ffff 1 fffe 1 1 1 1 0 fffe 0 1 0 0 0 0 ffff 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 
[iquant] fa feef 54 2d 69 ffca 64 12 ffd0 0 fff5 16 14 ff7c d2 0 80 ffb5 ffe4 1c f 0 ffea ffe9 12 ffce 24 20 26 25 0 ffc0 0 22 0 0 0 0 ffd8 0 0 0 0 23 0 0 0 0 0 0 0 0 0 26 0 0 0 0 0 0 0 0 0 0 
[   izz] fa feef ffca 64 d2 0 20 26 54 69 12 ff7c 80 24 25 0 2d ffd0 14 ffb5 ffce 0 0 23 0 16 ffe4 12 ffc0 0 0 26 fff5 1c ffe9 0 0 0 0 0 f ffea 22 ffd8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] a7 61 cd d2 d5 7f ac ff b8 4e 8f d7 de 92 97 f8 bd 45 5f d6 d2 94 8c ff b2 47 4e c3 d4 a2 84 d9 9d 47 48 9b ec ca 8e 81 7b 4c 50 74 e3 dd c2 99 5f 4f 54 6a cf d9 e5 d7 57 49 46 76 d8 dd d4 c5 
* bloc 2
[ DC/AC] 03(3) / 06(7) 06(7) 03(3) 03(3) 04(4) 03(3) 05(5) 05(5) 03(3) 02(2) 02(2) 03(3) 03(3) 22(8) 03(3) 03(3) 02(2) 31(6) 02(2) 02(2) 41(6) 02(2) 01(2) 01(2) 41(6) 01(2) 01(2) a1(9) 00(4) -- total 189 bits
[  bloc] 1d 32 2f fffa fffb fff6 4 ffee fff0 4 fffe 3 5 4 0 0 fffd 6 5 fffe 0 0 0 ffff fffd fffe 0 0 0 0 1 fffe ffff 1 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 122 15e 149 ffca ffdd ffc4 28 ff5e ff80 24 ffea 21 32 30 0 0 ffd0 5a 46 ffe4 0 0 0 ffe9 ffca ffce 0 0 0 0 23 ffc0 ffdd 22 0 0 0 0 28 2a 36 0 0 0 0 0 0 0 0 0 0 ffc0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 122 15e ffc4 28 0 0 0 0 149 ffdd ff5e 30 ffd0 0 0 0 ffca ff80 32 5a ffce 23 0 0 24 21 46 ffca ffc0 36 0 0 ffea ffe4 ffe9 ffdd 2a 0 0 0 0 0 22 28 0 ffc0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e3 e8 ea d6 da ff dd 77 e4 df f6 f9 e8 ee bd 4f e8 f2 da e5 ff cc 68 50 df f1 d7 df ee 86 33 65 df dc fb ec 88 44 4c 5a f4 e6 d5 96 49 48 60 4e e2 c3 76 42 4e 59 4e 50 a6 62 47 5b 57 43 43 4c 
* bloc 3
[ DC/AC] 03(3) / 06(7) 04(4) 03(3) 03(3) 05(5) 03(3) 03(3) 02(2) 01(2) 01(2) 02(2) 02(2) 04(4) 02(2) 22(8) 01(2) 01(2) 41(6) 01(2) 02(2) 01(2) 11(4) 11(4) 91(9) 11(4) 00(4) -- total 153 bits
[  bloc] 18 ffc2 fff3 4 fff9 ffeb 7 7 3 ffff 1 fffe fffe 8 3 0 0 fffd ffff 1 0 0 0 0 1 ffff fffe ffff 0 ffff 0 1 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] f0 fe4e ffa5 24 ffcf ff82 46 3f 18 fff7 b ffea ffec 60 2d 0 0 ffd3 fff2 e 0 0 0 0 12 ffe7 ffb8 ffe0 0 ffdb 0 20 0 0 0 0 0 0 0 0 0 2b 0 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] f0 fe4e ff82 46 2d 0 ffe0 0 ffa5 ffcf 3f 60 0 ffb8 ffdb 0 24 18 ffec ffd3 ffe7 0 2b 23 fff7 ffea fff2 12 20 0 0 0 b e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 48 4d 46 72 e1 d8 cd cf 42 54 40 72 d2 d5 d4 cd 45 5d 3b 7e c5 d2 da ca 4f 5d 3a 98 c8 d1 db c8 51 4d 44 b3 d3 d2 d9 cc 4b 40 68 c6 d7 d2 d9 d2 4e 4c a6 d4 d0 d0 da d3 57 62 db dd c8 cf da d1 
* component mcu
[   mcu] fb ff eb e7 e4 e4 f8 f5 a7 61 cd d2 d5 7f ac ff fc fa e6 e8 e9 e5 f5 f3 b8 4e 8f d7 de 92 97 f8 ff f9 e3 eb ec e3 f1 f1 bd 45 5f d6 d2 94 8c ff ff fa e5 ed eb de ef f6 b2 47 4e c3 d4 a2 84 d9 f9 f7 e5 ec e8 df f6 ff 9d 47 48 9b ec ca 8e 81 ea f0 e2 e7 e7 e6 fb fc 7b 4c 50 74 e3 dd c2 99 e4 ef e1 e2 e8 ec f4 e0 5f 4f 54 6a cf d9 e5 d7 e8 f3 e2 e0 ea ee e7 c1 57 49 46 76 d8 dd d4 c5 e3 e8 ea d6 da ff dd 77 48 4d 46 72 e1 d8 cd cf e4 df f6 f9 e8 ee bd 4f 42 54 40 72 d2 d5 d4 cd e8 f2 da e5 ff cc 68 50 45 5d 3b 7e c5 d2 da ca df f1 d7 df ee 86 33 65 4f 5d 3a 98 c8 d1 db c8 df dc fb ec 88 44 4c 5a 51 4d 44 b3 d3 d2 d9 cc f4 e6 d5 96 49 48 60 4e 4b 40 68 c6 d7 d2 d9 d2 e2 c3 76 42 4e 59 4e 50 4e 4c a6 d4 d0 d0 da d3 a6 62 47 5b 57 43 43 4c 57 62 db dd c8 cf da d1 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 03(4) 02(3) 11(4) 01(2) 21(5) 00(2) -- total 31 bits
[  bloc] fff9 fffb fffe 0 ffff 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffb3 ffc9 ffea 0 fff3 f 0 0 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffb3 ffc9 f 0 0 0 0 0 ffea fff3 0 0 0 0 0 0 0 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 6c 6c 6c 6e 72 77 7b 7e 6b 6b 6c 6f 73 78 7d 80 6a 6a 6c 6f 74 7a 80 83 6a 6b 6d 70 76 7c 82 86 6d 6d 6f 72 77 7d 83 86 72 72 72 74 78 7d 81 84 77 76 76 76 78 7c 7f 81 7a 79 78 77 78 7b 7e 7f 
* component mcu
[   mcu] 6c 6c 6c 6c 6c 6c 6e 6e 72 72 77 77 7b 7b 7e 7e 6c 6c 6c 6c 6c 6c 6e 6e 72 72 77 77 7b 7b 7e 7e 6b 6b 6b 6b 6c 6c 6f 6f 73 73 78 78 7d 7d 80 80 6b 6b 6b 6b 6c 6c 6f 6f 73 73 78 78 7d 7d 80 80 6a 6a 6a 6a 6c 6c 6f 6f 74 74 7a 7a 80 80 83 83 6a 6a 6a 6a 6c 6c 6f 6f 74 74 7a 7a 80 80 83 83 6a 6a 6b 6b 6d 6d 70 70 76 76 7c 7c 82 82 86 86 6a 6a 6b 6b 6d 6d 70 70 76 76 7c 7c 82 82 86 86 6d 6d 6d 6d 6f 6f 72 72 77 77 7d 7d 83 83 86 86 6d 6d 6d 6d 6f 6f 72 72 77 77 7d 7d 83 83 86 86 72 72 72 72 72 72 74 74 78 78 7d 7d 81 81 84 84 72 72 72 72 72 72 74 74 78 78 7d 7d 81 81 84 84 77 77 76 76 76 76 76 76 78 78 7c 7c 7f 7f 81 81 77 77 76 76 76 76 76 76 78 78 7c 7c 7f 7f 81 81 7a 7a 79 79 78 78 77 77 78 78 7b 7b 7e 7e 7f 7f 7a 7a 79 79 78 78 77 77 78 78 7b 7b 7e 7e 7f 7f 
** component Cr
* bloc 0
[ DC/AC] 03(3) / 02(3) 03(4) 01(2) 03(4) 03(4) 01(2) 03(4) 02(3) 41(6) 11(4) 11(4) 00(2) -- total 69 bits
[  bloc] fff6 3 5 ffff 4 6 ffff fffc fffe 0 0 0 0 ffff 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff92 21 37 fff1 34 5a ffe3 ffc0 ffe0 0 0 0 0 ffd7 0 3d 0 3d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff92 21 5a ffe3 0 3d 0 0 37 34 ffc0 ffd7 0 0 0 0 fff1 ffe0 0 3d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 8a 78 83 85 6d 70 7a 69 89 7d 8a 87 67 67 78 6f 87 81 91 88 5d 5b 75 77 86 82 91 83 53 52 75 7f 87 7c 84 76 4d 53 78 82 88 6f 6d 63 4b 5c 80 82 8a 61 53 50 4c 69 87 7e 8b 58 42 45 4d 73 8d 7c 
* component mcu
[   mcu] 8a 8a 78 78 83 83 85 85 6d 6d 70 70 7a 7a 69 69 8a 8a 78 78 83 83 85 85 6d 6d 70 70 7a 7a 69 69 89 89 7d 7d 8a 8a 87 87 67 67 67 67 78 78 6f 6f 89 89 7d 7d 8a 8a 87 87 67 67 67 67 78 78 6f 6f 87 87 81 81 91 91 88 88 5d 5d 5b 5b 75 75 77 77 87 87 81 81 91 91 88 88 5d 5d 5b 5b 75 75 77 77 86 86 82 82 91 91 83 83 53 53 52 52 75 75 7f 7f 86 86 82 82 91 91 83 83 53 53 52 52 75 75 7f 7f 87 87 7c 7c 84 84 76 76 4d 4d 53 53 78 78 82 82 87 87 7c 7c 84 84 76 76 4d 4d 53 53 78 78 82 82 88 88 6f 6f 6d 6d 63 63 4b 4b 5c 5c 80 80 82 82 88 88 6f 6f 6d 6d 63 63 4b 4b 5c 5c 80 80 82 82 8a 8a 61 61 53 53 50 50 4c 4c 69 69 87 87 7e 7e 8a 8a 61 61 53 53 50 50 4c 4c 69 69 87 87 7e 7e 8b 8b 58 58 42 42 45 45 4d 4d 73 73 8d 8d 7c 7c 8b 8b 58 58 42 42 45 45 4d 4d 73 73 8d 8d 7c 7c 

**************************************************************
*** mcu 117
** component Y
* bloc 0
[ DC/AC] 04(3) / 06(7) 06(7) 03(3) 03(3) 03(3) 04(4) 04(4) 02(2) 04(4) 04(4) 02(2) 04(4) 12(5) 01(2) 02(2) 13(7) 03(3) 01(2) 02(2) 01(2) 02(2) 02(2) 01(2) 01(2) 02(2) 11(4) 11(4) 11(4) 01(2) 01(2) 01(2) 11(4) 31(6) 00(4) -- total 197 bits
[  bloc] 22 24 3a fff9 fffc fffc 8 fff5 fffd fff8 a fffe b 0 fffe 1 fffd 0 fffc 5 ffff fffe ffff fffe fffd 1 1 fffe 0 ffff 0 1 0 1 ffff 1 1 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 154 fc 196 ffc1 ffe4 ffe8 50 ff9d ffe8 ffb8 6e ffea 6e 0 ffe2 19 ffd0 0 ffc8 46 fff1 ffc4 ffea ffd2 ffca 19 24 ffc0 0 ffdb 0 20 0 22 ffd8 2d 39 0 28 0 0 0 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 154 fc ffe8 50 ffe2 19 ffc0 0 196 ffe4 ff9d 0 ffd0 24 ffdb 22 ffc1 ffe8 6e 0 19 0 0 0 ffb8 ffea ffc8 ffca 20 0 0 0 6e 46 ffd2 0 0 0 0 0 fff1 ffea 22 28 0 0 0 0 ffc4 ffd8 0 0 0 0 0 0 2d 39 0 0 0 0 0 0 
[  idct] fd ff f2 ff f6 c8 ea 97 ef ff ef ec e1 c9 ec 95 fa fc d2 c7 d3 d6 e1 74 f4 fc dd e0 e7 dc c4 59 da f9 f7 fd d3 99 71 37 62 69 5a 73 64 51 4c 4d cc 9c 4b 4a 46 4f 49 54 e0 b3 5d 4f 45 51 47 53 
* bloc 1
[ DC/AC] 04(3) / 06(7) 04(4) 02(2) 03(3) 06(7) 04(4) 03(3) 02(2) 01(2) 11(4) 02(2) 03(3) 02(2) 03(3) 02(2) 02(2) 01(2) 01(2) 31(6) 31(6) 01(2) 11(4) 00(4) -- total 137 bits
[  bloc] 18 ffd0 fff7 2 7 ffce a fff9 fffd 1 0 ffff 3 5 3 4 fffe fffe 1 1 0 0 0 ffff 0 0 0 ffff ffff 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] f0 feb0 ffc1 12 31 fed4 64 ffc1 ffe8 9 0 fff5 1e 3c 2d 64 ffe0 ffe2 e e 0 0 0 ffe9 0 0 0 ffe0 ffda 0 ffdd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] f0 feb0 fed4 64 2d 64 ffe0 ffda ffc1 31 ffc1 3c ffe0 0 0 0 12 ffe8 1e ffe2 0 ffdd 0 0 9 fff5 e 0 0 0 0 0 0 e ffe9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 41 4e 70 ca dd e4 bb 76 46 47 6b c9 d7 e2 bf 74 4b 3f 6c d3 d7 df bf 69 50 3c 73 e2 db df c1 65 55 3e 74 e3 d8 dd ce 83 57 45 72 d8 d0 da df b6 52 4e 77 d6 d1 d4 e0 d4 4b 55 81 dd d8 d1 d7 d7 
* bloc 2
[ DC/AC] 05(3) / 05(5) 06(7) 05(5) 05(5) 04(4) 01(2) 04(4) 03(3) 13(7) 02(2) 03(3) 01(2) 01(2) 01(2) 01(2) 02(2) 01(2) 03(3) 02(2) 11(4) 12(5) 71(8) 11(4) 01(2) 00(4) -- total 158 bits
[  bloc] 2a 13 ffd4 fff0 16 c 1 8 7 0 6 fffe 4 1 ffff ffff ffff 2 1 fffc 2 0 ffff 0 2 0 0 0 0 0 0 0 1 0 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1a4 85 fecc ff70 9a 48 a 48 38 0 42 ffea 28 c fff1 ffe7 fff0 1e e ffc8 1e 0 ffea 0 24 0 0 0 0 0 0 0 23 0 28 ffd3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1a4 85 48 a fff1 ffe7 0 0 fecc 9a 48 c fff0 0 0 0 ff70 38 28 1e 0 0 0 0 0 ffea e 24 0 0 0 0 42 ffc8 0 23 0 0 0 0 1e ffea 0 0 0 0 0 0 0 28 0 0 0 0 0 0 ffd3 0 0 0 0 0 0 0 
[  idct] e2 b8 6e 3f 4b 5e 54 46 cc c2 93 5e 4a 47 47 4d cc d7 c0 91 70 5f 60 6e d6 e2 da cd d0 d2 d3 db cc d0 c8 c7 d8 df d9 da e4 e9 df d6 d9 d4 cd d3 c6 ce cc cb d3 d3 d4 e0 dd dd d3 d3 df dd d5 da 
* bloc 3
[ DC/AC] 05(3) / 04(4) 04(4) 04(4) 05(5) 04(4) 03(3) 04(4) 04(4) 03(3) 13(7) 03(3) 02(2) 01(2) 21(5) 01(2) 11(4) 11(4) 01(2) 61(7) 01(2) 01(2) 01(2) 51(7) 00(4) -- total 152 bits
[  bloc] 3e fff1 fff1 fff8 ffee fff5 fffc fff7 fff6 fffb 0 fffc fffb fffd ffff 0 0 ffff ffff 0 1 0 1 1 0 0 0 0 0 0 1 1 1 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 26c ff97 ff97 ffb8 ff82 ffbe ffd8 ffaf ffb0 ffd3 0 ffd4 ffce ffdc fff1 0 0 fff1 fff2 0 f 0 16 17 0 0 0 0 0 0 23 20 23 22 0 0 0 0 0 2a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 26c ff97 ffbe ffd8 fff1 0 0 0 ff97 ff82 ffaf ffdc 0 0 0 0 ffb8 ffb0 ffce fff1 0 23 0 0 ffd3 ffd4 fff2 0 20 0 0 0 0 0 17 23 2a 0 0 0 f 16 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 41 51 96 d4 d5 cb d7 df 3f 82 c9 de d5 da dc ce 94 cf ea d7 d0 dd de d4 e5 eb d9 ce db d8 d4 e4 d6 d3 c8 d4 e8 d9 cc e1 c2 d4 db d7 d7 d5 d4 db d6 e1 e7 d7 c8 d4 e0 d8 df d1 d8 dd d5 de e3 cf 
* component mcu
[   mcu] fd ff f2 ff f6 c8 ea 97 41 4e 70 ca dd e4 bb 76 ef ff ef ec e1 c9 ec 95 46 47 6b c9 d7 e2 bf 74 fa fc d2 c7 d3 d6 e1 74 4b 3f 6c d3 d7 df bf 69 f4 fc dd e0 e7 dc c4 59 50 3c 73 e2 db df c1 65 da f9 f7 fd d3 99 71 37 55 3e 74 e3 d8 dd ce 83 62 69 5a 73 64 51 4c 4d 57 45 72 d8 d0 da df b6 cc 9c 4b 4a 46 4f 49 54 52 4e 77 d6 d1 d4 e0 d4 e0 b3 5d 4f 45 51 47 53 4b 55 81 dd d8 d1 d7 d7 e2 b8 6e 3f 4b 5e 54 46 41 51 96 d4 d5 cb d7 df cc c2 93 5e 4a 47 47 4d 3f 82 c9 de d5 da dc ce cc d7 c0 91 70 5f 60 6e 94 cf ea d7 d0 dd de d4 d6 e2 da cd d0 d2 d3 db e5 eb d9 ce db d8 d4 e4 cc d0 c8 c7 d8 df d9 da d6 d3 c8 d4 e8 d9 cc e1 e4 e9 df d6 d9 d4 cd d3 c2 d4 db d7 d7 d5 d4 db c6 ce cc cb d3 d3 d4 e0 d6 e1 e7 d7 c8 d4 e0 d8 dd dd d3 d3 df dd d5 da df d1 d8 dd d5 de e3 cf 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 01(2) 01(2) 11(4) 01(2) 00(2) -- total 22 bits
[  bloc] fffd ffff ffff 0 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffdf fff5 fff5 0 fff3 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffdf fff5 f 0 0 0 0 0 fff5 fff3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 77 77 76 77 78 7c 7f 81 78 77 77 77 79 7c 7f 81 7a 79 78 78 79 7c 7f 81 7b 7a 79 79 7a 7c 7f 80 7d 7c 7b 7a 7a 7c 7e 80 7f 7e 7c 7a 7b 7c 7e 80 81 7f 7d 7b 7b 7c 7e 7f 81 80 7d 7c 7b 7c 7e 7f 
* component mcu
[   mcu] 77 77 77 77 76 76 77 77 78 78 7c 7c 7f 7f 81 81 77 77 77 77 76 76 77 77 78 78 7c 7c 7f 7f 81 81 78 78 77 77 77 77 77 77 79 79 7c 7c 7f 7f 81 81 78 78 77 77 77 77 77 77 79 79 7c 7c 7f 7f 81 81 7a 7a 79 79 78 78 78 78 79 79 7c 7c 7f 7f 81 81 7a 7a 79 79 78 78 78 78 79 79 7c 7c 7f 7f 81 81 7b 7b 7a 7a 79 79 79 79 7a 7a 7c 7c 7f 7f 80 80 7b 7b 7a 7a 79 79 79 79 7a 7a 7c 7c 7f 7f 80 80 7d 7d 7c 7c 7b 7b 7a 7a 7a 7a 7c 7c 7e 7e 80 80 7d 7d 7c 7c 7b 7b 7a 7a 7a 7a 7c 7c 7e 7e 80 80 7f 7f 7e 7e 7c 7c 7a 7a 7b 7b 7c 7c 7e 7e 80 80 7f 7f 7e 7e 7c 7c 7a 7a 7b 7b 7c 7c 7e 7e 80 80 81 81 7f 7f 7d 7d 7b 7b 7b 7b 7c 7c 7e 7e 7f 7f 81 81 7f 7f 7d 7d 7b 7b 7b 7b 7c 7c 7e 7e 7f 7f 81 81 80 80 7d 7d 7c 7c 7b 7b 7c 7c 7e 7e 7f 7f 81 81 80 80 7d 7d 7c 7c 7b 7b 7c 7c 7e 7e 7f 7f 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 01(2) 03(4) 03(4) 01(2) 03(4) 12(6) 02(3) 01(2) 21(5) 41(6) 00(2) -- total 60 bits
[  bloc] fff6 ffff fffc 4 1 5 0 2 3 1 0 0 ffff 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff92 fff5 ffd4 3c d 4b 0 20 30 1d 0 0 ffdd 0 0 0 0 ffc3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff92 fff5 4b 0 0 0 0 0 ffd4 d 20 0 0 0 0 0 3c 30 ffdd ffc3 0 0 0 0 1d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 85 8b 88 77 62 5f 71 84 7f 7b 71 64 5b 60 70 7e 78 68 54 4d 56 65 72 78 79 60 47 45 59 70 7a 7a 7d 66 50 50 65 7b 83 81 7f 74 69 67 71 7d 84 86 7c 80 82 7e 77 77 7e 86 77 86 92 8b 79 6f 77 83 
* component mcu
[   mcu] 85 85 8b 8b 88 88 77 77 62 62 5f 5f 71 71 84 84 85 85 8b 8b 88 88 77 77 62 62 5f 5f 71 71 84 84 7f 7f 7b 7b 71 71 64 64 5b 5b 60 60 70 70 7e 7e 7f 7f 7b 7b 71 71 64 64 5b 5b 60 60 70 70 7e 7e 78 78 68 68 54 54 4d 4d 56 56 65 65 72 72 78 78 78 78 68 68 54 54 4d 4d 56 56 65 65 72 72 78 78 79 79 60 60 47 47 45 45 59 59 70 70 7a 7a 7a 7a 79 79 60 60 47 47 45 45 59 59 70 70 7a 7a 7a 7a 7d 7d 66 66 50 50 50 50 65 65 7b 7b 83 83 81 81 7d 7d 66 66 50 50 50 50 65 65 7b 7b 83 83 81 81 7f 7f 74 74 69 69 67 67 71 71 7d 7d 84 84 86 86 7f 7f 74 74 69 69 67 67 71 71 7d 7d 84 84 86 86 7c 7c 80 80 82 82 7e 7e 77 77 77 77 7e 7e 86 86 7c 7c 80 80 82 82 7e 7e 77 77 77 77 7e 7e 86 86 77 77 86 86 92 92 8b 8b 79 79 6f 6f 77 77 83 83 77 77 86 86 92 92 8b 8b 79 79 6f 6f 77 77 83 83 

**************************************************************
*** mcu 118
** component Y
* bloc 0
[ DC/AC] 05(3) / 05(5) 06(7) 03(3) 05(5) 01(2) 03(3) 02(2) 03(3) 04(4) 04(4) 02(2) 04(4) 01(2) 02(2) 01(2) 01(2) 01(2) 03(3) 01(2) 01(2) 02(2) 02(2) 02(2) 01(2) 61(7) 12(5) 11(4) 01(2) 21(5) 11(4) 11(4) 41(6) 00(4) -- total 187 bits
[  bloc] 2d 1b 36 fffa ffef ffff fffc fffd 6 fff2 c fffe 8 1 fffd ffff 1 ffff fffb 1 ffff fffe fffe fffe 1 0 0 0 0 0 0 1 0 2 0 1 1 0 0 ffff 0 1 0 1 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1c2 bd 17a ffca ff89 fffa ffd8 ffe5 30 ff82 84 ffea 50 c ffd3 ffe7 10 fff1 ffba e fff1 ffc4 ffd4 ffd2 12 0 0 0 0 0 0 20 0 44 0 2d 39 0 0 ffd6 0 2b 0 23 0 0 0 0 ffc5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1c2 bd fffa ffd8 ffd3 ffe7 0 0 17a ff89 ffe5 c 10 0 0 0 ffca 30 50 fff1 0 0 2b 23 ff82 ffea ffba 12 20 0 0 0 84 e ffd2 0 ffd6 0 0 0 fff1 ffd4 44 0 0 0 0 0 ffc4 0 0 0 0 0 0 0 2d 39 ffc5 0 0 0 0 0 
[  idct] ec ec ff e1 f0 ea da e1 f5 f5 fa e3 e4 d8 d5 e7 ef ff f4 e5 d3 cf d0 d2 d3 ff e3 da cc e9 f6 e6 ab f2 f4 ff ee c8 8c 52 74 7d 6a 71 64 4c 41 48 b8 af 9b 63 4f 44 48 5e d8 e8 e5 6f 52 5a 56 51 
* bloc 1
[ DC/AC] 06(4) / 05(5) 05(5) 04(4) 06(7) 06(7) 04(4) 04(4) 03(3) 02(2) 02(2) 01(2) 01(2) 02(2) 03(3) 02(2) 11(4) 02(2) 02(2) 31(6) 03(3) 02(2) 02(2) 21(5) f0(11) 01(2) 61(7) 00(4) -- total 180 bits
[  bloc] fffd ffef 12 a 23 36 fff2 8 7 fffe fffe ffff 1 fffe 4 fffe 0 ffff fffd fffd 0 0 0 ffff fffc fffd fffe 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 
[iquant] ffe2 ff89 7e 5a f5 144 ff74 48 38 ffee ffea fff5 a ffe8 3c ffce 0 fff1 ffd6 ffd6 0 0 0 ffe9 ffb8 ffb5 ffb8 0 0 25 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32 0 0 0 0 0 0 26 0 0 0 0 0 0 0 0 0 0 
[   izz] ffe2 ff89 144 ff74 3c ffce 0 0 7e f5 48 ffe8 0 ffb8 25 0 5a 38 a fff1 ffb5 0 0 0 ffee fff5 ffd6 ffb8 0 0 0 26 ffea ffd6 ffe9 0 0 0 0 0 0 0 0 0 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ce ee d4 62 57 42 69 e7 e4 f7 b4 4c 40 5a 74 d8 e1 bc 67 4c 48 59 6c e6 97 65 36 50 57 4b 71 f2 46 44 49 48 4f 44 8f e8 44 45 58 53 4f 3d a0 eb 59 4b 48 5c 51 55 b3 ef 48 59 3e 49 3f 8b d9 de 
* bloc 2
[ DC/AC] 06(4) / 06(7) 05(5) 04(4) 05(5) 02(2) 03(3) 01(2) 01(2) 02(2) 04(4) 03(3) 04(4) 01(2) 03(3) 02(2) 01(2) 03(3) 02(2) 03(3) 02(2) 02(2) 01(2) 01(2) 01(2) 01(2) 01(2) 41(6) 02(2) 01(2) 01(2) 21(5) 01(2) 01(2) 01(2) 01(2) 01(2) 01(2) 91(9) 00(4) -- total 203 bits
[  bloc] 28 26 ffe1 fff7 19 3 fffa ffff ffff fffd 9 4 e ffff fffb 2 ffff fffc fffd fffa 2 fffe ffff ffff 1 ffff ffff 0 0 0 0 1 2 1 1 0 0 ffff ffff ffff ffff 1 1 ffff 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 
[iquant] 190 10a ff27 ffaf af 12 ffc4 fff7 fff8 ffe5 63 2c 8c fff4 ffb5 32 fff0 ffc4 ffd6 ffac 1e ffc4 ffea ffe9 12 ffe7 ffdc 0 0 0 0 20 46 22 28 0 0 ffd0 ffd8 ffd6 ffca 2b 22 ffdd 0 0 0 0 0 0 0 0 0 26 0 0 0 0 0 0 0 0 0 0 
[   izz] 190 10a 12 ffc4 ffb5 32 0 0 ff27 af fff7 fff4 fff0 ffdc 0 22 ffaf fff8 8c ffc4 ffe7 0 2b ffdd ffe5 2c ffd6 12 20 ffca 0 26 63 ffac ffe9 46 ffd6 0 0 0 1e ffea 22 ffd8 0 0 0 0 ffc4 28 ffd0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cb e5 dc 67 57 55 47 4e de e0 d5 85 45 3f 49 4a c7 d8 e4 be 62 50 62 3a d6 e6 ec df c9 c9 db 86 da dc df e1 ff dc c4 65 cf d4 e4 da c8 82 77 66 e7 e4 ea cf 7c a0 d4 fd d8 d2 d5 ce 6c f5 ff eb 
* bloc 3
[ DC/AC] 05(3) / 04(4) 05(5) 01(2) 04(4) 02(2) 05(5) 04(4) 05(5) 05(5) 02(2) 02(2) 02(2) 03(3) 02(2) 01(2) 02(2) 03(3) 02(2) 03(3) 12(5) 02(2) 02(2) 01(2) 02(2) 01(2) 02(2) 31(6) 21(5) 11(4) 11(4) 22(8) 01(2) 01(2) 41(6) 00(4) -- total 203 bits
[  bloc] 41 b ffec ffff fff3 2 ffef 8 fff0 fff0 fffd 2 2 fff9 fffe 1 fffd 5 fffd fff9 0 fffd fffe 2 1 fffe 1 fffe 0 0 0 ffff 0 0 1 0 ffff 0 1 0 0 2 ffff ffff 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 28a 4d ff74 fff7 ffa5 c ff56 48 ff80 ff70 ffdf 16 14 ffac ffe2 19 ffd0 4b ffd6 ff9e 0 ffa6 ffd4 2e 12 ffce 24 ffc0 0 0 0 ffe0 0 0 28 0 ffc7 0 28 0 0 56 ffde ffdd 0 0 0 0 3b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 28a 4d c ff56 ffe2 19 ffc0 0 ff74 ffa5 48 ffac ffd0 24 0 ffde fff7 ff80 14 4b ffce 0 56 ffdd ff70 16 ffd6 12 ffe0 0 0 0 ffdf ff9e 2e 0 0 0 0 0 0 ffd4 0 28 0 0 0 0 ffa6 28 0 0 0 0 0 0 0 ffc7 3b 0 0 0 0 0 
[  idct] 54 86 9c 81 46 c1 e1 e2 ac f0 ff f6 92 ac db e8 d1 ff f5 ed 9a 78 db f4 ca ff f9 ff d3 7d e6 e7 bf ff ee e9 b8 61 d3 da cf ff ff fd d3 6e 79 4d f3 fb fa f8 ff f3 e9 d7 f4 ed f8 ea f2 f9 e9 ff 
* component mcu
[   mcu] ec ec ff e1 f0 ea da e1 ce ee d4 62 57 42 69 e7 f5 f5 fa e3 e4 d8 d5 e7 e4 f7 b4 4c 40 5a 74 d8 ef ff f4 e5 d3 cf d0 d2 e1 bc 67 4c 48 59 6c e6 d3 ff e3 da cc e9 f6 e6 97 65 36 50 57 4b 71 f2 ab f2 f4 ff ee c8 8c 52 46 44 49 48 4f 44 8f e8 74 7d 6a 71 64 4c 41 48 44 45 58 53 4f 3d a0 eb b8 af 9b 63 4f 44 48 5e 59 4b 48 5c 51 55 b3 ef d8 e8 e5 6f 52 5a 56 51 48 59 3e 49 3f 8b d9 de cb e5 dc 67 57 55 47 4e 54 86 9c 81 46 c1 e1 e2 de e0 d5 85 45 3f 49 4a ac f0 ff f6 92 ac db e8 c7 d8 e4 be 62 50 62 3a d1 ff f5 ed 9a 78 db f4 d6 e6 ec df c9 c9 db 86 ca ff f9 ff d3 7d e6 e7 da dc df e1 ff dc c4 65 bf ff ee e9 b8 61 d3 da cf d4 e4 da c8 82 77 66 cf ff ff fd d3 6e 79 4d e7 e4 ea cf 7c a0 d4 fd f3 fb fa f8 ff f3 e9 d7 d8 d2 d5 ce 6c f5 ff eb f4 ed f8 ea f2 f9 e9 ff 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 12(6) 01(2) 01(2) 01(2) 11(4) 00(2) -- total 27 bits
[  bloc] fffc 0 fffe ffff ffff 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffd4 0 ffea fff1 fff3 f 0 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffd4 0 f 0 0 0 0 0 ffea fff3 10 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 77 74 70 6e 6f 73 79 7d 79 76 72 70 71 75 7b 7e 7c 7a 76 74 75 78 7d 80 7f 7d 7b 79 79 7b 7e 80 80 7f 7d 7c 7c 7d 7e 7f 80 7f 7f 7e 7d 7c 7c 7c 7f 7f 7e 7e 7d 7b 7a 79 7e 7e 7e 7e 7c 7b 79 78 
* component mcu
[   mcu] 77 77 74 74 70 70 6e 6e 6f 6f 73 73 79 79 7d 7d 77 77 74 74 70 70 6e 6e 6f 6f 73 73 79 79 7d 7d 79 79 76 76 72 72 70 70 71 71 75 75 7b 7b 7e 7e 79 79 76 76 72 72 70 70 71 71 75 75 7b 7b 7e 7e 7c 7c 7a 7a 76 76 74 74 75 75 78 78 7d 7d 80 80 7c 7c 7a 7a 76 76 74 74 75 75 78 78 7d 7d 80 80 7f 7f 7d 7d 7b 7b 79 79 79 79 7b 7b 7e 7e 80 80 7f 7f 7d 7d 7b 7b 79 79 79 79 7b 7b 7e 7e 80 80 80 80 7f 7f 7d 7d 7c 7c 7c 7c 7d 7d 7e 7e 7f 7f 80 80 7f 7f 7d 7d 7c 7c 7c 7c 7d 7d 7e 7e 7f 7f 80 80 7f 7f 7f 7f 7e 7e 7d 7d 7c 7c 7c 7c 7c 7c 80 80 7f 7f 7f 7f 7e 7e 7d 7d 7c 7c 7c 7c 7c 7c 7f 7f 7f 7f 7e 7e 7e 7e 7d 7d 7b 7b 7a 7a 79 79 7f 7f 7f 7f 7e 7e 7e 7e 7d 7d 7b 7b 7a 7a 79 79 7e 7e 7e 7e 7e 7e 7e 7e 7c 7c 7b 7b 79 79 78 78 7e 7e 7e 7e 7e 7e 7e 7e 7c 7c 7b 7b 79 79 78 78 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 03(4) 02(3) 03(4) 03(4) 02(3) 22(8) 01(2) 22(8) 01(2) 01(2) 01(2) 00(2) -- total 69 bits
[  bloc] fff3 4 fffd 5 4 3 0 0 2 1 0 0 fffe ffff 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff71 2c ffdf 4b 34 2d 0 0 20 1d 0 0 ffba ffd7 3d ffc3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff71 2c 2d 0 3d ffc3 0 0 ffdf 34 0 ffd7 0 0 0 0 4b 20 ffba 0 0 0 0 0 1d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 86 92 8c 8a 86 5d 4a 6c 7e 84 78 74 74 53 48 6e 77 74 5e 57 5e 49 49 75 77 6d 4f 48 57 4c 52 81 7d 70 50 4d 62 5a 5f 8a 83 77 5b 5f 78 6d 68 8a 83 7b 66 72 8d 7b 69 81 81 7c 6d 7d 99 82 66 77 
* component mcu
[   mcu] 86 86 92 92 8c 8c 8a 8a 86 86 5d 5d 4a 4a 6c 6c 86 86 92 92 8c 8c 8a 8a 86 86 5d 5d 4a 4a 6c 6c 7e 7e 84 84 78 78 74 74 74 74 53 53 48 48 6e 6e 7e 7e 84 84 78 78 74 74 74 74 53 53 48 48 6e 6e 77 77 74 74 5e 5e 57 57 5e 5e 49 49 49 49 75 75 77 77 74 74 5e 5e 57 57 5e 5e 49 49 49 49 75 75 77 77 6d 6d 4f 4f 48 48 57 57 4c 4c 52 52 81 81 77 77 6d 6d 4f 4f 48 48 57 57 4c 4c 52 52 81 81 7d 7d 70 70 50 50 4d 4d 62 62 5a 5a 5f 5f 8a 8a 7d 7d 70 70 50 50 4d 4d 62 62 5a 5a 5f 5f 8a 8a 83 83 77 77 5b 5b 5f 5f 78 78 6d 6d 68 68 8a 8a 83 83 77 77 5b 5b 5f 5f 78 78 6d 6d 68 68 8a 8a 83 83 7b 7b 66 66 72 72 8d 8d 7b 7b 69 69 81 81 83 83 7b 7b 66 66 72 72 8d 8d 7b 7b 69 69 81 81 81 81 7c 7c 6d 6d 7d 7d 99 99 82 82 66 66 77 77 81 81 7c 7c 6d 6d 7d 7d 99 99 82 82 66 66 77 77 

**************************************************************
*** mcu 119
** component Y
* bloc 0
[ DC/AC] 04(3) / 04(4) 05(5) 01(2) 06(7) 04(4) 04(4) 03(3) 03(3) 03(3) 01(2) 03(3) 03(3) 03(3) 03(3) 02(2) 02(2) 03(3) 02(2) 02(2) 02(2) 01(2) 01(2) 02(2) 01(2) 02(2) 02(2) 01(2) 32(9) 01(2) 02(2) 01(2) 11(4) 11(4) 21(5) 21(5) 11(4) 01(2) 41(6) 00(4) -- total 214 bits
[  bloc] 37 d ffe7 1 28 fff4 c fffb 7 6 ffff fffb fff9 fffa 5 2 fffd fffc fffd fffd fffd ffff 1 2 1 3 fffe ffff 0 0 0 2 1 2 1 0 1 0 ffff 0 0 1 0 0 ffff 0 ffff ffff 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 226 5b ff51 9 118 ffb8 78 ffd3 38 36 fff5 ffc9 ffba ffb8 4b 32 ffd0 ffc4 ffd6 ffd6 ffd3 ffe2 16 2e 12 4b ffb8 ffe0 0 0 0 40 23 44 28 0 39 0 ffd8 0 0 2b 0 0 ffce 0 ffce ffca 0 0 0 0 ffc0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 226 5b ffb8 78 4b 32 ffe0 0 ff51 118 ffd3 ffb8 ffd0 ffb8 0 0 9 38 ffba ffc4 4b 0 2b 0 36 ffc9 ffd6 12 40 0 ffce 0 fff5 ffd6 2e 23 0 0 ffc0 0 ffd3 16 44 ffd8 ffce 0 0 0 ffe2 28 0 ffca 0 0 0 0 0 39 0 0 0 0 0 0 
[  idct] df ef cc ed cd 58 46 4e e6 c6 de f0 f1 b4 50 4f ea f2 fc ae 83 86 53 43 d5 d9 8a 80 99 c3 ea 92 f5 be 68 da ff f1 ff aa d4 92 9c ff ff ef ff e1 f7 94 b2 ee f0 ff fc e5 f0 7e a0 ff ff f6 fc ee 
* bloc 1
[ DC/AC] 06(4) / 03(3) 05(5) 06(7) 05(5) 04(4) 03(3) 03(3) 05(5) 04(4) 04(4) 03(3) 04(4) 03(3) 02(2) 01(2) 02(2) 01(2) 01(2) 04(4) 03(3) 01(2) 11(4) 02(2) 11(4) 01(2) 21(5) 01(2) 01(2) 02(2) 11(4) 41(6) 01(2) 21(5) 21(5) 00(4) -- total 213 bits
[  bloc] 2 fffc ffe9 25 fff0 fff3 fffa 6 ffea c 8 7 fff7 5 fffd ffff 2 ffff ffff fff7 6 1 0 1 fffe 0 1 ffff 0 0 1 ffff 1 fffe 0 1 0 0 0 0 ffff 1 0 0 ffff 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 14 ffe4 ff5f 14d ff90 ffb2 ffc4 36 ff50 6c 58 4d ffa6 3c ffd3 ffe7 20 fff1 fff2 ff82 5a 1e 0 17 ffdc 0 24 ffe0 0 0 23 ffe0 23 ffbc 0 2d 0 0 0 0 ffca 2b 0 0 ffce 0 0 ffca 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 14 ffe4 ffb2 ffc4 ffd3 ffe7 ffe0 0 ff5f ff90 36 3c 20 24 0 0 14d ff50 ffa6 fff1 0 23 2b 0 6c 4d fff2 ffdc ffe0 ffca ffce 0 58 ff82 17 23 0 0 0 0 5a 0 ffbc 0 0 0 0 0 1e 0 0 ffca 0 0 0 0 2d 0 0 0 0 0 0 0 
[  idct] 50 81 a9 d2 e8 f5 ff f4 4e 39 44 55 5a 6f 7a 6a 4c 3f 59 5f 42 41 4f 53 4d 53 35 41 55 51 56 41 6e b5 5d 41 56 3d 58 53 68 f6 cc 99 78 32 40 49 7d d8 f6 e9 da b5 8d 75 65 84 dd de d3 f2 e5 ef 
* bloc 2
[ DC/AC] 07(5) / 06(7) 04(4) 02(2) 04(4) 03(3) 04(4) 03(3) 03(3) 01(2) 11(4) 02(2) 02(2) 04(4) 02(2) 02(2) 11(4) 02(2) 01(2) 11(4) 01(2) 01(2) 11(4) 02(2) 02(2) 11(4) 01(2) 01(2) 01(2) 41(6) 01(2) 01(2) 21(5) 00(4) -- total 176 bits
[  bloc] 49 ffdc 8 fffd 9 fffa f 4 fffc 1 0 1 fffe 2 b 2 2 0 ffff 2 ffff 0 ffff 1 ffff 0 1 fffe fffe 0 1 ffff 1 ffff 0 0 0 0 ffff 1 ffff 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2da ff04 38 ffe5 3f ffdc 96 24 ffe0 9 0 b ffec 18 a5 32 20 0 fff2 1c fff1 0 ffea 17 ffee 0 24 ffc0 ffb4 0 23 ffe0 23 ffde 0 0 0 0 ffd8 2a ffca 0 0 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2da ff04 ffdc 96 a5 32 ffc0 ffb4 38 3f 24 18 20 24 0 0 ffe5 ffe0 ffec 0 0 23 0 23 9 b fff2 ffee ffe0 ffca 0 0 0 1c 17 23 2a 0 0 0 fff1 ffea ffde ffd8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f1 a2 8d ff ff ee fa f2 ff a7 88 fb f8 fd ff f2 ea 9d 85 ff f1 f9 ff fc ed aa 77 ff fb f5 eb ff f1 cd 76 e9 ff ff e3 fe 9d c0 93 e7 ff ff ef ff 77 8d 92 f3 fc fa fd fc c6 71 67 e7 fd f3 ff ef 
* bloc 3
[ DC/AC] 05(3) / 05(5) 05(5) 05(5) 05(5) 05(5) 01(2) 04(4) 02(2) 04(4) 04(4) 02(2) 02(2) 01(2) 03(3) 02(2) 02(2) 02(2) 02(2) 01(2) 04(4) 01(2) 02(2) 02(2) 11(4) 01(2) 01(2) 11(4) 01(2) 01(2) 32(9) 01(2) 01(2) a1(9) 00(4) -- total 197 bits
[  bloc] 34 ffe3 ffeb 18 ffe8 ffec 1 fff8 3 fff7 fff6 3 fffe ffff 5 3 3 fffd fffe 1 8 1 fffe 3 0 ffff 1 1 0 1 ffff ffff 0 0 0 fffe 1 ffff 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 208 ff35 ff6d d8 ff58 ff88 a ffb8 18 ffaf ff92 21 ffec fff4 4b 4b 30 ffd3 ffe4 e 78 1e ffd4 45 0 ffe7 24 20 0 25 ffdd ffe0 0 0 0 ffa6 39 ffd0 0 0 0 0 0 0 0 0 0 0 3b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 208 ff35 ff88 a 4b 4b 20 0 ff6d ff58 ffb8 fff4 30 24 25 0 d8 18 ffec ffd3 ffe7 ffdd 0 0 ffaf 21 ffe4 0 ffe0 0 0 0 ff92 e 45 0 0 0 0 0 78 ffd4 0 0 0 0 0 0 1e 0 ffd0 0 0 0 0 0 ffa6 39 3b 0 0 0 0 0 
[  idct] 64 54 b9 e8 de e6 d8 e9 65 42 a9 f3 eb e6 d6 e3 89 45 9a ef e8 e0 d9 e4 87 3c 7c cc d0 dc eb ed 94 4b 55 6c 5b 6a 7b 6f 9a 9d d2 ff fd f2 d6 a5 f3 f4 f6 fb f8 f8 fd f5 fb ff fa f8 f4 e5 eb f5 
* component mcu
[   mcu] df ef cc ed cd 58 46 4e 50 81 a9 d2 e8 f5 ff f4 e6 c6 de f0 f1 b4 50 4f 4e 39 44 55 5a 6f 7a 6a ea f2 fc ae 83 86 53 43 4c 3f 59 5f 42 41 4f 53 d5 d9 8a 80 99 c3 ea 92 4d 53 35 41 55 51 56 41 f5 be 68 da ff f1 ff aa 6e b5 5d 41 56 3d 58 53 d4 92 9c ff ff ef ff e1 68 f6 cc 99 78 32 40 49 f7 94 b2 ee f0 ff fc e5 7d d8 f6 e9 da b5 8d 75 f0 7e a0 ff ff f6 fc ee 65 84 dd de d3 f2 e5 ef f1 a2 8d ff ff ee fa f2 64 54 b9 e8 de e6 d8 e9 ff a7 88 fb f8 fd ff f2 65 42 a9 f3 eb e6 d6 e3 ea 9d 85 ff f1 f9 ff fc 89 45 9a ef e8 e0 d9 e4 ed aa 77 ff fb f5 eb ff 87 3c 7c cc d0 dc eb ed f1 cd 76 e9 ff ff e3 fe 94 4b 55 6c 5b 6a 7b 6f 9d c0 93 e7 ff ff ef ff 9a 9d d2 ff fd f2 d6 a5 77 8d 92 f3 fc fa fd fc f3 f4 f6 fb f8 f8 fd f5 c6 71 67 e7 fd f3 ff ef fb ff fa f8 f4 e5 eb f5 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 01(2) 11(4) 41(6) 00(2) -- total 20 bits
[  bloc] fffd 1 0 ffff 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffdf b 0 fff1 0 0 0 0 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffdf b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 fff1 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7f 7e 7d 7b 78 76 75 74 7e 7e 7d 7c 7a 79 78 77 7d 7d 7d 7d 7d 7d 7d 7c 7d 7d 7d 7e 7f 7f 80 80 7d 7d 7d 7e 7f 7f 80 80 7d 7d 7d 7d 7d 7d 7d 7c 7e 7e 7d 7c 7a 79 78 77 7f 7e 7d 7b 78 76 75 74 
* component mcu
[   mcu] 7f 7f 7e 7e 7d 7d 7b 7b 78 78 76 76 75 75 74 74 7f 7f 7e 7e 7d 7d 7b 7b 78 78 76 76 75 75 74 74 7e 7e 7e 7e 7d 7d 7c 7c 7a 7a 79 79 78 78 77 77 7e 7e 7e 7e 7d 7d 7c 7c 7a 7a 79 79 78 78 77 77 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7c 7c 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7c 7c 7d 7d 7d 7d 7d 7d 7e 7e 7f 7f 7f 7f 80 80 80 80 7d 7d 7d 7d 7d 7d 7e 7e 7f 7f 7f 7f 80 80 80 80 7d 7d 7d 7d 7d 7d 7e 7e 7f 7f 7f 7f 80 80 80 80 7d 7d 7d 7d 7d 7d 7e 7e 7f 7f 7f 7f 80 80 80 80 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7c 7c 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7c 7c 7e 7e 7e 7e 7d 7d 7c 7c 7a 7a 79 79 78 78 77 77 7e 7e 7e 7e 7d 7d 7c 7c 7a 7a 79 79 78 78 77 77 7f 7f 7e 7e 7d 7d 7b 7b 78 78 76 76 75 75 74 74 7f 7f 7e 7e 7d 7d 7b 7b 78 78 76 76 75 75 74 74 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 02(3) 03(4) 01(2) 03(4) 01(2) 01(2) 02(3) 21(5) 71(7) 01(2) 00(2) -- total 55 bits
[  bloc] fff4 3 fffb ffff 4 1 ffff 2 0 0 1 0 0 0 0 0 0 0 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff7c 21 ffc9 fff1 34 f ffe3 20 0 0 3d 0 0 0 0 0 0 0 3d ffc3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff7c 21 f ffe3 0 0 0 0 ffc9 34 20 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 3d 0 0 0 0 0 3d ffc3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 84 7b 6c 5a 51 59 6d 7d 7b 79 71 61 51 48 49 4e 6f 75 79 72 63 54 4c 49 6d 75 7d 7e 79 76 77 7a 79 7a 79 74 71 77 84 90 7f 7c 74 67 5d 5f 6b 76 6f 74 78 74 6c 67 69 6d 58 6a 80 8e 8f 8a 85 83 
* component mcu
[   mcu] 84 84 7b 7b 6c 6c 5a 5a 51 51 59 59 6d 6d 7d 7d 84 84 7b 7b 6c 6c 5a 5a 51 51 59 59 6d 6d 7d 7d 7b 7b 79 79 71 71 61 61 51 51 48 48 49 49 4e 4e 7b 7b 79 79 71 71 61 61 51 51 48 48 49 49 4e 4e 6f 6f 75 75 79 79 72 72 63 63 54 54 4c 4c 49 49 6f 6f 75 75 79 79 72 72 63 63 54 54 4c 4c 49 49 6d 6d 75 75 7d 7d 7e 7e 79 79 76 76 77 77 7a 7a 6d 6d 75 75 7d 7d 7e 7e 79 79 76 76 77 77 7a 7a 79 79 7a 7a 79 79 74 74 71 71 77 77 84 84 90 90 79 79 7a 7a 79 79 74 74 71 71 77 77 84 84 90 90 7f 7f 7c 7c 74 74 67 67 5d 5d 5f 5f 6b 6b 76 76 7f 7f 7c 7c 74 74 67 67 5d 5d 5f 5f 6b 6b 76 76 6f 6f 74 74 78 78 74 74 6c 6c 67 67 69 69 6d 6d 6f 6f 74 74 78 78 74 74 6c 6c 67 67 69 69 6d 6d 58 58 6a 6a 80 80 8e 8e 8f 8f 8a 8a 85 85 83 83 58 58 6a 6a 80 80 8e 8e 8f 8f 8a 8a 85 85 83 83 

**************************************************************
*** mcu 120
** component Y
* bloc 0
[ DC/AC] 07(5) / 03(3) 05(5) 06(7) 05(5) 03(3) 01(2) 02(2) 03(3) 04(4) 05(5) 04(4) 02(2) 01(2) 01(2) 21(5) 13(7) 12(5) 11(4) 01(2) 81(9) 01(2) 21(5) 01(2) 00(4) -- total 163 bits
[  bloc] fff2 5 ffeb 24 16 5 ffff fffe 7 fff7 10 8 3 ffff 1 0 0 ffff 0 7 0 2 0 ffff ffff 0 0 0 0 0 0 0 0 1 1 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff74 23 ff6d 144 9a 1e fff6 ffee 38 ffaf b0 58 1e fff4 f 0 0 fff1 0 62 0 3c 0 ffe9 ffee 0 0 0 0 0 0 0 0 22 28 0 0 ffd0 ffd8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff74 23 1e fff6 f 0 0 0 ff6d 9a ffee fff4 0 0 0 0 144 38 1e fff1 0 0 0 0 ffaf 58 0 ffee 0 0 0 0 b0 62 ffe9 0 0 0 0 0 0 0 22 ffd8 0 0 0 0 3c 28 ffd0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ed eb db b3 7a 4e 44 4e 6f 5e 4e 49 4a 49 4b 4d 42 42 48 51 55 51 4e 50 53 51 50 4f 49 45 4c 57 56 4c 48 4f 54 4b 3c 32 43 44 4a 51 53 4f 4f 53 67 62 5b 57 5b 75 a4 cd de d4 d0 db e9 ef f1 f1 
* bloc 1
[ DC/AC] 05(3) / 05(5) 02(2) 06(7) 05(5) 05(5) 04(4) 04(4) 04(4) 04(4) 01(2) 02(2) 04(4) 03(3) 02(2) 02(2) 02(2) 01(2) 02(2) 03(3) 02(2) 11(4) 01(2) 02(2) 01(2) 01(2) 31(6) 02(2) 02(2) 02(2) 11(4) 11(4) 01(2) 21(5) b1(10) 00(4) -- total 208 bits
[  bloc] 7 1f fffe 25 ffea ffe2 fff5 fff5 f b 1 3 fff7 4 fffe 2 fffd 1 fffe fffc fffe 0 1 1 fffd ffff ffff 0 0 0 ffff fffd 2 3 0 ffff 0 1 1 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 
[iquant] 46 d9 fff2 14d ff66 ff4c ff92 ff9d 78 63 b 21 ffa6 30 ffe2 32 ffd0 f ffe4 ffc8 ffe2 0 16 17 ffca ffe7 ffdc 0 0 0 ffdd ffa0 46 66 0 ffd3 0 30 28 0 0 ffd5 0 0 0 0 0 0 0 0 0 0 0 ffda 0 0 0 0 0 0 0 0 0 0 
[   izz] 46 d9 ff4c ff92 ffe2 32 0 0 fff2 ff66 ff9d 30 ffd0 ffdc 0 0 14d 78 ffa6 f ffe7 ffdd ffd5 0 63 21 ffe4 ffca ffa0 0 0 ffda b ffc8 17 46 0 0 0 0 ffe2 16 66 28 0 0 0 0 0 0 30 0 0 0 0 0 ffd3 0 0 0 0 0 0 0 
[  idct] 87 fc f9 ea e0 ef b5 57 38 a0 f5 ff e7 a6 71 3e 56 3f 71 74 6b 3f 45 4d 6a 26 47 4b 47 4f 58 58 33 4a 97 93 46 57 50 40 8b c5 f8 cb 46 4c 5b 58 d8 e8 f4 d6 72 44 4e 40 fb e3 ec fb cf 6b 6f 59 
* bloc 2
[ DC/AC] 06(4) / 02(2) 05(5) 11(4) 04(4) 02(2) 01(2) 03(3) 03(3) 02(2) 01(2) 04(4) 02(2) 03(3) 13(7) 02(2) 04(4) 02(2) 01(2) 12(5) 02(2) 01(2) 03(3) 11(4) 11(4) 01(2) 01(2) 02(2) 51(7) 01(2) 01(2) 01(2) 21(5) 11(4) 51(7) 31(6) 41(6) 00(4) -- total 204 bits
[  bloc] 43 2 15 0 1 fff5 fffe 1 fff9 fffa 2 1 b 3 5 0 fffa fffe fff8 2 1 0 fffe 2 ffff 4 0 ffff 0 1 1 ffff 2 0 0 0 0 0 ffff ffff ffff ffff 0 0 1 0 1 0 0 0 0 0 ffff 0 0 0 ffff 0 0 0 0 ffff 0 0 
[iquant] 29e e 93 0 7 ffbe ffec 9 ffc8 ffca 16 b 6e 24 4b 0 ffa0 ffe2 ff90 1c f 0 ffd4 2e ffee 64 0 ffe0 0 25 23 ffe0 46 0 0 0 0 0 ffd8 ffd6 ffca ffd5 0 0 32 0 32 0 0 0 0 0 ffc0 0 0 0 ffb5 0 0 0 0 ffc1 0 0 
[   izz] 29e e ffbe ffec 4b 0 ffe0 0 93 7 9 24 ffa0 0 25 0 0 ffc8 6e ffe2 64 23 ffd5 0 ffca b ff90 ffee ffe0 ffca 32 0 16 1c 2e 46 ffd6 0 ffc0 0 f ffd4 0 ffd8 32 0 0 0 0 0 0 0 0 ffb5 0 ffc1 0 0 0 0 0 0 0 0 
[  idct] de f4 d2 eb f5 eb e6 f9 f9 c4 ff eb df da fb d3 e2 f0 de fb e5 ef d1 fb e6 eb e2 ea f4 e1 f2 b5 b7 e8 ee cf f3 ec b3 61 72 bb da f2 f4 d0 55 b3 b1 6b bd ff e7 6b b1 fb ff ce 5c e0 c4 6a e6 fa 
* bloc 3
[ DC/AC] 02(3) / 14(9) 05(5) 11(4) 03(3) 13(7) 05(5) 04(4) 03(3) 04(4) 03(3) 01(2) 01(2) 01(2) 02(2) 04(4) 01(2) 03(3) 01(2) 01(2) 02(2) 01(2) 11(4) 31(6) 01(2) 11(4) 01(2) 01(2) 12(5) 01(2) 11(4) 41(6) 01(2) 11(4) 81(9) 00(4) -- total 200 bits
[  bloc] 46 0 fff6 10 0 ffff 4 0 fffb 12 fff8 5 9 fffc ffff ffff 1 2 fff8 1 fffa ffff ffff fffd ffff 0 1 0 0 0 ffff ffff 0 1 ffff 1 0 2 ffff 0 1 0 0 0 0 ffff 1 0 1 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 
[iquant] 2bc 0 ffba 90 0 fffa 28 0 ffd8 a2 ffa8 37 5a ffd0 fff1 ffe7 10 1e ff90 e ffa6 ffe2 ffea ffbb ffee 0 24 0 0 0 ffdd ffe0 0 22 ffd8 2d 0 60 ffd8 0 36 0 0 0 0 ffbc 32 0 3b 0 0 0 0 0 0 0 0 ffbb 0 0 0 0 0 0 
[   izz] 2bc 0 fffa 28 fff1 ffe7 0 0 ffba 0 0 ffd0 10 24 0 0 90 ffd8 5a 1e 0 ffdd 0 0 a2 37 ff90 ffee ffe0 36 0 0 ffa8 e ffbb 0 0 ffbc 0 0 ffa6 ffea 22 ffd8 32 0 0 0 ffe2 ffd8 60 0 0 0 0 0 2d 0 3b 0 ffbb 0 0 0 
[  idct] dc ec ec e4 e4 e2 e4 f1 f3 e1 ec fb f6 f7 ee cc da bc 92 72 76 aa e6 ff 79 7f 8f bf cc 81 5b 90 b7 fc ff f4 f6 ff cc 75 fc df f9 ff f6 fb fc cb ff fc ed e5 f0 ff fe f3 eb ff 9e 81 f9 ff d7 ff 
* component mcu
[   mcu] ed eb db b3 7a 4e 44 4e 87 fc f9 ea e0 ef b5 57 6f 5e 4e 49 4a 49 4b 4d 38 a0 f5 ff e7 a6 71 3e 42 42 48 51 55 51 4e 50 56 3f 71 74 6b 3f 45 4d 53 51 50 4f 49 45 4c 57 6a 26 47 4b 47 4f 58 58 56 4c 48 4f 54 4b 3c 32 33 4a 97 93 46 57 50 40 43 44 4a 51 53 4f 4f 53 8b c5 f8 cb 46 4c 5b 58 67 62 5b 57 5b 75 a4 cd d8 e8 f4 d6 72 44 4e 40 de d4 d0 db e9 ef f1 f1 fb e3 ec fb cf 6b 6f 59 de f4 d2 eb f5 eb e6 f9 dc ec ec e4 e4 e2 e4 f1 f9 c4 ff eb df da fb d3 f3 e1 ec fb f6 f7 ee cc e2 f0 de fb e5 ef d1 fb da bc 92 72 76 aa e6 ff e6 eb e2 ea f4 e1 f2 b5 79 7f 8f bf cc 81 5b 90 b7 e8 ee cf f3 ec b3 61 b7 fc ff f4 f6 ff cc 75 72 bb da f2 f4 d0 55 b3 fc df f9 ff f6 fb fc cb b1 6b bd ff e7 6b b1 fb ff fc ed e5 f0 ff fe f3 ff ce 5c e0 c4 6a e6 fa eb ff 9e 81 f9 ff d7 ff 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 11(4) 01(2) 00(2) -- total 12 bits
[  bloc] fffd 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffdf 0 fff5 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffdf 0 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 78 78 78 78 78 78 78 78 79 79 79 79 79 79 79 79 7c 7c 7c 7c 7c 7c 7c 7c 7e 7e 7e 7e 7e 7e 7e 7e 7f 7f 7f 7f 7f 7f 7f 7f 7e 7e 7e 7e 7e 7e 7e 7e 7c 7c 7c 7c 7c 7c 7c 7c 7b 7b 7b 7b 7b 7b 7b 7b 
* component mcu
[   mcu] 78 78 78 78 78 78 78 78 78 78 78 78 78 78 78 78 78 78 78 78 78 78 78 78 78 78 78 78 78 78 78 78 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 14(9) 01(2) 01(2) 01(2) 01(2) 11(4) 02(3) 01(2) 11(4) 01(2) 00(2) -- total 52 bits
[  bloc] fff1 0 fff6 ffff ffff ffff 1 0 ffff 2 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff5b 0 ff92 fff1 fff3 fff1 1d 0 fff0 3a 3d 0 23 29 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff5b 0 fff1 1d 0 0 0 0 ff92 fff3 0 29 0 0 0 0 fff1 fff0 23 0 0 0 0 0 3a 0 0 0 0 0 0 0 3d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 71 5f 51 57 6b 77 71 65 58 4b 41 48 58 60 57 4a 53 4b 47 4f 5c 5d 50 42 6b 69 6b 73 79 75 67 59 7c 7e 82 88 8a 84 78 6e 77 7a 7e 80 7e 7a 74 71 74 77 79 76 72 71 74 77 7c 7e 7e 79 73 74 7d 85 
* component mcu
[   mcu] 71 71 5f 5f 51 51 57 57 6b 6b 77 77 71 71 65 65 71 71 5f 5f 51 51 57 57 6b 6b 77 77 71 71 65 65 58 58 4b 4b 41 41 48 48 58 58 60 60 57 57 4a 4a 58 58 4b 4b 41 41 48 48 58 58 60 60 57 57 4a 4a 53 53 4b 4b 47 47 4f 4f 5c 5c 5d 5d 50 50 42 42 53 53 4b 4b 47 47 4f 4f 5c 5c 5d 5d 50 50 42 42 6b 6b 69 69 6b 6b 73 73 79 79 75 75 67 67 59 59 6b 6b 69 69 6b 6b 73 73 79 79 75 75 67 67 59 59 7c 7c 7e 7e 82 82 88 88 8a 8a 84 84 78 78 6e 6e 7c 7c 7e 7e 82 82 88 88 8a 8a 84 84 78 78 6e 6e 77 77 7a 7a 7e 7e 80 80 7e 7e 7a 7a 74 74 71 71 77 77 7a 7a 7e 7e 80 80 7e 7e 7a 7a 74 74 71 71 74 74 77 77 79 79 76 76 72 72 71 71 74 74 77 77 74 74 77 77 79 79 76 76 72 72 71 71 74 74 77 77 7c 7c 7e 7e 7e 7e 79 79 73 73 74 74 7d 7d 85 85 7c 7c 7e 7e 7e 7e 79 79 73 73 74 74 7d 7d 85 85 

**************************************************************
*** mcu 121
** component Y
* bloc 0
[ DC/AC] 05(3) / 06(7) 05(5) 01(2) 03(3) 06(7) 04(4) 03(3) 04(4) 03(3) 02(2) 03(3) 03(3) 01(2) 02(2) 02(2) 03(3) 03(3) 02(2) 01(2) 22(8) 02(2) 03(3) 01(2) 01(2) 01(2) 22(8) 02(2) 01(2) 51(7) 01(2) 00(4) -- total 188 bits
[  bloc] 2f ffd5 ffeb 1 4 ffcf fff7 fff9 c fffc 3 fffc 4 1 3 2 5 fffc 3 ffff 0 0 fffe 3 fffc 1 1 1 0 0 fffe 2 ffff 0 0 0 0 0 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1d6 fed3 ff6d 9 1c feda ffa6 ffc1 60 ffdc 21 ffd4 28 c 2d 32 50 ffc4 2a fff2 0 0 ffd4 45 ffb8 19 24 20 0 0 ffba 40 ffdd 0 0 0 0 0 ffd8 2a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1d6 fed3 feda ffa6 2d 32 20 0 ff6d 1c ffc1 c 50 24 0 0 9 60 28 ffc4 19 ffba 0 0 ffdc ffd4 2a ffb8 40 0 0 0 21 fff2 45 ffdd 2a 0 0 0 0 ffd4 0 ffd8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 53 4e ac ff d1 71 82 fc 5a 59 ae f5 ef c5 92 7c 43 4e b5 f8 f7 fc ca 73 48 42 b3 fd e8 f5 f8 d0 60 4c ae f6 e2 e5 f4 ed 42 62 c3 f2 e5 e6 e7 e8 44 96 e6 ed eb ed e3 f5 92 d8 f7 e3 f3 f5 db f4 
* bloc 1
[ DC/AC] 05(3) / 04(4) 06(7) 05(5) 05(5) 04(4) 02(2) 04(4) 05(5) 05(5) 03(3) 04(4) 03(3) 02(2) 21(5) 02(2) 03(3) 02(2) 02(2) 01(2) 03(3) 13(7) 01(2) 41(6) 02(2) 21(5) 21(5) 01(2) 00(4) -- total 189 bits
[  bloc] 19 b 35 15 ffe3 9 2 fff4 18 fff0 fffb 8 4 fffd 0 0 ffff fffd 7 fffd 2 1 fffc 0 5 ffff 0 0 0 0 ffff 2 0 0 ffff 0 0 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fa 4d 173 bd ff35 36 14 ff94 c0 ff70 ffc9 58 28 ffdc 0 0 fff0 ffd3 62 ffd6 1e 1e ffa8 0 5a ffe7 0 0 0 0 ffdd 40 0 0 ffd8 0 0 ffd0 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fa 4d 36 14 0 0 0 0 173 ff35 ff94 ffdc fff0 0 0 0 bd c0 28 ffd3 ffe7 ffdd 0 0 ff70 58 62 5a 40 0 0 0 ffc9 ffd6 0 0 0 0 0 0 1e ffa8 0 28 0 0 0 0 1e ffd8 ffd0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f7 f1 d9 d8 ed ea df ec de ff ff ef d2 c9 ce d9 61 a4 e9 fb fa ff ff f1 49 4d 6f 95 ad cf dc c5 94 50 36 4a 50 53 5d 5e d9 7c 3f 49 55 4a 41 41 ff c5 75 4b 4b 4d 4c 53 d5 f5 d5 85 56 48 46 52 
* bloc 2
[ DC/AC] 06(4) / 04(4) 04(4) 01(2) 04(4) 04(4) 03(3) 03(3) 02(2) 01(2) 02(2) 02(2) 01(2) 02(2) 01(2) 21(5) 02(2) 02(2) 31(6) 02(2) 01(2) 01(2) 01(2) 11(4) 01(2) 01(2) 01(2) 61(7) 01(2) 01(2) 01(2) 01(2) 01(2) 00(4) -- total 157 bits
[  bloc] 50 fff3 a ffff d fff5 fffc 7 fffe ffff 2 fffe ffff 2 ffff 0 0 1 fffe 2 0 0 0 1 fffe 1 ffff 1 0 ffff 1 ffff 1 0 0 0 0 0 0 1 ffff 1 ffff 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 320 ffa5 46 fff7 5b ffbe ffd8 3f fff0 fff7 16 ffea fff6 18 fff1 0 0 f ffe4 1c 0 0 0 17 ffdc 19 ffdc 20 0 ffdb 23 ffe0 23 0 0 0 0 0 0 2a ffca 2b ffde 23 ffce 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 320 ffa5 ffbe ffd8 fff1 0 20 0 46 5b 3f 18 0 ffdc ffdb ffde fff7 fff0 fff6 f 19 23 2b 23 fff7 ffea ffe4 ffdc ffe0 ffca ffce 0 16 1c 17 23 2a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ee ff e8 eb fe ec e3 f4 de ed f5 ec e3 f4 e8 ef e9 e5 f1 f0 d6 f9 e7 ee ee f0 df f3 e5 f4 e2 f1 b2 f4 df ee f2 eb e6 f2 6c d2 f3 e6 ed ea f1 ee 86 95 fb e5 e8 f2 f0 eb d8 66 f3 ea ed f9 e7 ec 
* bloc 3
[ DC/AC] 02(3) / 04(4) 04(4) 04(4) 04(4) 03(3) 01(2) 03(3) 04(4) 04(4) 03(3) 03(3) 03(3) 52(11) 02(2) 02(2) 01(2) 01(2) 01(2) 00(4) -- total 120 bits
[  bloc] 53 a fff3 fff7 e fffa ffff fffb b fff8 fffb 6 fffc 0 0 0 0 0 fffe 3 fffe ffff 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 33e 46 ffa5 ffaf 62 ffdc fff6 ffd3 58 ffb8 ffc9 42 ffd8 0 0 0 0 0 ffe4 2a ffe2 ffe2 16 ffe9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 33e 46 ffdc fff6 0 0 0 0 ffa5 62 ffd3 0 0 0 0 0 ffaf 58 ffd8 0 0 0 0 0 ffb8 42 ffe4 0 0 0 0 0 ffc9 2a ffe9 0 0 0 0 0 ffe2 16 0 0 0 0 0 0 ffe2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e0 ea f1 e7 c5 94 63 45 f3 f8 fd fb ef de ce c4 ed ef f0 f0 f0 f2 f6 fa ee f0 f1 f0 ee ee f0 f2 ec ef f3 f4 f2 f0 f0 f0 ea ec ed ec eb ec ee f1 f6 f6 f6 f3 f1 f0 f3 f5 ea ee f1 f2 f1 ef ee ee 
* component mcu
[   mcu] 53 4e ac ff d1 71 82 fc f7 f1 d9 d8 ed ea df ec 5a 59 ae f5 ef c5 92 7c de ff ff ef d2 c9 ce d9 43 4e b5 f8 f7 fc ca 73 61 a4 e9 fb fa ff ff f1 48 42 b3 fd e8 f5 f8 d0 49 4d 6f 95 ad cf dc c5 60 4c ae f6 e2 e5 f4 ed 94 50 36 4a 50 53 5d 5e 42 62 c3 f2 e5 e6 e7 e8 d9 7c 3f 49 55 4a 41 41 44 96 e6 ed eb ed e3 f5 ff c5 75 4b 4b 4d 4c 53 92 d8 f7 e3 f3 f5 db f4 d5 f5 d5 85 56 48 46 52 ee ff e8 eb fe ec e3 f4 e0 ea f1 e7 c5 94 63 45 de ed f5 ec e3 f4 e8 ef f3 f8 fd fb ef de ce c4 e9 e5 f1 f0 d6 f9 e7 ee ed ef f0 f0 f0 f2 f6 fa ee f0 df f3 e5 f4 e2 f1 ee f0 f1 f0 ee ee f0 f2 b2 f4 df ee f2 eb e6 f2 ec ef f3 f4 f2 f0 f0 f0 6c d2 f3 e6 ed ea f1 ee ea ec ed ec eb ec ee f1 86 95 fb e5 e8 f2 f0 eb f6 f6 f6 f3 f1 f0 f3 f5 d8 66 f3 ea ed f9 e7 ec ea ee f1 f2 f1 ef ee ee 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 01(2) 02(3) 11(4) 01(2) 00(2) -- total 21 bits
[  bloc] fffe 1 fffe 0 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffea b ffea 0 d fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffea b fff1 0 0 0 0 0 ffea d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7c 7d 7d 7d 7b 78 74 72 7c 7d 7e 7d 7c 78 75 73 7c 7d 7e 7e 7d 7a 77 75 7d 7e 7f 7f 7e 7c 79 78 7d 7e 80 81 80 7e 7c 7a 7d 7e 81 82 82 80 7e 7d 7d 7f 81 83 83 82 80 7f 7d 7f 81 83 84 83 81 80 
* component mcu
[   mcu] 7c 7c 7d 7d 7d 7d 7d 7d 7b 7b 78 78 74 74 72 72 7c 7c 7d 7d 7d 7d 7d 7d 7b 7b 78 78 74 74 72 72 7c 7c 7d 7d 7e 7e 7d 7d 7c 7c 78 78 75 75 73 73 7c 7c 7d 7d 7e 7e 7d 7d 7c 7c 78 78 75 75 73 73 7c 7c 7d 7d 7e 7e 7e 7e 7d 7d 7a 7a 77 77 75 75 7c 7c 7d 7d 7e 7e 7e 7e 7d 7d 7a 7a 77 77 75 75 7d 7d 7e 7e 7f 7f 7f 7f 7e 7e 7c 7c 79 79 78 78 7d 7d 7e 7e 7f 7f 7f 7f 7e 7e 7c 7c 79 79 78 78 7d 7d 7e 7e 80 80 81 81 80 80 7e 7e 7c 7c 7a 7a 7d 7d 7e 7e 80 80 81 81 80 80 7e 7e 7c 7c 7a 7a 7d 7d 7e 7e 81 81 82 82 82 82 80 80 7e 7e 7d 7d 7d 7d 7e 7e 81 81 82 82 82 82 80 80 7e 7e 7d 7d 7d 7d 7f 7f 81 81 83 83 83 83 82 82 80 80 7f 7f 7d 7d 7f 7f 81 81 83 83 83 83 82 82 80 80 7f 7f 7d 7d 7f 7f 81 81 83 83 84 84 83 83 81 81 80 80 7d 7d 7f 7f 81 81 83 83 84 84 83 83 81 81 80 80 
** component Cr
* bloc 0
[ DC/AC] 03(3) / 01(2) 03(4) 01(2) 12(6) 01(2) 13(8) 02(3) 11(4) 01(2) 00(2) -- total 56 bits
[  bloc] fff8 1 fffb 1 0 fffd ffff 0 fffc 2 0 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffa8 b ffc9 f 0 ffd3 ffe3 0 ffc0 3a 0 ffd7 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffa8 b ffd3 ffe3 0 0 0 0 ffc9 0 0 0 0 0 0 0 f ffc0 23 0 0 0 0 0 3a ffd7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 5d 66 70 75 78 7d 87 90 61 69 71 73 6e 6a 6b 6e 68 70 78 75 69 5a 50 4d 6e 78 83 81 73 60 51 4a 72 7e 8b 8e 84 75 6a 65 73 7e 8c 90 8b 84 80 7f 72 7a 83 86 83 80 82 86 70 76 7b 7a 76 76 7b 81 
* component mcu
[   mcu] 5d 5d 66 66 70 70 75 75 78 78 7d 7d 87 87 90 90 5d 5d 66 66 70 70 75 75 78 78 7d 7d 87 87 90 90 61 61 69 69 71 71 73 73 6e 6e 6a 6a 6b 6b 6e 6e 61 61 69 69 71 71 73 73 6e 6e 6a 6a 6b 6b 6e 6e 68 68 70 70 78 78 75 75 69 69 5a 5a 50 50 4d 4d 68 68 70 70 78 78 75 75 69 69 5a 5a 50 50 4d 4d 6e 6e 78 78 83 83 81 81 73 73 60 60 51 51 4a 4a 6e 6e 78 78 83 83 81 81 73 73 60 60 51 51 4a 4a 72 72 7e 7e 8b 8b 8e 8e 84 84 75 75 6a 6a 65 65 72 72 7e 7e 8b 8b 8e 8e 84 84 75 75 6a 6a 65 65 73 73 7e 7e 8c 8c 90 90 8b 8b 84 84 80 80 7f 7f 73 73 7e 7e 8c 8c 90 90 8b 8b 84 84 80 80 7f 7f 72 72 7a 7a 83 83 86 86 83 83 80 80 82 82 86 86 72 72 7a 7a 83 83 86 86 83 83 80 80 82 82 86 86 70 70 76 76 7b 7b 7a 7a 76 76 76 76 7b 7b 81 81 70 70 76 76 7b 7b 7a 7a 76 76 76 76 7b 7b 81 81 

**************************************************************
*** mcu 122
** component Y
* bloc 0
[ DC/AC] 07(5) / 05(5) 06(7) 03(3) 04(4) 06(7) 04(4) 02(2) 04(4) 12(5) 04(4) 05(5) 11(4) 01(2) 01(2) 01(2) 02(2) 03(3) 01(2) 01(2) 01(2) 11(4) 01(2) 01(2) 01(2) 01(2) 01(2) 01(2) 01(2) 02(2) 01(2) 31(6) 01(2) 21(5) 11(4) 00(4) -- total 198 bits
[  bloc] 12 ffea 3e 7 a 23 fff6 2 f 0 fffd fff7 fff0 0 1 1 ffff 1 fffd fffc ffff 1 1 0 1 1 1 ffff 1 ffff ffff 1 2 1 0 0 0 1 1 0 0 1 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] b4 ff66 1b2 3f 46 d2 ff9c 12 78 0 ffdf ff9d ff60 0 f 19 fff0 f ffd6 ffc8 fff1 1e 16 0 12 19 24 ffe0 26 ffdb ffdd 20 46 22 0 0 0 30 28 0 0 2b 0 ffdd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] b4 ff66 d2 ff9c f 19 ffe0 26 1b2 46 12 0 fff0 24 ffdb 0 3f 78 ff60 f 19 ffdd 2b ffdd 0 ff9d ffd6 12 20 0 0 0 ffdf ffc8 0 46 0 0 0 0 fff1 16 22 28 0 0 0 0 1e 0 30 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f3 d9 cd ed ee e7 f5 f4 cd ec ff f4 bd a1 e4 f4 f4 f2 d0 91 67 71 fe ff b1 8f 63 3d 50 6f ff f5 51 42 42 3e 5b 69 f2 ff 51 49 55 49 51 51 b9 f7 48 47 59 4d 53 49 59 92 49 4e 5e 4b 54 59 3f 7b 
* bloc 1
[ DC/AC] 04(3) / 06(7) 06(7) 04(4) 03(3) 04(4) 04(4) 04(4) 04(4) 03(3) 01(2) 03(3) 02(2) 03(3) 01(2) 12(5) 02(2) 02(2) 02(2) 01(2) 01(2) 01(2) 01(2) 03(3) 02(2) 11(4) 21(5) 01(2) 11(4) 01(2) 41(6) 01(2) 31(6) 61(7) 01(2) 00(4) -- total 202 bits
[  bloc] 1a 34 2c fff6 4 fff5 8 fff3 fff1 6 ffff 7 3 7 1 0 fffd 3 2 fffe ffff 1 ffff ffff fffc fffe 0 1 0 0 1 ffff 0 1 1 0 0 0 0 1 1 0 0 0 ffff 0 0 0 0 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 104 16c 134 ffa6 1c ffbe 50 ff8b ff88 36 fff5 4d 1e 54 f 0 ffd0 2d 1c ffe4 fff1 1e ffea ffe9 ffb8 ffce 0 20 0 0 23 ffe0 0 22 28 0 0 0 0 2a 36 0 0 0 ffce 0 0 0 0 0 0 ffc0 ffc0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 104 16c ffbe 50 f 0 20 0 134 1c ff8b 54 ffd0 0 0 0 ffa6 ff88 1e 2d ffce 23 0 0 36 4d 1c ffb8 ffe0 36 ffce 0 fff5 ffe4 ffe9 0 2a 0 ffc0 0 fff1 ffea 22 0 0 ffc0 0 0 1e 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f6 ff db e2 dd d5 c3 4c fd c8 ee d7 d2 f7 9a 3b ff e2 e6 bd ec e9 50 52 ec e6 b8 c2 eb 9a 41 66 fd e5 da f1 ab 54 58 41 ff e8 ea b6 61 49 4a 45 aa 94 83 49 46 54 3b 68 8f 4e 43 55 5b 54 46 4b 
* bloc 2
[ DC/AC] 06(4) / 04(4) 06(7) 05(5) 05(5) 03(3) 01(2) 03(3) 04(4) 05(5) 04(4) 03(3) 03(3) 01(2) 01(2) 32(9) 01(2) 02(2) 11(4) 01(2) 01(2) 71(8) 11(4) 31(6) 00(4) -- total 164 bits
[  bloc] 4a fff3 ffdf ffea ffef 6 ffff 5 fff4 fff0 fff8 fffb 4 ffff 1 0 0 0 2 ffff fffd 0 1 1 ffff 0 0 0 0 0 0 0 ffff 0 1 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2e4 ffa5 ff19 ff3a ff89 24 fff6 2d ffa0 ff70 ffa8 ffc9 28 fff4 f 0 0 0 1c fff2 ffd3 0 16 17 ffee 0 0 0 0 0 0 0 ffdd 0 28 0 0 0 ffd8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2e4 ffa5 24 fff6 f 0 0 0 ff19 ff89 2d fff4 0 0 0 0 ff3a ffa0 28 0 0 0 0 0 ff70 ffc9 1c ffee 0 0 0 0 ffa8 fff2 17 ffdd 0 0 0 0 ffd3 16 0 ffd8 0 0 0 0 0 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 39 42 4a 4c 53 75 b6 ed a4 95 90 a7 cc eb fc ff fd f4 f1 f7 fc f8 f2 ee ed f7 ff fd eb de e7 f9 ef ec ed f1 f2 f1 f7 ff ff f7 f3 f6 f8 f2 ed ec e8 ea ef f4 f2 ed f0 f7 fb f2 ec f0 f4 f4 f2 f3 
* bloc 3
[ DC/AC] 06(4) / 04(4) 07(8) 03(3) 04(4) 05(5) 03(3) 04(4) 02(2) 04(4) 01(2) 01(2) 04(4) 03(3) 03(3) 01(2) 03(3) 02(2) 03(3) 02(2) 02(2) 22(8) 21(5) 01(2) 11(4) 01(2) 01(2) 11(4) 11(4) a1(9) 00(4) -- total 190 bits
[  bloc] 27 d ffb8 fffc f 1d 6 c 3 f 1 ffff fff8 6 6 1 5 2 fffb fffe fffd 0 0 2 0 0 1 1 0 1 1 ffff 0 1 0 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 186 5b fe08 ffdc 69 ae 3c 6c 18 87 b fff5 ffb0 48 5a 19 50 1e ffba ffe4 ffd3 0 0 2e 0 0 24 20 0 25 23 ffe0 0 22 0 2d 0 0 0 0 0 0 0 0 0 0 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 186 5b ae 3c 5a 19 20 0 fe08 69 6c 48 50 24 25 0 ffdc 18 ffb0 1e 0 23 0 0 87 fff5 ffba 0 ffe0 0 0 0 b ffe4 2e 0 0 0 0 0 ffd3 0 22 0 32 0 0 0 0 0 0 0 0 0 0 0 2d 0 0 0 0 0 0 0 
[  idct] f8 53 44 5d 51 54 48 57 e1 64 53 54 48 52 41 47 fd 77 49 4b 47 41 4e 92 ff 95 5a 54 5a 5c 7f df ff f5 db bc c6 df ed ff ec fd fe f3 f7 f9 f2 f1 fc f3 f2 ff ff ee f1 fc ed f1 ee ef ec f4 ff f7 
* component mcu
[   mcu] f3 d9 cd ed ee e7 f5 f4 f6 ff db e2 dd d5 c3 4c cd ec ff f4 bd a1 e4 f4 fd c8 ee d7 d2 f7 9a 3b f4 f2 d0 91 67 71 fe ff ff e2 e6 bd ec e9 50 52 b1 8f 63 3d 50 6f ff f5 ec e6 b8 c2 eb 9a 41 66 51 42 42 3e 5b 69 f2 ff fd e5 da f1 ab 54 58 41 51 49 55 49 51 51 b9 f7 ff e8 ea b6 61 49 4a 45 48 47 59 4d 53 49 59 92 aa 94 83 49 46 54 3b 68 49 4e 5e 4b 54 59 3f 7b 8f 4e 43 55 5b 54 46 4b 39 42 4a 4c 53 75 b6 ed f8 53 44 5d 51 54 48 57 a4 95 90 a7 cc eb fc ff e1 64 53 54 48 52 41 47 fd f4 f1 f7 fc f8 f2 ee fd 77 49 4b 47 41 4e 92 ed f7 ff fd eb de e7 f9 ff 95 5a 54 5a 5c 7f df ef ec ed f1 f2 f1 f7 ff ff f5 db bc c6 df ed ff ff f7 f3 f6 f8 f2 ed ec ec fd fe f3 f7 f9 f2 f1 e8 ea ef f4 f2 ed f0 f7 fc f3 f2 ff ff ee f1 fc fb f2 ec f0 f4 f4 f2 f3 ed f1 ee ef ec f4 ff f7 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 01(2) 02(3) 00(2) -- total 14 bits
[  bloc] fffc 1 fffd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffd4 b ffdf 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffd4 b 0 0 0 0 0 0 ffdf 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 77 76 76 75 74 74 73 73 78 77 77 76 75 75 74 74 79 79 78 78 77 76 76 75 7b 7b 7a 7a 79 78 78 77 7e 7d 7d 7c 7b 7b 7a 7a 80 7f 7f 7e 7d 7d 7c 7c 81 81 80 80 7f 7e 7e 7d 82 82 81 81 80 7f 7f 7e 
* component mcu
[   mcu] 77 77 76 76 76 76 75 75 74 74 74 74 73 73 73 73 77 77 76 76 76 76 75 75 74 74 74 74 73 73 73 73 78 78 77 77 77 77 76 76 75 75 75 75 74 74 74 74 78 78 77 77 77 77 76 76 75 75 75 75 74 74 74 74 79 79 79 79 78 78 78 78 77 77 76 76 76 76 75 75 79 79 79 79 78 78 78 78 77 77 76 76 76 76 75 75 7b 7b 7b 7b 7a 7a 7a 7a 79 79 78 78 78 78 77 77 7b 7b 7b 7b 7a 7a 7a 7a 79 79 78 78 78 78 77 77 7e 7e 7d 7d 7d 7d 7c 7c 7b 7b 7b 7b 7a 7a 7a 7a 7e 7e 7d 7d 7d 7d 7c 7c 7b 7b 7b 7b 7a 7a 7a 7a 80 80 7f 7f 7f 7f 7e 7e 7d 7d 7d 7d 7c 7c 7c 7c 80 80 7f 7f 7f 7f 7e 7e 7d 7d 7d 7d 7c 7c 7c 7c 81 81 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 7d 7d 81 81 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 7d 7d 82 82 82 82 81 81 81 81 80 80 7f 7f 7f 7f 7e 7e 82 82 82 82 81 81 81 81 80 80 7f 7f 7f 7f 7e 7e 
** component Cr
* bloc 0
[ DC/AC] 03(3) / 02(3) 02(3) 04(5) 02(3) 02(3) 01(2) 02(3) 01(2) 01(2) 11(4) 01(2) 01(2) 00(2) -- total 62 bits
[  bloc] fff2 2 fffd 8 fffe fffd 1 fffe ffff 1 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff66 16 ffdf 78 ffe6 ffd3 1d ffe0 fff0 1d 0 29 23 29 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff66 16 ffd3 1d 0 0 0 0 ffdf ffe6 ffe0 29 0 0 0 0 78 fff0 23 0 0 0 0 0 1d 29 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 87 7b 74 7e 8e 8f 7d 69 6b 64 63 71 82 84 72 5e 4f 4d 53 63 73 72 5f 4d 4b 4e 55 62 69 63 4f 3e 61 63 68 6c 69 5e 4c 3f 79 7a 7b 77 6f 64 5a 54 83 84 83 7d 75 71 73 76 83 84 82 7d 78 7b 86 8f 
* component mcu
[   mcu] 87 87 7b 7b 74 74 7e 7e 8e 8e 8f 8f 7d 7d 69 69 87 87 7b 7b 74 74 7e 7e 8e 8e 8f 8f 7d 7d 69 69 6b 6b 64 64 63 63 71 71 82 82 84 84 72 72 5e 5e 6b 6b 64 64 63 63 71 71 82 82 84 84 72 72 5e 5e 4f 4f 4d 4d 53 53 63 63 73 73 72 72 5f 5f 4d 4d 4f 4f 4d 4d 53 53 63 63 73 73 72 72 5f 5f 4d 4d 4b 4b 4e 4e 55 55 62 62 69 69 63 63 4f 4f 3e 3e 4b 4b 4e 4e 55 55 62 62 69 69 63 63 4f 4f 3e 3e 61 61 63 63 68 68 6c 6c 69 69 5e 5e 4c 4c 3f 3f 61 61 63 63 68 68 6c 6c 69 69 5e 5e 4c 4c 3f 3f 79 79 7a 7a 7b 7b 77 77 6f 6f 64 64 5a 5a 54 54 79 79 7a 7a 7b 7b 77 77 6f 6f 64 64 5a 5a 54 54 83 83 84 84 83 83 7d 7d 75 75 71 71 73 73 76 76 83 83 84 84 83 83 7d 7d 75 75 71 71 73 73 76 76 83 83 84 84 82 82 7d 7d 78 78 7b 7b 86 86 8f 8f 83 83 84 84 82 82 7d 7d 78 78 7b 7b 86 86 8f 8f 

**************************************************************
*** mcu 123
** component Y
* bloc 0
[ DC/AC] 02(3) / 06(7) 04(4) 03(3) 05(5) 05(5) 01(2) 03(3) 04(4) 02(2) 01(2) 03(3) 02(2) 04(4) 03(3) 01(2) 03(3) 03(3) 02(2) 02(2) 01(2) 01(2) 01(2) 02(2) 01(2) 11(4) 02(2) 02(2) 01(2) 01(2) 01(2) 12(5) 31(6) 01(2) 41(6) 31(6) 51(7) 00(4) -- total 204 bits
[  bloc] 25 ffc6 b fffb ffe7 ffe9 1 4 f 3 ffff fff9 fffd 9 fffb ffff 4 fffb 3 3 ffff 1 ffff fffd 1 0 ffff 2 3 ffff 1 ffff 0 2 0 0 0 ffff ffff 0 0 0 0 ffff 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 
[iquant] 172 fe6a 4d ffd3 ff51 ff76 a 24 78 1b fff5 ffb3 ffe2 6c ffb5 ffe7 40 ffb5 2a 2a fff1 1e ffea ffbb 12 0 ffdc 40 72 ffdb 23 ffe0 0 44 0 0 0 ffd0 ffd8 0 0 0 0 ffdd 0 0 0 36 0 0 0 0 0 26 0 0 0 0 0 0 0 0 0 0 
[   izz] 172 fe6a ff76 a ffb5 ffe7 40 72 4d ff51 24 6c 40 ffdc ffdb 0 ffd3 78 ffe2 ffb5 0 23 0 ffdd 1b ffb3 2a 12 ffe0 0 0 26 fff5 2a ffbb 0 0 0 0 0 fff1 ffea 44 ffd8 0 0 0 0 1e 0 ffd0 36 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 4e 55 8f 94 fa fa ff f6 55 59 85 93 f2 f4 fc fd 5f 57 7c 93 ff ff fb f5 49 57 96 7d f0 ef f4 fb 43 53 b2 7b ff ff ff d1 52 5c c0 71 e5 ff ff d8 4b 77 e8 7f 72 93 c9 de 4e 85 ff e4 a7 a1 6b 47 
* bloc 1
[ DC/AC] 01(3) / 06(7) 06(7) 04(4) 03(3) 05(5) 04(4) 04(4) 04(4) 04(4) 03(3) 03(3) 03(3) 03(3) 03(3) 01(2) 03(3) 02(2) 02(2) 03(3) 02(2) 12(5) 11(4) 11(4) 31(6) 01(2) 01(2) 01(2) 31(6) 41(6) 00(4) -- total 194 bits
[  bloc] 24 2f 2a fff1 5 ffe8 8 fff8 fff8 a fff9 7 6 5 fffc 1 fffc fffe fffe fffa 2 0 3 0 ffff 0 1 0 0 0 1 1 1 1 0 0 0 ffff 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 168 149 126 ff79 23 ff70 50 ffb8 ffc0 5a ffb3 4d 3c 3c ffc4 19 ffc0 ffe2 ffe4 ffac 1e 0 42 0 ffee 0 24 0 0 0 23 20 23 22 0 0 0 ffd0 0 0 0 0 ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 168 149 ff70 50 ffc4 19 0 0 126 23 ffb8 3c ffc0 24 0 ffde ff79 ffc0 3c ffe2 0 23 0 0 5a 4d ffe4 ffee 20 0 0 0 ffb3 ffac 0 23 0 0 0 0 1e 42 22 0 0 0 0 0 0 0 ffd0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] fe f0 f4 fb ca e4 b2 47 ee f5 f7 ef c7 e5 b8 57 eb ff fe ed d9 e6 a0 39 f1 f2 d8 c6 d1 d5 91 42 ce d2 cf d1 e0 bd 79 47 e5 ea f4 e6 d1 86 51 3b e3 cc bd 8f 74 48 4d 51 4c 3f 4d 3f 4e 48 59 4b 
* bloc 2
[ DC/AC] 06(4) / 04(4) 05(5) 03(3) 03(3) 05(5) 03(3) 05(5) 03(3) 23(10) 03(3) 02(2) 03(3) 01(2) 03(3) 02(2) 11(4) 01(2) 32(9) 01(2) 01(2) 01(2) 11(4) 01(2) 21(5) 00(4) -- total 160 bits
[  bloc] 54 a ffee fffb 6 ffe6 5 ffee fffa 0 0 fffa fffb 3 fffa 1 fffa fffe 0 ffff ffff 0 0 0 fffd ffff 1 ffff 0 ffff ffff 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 348 46 ff82 ffd3 2a ff64 32 ff5e ffd0 0 0 ffbe ffce 24 ffa6 19 ffa0 ffe2 0 fff2 fff1 0 0 0 ffca ffe7 24 ffe0 0 ffdb ffdd 0 0 ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 348 46 ff64 32 ffa6 19 ffe0 0 ff82 2a ff5e 24 ffa0 24 ffdb 0 ffd3 ffd0 ffce ffe2 ffe7 ffdd 0 0 0 ffbe 0 ffca 0 0 0 0 0 fff2 0 0 0 0 0 0 fff1 0 ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 55 cf fc ff fa fe e1 5a a8 ee f9 f8 f3 fd e0 59 e5 fa f6 fe fa fe da 54 fc f7 f5 ff fb fd e7 84 ff fa f9 fd ee f7 ff dc f3 f6 fe fd f2 f3 fe ff e9 f6 fb f9 ff f7 ea fa ff ff f3 e8 ff fe e9 ff 
* bloc 3
[ DC/AC] 06(4) / 03(3) 07(8) 04(4) 01(2) 03(3) 01(2) 13(7) 05(5) 03(3) 13(7) 41(6) 02(2) 01(2) 02(2) 02(2) 01(2) 02(2) 91(9) 31(6) 00(4) -- total 137 bits
[  bloc] 15 fffc ffaa a 1 5 ffff 0 4 12 fff9 0 fffb 0 0 0 0 1 2 ffff fffd 2 1 2 0 0 0 0 0 0 0 0 0 ffff 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] d2 ffe4 fda6 5a 7 1e fff6 0 20 a2 ffb3 0 ffce 0 0 0 0 f 1c fff2 ffd3 3c 16 2e 0 0 0 0 0 0 0 0 0 ffde 0 0 0 ffd0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] d2 ffe4 1e fff6 0 0 0 0 fda6 7 0 0 0 0 0 0 5a 20 ffce f 0 0 0 0 a2 0 1c 0 0 0 0 0 ffb3 fff2 2e 0 0 0 0 0 ffd3 16 ffde 0 0 0 0 0 3c 0 ffd0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 53 51 50 50 50 4e 4a 47 50 4b 44 40 41 47 51 57 38 46 57 60 5e 54 4a 45 56 52 4b 42 40 4c 61 72 b7 a9 94 83 85 9f c8 e6 f6 fa ff ff ff ff ff ff f7 f9 fb fb f9 f5 f1 ef f2 f3 f5 fa fe fe fb f8 
* component mcu
[   mcu] 4e 55 8f 94 fa fa ff f6 fe f0 f4 fb ca e4 b2 47 55 59 85 93 f2 f4 fc fd ee f5 f7 ef c7 e5 b8 57 5f 57 7c 93 ff ff fb f5 eb ff fe ed d9 e6 a0 39 49 57 96 7d f0 ef f4 fb f1 f2 d8 c6 d1 d5 91 42 43 53 b2 7b ff ff ff d1 ce d2 cf d1 e0 bd 79 47 52 5c c0 71 e5 ff ff d8 e5 ea f4 e6 d1 86 51 3b 4b 77 e8 7f 72 93 c9 de e3 cc bd 8f 74 48 4d 51 4e 85 ff e4 a7 a1 6b 47 4c 3f 4d 3f 4e 48 59 4b 55 cf fc ff fa fe e1 5a 53 51 50 50 50 4e 4a 47 a8 ee f9 f8 f3 fd e0 59 50 4b 44 40 41 47 51 57 e5 fa f6 fe fa fe da 54 38 46 57 60 5e 54 4a 45 fc f7 f5 ff fb fd e7 84 56 52 4b 42 40 4c 61 72 ff fa f9 fd ee f7 ff dc b7 a9 94 83 85 9f c8 e6 f3 f6 fe fd f2 f3 fe ff f6 fa ff ff ff ff ff ff e9 f6 fb f9 ff f7 ea fa f7 f9 fb fb f9 f5 f1 ef ff ff f3 e8 ff fe e9 ff f2 f3 f5 fa fe fe fb f8 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 02(3) 02(3) 11(4) 00(2) -- total 19 bits
[  bloc] fffc 2 fffe 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffd4 16 ffea 0 d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffd4 16 0 0 0 0 0 0 ffea d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7e 7d 7b 78 75 73 71 70 7e 7d 7b 79 76 74 72 71 7e 7d 7c 79 77 75 74 73 7e 7d 7c 7b 79 77 76 75 7e 7e 7d 7c 7b 79 79 78 7f 7e 7e 7d 7c 7b 7b 7b 7f 7f 7e 7e 7d 7d 7d 7d 7f 7f 7f 7e 7e 7e 7e 7e 
* component mcu
[   mcu] 7e 7e 7d 7d 7b 7b 78 78 75 75 73 73 71 71 70 70 7e 7e 7d 7d 7b 7b 78 78 75 75 73 73 71 71 70 70 7e 7e 7d 7d 7b 7b 79 79 76 76 74 74 72 72 71 71 7e 7e 7d 7d 7b 7b 79 79 76 76 74 74 72 72 71 71 7e 7e 7d 7d 7c 7c 79 79 77 77 75 75 74 74 73 73 7e 7e 7d 7d 7c 7c 79 79 77 77 75 75 74 74 73 73 7e 7e 7d 7d 7c 7c 7b 7b 79 79 77 77 76 76 75 75 7e 7e 7d 7d 7c 7c 7b 7b 79 79 77 77 76 76 75 75 7e 7e 7e 7e 7d 7d 7c 7c 7b 7b 79 79 79 79 78 78 7e 7e 7e 7e 7d 7d 7c 7c 7b 7b 79 79 79 79 78 78 7f 7f 7e 7e 7e 7e 7d 7d 7c 7c 7b 7b 7b 7b 7b 7b 7f 7f 7e 7e 7e 7e 7d 7d 7c 7c 7b 7b 7b 7b 7b 7b 7f 7f 7f 7f 7e 7e 7e 7e 7d 7d 7d 7d 7d 7d 7d 7d 7f 7f 7f 7f 7e 7e 7e 7e 7d 7d 7d 7d 7d 7d 7d 7d 7f 7f 7f 7f 7f 7f 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7f 7f 7f 7f 7f 7f 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 02(3) 02(3) 03(4) 03(4) 02(3) 13(8) 03(4) 01(2) 11(4) 21(5) 00(2) -- total 66 bits
[  bloc] fff3 3 fffe 6 fffc fffd 0 fffc fffc ffff 0 1 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff71 21 ffea 5a ffcc ffd3 0 ffc0 ffc0 ffe3 0 29 0 0 ffc3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff71 21 ffd3 0 ffc3 0 0 0 ffea ffcc ffc0 0 0 0 0 0 5a ffc0 0 0 0 0 0 0 ffe3 29 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 4a 68 7e 80 86 8d 7e 64 4a 67 7a 7b 81 89 7c 64 4f 68 76 72 74 7c 71 59 5c 6f 74 67 62 66 5b 44 6e 7b 77 60 55 57 4b 35 7b 85 7d 62 57 5c 55 42 80 8b 83 6c 67 75 76 67 80 8c 87 75 77 8c 93 89 
* component mcu
[   mcu] 4a 4a 68 68 7e 7e 80 80 86 86 8d 8d 7e 7e 64 64 4a 4a 68 68 7e 7e 80 80 86 86 8d 8d 7e 7e 64 64 4a 4a 67 67 7a 7a 7b 7b 81 81 89 89 7c 7c 64 64 4a 4a 67 67 7a 7a 7b 7b 81 81 89 89 7c 7c 64 64 4f 4f 68 68 76 76 72 72 74 74 7c 7c 71 71 59 59 4f 4f 68 68 76 76 72 72 74 74 7c 7c 71 71 59 59 5c 5c 6f 6f 74 74 67 67 62 62 66 66 5b 5b 44 44 5c 5c 6f 6f 74 74 67 67 62 62 66 66 5b 5b 44 44 6e 6e 7b 7b 77 77 60 60 55 55 57 57 4b 4b 35 35 6e 6e 7b 7b 77 77 60 60 55 55 57 57 4b 4b 35 35 7b 7b 85 85 7d 7d 62 62 57 57 5c 5c 55 55 42 42 7b 7b 85 85 7d 7d 62 62 57 57 5c 5c 55 55 42 42 80 80 8b 8b 83 83 6c 6c 67 67 75 75 76 76 67 67 80 80 8b 8b 83 83 6c 6c 67 67 75 75 76 76 67 67 80 80 8c 8c 87 87 75 75 77 77 8c 8c 93 93 89 89 80 80 8c 8c 87 87 75 75 77 77 8c 8c 93 93 89 89 

**************************************************************
*** mcu 124
** component Y
* bloc 0
[ DC/AC] 05(3) / 06(7) 35(16) 06(7) 01(2) 01(2) 41(6) 03(3) 04(4) 01(2) 00(4) -- total 89 bits
[  bloc] 2f ffd4 0 0 0 ffed ffd9 ffff 1 0 0 0 0 1 fffc 8 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1d6 fecc 0 0 0 ff8e fe7a fff7 8 0 0 0 0 c ffc4 c8 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1d6 fecc ff8e fe7a ffc4 c8 0 0 0 0 fff7 c 10 0 0 0 0 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 4b 75 f2 ff 93 9e f8 f8 49 75 f3 ff 92 9e fa fa 47 75 f3 ff 91 9f fc fb 44 76 f4 ff 8e 9f fe fd 43 77 f6 fe 8c 9f ff fe 43 7a f9 fd 89 9e ff fd 44 7c fb fc 87 9c ff fc 44 7e fc fc 86 9c ff fc 
* bloc 1
[ DC/AC] 05(3) / 04(4) 04(4) 03(3) 04(4) 13(7) 03(3) 04(4) 03(3) 13(7) 03(3) 03(3) 01(2) 01(2) 01(2) 02(2) 02(2) 02(2) 21(5) 01(2) 21(5) 51(7) 51(7) 00(4) -- total 146 bits
[  bloc] 4d a e fff9 fff5 0 4 6 9 4 0 fffb fffa fffc 1 1 1 2 3 3 0 0 ffff ffff 0 0 ffff 0 0 0 0 0 ffff 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 302 46 62 ffc1 ffb3 0 28 36 48 24 0 ffc9 ffc4 ffd0 f 19 10 1e 2a 2a 0 0 ffea ffe9 0 0 ffdc 0 0 0 0 0 ffdd 0 0 0 0 0 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 302 46 0 28 f 19 0 0 62 ffb3 36 ffd0 10 ffdc 0 0 ffc1 48 ffc4 1e 0 0 0 0 24 ffc9 2a 0 0 0 0 0 0 2a ffe9 ffdd 0 0 0 0 0 ffea 0 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f7 f0 e5 e9 f1 e7 e3 f3 f3 ef e7 e7 e6 dd e1 f5 f6 e6 dc e1 e9 e8 e8 ee f7 ea e7 e9 e4 e4 eb ef f5 ee f4 ed d3 d5 ef fb fb d6 cd d5 d7 eb f5 df fc c9 be d2 df e9 cd 8c f1 dc eb f4 d3 b4 87 42 
* bloc 2
[ DC/AC] 02(3) / 03(3) 05(5) 04(4) 03(3) 05(5) 04(4) 04(4) 02(2) 02(2) 02(2) 01(2) 03(3) 04(4) 01(2) 01(2) 13(7) 02(2) 01(2) 02(2) 01(2) 02(2) 02(2) 02(2) 01(2) 01(2) 01(2) 31(6) 01(2) 02(2) 01(2) 11(4) 01(2) 11(4) 01(2) 11(4) 01(2) 00(4) -- total 186 bits
[  bloc] 50 fffa ffe4 fff4 fffa ffeb fff6 fff1 fffe fffe 3 1 fffc fff6 ffff ffff 0 fffb 3 ffff 3 1 fffe 3 fffe 1 ffff ffff 0 0 0 1 ffff 2 ffff 0 ffff 1 0 1 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 320 ffd6 ff3c ff94 ffd6 ff82 ff9c ff79 fff0 ffee 21 b ffd8 ff88 fff1 ffe7 0 ffb5 2a fff2 2d 1e ffd4 45 ffdc 19 ffdc ffe0 0 0 0 20 ffdd 44 ffd8 0 ffc7 30 0 2a 36 0 22 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 320 ffd6 ff82 ff9c fff1 ffe7 ffe0 0 ff3c ffd6 ff79 ff88 0 ffdc 0 22 ff94 fff0 ffd8 ffb5 19 0 0 23 ffee b 2a ffdc 20 36 0 0 21 fff2 45 ffdd 2a 0 0 0 2d ffd4 44 0 0 0 0 0 1e ffd8 30 0 0 0 0 0 0 ffc7 0 0 0 0 0 0 
[  idct] 46 92 f9 f5 cf 6b ba ff 31 b1 ff ff ff a0 7c 6b 6a da ed e7 ff ff e5 dc e0 ff f8 fa fc fb f0 ff e8 f5 ee ff f1 f5 f7 f7 ff ff f4 ff e1 f8 ff e8 ee f6 ee fc f3 ff ff ef f2 ff f3 fa ff ee f4 ff 
* bloc 3
[ DC/AC] 07(5) / 05(5) 06(7) 06(7) 04(4) 05(5) 04(4) 03(3) 02(2) 04(4) 04(4) 03(3) 01(2) 02(2) 03(3) 02(2) 02(2) 03(3) 02(2) 03(3) 02(2) 01(2) 01(2) 02(2) 12(5) 11(4) 21(5) 11(4) 02(2) 02(2) 01(2) 11(4) 31(6) 00(4) -- total 207 bits
[  bloc] fffe 13 ffdc 22 f 19 8 fffb 2 fff7 e 7 ffff fffe 5 2 fffe fffc 3 5 2 1 1 fffe 0 fffe 0 1 0 0 ffff 0 ffff 2 2 1 0 ffff 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffec 85 ff04 132 69 96 50 ffd3 10 ffaf 9a 4d fff6 ffe8 4b 32 ffe0 ffc4 2a 46 1e 1e 16 ffd2 0 ffce 0 20 0 0 ffdd 0 ffdd 44 50 2d 0 ffd0 0 0 0 ffd5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffec 85 96 50 4b 32 20 0 ff04 69 ffd3 ffe8 ffe0 0 0 0 132 10 fff6 ffc4 ffce ffdd ffd5 0 ffaf 4d 2a 0 0 0 0 0 9a 46 ffd2 ffdd 0 0 0 0 1e 16 44 0 0 0 0 0 1e 50 ffd0 0 0 0 0 0 2d 0 0 0 0 0 0 0 
[  idct] ee ef ca 97 65 4c 53 4c 71 50 43 40 3f 4c 53 4e a1 4d 4c 55 51 59 45 3d be 45 47 4d 3f 4e 47 5a c1 47 50 62 56 5a 47 56 d2 5b 3f 47 47 51 4b 56 f6 9d 64 63 77 9d ce f3 ff f8 ed fd fb ea f5 fe 
* component mcu
[   mcu] 4b 75 f2 ff 93 9e f8 f8 f7 f0 e5 e9 f1 e7 e3 f3 49 75 f3 ff 92 9e fa fa f3 ef e7 e7 e6 dd e1 f5 47 75 f3 ff 91 9f fc fb f6 e6 dc e1 e9 e8 e8 ee 44 76 f4 ff 8e 9f fe fd f7 ea e7 e9 e4 e4 eb ef 43 77 f6 fe 8c 9f ff fe f5 ee f4 ed d3 d5 ef fb 43 7a f9 fd 89 9e ff fd fb d6 cd d5 d7 eb f5 df 44 7c fb fc 87 9c ff fc fc c9 be d2 df e9 cd 8c 44 7e fc fc 86 9c ff fc f1 dc eb f4 d3 b4 87 42 46 92 f9 f5 cf 6b ba ff ee ef ca 97 65 4c 53 4c 31 b1 ff ff ff a0 7c 6b 71 50 43 40 3f 4c 53 4e 6a da ed e7 ff ff e5 dc a1 4d 4c 55 51 59 45 3d e0 ff f8 fa fc fb f0 ff be 45 47 4d 3f 4e 47 5a e8 f5 ee ff f1 f5 f7 f7 c1 47 50 62 56 5a 47 56 ff ff f4 ff e1 f8 ff e8 d2 5b 3f 47 47 51 4b 56 ee f6 ee fc f3 ff ff ef f6 9d 64 63 77 9d ce f3 f2 ff f3 fa ff ee f4 ff ff f8 ed fd fb ea f5 fe 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 03(4) 02(3) 12(6) 11(4) 00(2) -- total 30 bits
[  bloc] fffb 4 fffd 0 2 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffc9 2c ffdf 0 1a 0 ffe3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffc9 2c 0 ffe3 0 0 0 0 ffdf 1a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7d 80 80 79 6e 67 67 6a 7d 80 81 7a 6f 68 68 6c 7d 80 81 7b 71 6b 6b 6f 7d 81 82 7d 73 6e 6f 73 7c 81 83 7e 76 72 74 78 7c 81 84 80 79 75 78 7d 7c 81 84 81 7b 78 7b 80 7c 81 85 82 7c 79 7d 82 
* component mcu
[   mcu] 7d 7d 80 80 80 80 79 79 6e 6e 67 67 67 67 6a 6a 7d 7d 80 80 80 80 79 79 6e 6e 67 67 67 67 6a 6a 7d 7d 80 80 81 81 7a 7a 6f 6f 68 68 68 68 6c 6c 7d 7d 80 80 81 81 7a 7a 6f 6f 68 68 68 68 6c 6c 7d 7d 80 80 81 81 7b 7b 71 71 6b 6b 6b 6b 6f 6f 7d 7d 80 80 81 81 7b 7b 71 71 6b 6b 6b 6b 6f 6f 7d 7d 81 81 82 82 7d 7d 73 73 6e 6e 6f 6f 73 73 7d 7d 81 81 82 82 7d 7d 73 73 6e 6e 6f 6f 73 73 7c 7c 81 81 83 83 7e 7e 76 76 72 72 74 74 78 78 7c 7c 81 81 83 83 7e 7e 76 76 72 72 74 74 78 78 7c 7c 81 81 84 84 80 80 79 79 75 75 78 78 7d 7d 7c 7c 81 81 84 84 80 80 79 79 75 75 78 78 7d 7d 7c 7c 81 81 84 84 81 81 7b 7b 78 78 7b 7b 80 80 7c 7c 81 81 84 84 81 81 7b 7b 78 78 7b 7b 80 80 7c 7c 81 81 85 85 82 82 7c 7c 79 79 7d 7d 82 82 7c 7c 81 81 85 85 82 82 7c 7c 79 79 7d 7d 82 82 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 02(3) 03(4) 02(3) 04(5) 02(3) 01(2) 01(2) 01(2) 02(3) 11(4) f1(15) 00(2) -- total 72 bits
[  bloc] fff6 2 4 2 fff8 fffd ffff ffff ffff fffe 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff92 16 2c 1e ff98 ffd3 ffe3 fff0 fff0 ffc6 0 29 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ffc3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff92 16 ffd3 ffe3 0 0 ffc3 0 2c ff98 fff0 0 0 0 0 0 1e fff0 0 0 0 0 0 0 ffc6 29 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 52 6f 6d 85 86 75 89 7c 55 72 70 8a 8d 7e 93 87 5a 76 73 8b 8d 7e 94 88 61 7a 71 83 7f 6b 7d 70 69 7e 6e 77 6a 50 5d 4e 72 84 70 74 63 44 50 3f 79 8b 77 7c 6c 50 5d 4e 7d 90 7e 86 7a 61 71 64 
* component mcu
[   mcu] 52 52 6f 6f 6d 6d 85 85 86 86 75 75 89 89 7c 7c 52 52 6f 6f 6d 6d 85 85 86 86 75 75 89 89 7c 7c 55 55 72 72 70 70 8a 8a 8d 8d 7e 7e 93 93 87 87 55 55 72 72 70 70 8a 8a 8d 8d 7e 7e 93 93 87 87 5a 5a 76 76 73 73 8b 8b 8d 8d 7e 7e 94 94 88 88 5a 5a 76 76 73 73 8b 8b 8d 8d 7e 7e 94 94 88 88 61 61 7a 7a 71 71 83 83 7f 7f 6b 6b 7d 7d 70 70 61 61 7a 7a 71 71 83 83 7f 7f 6b 6b 7d 7d 70 70 69 69 7e 7e 6e 6e 77 77 6a 6a 50 50 5d 5d 4e 4e 69 69 7e 7e 6e 6e 77 77 6a 6a 50 50 5d 5d 4e 4e 72 72 84 84 70 70 74 74 63 63 44 44 50 50 3f 3f 72 72 84 84 70 70 74 74 63 63 44 44 50 50 3f 3f 79 79 8b 8b 77 77 7c 7c 6c 6c 50 50 5d 5d 4e 4e 79 79 8b 8b 77 77 7c 7c 6c 6c 50 50 5d 5d 4e 4e 7d 7d 90 90 7e 7e 86 86 7a 7a 61 61 71 71 64 64 7d 7d 90 90 7e 7e 86 86 7a 7a 61 61 71 71 64 64 

**************************************************************
*** mcu 125
** component Y
* bloc 0
[ DC/AC] 06(4) / 07(8) 03(3) 14(9) 05(5) 05(5) 04(4) 21(5) 11(4) 03(3) 02(2) 02(2) 02(2) 01(2) 11(4) 61(7) 02(2) 02(2) 01(2) 00(4) -- total 132 bits
[  bloc] 1f ffb5 4 0 a 16 1b a 0 0 1 0 ffff 5 2 fffe 2 ffff 0 1 0 0 0 0 0 0 1 2 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 136 fdf3 1c 0 46 84 10e 5a 0 0 b 0 fff6 3c 1e ffce 20 fff1 0 e 0 0 0 0 0 0 24 40 4c 25 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 136 fdf3 84 10e 1e ffce 40 4c 1c 46 5a 3c 20 24 25 0 0 0 fff6 fff1 0 0 0 0 0 0 0 0 0 0 0 0 b e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d2 52 4f 4a c3 fd f1 fa c3 4a 47 46 c3 fe f4 fc b4 4a 45 46 c8 ff f6 fb a5 50 49 4b cf ff f7 f8 8a 4f 4b 4f d6 ff f8 f8 66 48 49 52 da fd fa fb 4f 47 4e 59 df fa fa fb 49 4d 57 60 e3 f9 f8 f9 
* bloc 1
[ DC/AC] 07(5) / 11(4) 11(4) 91(9) 00(4) -- total 36 bits
[  bloc] 5f 0 ffff 0 ffff 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 3b6 0 fff9 0 fff9 0 0 0 0 0 0 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 3b6 0 0 0 f 0 0 0 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f6 f2 f3 f7 f8 f5 f5 f9 f6 f3 f3 f7 f8 f5 f5 f9 f7 f3 f4 f8 f8 f5 f5 f9 f8 f4 f4 f8 f8 f5 f5 f9 f9 f5 f5 f9 f9 f5 f5 f9 fa f6 f6 fa f9 f5 f5 f8 fb f7 f7 fa f9 f5 f5 f8 fc f8 f7 fa f9 f5 f5 f8 
* bloc 2
[ DC/AC] 06(4) / 06(7) 06(7) 03(3) 06(7) 04(4) 03(3) 01(2) 04(4) 02(2) 02(2) 02(2) 04(4) 04(4) 02(2) 01(2) 02(2) 02(2) 01(2) 02(2) 31(6) 02(2) 01(2) 01(2) 01(2) 21(5) 01(2) 11(4) 41(6) 31(6) 00(4) -- total 182 bits
[  bloc] 3d ffca ffda 5 ffdd fff1 6 ffff a 3 fffd 2 9 8 2 ffff 2 3 ffff fffd 0 0 0 ffff fffe ffff ffff ffff 0 0 ffff ffff 0 1 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 262 fe86 fef6 2d ff0b ffa6 3c fff7 50 1b ffdf 16 5a 60 1e ffe7 20 2d fff2 ffd6 0 0 0 ffe9 ffdc ffe7 ffdc ffe0 0 0 ffdd ffe0 0 22 0 0 0 0 28 0 0 0 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 262 fe86 ffa6 3c 1e ffe7 ffe0 0 fef6 ff0b fff7 60 20 ffdc 0 22 2d 50 5a 2d ffe7 ffdd 0 0 1b 16 fff2 ffdc ffe0 0 0 0 ffdf ffd6 ffe9 0 0 0 0 0 0 0 22 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 50 56 3b 60 ef ff ff f8 4f 53 52 8a f8 f4 f4 fc 5a 44 4b 9f fe f8 fa fd 48 42 64 c2 ff fc ff fa 48 7a bd ff ff f1 fd f9 a8 d7 f2 ff f5 f5 ff f9 fd ff ef f9 ef ff ff fa f3 ff ee ff f4 fc f8 fc 
* bloc 3
[ DC/AC] 06(4) / 01(2) 01(2) 61(7) 11(4) 61(7) 00(4) -- total 41 bits
[  bloc] 62 1 ffff 0 0 0 0 0 0 ffff 0 1 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 3d4 7 fff9 0 0 0 0 0 0 fff7 0 b 0 0 0 0 0 0 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 3d4 7 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 fff7 b fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f9 fa fb fb fa f7 f4 f2 fb fb fa f9 f9 f9 f9 fa fd fb f9 f8 f8 fb fe ff fd fc fa f9 f9 fb fc fd fb fb fc fc fb f9 f7 f5 fa fc fd fe fc f9 f5 f3 fc fc fc fc fc fb f9 f9 ff fd fb fa fb fd ff ff 
* component mcu
[   mcu] d2 52 4f 4a c3 fd f1 fa f6 f2 f3 f7 f8 f5 f5 f9 c3 4a 47 46 c3 fe f4 fc f6 f3 f3 f7 f8 f5 f5 f9 b4 4a 45 46 c8 ff f6 fb f7 f3 f4 f8 f8 f5 f5 f9 a5 50 49 4b cf ff f7 f8 f8 f4 f4 f8 f8 f5 f5 f9 8a 4f 4b 4f d6 ff f8 f8 f9 f5 f5 f9 f9 f5 f5 f9 66 48 49 52 da fd fa fb fa f6 f6 fa f9 f5 f5 f8 4f 47 4e 59 df fa fa fb fb f7 f7 fa f9 f5 f5 f8 49 4d 57 60 e3 f9 f8 f9 fc f8 f7 fa f9 f5 f5 f8 50 56 3b 60 ef ff ff f8 f9 fa fb fb fa f7 f4 f2 4f 53 52 8a f8 f4 f4 fc fb fb fa f9 f9 f9 f9 fa 5a 44 4b 9f fe f8 fa fd fd fb f9 f8 f8 fb fe ff 48 42 64 c2 ff fc ff fa fd fc fa f9 f9 fb fc fd 48 7a bd ff ff f1 fd f9 fb fb fc fc fb f9 f7 f5 a8 d7 f2 ff f5 f5 ff f9 fa fc fd fe fc f9 f5 f3 fd ff ef f9 ef ff ff fa fc fc fc fc fc fb f9 f9 f3 ff ee ff f4 fc f8 fc ff fd fb fa fb fd ff ff 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 02(3) 21(5) 01(2) 00(2) -- total 22 bits
[  bloc] ffff fffe 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fff5 ffea 0 0 fff3 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fff5 ffea fff1 0 0 0 0 0 0 fff3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 75 78 7c 80 82 84 83 83 76 78 7c 80 82 83 83 83 77 79 7c 80 82 83 82 82 78 7a 7d 80 82 82 81 81 79 7b 7e 80 82 81 80 7f 7a 7c 7e 81 81 81 7f 7e 7b 7d 7f 81 81 80 7f 7d 7b 7d 7f 81 81 80 7e 7d 
* component mcu
[   mcu] 75 75 78 78 7c 7c 80 80 82 82 84 84 83 83 83 83 75 75 78 78 7c 7c 80 80 82 82 84 84 83 83 83 83 76 76 78 78 7c 7c 80 80 82 82 83 83 83 83 83 83 76 76 78 78 7c 7c 80 80 82 82 83 83 83 83 83 83 77 77 79 79 7c 7c 80 80 82 82 83 83 82 82 82 82 77 77 79 79 7c 7c 80 80 82 82 83 83 82 82 82 82 78 78 7a 7a 7d 7d 80 80 82 82 82 82 81 81 81 81 78 78 7a 7a 7d 7d 80 80 82 82 82 82 81 81 81 81 79 79 7b 7b 7e 7e 80 80 82 82 81 81 80 80 7f 7f 79 79 7b 7b 7e 7e 80 80 82 82 81 81 80 80 7f 7f 7a 7a 7c 7c 7e 7e 81 81 81 81 81 81 7f 7f 7e 7e 7a 7a 7c 7c 7e 7e 81 81 81 81 81 81 7f 7f 7e 7e 7b 7b 7d 7d 7f 7f 81 81 81 81 80 80 7f 7f 7d 7d 7b 7b 7d 7d 7f 7f 81 81 81 81 80 80 7f 7f 7d 7d 7b 7b 7d 7d 7f 7f 81 81 81 81 80 80 7e 7e 7d 7d 7b 7b 7d 7d 7f 7f 81 81 81 81 80 80 7e 7e 7d 7d 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 04(5) 02(3) 01(2) 02(3) 03(4) 01(2) 01(2) 02(3) 31(5) 00(2) -- total 52 bits
[  bloc] fff9 fff8 fffe 1 fffe fffb ffff ffff 2 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffb3 ffa8 ffea f ffe6 ffb5 ffe3 fff0 20 0 0 0 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffb3 ffa8 ffb5 ffe3 0 0 0 0 ffea ffe6 fff0 0 0 0 0 0 f 20 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 5a 66 75 7d 7d 7c 7d 7f 52 61 74 80 81 7e 7d 7e 48 5b 73 83 86 82 7d 7c 43 58 73 86 89 84 7e 7b 48 5c 76 86 89 84 7e 7b 57 67 7a 85 85 80 7d 7d 69 73 7e 82 7f 7c 7d 80 75 7c 81 80 7b 79 7d 81 
* component mcu
[   mcu] 5a 5a 66 66 75 75 7d 7d 7d 7d 7c 7c 7d 7d 7f 7f 5a 5a 66 66 75 75 7d 7d 7d 7d 7c 7c 7d 7d 7f 7f 52 52 61 61 74 74 80 80 81 81 7e 7e 7d 7d 7e 7e 52 52 61 61 74 74 80 80 81 81 7e 7e 7d 7d 7e 7e 48 48 5b 5b 73 73 83 83 86 86 82 82 7d 7d 7c 7c 48 48 5b 5b 73 73 83 83 86 86 82 82 7d 7d 7c 7c 43 43 58 58 73 73 86 86 89 89 84 84 7e 7e 7b 7b 43 43 58 58 73 73 86 86 89 89 84 84 7e 7e 7b 7b 48 48 5c 5c 76 76 86 86 89 89 84 84 7e 7e 7b 7b 48 48 5c 5c 76 76 86 86 89 89 84 84 7e 7e 7b 7b 57 57 67 67 7a 7a 85 85 85 85 80 80 7d 7d 7d 7d 57 57 67 67 7a 7a 85 85 85 85 80 80 7d 7d 7d 7d 69 69 73 73 7e 7e 82 82 7f 7f 7c 7c 7d 7d 80 80 69 69 73 73 7e 7e 82 82 7f 7f 7c 7c 7d 7d 80 80 75 75 7c 7c 81 81 80 80 7b 7b 79 79 7d 7d 81 81 75 75 7c 7c 81 81 80 80 7b 7b 79 79 7d 7d 81 81 

**************************************************************
*** mcu 126
** component Y
* bloc 0
[ DC/AC] 08(6) / 06(7) 02(2) 01(2) 03(3) 06(7) 05(5) 03(3) 02(2) 11(4) 12(5) 01(2) 04(4) 03(3) 01(2) 21(5) 61(7) 02(2) 11(4) c1(10) 00(4) -- total 143 bits
[  bloc] ffd5 28 3 1 6 2e 16 4 2 0 1 0 2 1 b 4 ffff 0 0 1 0 0 0 0 0 0 ffff 2 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fe52 118 15 9 2a 114 dc 24 10 0 b 0 14 c a5 64 fff0 0 0 e 0 0 0 0 0 0 ffdc 40 0 ffdb 0 0 0 0 0 0 0 0 0 0 0 0 ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fe52 118 114 dc a5 64 40 0 15 2a 24 c fff0 ffdc ffdb ffde 9 10 14 0 0 0 0 0 0 0 0 0 0 0 0 0 b e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ff 7f 20 2d 23 33 2a 36 f5 6f 1b 2b 24 34 2c 37 ea 5e 1c 2e 28 36 2c 35 e8 53 25 34 2e 37 2c 32 e3 43 29 35 30 37 2d 32 dd 32 29 31 2e 35 30 36 e1 2c 2e 30 2d 33 31 38 ed 30 36 33 2d 32 30 37 
* bloc 1
[ DC/AC] 06(4) / 05(5) 03(3) 12(5) 04(4) 03(3) 02(2) 41(6) 02(2) 01(2) 01(2) 01(2) 00(4) -- total 75 bits
[  bloc] ffaf 15 fffa 0 2 d fffb fffe 0 0 0 0 ffff 2 1 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fcd6 93 ffd6 0 e 4e ffce ffee 0 0 0 0 fff6 18 f ffe7 fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fcd6 93 4e ffce f ffe7 0 0 ffd6 e ffee 18 fff0 0 0 0 0 0 fff6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 31 34 24 10 8 0 0 1 33 36 25 10 8 0 0 6 37 38 26 10 7 0 0 e 3a 3a 28 12 7 0 2 17 3c 3c 2a 16 8 0 5 20 3d 3d 2d 1a b 0 7 27 3d 3d 30 1e d 0 9 2c 3d 3d 31 21 f 0 a 2e 
* bloc 2
[ DC/AC] 06(4) / 06(7) 04(4) 03(3) 04(4) 06(7) 05(5) 03(3) 01(2) 01(2) 21(5) 03(3) 03(3) 01(2) 03(3) 02(2) 71(8) 02(2) 01(2) 01(2) 01(2) b1(10) 11(4) 00(4) -- total 153 bits
[  bloc] ffe1 3d fff3 4 fff2 38 15 fffc 1 ffff 0 0 ffff 4 5 ffff 6 fffe 0 0 0 0 0 0 0 ffff 3 ffff ffff 1 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] feca 1ab ffa5 24 ff9e 150 d2 ffdc 8 fff7 0 0 fff6 30 4b ffe7 60 ffe2 0 0 0 0 0 0 0 ffe7 6c ffe0 ffda 25 0 0 0 0 0 0 0 0 0 0 0 2b 0 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] feca 1ab 150 d2 4b ffe7 ffe0 ffda ffa5 ff9e ffdc 30 60 6c 25 0 24 8 fff6 ffe2 ffe7 0 2b 23 fff7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f9 4c 2c 36 2e 38 30 32 fb 5d 1f 38 2e 37 31 31 fc 79 f 37 2e 34 2f 2f fc 9c 9 33 2d 30 2c 2c fb bf 18 2a 2d 2f 29 2c fc df 3a 22 31 32 28 31 ff f9 63 1b 37 38 29 38 ff ff 7f 18 3b 3d 2b 3e 
* bloc 3
[ DC/AC] 06(4) / 04(4) 03(3) 01(2) 03(3) 01(2) 03(3) 03(3) 01(2) 01(2) 32(9) 31(6) 00(4) -- total 76 bits
[  bloc] ffbc f fffb 1 4 ffff fffb 4 ffff ffff 0 0 0 fffe 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd58 69 ffdd 9 1c fffa ffce 24 fff8 fff7 0 0 0 ffe8 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd58 69 fffa ffce 0 0 0 0 ffdd 1c 24 ffe8 0 0 0 0 9 fff8 0 f 0 0 0 0 fff7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 3a 3e 3a 29 13 a 12 1e 3a 3f 3e 2c 15 b 13 20 38 40 41 31 19 d 14 21 34 3e 42 34 1d 10 15 20 31 3b 40 36 23 15 17 1e 30 38 3e 39 2b 1f 1c 1d 32 38 3d 3c 35 2b 23 1f 35 38 3d 3f 3b 33 28 21 
* component mcu
[   mcu] ff 7f 20 2d 23 33 2a 36 31 34 24 10 8 0 0 1 f5 6f 1b 2b 24 34 2c 37 33 36 25 10 8 0 0 6 ea 5e 1c 2e 28 36 2c 35 37 38 26 10 7 0 0 e e8 53 25 34 2e 37 2c 32 3a 3a 28 12 7 0 2 17 e3 43 29 35 30 37 2d 32 3c 3c 2a 16 8 0 5 20 dd 32 29 31 2e 35 30 36 3d 3d 2d 1a b 0 7 27 e1 2c 2e 30 2d 33 31 38 3d 3d 30 1e d 0 9 2c ed 30 36 33 2d 32 30 37 3d 3d 31 21 f 0 a 2e f9 4c 2c 36 2e 38 30 32 3a 3e 3a 29 13 a 12 1e fb 5d 1f 38 2e 37 31 31 3a 3f 3e 2c 15 b 13 20 fc 79 f 37 2e 34 2f 2f 38 40 41 31 19 d 14 21 fc 9c 9 33 2d 30 2c 2c 34 3e 42 34 1d 10 15 20 fb bf 18 2a 2d 2f 29 2c 31 3b 40 36 23 15 17 1e fc df 3a 22 31 32 28 31 30 38 3e 39 2b 1f 1c 1d ff f9 63 1b 37 38 29 38 32 38 3d 3c 35 2b 23 1f ff ff 7f 18 3b 3d 2b 3e 35 38 3d 3f 3b 33 28 21 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 41(6) 00(2) -- total 13 bits
[  bloc] 2 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 16 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 16 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 82 84 85 85 84 82 80 80 82 84 85 85 84 82 80 80 82 84 85 85 84 82 80 80 82 84 85 85 84 82 80 80 82 84 85 85 84 82 80 80 82 84 85 85 84 82 80 80 82 84 85 85 84 82 80 80 82 84 85 85 84 82 80 
* component mcu
[   mcu] 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 
** component Cr
* bloc 0
[ DC/AC] 03(3) / 00(2) -- total 8 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 127
** component Y
* bloc 0
[ DC/AC] 06(4) / 03(3) 04(4) 02(2) 04(4) 05(5) 13(7) 21(5) 12(5) 02(2) 03(3) 01(2) 01(2) 81(9) 11(4) 00(4) -- total 104 bits
[  bloc] ffe0 fffa fff8 fffe fff8 ffe5 0 fffb 0 0 ffff 0 fffe fffd fffc 1 ffff 0 0 0 0 0 0 0 0 ffff 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fec0 ffd6 ffc8 ffee ffc8 ff5e 0 ffd3 0 0 fff5 0 ffec ffdc ffc4 19 fff0 0 0 0 0 0 0 0 0 ffe7 0 ffe0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fec0 ffd6 ff5e 0 ffc4 19 ffe0 0 ffc8 ffc8 ffd3 ffdc fff0 0 0 0 ffee 0 ffec 0 ffe7 0 0 0 0 0 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 0 38 62 6b 62 66 61 2a 7 3f 63 70 67 68 64 34 1c 45 61 72 6b 67 65 3e 30 4a 5d 71 6b 63 63 42 42 53 5e 71 6d 65 64 43 4e 5d 63 72 70 6b 67 40 51 62 66 70 6f 6e 67 37 4e 62 65 6b 6b 6e 64 2e 
* bloc 1
[ DC/AC] 06(4) / 02(2) 21(5) 11(4) 11(4) 51(7) 00(4) -- total 42 bits
[  bloc] ffb7 2 0 0 ffff 0 1 0 1 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd26 e 0 0 fff9 0 a 0 8 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd26 e 0 a fff1 0 0 0 0 fff9 0 0 0 0 0 0 0 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 27 28 26 22 23 27 25 1f 26 28 26 22 24 27 25 20 25 27 25 22 24 28 26 21 25 27 25 22 24 28 27 21 25 27 25 22 24 28 26 20 27 29 26 22 23 27 25 1f 29 2a 28 23 23 26 23 1d 2a 2b 28 23 23 25 22 1b 
* bloc 2
[ DC/AC] 05(3) / 04(4) 05(5) 12(5) 05(5) 02(2) 03(3) 02(2) 01(2) 22(8) 03(3) 01(2) 01(2) 12(5) 01(2) 61(7) 31(6) 11(4) 00(4) -- total 116 bits
[  bloc] ffd2 9 11 0 2 ffef fffd fffb fffe 1 0 0 2 4 ffff ffff 0 2 1 0 0 0 0 0 0 ffff 0 0 0 1 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fe34 3f 77 0 e ff9a ffe2 ffd3 fff0 9 0 0 14 30 fff1 ffe7 0 1e e 0 0 0 0 0 0 ffe7 0 0 0 25 0 ffe0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fe34 3f ff9a ffe2 fff1 ffe7 0 0 77 e ffd3 30 0 0 25 0 0 fff0 14 1e ffe7 0 0 0 9 0 e 0 ffe0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 55 61 70 59 6b 80 4c 2e 50 56 6a 65 70 6d 3c 30 47 4c 64 6f 6f 53 2a 32 3c 4c 62 6c 62 3f 25 32 30 52 5f 5b 4d 34 2c 31 27 53 55 49 3b 2e 33 2f 22 4b 44 3e 35 26 32 2e 20 42 37 3a 35 20 2f 2e 
* bloc 3
[ DC/AC] 05(3) / 03(3) 01(2) 11(4) 41(6) 00(4) -- total 33 bits
[  bloc] ffb6 7 ffff 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd1c 31 fff9 0 7 0 0 0 0 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd1c 31 0 0 0 0 0 0 fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 2e 2c 29 26 22 1e 1b 19 2c 2b 28 24 20 1d 1a 18 2b 29 27 23 1f 1c 19 18 2b 2a 27 24 21 1d 1b 1a 2d 2c 29 26 23 20 1e 1c 2d 2c 2a 27 24 21 1f 1e 2c 2b 29 26 23 21 1f 1e 2a 29 27 25 22 20 1e 1d 
* component mcu
[   mcu] 0 38 62 6b 62 66 61 2a 27 28 26 22 23 27 25 1f 7 3f 63 70 67 68 64 34 26 28 26 22 24 27 25 20 1c 45 61 72 6b 67 65 3e 25 27 25 22 24 28 26 21 30 4a 5d 71 6b 63 63 42 25 27 25 22 24 28 27 21 42 53 5e 71 6d 65 64 43 25 27 25 22 24 28 26 20 4e 5d 63 72 70 6b 67 40 27 29 26 22 23 27 25 1f 51 62 66 70 6f 6e 67 37 29 2a 28 23 23 26 23 1d 4e 62 65 6b 6b 6e 64 2e 2a 2b 28 23 23 25 22 1b 55 61 70 59 6b 80 4c 2e 2e 2c 29 26 22 1e 1b 19 50 56 6a 65 70 6d 3c 30 2c 2b 28 24 20 1d 1a 18 47 4c 64 6f 6f 53 2a 32 2b 29 27 23 1f 1c 19 18 3c 4c 62 6c 62 3f 25 32 2b 2a 27 24 21 1d 1b 1a 30 52 5f 5b 4d 34 2c 31 2d 2c 29 26 23 20 1e 1c 27 53 55 49 3b 2e 33 2f 2d 2c 2a 27 24 21 1f 1e 22 4b 44 3e 35 26 32 2e 2c 2b 29 26 23 21 1f 1e 20 42 37 3a 35 20 2f 2e 2a 29 27 25 22 20 1e 1d 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 03(4) 31(5) 00(2) -- total 19 bits
[  bloc] ffff fffc 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fff5 ffd4 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fff5 ffd4 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 75 77 7b 80 83 84 84 84 75 77 7b 80 83 84 84 84 75 77 7b 80 83 84 84 84 75 77 7b 80 83 84 84 84 75 77 7b 80 83 84 84 84 75 77 7b 80 83 84 84 84 75 77 7b 80 83 84 84 84 75 77 7b 80 83 84 84 84 
* component mcu
[   mcu] 75 75 77 77 7b 7b 80 80 83 83 84 84 84 84 84 84 75 75 77 77 7b 7b 80 80 83 83 84 84 84 84 84 84 75 75 77 77 7b 7b 80 80 83 83 84 84 84 84 84 84 75 75 77 77 7b 7b 80 80 83 83 84 84 84 84 84 84 75 75 77 77 7b 7b 80 80 83 83 84 84 84 84 84 84 75 75 77 77 7b 7b 80 80 83 83 84 84 84 84 84 84 75 75 77 77 7b 7b 80 80 83 83 84 84 84 84 84 84 75 75 77 77 7b 7b 80 80 83 83 84 84 84 84 84 84 75 75 77 77 7b 7b 80 80 83 83 84 84 84 84 84 84 75 75 77 77 7b 7b 80 80 83 83 84 84 84 84 84 84 75 75 77 77 7b 7b 80 80 83 83 84 84 84 84 84 84 75 75 77 77 7b 7b 80 80 83 83 84 84 84 84 84 84 75 75 77 77 7b 7b 80 80 83 83 84 84 84 84 84 84 75 75 77 77 7b 7b 80 80 83 83 84 84 84 84 84 84 75 75 77 77 7b 7b 80 80 83 83 84 84 84 84 84 84 75 75 77 77 7b 7b 80 80 83 83 84 84 84 84 84 84 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 01(2) 31(5) 00(2) -- total 15 bits
[  bloc] 2 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 16 b 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 16 b f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 87 85 83 81 80 81 82 83 87 85 83 81 80 81 82 83 87 85 83 81 80 81 82 83 87 85 83 81 80 81 82 83 87 85 83 81 80 81 82 83 87 85 83 81 80 81 82 83 87 85 83 81 80 81 82 83 87 85 83 81 80 81 82 83 
* component mcu
[   mcu] 87 87 85 85 83 83 81 81 80 80 81 81 82 82 83 83 87 87 85 85 83 83 81 81 80 80 81 81 82 82 83 83 87 87 85 85 83 83 81 81 80 80 81 81 82 82 83 83 87 87 85 85 83 83 81 81 80 80 81 81 82 82 83 83 87 87 85 85 83 83 81 81 80 80 81 81 82 82 83 83 87 87 85 85 83 83 81 81 80 80 81 81 82 82 83 83 87 87 85 85 83 83 81 81 80 80 81 81 82 82 83 83 87 87 85 85 83 83 81 81 80 80 81 81 82 82 83 83 87 87 85 85 83 83 81 81 80 80 81 81 82 82 83 83 87 87 85 85 83 83 81 81 80 80 81 81 82 82 83 83 87 87 85 85 83 83 81 81 80 80 81 81 82 82 83 83 87 87 85 85 83 83 81 81 80 80 81 81 82 82 83 83 87 87 85 85 83 83 81 81 80 80 81 81 82 82 83 83 87 87 85 85 83 83 81 81 80 80 81 81 82 82 83 83 87 87 85 85 83 83 81 81 80 80 81 81 82 82 83 83 87 87 85 85 83 83 81 81 80 80 81 81 82 82 83 83 

**************************************************************
*** mcu 128
** component Y
* bloc 0
[ DC/AC] 03(3) / 13(7) 01(2) 01(2) 02(2) 02(2) 02(2) 12(5) 32(9) 00(4) -- total 56 bits
[  bloc] ffaf 0 fffc 1 1 fffd 3 fffe 0 2 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fcd6 0 ffe4 9 7 ffee 1e ffee 0 12 0 0 0 18 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fcd6 0 ffee 1e 0 0 0 0 ffe4 7 ffee 18 0 0 0 0 9 0 0 0 0 0 0 0 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 1e 16 13 1b 27 27 18 8 1a 13 10 18 22 23 15 6 17 11 f 15 1e 1e 13 7 19 14 12 17 1e 1e 16 d 1d 1a 19 1c 20 21 1c 17 20 1f 1e 1f 22 23 21 1f 1f 1f 1f 1f 20 21 22 22 1d 1e 1e 1d 1d 1e 20 22 
* bloc 1
[ DC/AC] 05(3) / 05(5) 05(5) 03(3) 04(4) 01(2) 02(2) 02(2) 02(2) 02(2) 12(5) 03(3) 01(2) 51(7) 01(2) a1(9) 00(4) -- total 102 bits
[  bloc] ffc8 ffe7 ffe5 4 f ffff fffe fffe 2 2 0 fffd fffb ffff 0 0 0 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fdd0 ff51 ff43 24 69 fffa ffec ffee 10 12 0 ffdf ffce fff4 0 0 0 0 0 fff2 fff1 0 0 0 0 0 0 0 0 0 0 ffe0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fdd0 ff51 fffa ffec 0 0 0 0 ff43 69 ffee fff4 0 0 0 0 24 10 ffce 0 0 0 0 0 12 ffdf 0 0 ffe0 0 0 0 0 fff2 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 0 17 2c 2d 2a 2b 26 1c 12 1c 29 2f 2a 21 20 23 1d 17 1c 27 24 1a 21 34 17 14 18 21 27 2e 40 54 16 20 26 29 38 55 6c 76 19 2a 35 39 4c 6c 81 83 21 2d 3d 4e 60 73 80 85 2c 2f 43 63 75 78 80 8d 
* bloc 2
[ DC/AC] 05(3) / 04(4) 04(4) 02(2) 04(4) 03(3) 02(2) 02(2) 02(2) 01(2) 01(2) 11(4) 11(4) 11(4) 01(2) 01(2) 61(7) 00(4) -- total 93 bits
[  bloc] ffb8 fff3 fff6 3 b 7 fffe fffd fffe ffff 1 0 ffff 0 1 0 1 1 1 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd30 ffa5 ffba 1b 4d 2a ffec ffe5 fff0 fff7 b 0 fff6 0 f 0 10 f e 0 0 0 0 0 0 ffe7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd30 ffa5 2a ffec f 0 0 0 ffba 4d ffe5 0 10 0 0 0 1b fff0 fff6 f ffe7 0 0 0 fff7 0 e 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 1f 1e 1d 1d 1e 1e 1f 21 1c 19 1b 20 1e 19 1b 22 1c 17 1b 23 1f 15 1b 2c 20 18 1b 24 20 16 23 3c 20 18 18 1f 1d 1c 30 4c 1c 18 17 1a 1e 29 40 55 17 1c 1d 1d 28 3e 53 5d 16 21 25 25 34 50 62 62 
* bloc 3
[ DC/AC] 06(4) / 05(5) 04(4) 12(5) 01(2) 02(2) 02(2) 02(2) 01(2) 11(4) 01(2) 01(2) 31(6) 61(7) 00(4) -- total 83 bits
[  bloc] fff6 ffe9 fff6 0 fffd 1 fffe fffe fffe ffff 0 ffff 1 ffff 0 0 0 ffff 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff9c ff5f ffba 0 ffeb 6 ffec ffee fff0 fff7 0 fff5 a fff4 0 0 0 fff1 0 0 0 0 0 0 ffee 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff9c ff5f 6 ffec 0 0 0 0 ffba ffeb ffee fff4 0 0 0 0 0 fff0 a fff1 0 0 0 0 fff7 fff5 0 ffee 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 33 47 5e 67 67 6f 84 97 41 4e 5e 68 6e 77 84 8f 52 57 5f 6b 76 7f 84 86 5a 5d 63 6e 7a 82 86 86 5a 60 69 72 79 81 89 8f 5d 65 6e 74 79 82 8f 99 66 6b 70 75 7b 87 95 9f 70 6f 71 75 7e 8b 98 a1 
* component mcu
[   mcu] 1e 16 13 1b 27 27 18 8 0 17 2c 2d 2a 2b 26 1c 1a 13 10 18 22 23 15 6 12 1c 29 2f 2a 21 20 23 17 11 f 15 1e 1e 13 7 1d 17 1c 27 24 1a 21 34 19 14 12 17 1e 1e 16 d 17 14 18 21 27 2e 40 54 1d 1a 19 1c 20 21 1c 17 16 20 26 29 38 55 6c 76 20 1f 1e 1f 22 23 21 1f 19 2a 35 39 4c 6c 81 83 1f 1f 1f 1f 20 21 22 22 21 2d 3d 4e 60 73 80 85 1d 1e 1e 1d 1d 1e 20 22 2c 2f 43 63 75 78 80 8d 1f 1e 1d 1d 1e 1e 1f 21 33 47 5e 67 67 6f 84 97 1c 19 1b 20 1e 19 1b 22 41 4e 5e 68 6e 77 84 8f 1c 17 1b 23 1f 15 1b 2c 52 57 5f 6b 76 7f 84 86 20 18 1b 24 20 16 23 3c 5a 5d 63 6e 7a 82 86 86 20 18 18 1f 1d 1c 30 4c 5a 60 69 72 79 81 89 8f 1c 18 17 1a 1e 29 40 55 5d 65 6e 74 79 82 8f 99 17 1c 1d 1d 28 3e 53 5d 66 6b 70 75 7b 87 95 9f 16 21 25 25 34 50 62 62 70 6f 71 75 7e 8b 98 a1 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 03(4) 02(3) 12(6) 01(2) 11(4) 01(2) 00(2) -- total 37 bits
[  bloc] fffd 5 3 0 fffe 1 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffdf 37 21 0 ffe6 f 0 fff0 fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffdf 37 f 0 0 0 0 0 21 ffe6 fff0 0 0 0 0 0 0 fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 81 82 83 83 82 81 81 83 83 83 82 81 7f 7e 7d 87 86 83 80 7d 7b 79 78 8b 88 83 7e 79 76 74 73 8c 88 82 7a 75 71 70 70 8c 87 7f 77 71 6f 6e 6f 8a 85 7c 74 6f 6d 6e 6f 88 83 7b 72 6e 6d 6e 70 
* component mcu
[   mcu] 80 80 81 81 82 82 83 83 83 83 82 82 81 81 81 81 80 80 81 81 82 82 83 83 83 83 82 82 81 81 81 81 83 83 83 83 83 83 82 82 81 81 7f 7f 7e 7e 7d 7d 83 83 83 83 83 83 82 82 81 81 7f 7f 7e 7e 7d 7d 87 87 86 86 83 83 80 80 7d 7d 7b 7b 79 79 78 78 87 87 86 86 83 83 80 80 7d 7d 7b 7b 79 79 78 78 8b 8b 88 88 83 83 7e 7e 79 79 76 76 74 74 73 73 8b 8b 88 88 83 83 7e 7e 79 79 76 76 74 74 73 73 8c 8c 88 88 82 82 7a 7a 75 75 71 71 70 70 70 70 8c 8c 88 88 82 82 7a 7a 75 75 71 71 70 70 70 70 8c 8c 87 87 7f 7f 77 77 71 71 6f 6f 6e 6e 6f 6f 8c 8c 87 87 7f 7f 77 77 71 71 6f 6f 6e 6e 6f 6f 8a 8a 85 85 7c 7c 74 74 6f 6f 6d 6d 6e 6e 6f 6f 8a 8a 85 85 7c 7c 74 74 6f 6f 6d 6d 6e 6e 6f 6f 88 88 83 83 7b 7b 72 72 6e 6e 6d 6d 6e 6e 70 70 88 88 83 83 7b 7b 72 72 6e 6e 6d 6d 6e 6e 70 70 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 01(2) 01(2) 00(2) -- total 12 bits
[  bloc] 4 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2c fff5 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2c fff5 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 82 82 83 83 84 85 85 86 82 82 83 84 84 85 86 86 83 83 83 84 85 86 86 86 83 84 84 85 86 86 87 87 84 84 85 86 86 87 87 88 85 85 86 86 87 88 88 88 85 86 86 87 87 88 89 89 86 86 86 87 88 88 89 89 
* component mcu
[   mcu] 82 82 82 82 83 83 83 83 84 84 85 85 85 85 86 86 82 82 82 82 83 83 83 83 84 84 85 85 85 85 86 86 82 82 82 82 83 83 84 84 84 84 85 85 86 86 86 86 82 82 82 82 83 83 84 84 84 84 85 85 86 86 86 86 83 83 83 83 83 83 84 84 85 85 86 86 86 86 86 86 83 83 83 83 83 83 84 84 85 85 86 86 86 86 86 86 83 83 84 84 84 84 85 85 86 86 86 86 87 87 87 87 83 83 84 84 84 84 85 85 86 86 86 86 87 87 87 87 84 84 84 84 85 85 86 86 86 86 87 87 87 87 88 88 84 84 84 84 85 85 86 86 86 86 87 87 87 87 88 88 85 85 85 85 86 86 86 86 87 87 88 88 88 88 88 88 85 85 85 85 86 86 86 86 87 87 88 88 88 88 88 88 85 85 86 86 86 86 87 87 87 87 88 88 89 89 89 89 85 85 86 86 86 86 87 87 87 87 88 88 89 89 89 89 86 86 86 86 86 86 87 87 88 88 88 88 89 89 89 89 86 86 86 86 86 86 87 87 88 88 88 88 89 89 89 89 

**************************************************************
*** mcu 129
** component Y
* bloc 0
[ DC/AC] 05(3) / 05(5) 05(5) 04(4) 04(4) 04(4) 02(2) 04(4) 01(2) 03(3) 01(2) 01(2) 02(2) 01(2) 91(9) 01(2) 01(2) 51(7) 01(2) 01(2) 00(4) -- total 120 bits
[  bloc] 15 ffe5 fff0 fff4 fff1 fff2 fffd fff8 1 fffb ffff ffff fffe ffff 0 0 0 0 0 0 0 0 0 1 1 1 0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] d2 ff43 ff90 ff94 ff97 ffac ffe2 ffb8 8 ffd3 fff5 fff5 ffec fff4 0 0 0 0 0 0 0 0 0 17 12 19 0 0 0 0 0 20 23 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] d2 ff43 ffac ffe2 0 0 0 0 ff90 ff97 ffb8 fff4 0 0 0 0 ff94 8 ffec 0 19 0 0 0 ffd3 fff5 0 12 20 0 0 0 fff5 0 17 23 0 0 0 0 0 0 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 23 28 4d 84 9d 92 8b 95 1c 4a 86 ac b1 a5 9e 9f 45 7a a8 b1 af b9 c0 bd 79 91 a0 a0 ad c7 d1 c9 84 8c 99 aa ba c4 c2 bc 88 8d 9e b1 b3 ad b0 bc 96 9a a1 a6 a1 9e a9 ba 9b 9e a1 a2 a4 a5 a4 a2 
* bloc 1
[ DC/AC] 05(3) / 11(4) 03(3) 01(2) 03(3) 02(2) 02(2) 13(7) 01(2) 13(7) 01(2) 01(2) 31(6) 01(2) 01(2) 00(4) -- total 82 bits
[  bloc] 30 0 ffff fffb 1 fffb 2 fffe 0 fffc ffff 0 fffc 1 ffff 0 0 0 ffff 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1e0 0 fff9 ffd3 7 ffe2 14 ffee 0 ffdc fff5 0 ffd8 c fff1 0 0 0 fff2 e fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1e0 0 ffe2 14 fff1 0 0 0 fff9 7 ffee c 0 0 0 0 ffd3 0 ffd8 0 0 0 0 0 ffdc 0 fff2 0 0 0 0 0 fff5 e 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 9f a7 b2 bb c0 ba a3 8c b4 b8 bd c3 ca ca bc ac c6 c5 c2 c1 c7 cd c9 c0 cc c8 c1 bb be c6 c5 c0 c6 c5 c0 bb be c3 c3 bd b5 b9 ba ba bd c2 c0 b9 ad b4 b9 ba bd bf bb b3 b4 bb c0 c0 c0 c0 ba b1 
* bloc 2
[ DC/AC] 05(3) / 03(3) 01(2) 02(2) 02(2) 03(3) 02(2) 02(2) 03(3) 03(3) 02(2) 02(2) 02(2) 01(2) 41(6) 01(2) 41(6) 00(4) -- total 87 bits
[  bloc] 20 fffb 1 3 fffe 4 fffe fffd 4 fffc fffe fffe fffd 1 0 0 0 0 1 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 140 ffdd 7 1b fff2 18 ffec ffe5 20 ffdc ffea ffea ffe2 c 0 0 0 0 e e 0 0 0 0 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 140 ffdd 18 ffec 0 0 0 0 7 fff2 ffe5 c 0 0 0 0 1b 20 ffe2 0 0 0 0 0 ffdc ffea e 12 0 0 0 0 ffea e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 9e 9f a3 a9 ae ae a7 a1 a1 a7 ae b3 b4 b3 b3 b3 a2 aa b1 b2 ae ae b5 bd 9f a1 a2 9f 9c a1 ae b9 9c 98 92 8e 91 9d ad b9 a0 9b 95 92 97 a4 b4 bf a9 ab aa a5 a1 a4 af b9 b2 ba be b5 a5 9d a2 ac 
* bloc 3
[ DC/AC] 05(3) / 03(3) 01(2) 02(2) 02(2) 03(3) 01(2) 01(2) 12(5) 41(6) 11(4) 31(6) 41(6) 00(4) -- total 74 bits
[  bloc] 30 6 1 fffe fffe fff9 1 1 0 2 0 0 0 0 ffff 0 ffff 0 0 0 1 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1e0 2a 7 ffee fff2 ffd6 a 9 0 12 0 0 0 0 fff1 0 fff0 0 0 0 f 0 0 0 0 ffe7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1e0 2a ffd6 a fff1 0 0 0 7 fff2 9 0 fff0 0 0 0 ffee 0 0 0 ffe7 0 0 0 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] b6 c8 ca ba bb c9 c2 ab b3 c0 c1 b8 b8 c0 b9 a8 bb bf c1 bf bf be b6 ad c3 c1 c3 c8 c7 bf b6 b3 c3 bf c1 c9 c8 bc b2 b0 c3 c2 c5 c9 c8 be b3 ae bf c3 c6 c5 c3 be b2 a8 b4 bc bf bb b8 b6 ab 9c 
* component mcu
[   mcu] 23 28 4d 84 9d 92 8b 95 9f a7 b2 bb c0 ba a3 8c 1c 4a 86 ac b1 a5 9e 9f b4 b8 bd c3 ca ca bc ac 45 7a a8 b1 af b9 c0 bd c6 c5 c2 c1 c7 cd c9 c0 79 91 a0 a0 ad c7 d1 c9 cc c8 c1 bb be c6 c5 c0 84 8c 99 aa ba c4 c2 bc c6 c5 c0 bb be c3 c3 bd 88 8d 9e b1 b3 ad b0 bc b5 b9 ba ba bd c2 c0 b9 96 9a a1 a6 a1 9e a9 ba ad b4 b9 ba bd bf bb b3 9b 9e a1 a2 a4 a5 a4 a2 b4 bb c0 c0 c0 c0 ba b1 9e 9f a3 a9 ae ae a7 a1 b6 c8 ca ba bb c9 c2 ab a1 a7 ae b3 b4 b3 b3 b3 b3 c0 c1 b8 b8 c0 b9 a8 a2 aa b1 b2 ae ae b5 bd bb bf c1 bf bf be b6 ad 9f a1 a2 9f 9c a1 ae b9 c3 c1 c3 c8 c7 bf b6 b3 9c 98 92 8e 91 9d ad b9 c3 bf c1 c9 c8 bc b2 b0 a0 9b 95 92 97 a4 b4 bf c3 c2 c5 c9 c8 be b3 ae a9 ab aa a5 a1 a4 af b9 bf c3 c6 c5 c3 be b2 a8 b2 ba be b5 a5 9d a2 ac b4 bc bf bb b8 b6 ab 9c 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 01(2) 01(2) 11(4) 00(2) -- total 17 bits
[  bloc] fffa ffff 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffbe fff5 b 0 d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffbe fff5 0 0 0 0 0 0 b d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7b 7b 7a 7a 79 79 79 78 7a 7a 7a 7a 79 79 79 79 79 79 79 79 79 79 79 79 77 77 77 78 78 79 79 79 75 75 76 77 78 79 79 7a 73 74 75 76 77 79 7a 7a 72 72 74 75 77 79 7a 7b 71 72 73 75 77 79 7a 7b 
* component mcu
[   mcu] 7b 7b 7b 7b 7a 7a 7a 7a 79 79 79 79 79 79 78 78 7b 7b 7b 7b 7a 7a 7a 7a 79 79 79 79 79 79 78 78 7a 7a 7a 7a 7a 7a 7a 7a 79 79 79 79 79 79 79 79 7a 7a 7a 7a 7a 7a 7a 7a 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 77 77 77 77 77 77 78 78 78 78 79 79 79 79 79 79 77 77 77 77 77 77 78 78 78 78 79 79 79 79 79 79 75 75 75 75 76 76 77 77 78 78 79 79 79 79 7a 7a 75 75 75 75 76 76 77 77 78 78 79 79 79 79 7a 7a 73 73 74 74 75 75 76 76 77 77 79 79 7a 7a 7a 7a 73 73 74 74 75 75 76 76 77 77 79 79 7a 7a 7a 7a 72 72 72 72 74 74 75 75 77 77 79 79 7a 7a 7b 7b 72 72 72 72 74 74 75 75 77 77 79 79 7a 7a 7b 7b 71 71 72 72 73 73 75 75 77 77 79 79 7a 7a 7b 7b 71 71 72 72 73 73 75 75 77 77 79 79 7a 7a 7b 7b 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 01(2) 01(2) 00(2) -- total 10 bits
[  bloc] 4 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2c b fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2c b 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 86 85 85 84 83 83 82 82 86 86 85 84 84 83 82 82 86 86 86 85 84 83 83 83 87 87 86 86 85 84 84 83 88 87 87 86 86 85 84 84 88 88 88 87 86 86 85 85 89 89 88 87 87 86 86 85 89 89 88 88 87 86 86 86 
* component mcu
[   mcu] 86 86 85 85 85 85 84 84 83 83 83 83 82 82 82 82 86 86 85 85 85 85 84 84 83 83 83 83 82 82 82 82 86 86 86 86 85 85 84 84 84 84 83 83 82 82 82 82 86 86 86 86 85 85 84 84 84 84 83 83 82 82 82 82 86 86 86 86 86 86 85 85 84 84 83 83 83 83 83 83 86 86 86 86 86 86 85 85 84 84 83 83 83 83 83 83 87 87 87 87 86 86 86 86 85 85 84 84 84 84 83 83 87 87 87 87 86 86 86 86 85 85 84 84 84 84 83 83 88 88 87 87 87 87 86 86 86 86 85 85 84 84 84 84 88 88 87 87 87 87 86 86 86 86 85 85 84 84 84 84 88 88 88 88 88 88 87 87 86 86 86 86 85 85 85 85 88 88 88 88 88 88 87 87 86 86 86 86 85 85 85 85 89 89 89 89 88 88 87 87 87 87 86 86 86 86 85 85 89 89 89 89 88 88 87 87 87 87 86 86 86 86 85 85 89 89 89 89 88 88 88 88 87 87 86 86 86 86 86 86 89 89 89 89 88 88 88 88 87 87 86 86 86 86 86 86 

**************************************************************
*** mcu 130
** component Y
* bloc 0
[ DC/AC] 07(5) / 06(7) 04(4) 03(3) 03(3) 04(4) 02(2) 04(4) 02(2) 02(2) 12(5) 02(2) 03(3) 01(2) 11(4) 02(2) 02(2) 61(7) 01(2) 00(4) -- total 121 bits
[  bloc] ffe8 30 f 4 4 c fffe fff4 2 3 0 3 fffd fffa 1 0 1 fffe 2 0 0 0 0 0 0 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff10 150 69 24 1c 48 ffec ff94 10 1b 0 21 ffe2 ffb8 f 0 10 ffe2 1c 0 0 0 0 0 0 ffe7 24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff10 150 48 ffec f 0 0 0 69 1c ff94 ffb8 10 24 0 0 24 10 ffe2 ffe2 ffe7 0 0 0 1b 21 1c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] aa b5 cb b2 66 3b 3b 38 9b 9e b0 a1 64 3b 38 36 93 87 8c 85 5c 39 34 36 a2 85 70 66 4e 35 31 39 ba 92 64 4c 40 31 2f 3d c0 9d 62 3c 37 31 30 3d ad 9a 61 35 35 36 30 38 97 91 5f 33 36 3a 31 34 
* bloc 1
[ DC/AC] 06(4) / 03(3) 01(2) 11(4) 02(2) 00(4) -- total 32 bits
[  bloc] ffc3 6 1 0 ffff fffe 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd9e 2a 7 0 fff9 fff4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd9e 2a fff4 0 0 0 0 0 7 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 39 39 39 38 36 33 2f 2d 39 39 39 38 36 32 2f 2d 39 39 39 38 35 32 2e 2c 39 39 39 37 35 31 2d 2b 39 39 39 37 34 30 2c 2a 39 39 39 37 33 2f 2b 29 39 39 38 36 33 2f 2a 28 3a 39 38 36 33 2e 2a 28 
* bloc 2
[ DC/AC] 04(3) / 05(5) 02(2) 12(5) 05(5) 04(4) 01(2) 11(4) 11(4) 22(8) 01(2) 00(4) -- total 76 bits
[  bloc] ffd2 1b 2 0 3 18 9 1 0 1 0 1 0 0 3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fe34 bd e 0 15 90 5a 9 0 9 0 b 0 0 2d 19 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fe34 bd 90 5a 2d 19 0 0 e 15 9 0 0 0 0 0 0 0 0 0 0 0 0 0 9 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] a1 6a 42 39 33 32 35 32 9b 65 3e 37 33 32 36 33 95 5f 3a 35 32 33 36 34 94 5e 3a 35 33 33 36 34 95 60 3c 37 34 34 36 33 93 5e 3b 37 35 34 36 32 8d 59 38 35 34 34 37 33 87 54 34 33 33 35 38 35 
* bloc 3
[ DC/AC] 04(3) / 02(2) 02(2) 12(5) 02(2) 02(2) 02(2) 52(11) 01(2) 01(2) 01(2) 00(4) -- total 60 bits
[  bloc] ffc5 3 fffe 0 3 2 fffd fffd 0 0 0 0 0 2 1 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fdb2 15 fff2 0 15 c ffe2 ffe5 0 0 0 0 0 18 f ffe7 fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fdb2 15 c ffe2 f ffe7 0 0 fff2 15 ffe5 18 fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 35 3f 3a 35 39 33 27 28 36 3e 3a 35 39 32 28 2b 36 3e 3a 35 38 30 2a 31 37 3e 3a 36 37 2e 2c 39 37 3d 3a 36 36 2c 2e 42 38 3d 3a 37 34 2a 30 49 38 3d 3a 37 34 28 31 4f 38 3d 3a 37 33 27 32 53 
* component mcu
[   mcu] aa b5 cb b2 66 3b 3b 38 39 39 39 38 36 33 2f 2d 9b 9e b0 a1 64 3b 38 36 39 39 39 38 36 32 2f 2d 93 87 8c 85 5c 39 34 36 39 39 39 38 35 32 2e 2c a2 85 70 66 4e 35 31 39 39 39 39 37 35 31 2d 2b ba 92 64 4c 40 31 2f 3d 39 39 39 37 34 30 2c 2a c0 9d 62 3c 37 31 30 3d 39 39 39 37 33 2f 2b 29 ad 9a 61 35 35 36 30 38 39 39 38 36 33 2f 2a 28 97 91 5f 33 36 3a 31 34 3a 39 38 36 33 2e 2a 28 a1 6a 42 39 33 32 35 32 35 3f 3a 35 39 33 27 28 9b 65 3e 37 33 32 36 33 36 3e 3a 35 39 32 28 2b 95 5f 3a 35 32 33 36 34 36 3e 3a 35 38 30 2a 31 94 5e 3a 35 33 33 36 34 37 3e 3a 36 37 2e 2c 39 95 60 3c 37 34 34 36 33 37 3d 3a 36 36 2c 2e 42 93 5e 3b 37 35 34 36 32 38 3d 3a 37 34 2a 30 49 8d 59 38 35 34 34 37 33 38 3d 3a 37 34 28 31 4f 87 54 34 33 33 35 38 35 38 3d 3a 37 33 27 32 53 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 02(3) 31(5) 00(2) -- total 19 bits
[  bloc] 0 fffd 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 ffdf 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 ffdf fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 78 7a 7e 81 84 84 84 83 78 7a 7e 81 84 84 84 83 78 7a 7e 81 84 84 84 83 78 7a 7e 81 84 84 84 83 78 7a 7e 81 84 84 84 83 78 7a 7e 81 84 84 84 83 78 7a 7e 81 84 84 84 83 78 7a 7e 81 84 84 84 83 
* component mcu
[   mcu] 78 78 7a 7a 7e 7e 81 81 84 84 84 84 84 84 83 83 78 78 7a 7a 7e 7e 81 81 84 84 84 84 84 84 83 83 78 78 7a 7a 7e 7e 81 81 84 84 84 84 84 84 83 83 78 78 7a 7a 7e 7e 81 81 84 84 84 84 84 84 83 83 78 78 7a 7a 7e 7e 81 81 84 84 84 84 84 84 83 83 78 78 7a 7a 7e 7e 81 81 84 84 84 84 84 84 83 83 78 78 7a 7a 7e 7e 81 81 84 84 84 84 84 84 83 83 78 78 7a 7a 7e 7e 81 81 84 84 84 84 84 84 83 83 78 78 7a 7a 7e 7e 81 81 84 84 84 84 84 84 83 83 78 78 7a 7a 7e 7e 81 81 84 84 84 84 84 84 83 83 78 78 7a 7a 7e 7e 81 81 84 84 84 84 84 84 83 83 78 78 7a 7a 7e 7e 81 81 84 84 84 84 84 84 83 83 78 78 7a 7a 7e 7e 81 81 84 84 84 84 84 84 83 83 78 78 7a 7a 7e 7e 81 81 84 84 84 84 84 84 83 83 78 78 7a 7a 7e 7e 81 81 84 84 84 84 84 84 83 83 78 78 7a 7a 7e 7e 81 81 84 84 84 84 84 84 83 83 
** component Cr
* bloc 0
[ DC/AC] 03(3) / 01(2) 31(5) 00(2) -- total 17 bits
[  bloc] 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 b 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 b f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 84 83 80 7e 7d 7e 7f 81 84 83 80 7e 7d 7e 7f 81 84 83 80 7e 7d 7e 7f 81 84 83 80 7e 7d 7e 7f 81 84 83 80 7e 7d 7e 7f 81 84 83 80 7e 7d 7e 7f 81 84 83 80 7e 7d 7e 7f 81 84 83 80 7e 7d 7e 7f 81 
* component mcu
[   mcu] 84 84 83 83 80 80 7e 7e 7d 7d 7e 7e 7f 7f 81 81 84 84 83 83 80 80 7e 7e 7d 7d 7e 7e 7f 7f 81 81 84 84 83 83 80 80 7e 7e 7d 7d 7e 7e 7f 7f 81 81 84 84 83 83 80 80 7e 7e 7d 7d 7e 7e 7f 7f 81 81 84 84 83 83 80 80 7e 7e 7d 7d 7e 7e 7f 7f 81 81 84 84 83 83 80 80 7e 7e 7d 7d 7e 7e 7f 7f 81 81 84 84 83 83 80 80 7e 7e 7d 7d 7e 7e 7f 7f 81 81 84 84 83 83 80 80 7e 7e 7d 7d 7e 7e 7f 7f 81 81 84 84 83 83 80 80 7e 7e 7d 7d 7e 7e 7f 7f 81 81 84 84 83 83 80 80 7e 7e 7d 7d 7e 7e 7f 7f 81 81 84 84 83 83 80 80 7e 7e 7d 7d 7e 7e 7f 7f 81 81 84 84 83 83 80 80 7e 7e 7d 7d 7e 7e 7f 7f 81 81 84 84 83 83 80 80 7e 7e 7d 7d 7e 7e 7f 7f 81 81 84 84 83 83 80 80 7e 7e 7d 7d 7e 7e 7f 7f 81 81 84 84 83 83 80 80 7e 7e 7d 7d 7e 7e 7f 7f 81 81 84 84 83 83 80 80 7e 7e 7d 7d 7e 7e 7f 7f 81 81 

**************************************************************
*** mcu 131
** component Y
* bloc 0
[ DC/AC] 07(5) / 05(5) 02(2) 01(2) 03(3) 05(5) 04(4) 03(3) 01(2) 31(6) 02(2) 04(4) 03(3) b2(16) 01(2) 00(4) -- total 112 bits
[  bloc] 3e ffe8 fffd 1 fffc ffe5 fff1 fffc 1 0 0 0 1 fffe fff7 fffc 0 0 0 0 0 0 0 0 0 0 0 fffe ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 26c ff58 ffeb 9 ffe4 ff5e ff6a ffdc 8 0 0 0 a ffe8 ff79 ff9c 0 0 0 0 0 0 0 0 0 0 0 ffc0 ffda 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 26c ff58 ff5e ff6a ff79 ff9c ffc0 ffda ffeb ffe4 ffdc ffe8 0 0 0 0 9 8 a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 4e d8 e3 e2 dc dc db de 4e d7 e1 e2 dc dc db dd 50 d7 e0 e0 dc dd db db 55 d9 de de dc de db da 5f de dd db db df dc da 6b e4 de d9 da e0 dd db 76 eb df d7 d8 e0 df dd 7c ef df d5 d7 e0 e0 de 
* bloc 1
[ DC/AC] 04(3) / 01(2) 00(4) -- total 14 bits
[  bloc] 48 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2d0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2d0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] db db db da da d9 d9 d9 db db db da da d9 d9 d9 db db db da da d9 d9 d9 db db db da da d9 d9 d9 db db db da da d9 d9 d9 db db db da da d9 d9 d9 db db db da da d9 d9 d9 db db db da da d9 d9 d9 
* bloc 2
[ DC/AC] 01(3) / 03(3) 03(3) 01(2) 03(3) 03(3) 03(3) 02(2) 01(2) 42(10) 02(2) 01(2) 02(2) 91(9) 01(2) 11(4) 00(4) -- total 89 bits
[  bloc] 49 fffb fffc ffff fffb fff9 fffc fffd ffff 0 0 0 0 fffd fffe ffff fffe 0 0 0 0 0 0 0 0 0 ffff ffff 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2da ffdd ffe4 fff7 ffdd ffd6 ffd8 ffe5 fff8 0 0 0 0 ffdc ffe2 ffe7 ffe0 0 0 0 0 0 0 0 0 0 ffdc ffe0 0 ffdb 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2da ffdd ffd6 ffd8 ffe2 ffe7 ffe0 0 ffe4 ffdd ffe5 ffdc ffe0 ffdc ffdb 0 fff7 fff8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 94 e9 da d9 e4 d2 e4 de 9c e9 dc db e4 d4 e4 de aa e9 df de e4 d6 e3 dd bb e7 e1 e0 e3 d9 e1 dd cb e3 e2 e2 e2 dc e0 dc d8 de e2 e3 e0 de df dc e1 d8 e1 e3 de e0 de dc e5 d5 e0 e3 dd e1 de dd 
* bloc 3
[ DC/AC] 01(3) / 01(2) 00(4) -- total 11 bits
[  bloc] 48 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2d0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2d0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] db db db da da d9 d9 d9 db db db da da d9 d9 d9 db db db da da d9 d9 d9 db db db da da d9 d9 d9 db db db da da d9 d9 d9 db db db da da d9 d9 d9 db db db da da d9 d9 d9 db db db da da d9 d9 d9 
* component mcu
[   mcu] 4e d8 e3 e2 dc dc db de db db db da da d9 d9 d9 4e d7 e1 e2 dc dc db dd db db db da da d9 d9 d9 50 d7 e0 e0 dc dd db db db db db da da d9 d9 d9 55 d9 de de dc de db da db db db da da d9 d9 d9 5f de dd db db df dc da db db db da da d9 d9 d9 6b e4 de d9 da e0 dd db db db db da da d9 d9 d9 76 eb df d7 d8 e0 df dd db db db da da d9 d9 d9 7c ef df d5 d7 e0 e0 de db db db da da d9 d9 d9 94 e9 da d9 e4 d2 e4 de db db db da da d9 d9 d9 9c e9 dc db e4 d4 e4 de db db db da da d9 d9 d9 aa e9 df de e4 d6 e3 dd db db db da da d9 d9 d9 bb e7 e1 e0 e3 d9 e1 dd db db db da da d9 d9 d9 cb e3 e2 e2 e2 dc e0 dc db db db da da d9 d9 d9 d8 de e2 e3 e0 de df dc db db db da da d9 d9 d9 e1 d8 e1 e3 de e0 de dc db db db da da d9 d9 d9 e5 d5 e0 e3 dd e1 de dd db db db da da d9 d9 d9 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 132
** component Y
* bloc 0
[ DC/AC] 02(3) / 00(4) -- total 9 bits
[  bloc] 45 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2b2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2b2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 
* bloc 1
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 45 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2b2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2b2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 
* bloc 2
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 45 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2b2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2b2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 
* bloc 3
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 45 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2b2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2b2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 
* component mcu
[   mcu] d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 133
** component Y
* bloc 0
[ DC/AC] 05(3) / 01(2) 00(4) -- total 15 bits
[  bloc] 35 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 212 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 212 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c3 c3 c3 c3 c2 c2 c1 c1 c3 c3 c3 c3 c2 c2 c1 c1 c3 c3 c3 c3 c2 c2 c1 c1 c3 c3 c3 c3 c2 c2 c1 c1 c3 c3 c3 c3 c2 c2 c1 c1 c3 c3 c3 c3 c2 c2 c1 c1 c3 c3 c3 c3 c2 c2 c1 c1 c3 c3 c3 c3 c2 c2 c1 c1 
* bloc 1
[ DC/AC] 02(3) / 03(3) 03(3) 01(2) 03(3) 02(2) 01(2) 12(5) 02(2) 01(2) 03(3) 03(3) 02(2) 02(2) 01(2) 02(2) 03(3) 02(2) 01(2) 01(2) 11(4) 01(2) 02(2) 02(2) 01(2) 31(6) 01(2) 61(7) 61(7) 01(2) 51(7) 11(4) 00(4) -- total 155 bits
[  bloc] 33 5 fffb 1 5 fffe ffff 0 fffd 3 1 fffc 4 fffd 2 ffff 3 fffc 3 ffff ffff 0 1 1 fffd 2 ffff 0 0 0 ffff 1 0 0 0 0 0 0 1 0 0 0 0 0 0 1 ffff 0 0 0 0 0 ffff 0 1 0 0 0 0 0 0 0 0 0 
[iquant] 1fe 23 ffdd 9 23 fff4 fff6 0 ffe8 1b b ffd4 28 ffdc 1e ffe7 30 ffc4 2a fff2 fff1 0 16 17 ffca 32 ffdc 0 0 0 ffdd 20 0 0 0 0 0 0 28 0 0 0 0 0 0 44 ffce 0 0 0 0 0 ffc0 0 30 0 0 0 0 0 0 0 0 0 
[   izz] 1fe 23 fff4 fff6 1e ffe7 0 0 ffdd 23 0 ffdc 30 ffdc 0 0 9 ffe8 28 ffc4 32 ffdd 0 0 1b ffd4 2a ffca 20 0 0 0 b fff2 17 0 0 44 ffc0 30 fff1 16 0 28 ffce 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c5 c8 bc c6 c4 76 b2 fd b8 c6 c1 d1 d1 a3 6d eb c0 d0 c0 b8 cb d3 7a 89 d0 c7 be b6 c4 c5 d2 67 cb b3 c2 d6 c9 ad e3 be bd c2 c8 c9 c1 d4 b0 df bf d1 c5 b2 bc e4 ae bf c9 bd be ca ce b0 de c7 
* bloc 2
[ DC/AC] 02(3) / 00(4) -- total 9 bits
[  bloc] 35 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 212 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 212 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 
* bloc 3
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 37 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 226 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 226 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c2 c3 c3 c3 c4 c4 c5 c5 c3 c3 c3 c3 c4 c4 c5 c5 c3 c3 c3 c4 c4 c5 c5 c5 c3 c3 c4 c4 c5 c5 c6 c6 c4 c4 c4 c5 c5 c6 c6 c6 c4 c4 c5 c5 c6 c6 c6 c7 c5 c5 c5 c6 c6 c6 c7 c7 c5 c5 c5 c6 c6 c7 c7 c7 
* component mcu
[   mcu] c3 c3 c3 c3 c2 c2 c1 c1 c5 c8 bc c6 c4 76 b2 fd c3 c3 c3 c3 c2 c2 c1 c1 b8 c6 c1 d1 d1 a3 6d eb c3 c3 c3 c3 c2 c2 c1 c1 c0 d0 c0 b8 cb d3 7a 89 c3 c3 c3 c3 c2 c2 c1 c1 d0 c7 be b6 c4 c5 d2 67 c3 c3 c3 c3 c2 c2 c1 c1 cb b3 c2 d6 c9 ad e3 be c3 c3 c3 c3 c2 c2 c1 c1 bd c2 c8 c9 c1 d4 b0 df c3 c3 c3 c3 c2 c2 c1 c1 bf d1 c5 b2 bc e4 ae bf c3 c3 c3 c3 c2 c2 c1 c1 c9 bd be ca ce b0 de c7 c2 c2 c2 c2 c2 c2 c2 c2 c2 c3 c3 c3 c4 c4 c5 c5 c2 c2 c2 c2 c2 c2 c2 c2 c3 c3 c3 c3 c4 c4 c5 c5 c2 c2 c2 c2 c2 c2 c2 c2 c3 c3 c3 c4 c4 c5 c5 c5 c2 c2 c2 c2 c2 c2 c2 c2 c3 c3 c4 c4 c5 c5 c6 c6 c2 c2 c2 c2 c2 c2 c2 c2 c4 c4 c4 c5 c5 c6 c6 c6 c2 c2 c2 c2 c2 c2 c2 c2 c4 c4 c5 c5 c6 c6 c6 c7 c2 c2 c2 c2 c2 c2 c2 c2 c5 c5 c5 c6 c6 c6 c7 c7 c2 c2 c2 c2 c2 c2 c2 c2 c5 c5 c5 c6 c6 c7 c7 c7 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 11(4) 00(2) -- total 9 bits
[  bloc] 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7f 7f 7f 7f 7f 7f 7f 7f 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 81 81 81 81 81 81 81 81 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 
* component mcu
[   mcu] 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 11(4) 11(4) 31(5) 00(2) -- total 21 bits
[  bloc] ffff 0 ffff 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fff5 0 fff5 0 d 0 0 0 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fff5 0 0 0 0 0 0 0 fff5 d 0 0 0 0 0 0 0 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 83 82 81 7e 7b 79 77 76 81 81 7f 7e 7c 7b 79 79 7e 7e 7e 7e 7d 7d 7d 7d 7b 7c 7d 7e 7f 80 81 81 7b 7b 7d 7e 80 81 83 83 7c 7d 7e 7f 80 82 82 83 7f 7f 80 80 80 81 81 81 81 81 81 81 80 80 80 80 
* component mcu
[   mcu] 83 83 82 82 81 81 7e 7e 7b 7b 79 79 77 77 76 76 83 83 82 82 81 81 7e 7e 7b 7b 79 79 77 77 76 76 81 81 81 81 7f 7f 7e 7e 7c 7c 7b 7b 79 79 79 79 81 81 81 81 7f 7f 7e 7e 7c 7c 7b 7b 79 79 79 79 7e 7e 7e 7e 7e 7e 7e 7e 7d 7d 7d 7d 7d 7d 7d 7d 7e 7e 7e 7e 7e 7e 7e 7e 7d 7d 7d 7d 7d 7d 7d 7d 7b 7b 7c 7c 7d 7d 7e 7e 7f 7f 80 80 81 81 81 81 7b 7b 7c 7c 7d 7d 7e 7e 7f 7f 80 80 81 81 81 81 7b 7b 7b 7b 7d 7d 7e 7e 80 80 81 81 83 83 83 83 7b 7b 7b 7b 7d 7d 7e 7e 80 80 81 81 83 83 83 83 7c 7c 7d 7d 7e 7e 7f 7f 80 80 82 82 82 82 83 83 7c 7c 7d 7d 7e 7e 7f 7f 80 80 82 82 82 82 83 83 7f 7f 7f 7f 80 80 80 80 80 80 81 81 81 81 81 81 7f 7f 7f 7f 80 80 80 80 80 80 81 81 81 81 81 81 81 81 81 81 81 81 81 81 80 80 80 80 80 80 80 80 81 81 81 81 81 81 81 81 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 134
** component Y
* bloc 0
[ DC/AC] 05(3) / 05(5) 07(8) 03(3) 04(4) 04(4) 03(3) 04(4) 04(4) 05(5) 11(4) 04(4) 03(3) 21(5) 01(2) 02(2) 02(2) 04(4) 02(2) 01(2) 02(2) 02(2) 21(5) 21(5) 01(2) 01(2) 01(2) 11(4) 31(6) 01(2) 71(8) 00(4) -- total 195 bits
[  bloc] 1d 14 41 7 fff3 c 4 fff7 8 ffee 0 1 8 fffc 0 0 ffff 1 2 fffe 8 2 ffff fffd 2 0 0 ffff 0 0 ffff 1 ffff ffff 0 ffff 0 0 0 ffff 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 122 8c 1c7 3f ffa5 48 28 ffaf 40 ff5e 0 b 50 ffd0 0 0 fff0 f 1c ffe4 78 3c ffea ffbb 24 0 0 ffe0 0 0 ffdd 20 ffdd ffde 0 ffd3 0 0 0 ffd6 36 0 0 0 0 0 0 0 3b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 122 8c 48 28 0 0 ffe0 0 1c7 ffa5 ffaf ffd0 fff0 0 0 0 3f 40 50 f 0 ffdd 0 0 ff5e b 1c 24 20 36 0 0 0 ffe4 ffbb ffdd ffd6 0 0 0 78 ffea ffde 0 0 0 0 0 3c 0 0 0 0 0 0 0 ffd3 0 3b 0 0 0 0 0 
[  idct] fe ff f8 f5 eb ea f7 e4 f8 f7 d2 cb d0 c2 c8 cf f4 ff ef e3 ec e3 eb f7 8b c8 ec f9 ef de ce a5 80 65 5c 60 46 4e 6b 48 cc 71 47 62 55 4a 5a 3d e2 9c 47 3d 48 44 52 55 bd cc 7a 42 56 52 4a 53 
* bloc 1
[ DC/AC] 06(4) / 05(5) 06(7) 05(5) 05(5) 03(3) 02(2) 03(3) 13(7) 02(2) 04(4) 03(3) 02(2) 21(5) 01(2) 03(3) 03(3) 22(8) 12(5) 01(2) 61(7) 01(2) 31(6) 01(2) 91(9) 00(4) -- total 177 bits
[  bloc] fff4 14 30 15 14 fffc 2 fffa 0 5 fffe fff8 fff9 2 0 0 ffff 1 fffc fff9 0 0 fffe 0 2 ffff 0 0 0 0 0 0 1 1 0 0 0 1 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff88 8c 150 bd 8c ffe8 14 ffca 0 2d ffea ffa8 ffba 18 0 0 fff0 f ffc8 ff9e 0 0 ffd4 0 24 ffe7 0 0 0 0 0 0 23 22 0 0 0 30 28 0 0 0 0 0 0 0 0 0 3b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff88 8c ffe8 14 0 0 0 0 150 8c ffca 18 fff0 0 0 0 bd 0 ffba f ffe7 0 0 0 2d ffa8 ffc8 24 0 0 0 0 ffea ff9e 0 23 0 0 0 0 0 ffd4 22 28 0 0 0 0 0 0 30 0 0 0 0 0 0 0 3b 0 0 0 0 0 
[  idct] d4 d0 cc d7 f4 f7 c0 7d cf ec fe ed c3 8f 59 33 e8 d2 a8 75 4d 3f 48 56 79 61 50 53 58 52 49 45 55 45 3d 43 45 43 4a 57 4e 4b 4f 58 56 4b 45 48 56 4e 48 4b 52 55 54 52 45 4d 51 4c 47 49 4f 54 
* bloc 2
[ DC/AC] 06(4) / 05(5) 05(5) 05(5) 04(4) 03(3) 01(2) 03(3) 05(5) 03(3) 02(2) 02(2) 01(2) 03(3) 01(2) 11(4) 12(5) 01(2) 01(2) 01(2) 01(2) 11(4) 01(2) 81(9) 31(6) 71(8) 00(4) -- total 161 bits
[  bloc] 2b 12 ffee ffee b fffc 1 6 11 fff9 fffd 2 ffff fffb ffff 0 1 0 3 1 1 1 ffff 0 ffff ffff 0 0 0 0 0 0 0 0 ffff 0 0 0 1 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1ae 7e ff82 ff5e 4d ffe8 a 36 88 ffc1 ffdf 16 fff6 ffc4 fff1 0 10 0 2a e f 1e ffea 0 ffee ffe7 0 0 0 0 0 0 0 0 ffd8 0 0 0 28 0 0 0 0 0 0 0 ffce 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1ae 7e ffe8 a fff1 0 0 0 ff82 4d 36 ffc4 10 0 0 0 ff5e 88 fff6 0 ffe7 0 0 0 ffc1 16 2a ffee 0 0 0 0 ffdf e 0 0 0 0 0 0 f ffea 0 28 ffce 0 0 0 1e ffd8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c0 c8 b1 7a 51 4a 4b 44 cf c9 c4 b2 84 58 59 75 c4 c8 cd cf ce ca c5 c1 c6 c9 c7 c8 d5 e2 d8 c3 cc c0 c3 d1 ca b6 bb d4 c7 c4 c4 c8 ce d2 d1 ce ca d4 c6 b3 c4 dc b9 79 c4 c7 c9 cb cf c2 98 6d 
* bloc 3
[ DC/AC] 04(3) / 05(5) 06(7) 04(4) 04(4) 02(2) 02(2) 04(4) 03(3) 04(4) 03(3) 03(3) 03(3) 01(2) 11(4) 01(2) 03(3) 03(3) 12(5) 33(12) 01(2) 51(7) 01(2) 51(7) 02(2) 51(7) 51(7) 31(6) 01(2) 00(4) -- total 195 bits
[  bloc] 3a ffe2 ffd7 fff4 fff5 2 fffe e 6 fff2 fffb fffb 6 1 0 1 1 fffa fff9 0 fffe 0 0 0 fffb ffff 0 0 0 0 0 1 1 0 0 0 0 0 1 2 0 0 0 0 0 1 0 0 0 0 0 ffff 0 0 0 ffff ffff 0 0 0 0 0 0 0 
[iquant] 244 ff2e fee1 ff94 ffb3 c ffec 7e 30 ff82 ffc9 ffc9 3c c 0 19 10 ffa6 ff9e 0 ffe2 0 0 0 ffa6 ffe7 0 0 0 0 0 20 23 0 0 0 0 0 28 54 0 0 0 0 0 44 0 0 0 0 0 ffc0 0 0 0 ffba ffb5 0 0 0 0 0 0 0 
[   izz] 244 ff2e c ffec 0 19 0 0 fee1 ffb3 7e c 10 0 0 0 ff94 30 3c ffa6 ffe7 0 0 0 ff82 ffc9 ff9e ffa6 20 0 0 0 ffc9 0 0 23 54 44 0 0 ffe2 0 0 28 0 ffc0 ffba 0 0 0 0 0 0 ffb5 0 0 0 0 0 0 0 0 0 0 
[  idct] 3d 44 44 67 5d 4b 98 da 96 76 b4 8a 5a b3 ec f7 c3 e4 97 74 cd fe f7 ff df 9e 72 c2 f4 f7 ff e0 b2 5b c6 ff eb f5 fa ec 63 c4 f5 f6 ff fa d9 ff 9c f6 f2 f7 f7 ec ff e2 ff e5 ff ff d9 f1 fe f7 
* component mcu
[   mcu] fe ff f8 f5 eb ea f7 e4 d4 d0 cc d7 f4 f7 c0 7d f8 f7 d2 cb d0 c2 c8 cf cf ec fe ed c3 8f 59 33 f4 ff ef e3 ec e3 eb f7 e8 d2 a8 75 4d 3f 48 56 8b c8 ec f9 ef de ce a5 79 61 50 53 58 52 49 45 80 65 5c 60 46 4e 6b 48 55 45 3d 43 45 43 4a 57 cc 71 47 62 55 4a 5a 3d 4e 4b 4f 58 56 4b 45 48 e2 9c 47 3d 48 44 52 55 56 4e 48 4b 52 55 54 52 bd cc 7a 42 56 52 4a 53 45 4d 51 4c 47 49 4f 54 c0 c8 b1 7a 51 4a 4b 44 3d 44 44 67 5d 4b 98 da cf c9 c4 b2 84 58 59 75 96 76 b4 8a 5a b3 ec f7 c4 c8 cd cf ce ca c5 c1 c3 e4 97 74 cd fe f7 ff c6 c9 c7 c8 d5 e2 d8 c3 df 9e 72 c2 f4 f7 ff e0 cc c0 c3 d1 ca b6 bb d4 b2 5b c6 ff eb f5 fa ec c7 c4 c4 c8 ce d2 d1 ce 63 c4 f5 f6 ff fa d9 ff ca d4 c6 b3 c4 dc b9 79 9c f6 f2 f7 f7 ec ff e2 c4 c7 c9 cb cf c2 98 6d ff e5 ff ff d9 f1 fe f7 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 01(2) 02(3) 11(4) 01(2) 11(4) 00(2) -- total 29 bits
[  bloc] fffc 1 fffe 0 ffff 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffd4 b ffea 0 fff3 f 0 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffd4 b f 0 0 0 0 0 ffea fff3 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7c 78 73 70 71 75 7a 7e 7c 79 75 72 72 75 7a 7e 7d 7a 77 74 74 76 7a 7d 7e 7c 79 77 76 78 7a 7c 80 7e 7c 7a 79 79 7a 7a 81 80 7f 7d 7c 7a 7a 79 82 81 81 7f 7d 7b 7a 79 82 82 82 80 7e 7c 7a 78 
* component mcu
[   mcu] 7c 7c 78 78 73 73 70 70 71 71 75 75 7a 7a 7e 7e 7c 7c 78 78 73 73 70 70 71 71 75 75 7a 7a 7e 7e 7c 7c 79 79 75 75 72 72 72 72 75 75 7a 7a 7e 7e 7c 7c 79 79 75 75 72 72 72 72 75 75 7a 7a 7e 7e 7d 7d 7a 7a 77 77 74 74 74 74 76 76 7a 7a 7d 7d 7d 7d 7a 7a 77 77 74 74 74 74 76 76 7a 7a 7d 7d 7e 7e 7c 7c 79 79 77 77 76 76 78 78 7a 7a 7c 7c 7e 7e 7c 7c 79 79 77 77 76 76 78 78 7a 7a 7c 7c 80 80 7e 7e 7c 7c 7a 7a 79 79 79 79 7a 7a 7a 7a 80 80 7e 7e 7c 7c 7a 7a 79 79 79 79 7a 7a 7a 7a 81 81 80 80 7f 7f 7d 7d 7c 7c 7a 7a 7a 7a 79 79 81 81 80 80 7f 7f 7d 7d 7c 7c 7a 7a 7a 7a 79 79 82 82 81 81 81 81 7f 7f 7d 7d 7b 7b 7a 7a 79 79 82 82 81 81 81 81 7f 7f 7d 7d 7b 7b 7a 7a 79 79 82 82 82 82 82 82 80 80 7e 7e 7c 7c 7a 7a 78 78 82 82 82 82 82 82 80 80 7e 7e 7c 7c 7a 7a 78 78 
** component Cr
* bloc 0
[ DC/AC] 04(4) / 03(4) 03(4) 03(4) 02(3) 02(3) 12(6) 01(2) 02(3) 21(5) 00(2) -- total 63 bits
[  bloc] fff2 5 fffb 7 3 2 0 fffe ffff 3 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff66 37 ffc9 69 27 1e 0 ffe0 fff0 57 0 0 ffdd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff66 37 1e 0 0 0 0 0 ffc9 27 ffe0 0 0 0 0 0 69 fff0 ffdd 0 0 0 0 0 57 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 87 8a 8e 8e 88 7d 70 68 74 75 74 70 6a 62 59 54 65 61 59 51 4a 46 45 45 6b 62 55 49 43 44 49 4d 7f 75 67 5a 56 5a 62 69 8c 84 78 6f 6d 72 7a 81 87 82 7c 77 77 7c 82 87 7c 7a 77 75 77 7b 80 83 
* component mcu
[   mcu] 87 87 8a 8a 8e 8e 8e 8e 88 88 7d 7d 70 70 68 68 87 87 8a 8a 8e 8e 8e 8e 88 88 7d 7d 70 70 68 68 74 74 75 75 74 74 70 70 6a 6a 62 62 59 59 54 54 74 74 75 75 74 74 70 70 6a 6a 62 62 59 59 54 54 65 65 61 61 59 59 51 51 4a 4a 46 46 45 45 45 45 65 65 61 61 59 59 51 51 4a 4a 46 46 45 45 45 45 6b 6b 62 62 55 55 49 49 43 43 44 44 49 49 4d 4d 6b 6b 62 62 55 55 49 49 43 43 44 44 49 49 4d 4d 7f 7f 75 75 67 67 5a 5a 56 56 5a 5a 62 62 69 69 7f 7f 75 75 67 67 5a 5a 56 56 5a 5a 62 62 69 69 8c 8c 84 84 78 78 6f 6f 6d 6d 72 72 7a 7a 81 81 8c 8c 84 84 78 78 6f 6f 6d 6d 72 72 7a 7a 81 81 87 87 82 82 7c 7c 77 77 77 77 7c 7c 82 82 87 87 87 87 82 82 7c 7c 77 77 77 77 7c 7c 82 82 87 87 7c 7c 7a 7a 77 77 75 75 77 77 7b 7b 80 80 83 83 7c 7c 7a 7a 77 77 75 75 77 77 7b 7b 80 80 83 83 

**************************************************************
*** mcu 135
** component Y
* bloc 0
[ DC/AC] 07(5) / 05(5) 06(7) 04(4) 04(4) 02(2) 02(2) 03(3) 04(4) 05(5) 04(4) 01(2) 04(4) 01(2) 21(5) 11(4) 02(2) 03(3) 11(4) 01(2) 02(2) 61(7) 21(5) 01(2) 01(2) 21(5) 71(8) 00(4) -- total 177 bits
[  bloc] fffa ffe4 ffd4 d d 3 fffd 6 d fff0 e ffff fff6 ffff 0 0 1 0 ffff fffd fffc 0 ffff 1 3 0 0 0 0 0 0 ffff 0 0 1 1 ffff 0 0 ffff 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffc4 ff3c fecc 75 5b 12 ffe2 36 68 ff70 9a fff5 ff9c fff4 0 0 10 0 fff2 ffd6 ffc4 0 ffea 17 36 0 0 0 0 0 0 ffe0 0 0 28 2d ffc7 0 0 ffd6 0 0 0 0 0 0 0 ffca 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffc4 ff3c 12 ffe2 0 0 0 0 fecc 5b 36 fff4 10 0 0 0 75 68 ff9c 0 0 0 0 0 ff70 fff5 fff2 36 ffe0 0 0 0 9a ffd6 17 0 ffd6 0 0 0 ffc4 ffea 0 0 0 0 0 0 0 28 0 ffca 0 0 0 0 2d ffc7 0 0 0 0 0 0 
[  idct] 42 55 5b 4f 4d 57 55 46 5d 47 43 52 52 40 3e 4d 47 49 5b 64 4a 37 67 af 4e 4f 49 44 50 76 a6 c7 48 50 4e 50 7a bc e1 e2 3a 46 53 5a 63 6f 78 7a 4d 51 69 94 b8 c3 b9 ad a7 d3 fe ff fe f8 fb fe 
* bloc 1
[ DC/AC] 06(4) / 04(4) 04(4) 04(4) 01(2) 02(2) 02(2) 04(4) 02(2) 02(2) 02(2) 03(3) 02(2) 02(2) 01(2) 11(4) 02(2) 03(3) 03(3) 03(3) 01(2) 03(3) 02(2) 11(4) 01(2) 51(7) 01(2) 01(2) 31(6) 81(9) 11(4) 00(4) -- total 170 bits
[  bloc] 38 fff7 a fff8 ffff 2 fffe fff6 fffd fffe 3 fff9 3 fffe ffff 0 ffff fffe fffa 4 fffc 1 fffc 2 0 ffff ffff 0 0 0 0 0 ffff ffff 1 0 0 0 1 0 0 0 0 0 0 0 0 ffff 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 230 ffc1 46 ffb8 fff9 c ffec ffa6 ffe8 ffee 21 ffb3 1e ffe8 fff1 0 fff0 ffe2 ffac 38 ffc4 1e ffa8 2e 0 ffe7 ffdc 0 0 0 0 0 ffdd ffde 28 0 0 0 28 0 0 0 0 0 0 0 0 ffca 0 3d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 230 ffc1 c ffec fff1 0 0 0 46 fff9 ffa6 ffe8 fff0 ffdc 0 0 ffb8 ffe8 1e ffe2 ffe7 0 0 0 ffee ffb3 ffac 0 0 0 0 0 21 38 2e ffdd 0 0 0 0 ffc4 ffa8 ffde 28 0 0 0 0 1e 28 0 ffca 0 0 0 0 0 0 0 3d 0 0 0 0 
[  idct] 6d b3 d6 d1 d7 d8 d1 d7 a9 d2 db ce d2 d2 cd d5 d4 dc d3 ce da d9 cd cb c7 cc cd ce ce cb d2 e1 f0 da d0 d6 db da d4 cc 94 a8 ce dd c9 c2 d1 da 8f 68 62 86 b7 e4 e2 ba fd ea d1 9b 67 80 c5 e7 
* bloc 2
[ DC/AC] 05(3) / 02(2) 03(3) 13(7) 02(2) 02(2) 01(2) 01(2) 01(2) 01(2) 02(2) 12(5) 21(5) 01(2) 11(4) 01(2) 01(2) 21(5) 00(4) -- total 89 bits
[  bloc] 56 2 6 0 4 2 2 ffff ffff 1 1 2 0 fffe 0 0 ffff 1 0 ffff ffff 1 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 35c e 2a 0 1c c 14 fff7 fff8 9 b 16 0 ffe8 0 0 fff0 f 0 fff2 fff1 1e 0 0 ffee 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 35c e c 14 0 0 0 0 2a 1c fff7 ffe8 fff0 0 0 0 0 fff8 0 f 0 0 0 0 9 16 0 ffee 0 0 0 0 b fff2 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 1e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] fa ff ff f7 f0 f1 f0 ec f5 f7 f4 ec ea ec e9 e2 f7 f6 f2 ee f0 f3 f0 ea ec ea e8 e6 e8 ea eb e9 f2 f0 ee ec e9 e8 ea ed fa f3 ed ec eb e7 e7 ea ea da d0 d6 e1 e2 de dc ef d8 cc db f2 fb f5 ee 
* bloc 3
[ DC/AC] 04(3) / 04(4) 03(3) 04(4) 04(4) 04(4) 03(3) 02(2) 04(4) 01(2) 01(2) 01(2) 03(3) 02(2) 02(2) 01(2) 02(2) 12(5) 01(2) 21(5) 01(2) 03(3) 01(2) 01(2) 01(2) 11(4) 12(5) 01(2) 01(2) 41(6) 01(2) 01(2) 00(4) -- total 162 bits
[  bloc] 4d f fff9 fff8 b fff5 5 fffd c ffff ffff 1 fffa fffe fffe 1 2 0 3 1 0 0 ffff 1 fffc 1 ffff ffff 0 1 0 2 ffff 1 0 0 0 0 ffff 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 302 69 ffcf ffb8 4d ffbe 32 ffe5 60 fff7 fff5 b ffc4 ffe8 ffe2 19 20 0 2a e 0 0 ffea 17 ffb8 19 ffdc ffe0 0 25 0 40 ffdd 22 0 0 0 0 ffd8 2a ffca 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 302 69 ffbe 32 ffe2 19 ffe0 0 ffcf 4d ffe5 ffe8 20 ffdc 25 0 ffb8 60 ffc4 0 19 0 0 0 fff7 b 2a ffb8 40 ffca 0 0 fff5 e 17 ffdd 2a 0 0 0 0 ffea 22 ffd8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f1 f3 f4 f6 de 87 65 b2 f0 ed ee ef f7 e8 a8 6f e7 e7 ed e3 e7 ff f4 90 eb ea e9 e4 d8 ef ff e1 f3 f4 de e9 ed e1 f0 ef e5 fb de e4 ee e5 f4 e5 df f1 e1 e9 df e6 fe c1 f2 e0 da fc ea ed f2 75 
* component mcu
[   mcu] 42 55 5b 4f 4d 57 55 46 6d b3 d6 d1 d7 d8 d1 d7 5d 47 43 52 52 40 3e 4d a9 d2 db ce d2 d2 cd d5 47 49 5b 64 4a 37 67 af d4 dc d3 ce da d9 cd cb 4e 4f 49 44 50 76 a6 c7 c7 cc cd ce ce cb d2 e1 48 50 4e 50 7a bc e1 e2 f0 da d0 d6 db da d4 cc 3a 46 53 5a 63 6f 78 7a 94 a8 ce dd c9 c2 d1 da 4d 51 69 94 b8 c3 b9 ad 8f 68 62 86 b7 e4 e2 ba a7 d3 fe ff fe f8 fb fe fd ea d1 9b 67 80 c5 e7 fa ff ff f7 f0 f1 f0 ec f1 f3 f4 f6 de 87 65 b2 f5 f7 f4 ec ea ec e9 e2 f0 ed ee ef f7 e8 a8 6f f7 f6 f2 ee f0 f3 f0 ea e7 e7 ed e3 e7 ff f4 90 ec ea e8 e6 e8 ea eb e9 eb ea e9 e4 d8 ef ff e1 f2 f0 ee ec e9 e8 ea ed f3 f4 de e9 ed e1 f0 ef fa f3 ed ec eb e7 e7 ea e5 fb de e4 ee e5 f4 e5 ea da d0 d6 e1 e2 de dc df f1 e1 e9 df e6 fe c1 ef d8 cc db f2 fb f5 ee f2 e0 da fc ea ed f2 75 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 01(2) 03(4) 11(4) 01(2) 31(5) 00(2) -- total 32 bits
[  bloc] fff8 ffff 5 0 ffff 1 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffa8 fff5 37 0 fff3 f 0 0 0 ffe3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffa8 fff5 f 0 0 0 0 0 37 fff3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ffe3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 78 77 76 77 79 7c 80 82 7c 7b 7a 7b 7d 80 83 85 7e 7d 7c 7c 7e 81 84 86 7a 79 77 77 78 7a 7d 7f 71 70 6f 6e 6e 70 72 74 6d 6b 69 68 68 6a 6c 6d 6f 6e 6b 6a 69 6a 6c 6e 73 72 6f 6d 6d 6e 70 71 
* component mcu
[   mcu] 78 78 77 77 76 76 77 77 79 79 7c 7c 80 80 82 82 78 78 77 77 76 76 77 77 79 79 7c 7c 80 80 82 82 7c 7c 7b 7b 7a 7a 7b 7b 7d 7d 80 80 83 83 85 85 7c 7c 7b 7b 7a 7a 7b 7b 7d 7d 80 80 83 83 85 85 7e 7e 7d 7d 7c 7c 7c 7c 7e 7e 81 81 84 84 86 86 7e 7e 7d 7d 7c 7c 7c 7c 7e 7e 81 81 84 84 86 86 7a 7a 79 79 77 77 77 77 78 78 7a 7a 7d 7d 7f 7f 7a 7a 79 79 77 77 77 77 78 78 7a 7a 7d 7d 7f 7f 71 71 70 70 6f 6f 6e 6e 6e 6e 70 70 72 72 74 74 71 71 70 70 6f 6f 6e 6e 6e 6e 70 70 72 72 74 74 6d 6d 6b 6b 69 69 68 68 68 68 6a 6a 6c 6c 6d 6d 6d 6d 6b 6b 69 69 68 68 68 68 6a 6a 6c 6c 6d 6d 6f 6f 6e 6e 6b 6b 6a 6a 69 69 6a 6a 6c 6c 6e 6e 6f 6f 6e 6e 6b 6b 6a 6a 69 69 6a 6a 6c 6c 6e 6e 73 73 72 72 6f 6f 6d 6d 6d 6d 6e 6e 70 70 71 71 73 73 72 72 6f 6f 6d 6d 6d 6d 6e 6e 70 70 71 71 
** component Cr
* bloc 0
[ DC/AC] 03(3) / 03(4) 04(5) 13(8) 01(2) 22(8) 00(2) -- total 48 bits
[  bloc] fff9 fffb fff7 0 fffa ffff 0 0 fffe 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffb3 ffc9 ff9d 0 ffb2 fff1 0 0 ffe0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffb3 ffc9 fff1 0 0 0 0 0 ff9d ffb2 0 0 0 0 0 0 0 ffe0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 3f 46 52 61 6f 7a 82 86 49 4f 59 65 70 79 7f 82 59 5d 64 6c 73 77 7a 7b 6a 6d 71 74 77 77 77 77 79 7a 7c 7d 7c 7a 78 76 82 83 83 83 82 7f 7c 7a 86 87 88 88 87 84 81 7f 87 88 8a 8a 8a 87 85 83 
* component mcu
[   mcu] 3f 3f 46 46 52 52 61 61 6f 6f 7a 7a 82 82 86 86 3f 3f 46 46 52 52 61 61 6f 6f 7a 7a 82 82 86 86 49 49 4f 4f 59 59 65 65 70 70 79 79 7f 7f 82 82 49 49 4f 4f 59 59 65 65 70 70 79 79 7f 7f 82 82 59 59 5d 5d 64 64 6c 6c 73 73 77 77 7a 7a 7b 7b 59 59 5d 5d 64 64 6c 6c 73 73 77 77 7a 7a 7b 7b 6a 6a 6d 6d 71 71 74 74 77 77 77 77 77 77 77 77 6a 6a 6d 6d 71 71 74 74 77 77 77 77 77 77 77 77 79 79 7a 7a 7c 7c 7d 7d 7c 7c 7a 7a 78 78 76 76 79 79 7a 7a 7c 7c 7d 7d 7c 7c 7a 7a 78 78 76 76 82 82 83 83 83 83 83 83 82 82 7f 7f 7c 7c 7a 7a 82 82 83 83 83 83 83 83 82 82 7f 7f 7c 7c 7a 7a 86 86 87 87 88 88 88 88 87 87 84 84 81 81 7f 7f 86 86 87 87 88 88 88 88 87 87 84 84 81 81 7f 7f 87 87 88 88 8a 8a 8a 8a 8a 8a 87 87 85 85 83 83 87 87 88 88 8a 8a 8a 8a 8a 8a 87 87 85 85 83 83 

**************************************************************
*** mcu 136
** component Y
* bloc 0
[ DC/AC] 04(3) / 01(2) 01(2) 04(4) 04(4) 04(4) 03(3) 04(4) 04(4) 02(2) 03(3) 03(3) 13(7) 02(2) 01(2) 02(2) 03(3) 03(3) 03(3) 01(2) 01(2) 02(2) 12(5) 12(5) 11(4) 12(5) 01(2) 02(2) 02(2) 11(4) 01(2) 11(4) 01(2) 21(5) 01(2) 41(6) 00(4) -- total 197 bits
[  bloc] 3e ffff ffff a b c 4 fff6 fff3 2 fffc fffc 0 fffb fffd ffff 3 4 5 4 ffff 1 2 0 fffe 0 2 0 1 0 fffe ffff fffe fffe 0 1 ffff 0 1 1 0 0 ffff 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 26c fff9 fff9 5a 4d 48 28 ffa6 ff98 12 ffd4 ffd4 0 ffc4 ffd3 ffe7 30 3c 46 38 fff1 1e 2c 0 ffdc 0 48 0 26 0 ffba ffe0 ffba ffbc 0 2d ffc7 0 28 2a 0 0 ffde 23 0 0 0 0 3b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 26c fff9 48 28 ffd3 ffe7 0 26 fff9 4d ffa6 ffc4 30 48 0 ffde 5a ff98 0 3c 0 ffba 0 23 12 ffd4 46 ffdc ffe0 0 0 0 ffd4 38 0 ffba 2a 0 0 0 fff1 2c ffbc 28 0 0 0 0 1e 0 0 0 0 0 0 0 2d ffc7 3b 0 0 0 0 0 
[  idct] d3 d5 e3 da e3 cc d8 e6 ce c8 cf cb d2 d8 de cc eb cc cf e0 d6 e0 d7 ae d5 c6 e0 ed aa 85 70 53 dd db d2 a2 74 95 e0 ff d3 e8 cb 84 b3 e5 fb df d4 de a9 65 f3 ff ff e6 d4 e2 b4 70 ff ee e9 ff 
* bloc 1
[ DC/AC] 01(3) / 12(5) 04(4) 04(4) 04(4) 03(3) 03(3) 04(4) 04(4) 02(2) 04(4) 02(2) 03(3) 02(2) 02(2) 02(2) 01(2) 02(2) 01(2) 03(3) 12(5) 01(2) 02(2) 02(2) 02(2) 12(5) 11(4) 01(2) 01(2) 21(5) 41(6) 01(2) 02(2) 11(4) 81(9) 00(4) -- total 192 bits
[  bloc] 3f 0 fffe 8 fff4 f fffc fff9 8 9 fffd 9 fffe 5 fffd 2 2 ffff 2 ffff fffb 0 fffd 1 fffe 2 fffe 0 fffe 0 1 ffff 1 0 0 1 0 0 0 0 1 ffff 2 0 1 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 
[iquant] 276 0 fff2 48 ffac 5a ffd8 ffc1 40 51 ffdf 63 ffec 3c ffd3 32 20 fff1 1c fff2 ffb5 0 ffbe 17 ffdc 32 ffb8 0 ffb4 0 23 ffe0 23 0 0 2d 0 0 0 0 36 ffd5 44 0 32 0 0 0 0 0 0 0 0 ffda 0 0 0 0 0 0 0 0 0 0 
[   izz] 276 0 5a ffd8 ffd3 32 0 ffb4 fff2 ffac ffc1 3c 20 ffb8 0 44 48 40 ffec fff1 32 23 ffd5 0 51 63 1c ffdc ffe0 36 32 ffda ffdf fff2 17 23 0 0 0 0 ffb5 ffbe 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2d 0 0 0 0 0 0 0 
[  idct] ed d3 d2 e4 cc d8 de d9 d8 e2 d7 df ec d1 d6 d9 8f b4 a0 a8 e6 d8 e0 ec 7e 93 7e 75 9c d5 cf d9 f8 f6 ed ca 7f f2 db e0 fe ff ff f5 58 d4 ce d5 e3 ec e3 ff 6d bf e2 e1 f8 f7 be f9 91 ab e4 d0 
* bloc 2
[ DC/AC] 00(2) / 06(7) 04(4) 02(2) 04(4) 04(4) 04(4) 04(4) 12(5) 02(2) 02(2) 03(3) 03(3) 01(2) 03(3) 12(5) 02(2) 02(2) 41(6) 23(10) 02(2) c1(10) 01(2) 01(2) 00(4) -- total 155 bits
[  bloc] 3f ffcd 9 fffe e fff5 a 9 0 3 fffd 3 4 4 1 fffc 0 3 2 fffe 0 0 0 0 1 0 0 fffb fffe 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 276 fe9b 3f ffee 62 ffbe 64 51 0 1b ffdf 21 28 30 f ff9c 0 2d 1c ffe4 0 0 0 0 12 0 0 ff60 ffb4 0 0 0 0 0 0 0 0 0 0 0 0 2b 22 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 276 fe9b ffbe 64 f ff9c ff60 ffb4 3f 62 51 30 0 0 0 22 ffee 0 28 2d 0 0 2b 23 1b 21 1c 12 0 0 0 0 ffdf ffe4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] dd d7 7a 99 fb fb ff f0 c2 de 85 b9 ff f9 ff f1 8e d7 80 d8 ff f4 ff f4 63 c9 6f e4 fd f1 ff f7 63 cb 6d e8 fb f5 ff f9 72 cd 77 e7 ff fe ff f9 5e ad 71 d6 fe ff fc fa 37 81 5f c0 f7 ff f9 fd 
* bloc 3
[ DC/AC] 04(3) / 06(7) 04(4) 03(3) 05(5) 02(2) 04(4) 04(4) 03(3) 02(2) 01(2) 02(2) 02(2) 03(3) 04(4) 02(2) 02(2) 02(2) 01(2) 01(2) 41(6) 02(2) 02(2) 02(2) 01(2) 01(2) 01(2) 01(2) 81(9) 11(4) 00(4) -- total 167 bits
[  bloc] 32 36 b 5 fff0 fffe fff4 c fff9 3 1 fffd 2 fffc c fffd fffe 2 1 ffff 0 0 0 0 1 fffe 2 fffe 1 ffff 1 ffff 0 0 0 0 0 0 0 0 1 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1f4 17a 4d 2d ff90 fff4 ff88 6c ffc8 1b b ffdf 14 ffd0 b4 ffb5 ffe0 1e e fff2 0 0 0 0 12 ffce 48 ffc0 26 ffdb 23 ffe0 0 0 0 0 0 0 0 0 36 0 ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1f4 17a fff4 ff88 b4 ffb5 ffc0 26 4d ff90 6c ffd0 ffe0 48 ffdb ffde 2d ffc8 14 1e ffce 23 0 0 1b ffdf e 12 ffe0 36 0 0 b fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] fd f0 d8 ec a2 93 f7 e7 f9 fc d6 e8 b3 6d ae d4 f4 ff d4 e7 ca 49 62 c0 f4 ff d7 e9 da 43 47 af fa f3 dd e8 dd 51 4f 97 fe ed e1 e0 df 5f 52 7d fb f1 e2 d7 ed 66 43 73 f4 f7 e1 d1 ff 6a 34 76 
* component mcu
[   mcu] d3 d5 e3 da e3 cc d8 e6 ed d3 d2 e4 cc d8 de d9 ce c8 cf cb d2 d8 de cc d8 e2 d7 df ec d1 d6 d9 eb cc cf e0 d6 e0 d7 ae 8f b4 a0 a8 e6 d8 e0 ec d5 c6 e0 ed aa 85 70 53 7e 93 7e 75 9c d5 cf d9 dd db d2 a2 74 95 e0 ff f8 f6 ed ca 7f f2 db e0 d3 e8 cb 84 b3 e5 fb df fe ff ff f5 58 d4 ce d5 d4 de a9 65 f3 ff ff e6 e3 ec e3 ff 6d bf e2 e1 d4 e2 b4 70 ff ee e9 ff f8 f7 be f9 91 ab e4 d0 dd d7 7a 99 fb fb ff f0 fd f0 d8 ec a2 93 f7 e7 c2 de 85 b9 ff f9 ff f1 f9 fc d6 e8 b3 6d ae d4 8e d7 80 d8 ff f4 ff f4 f4 ff d4 e7 ca 49 62 c0 63 c9 6f e4 fd f1 ff f7 f4 ff d7 e9 da 43 47 af 63 cb 6d e8 fb f5 ff f9 fa f3 dd e8 dd 51 4f 97 72 cd 77 e7 ff fe ff f9 fe ed e1 e0 df 5f 52 7d 5e ad 71 d6 fe ff fc fa fb f1 e2 d7 ed 66 43 73 37 81 5f c0 f7 ff f9 fd f4 f7 e1 d1 ff 6a 34 76 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 01(2) 02(3) 21(5) 01(2) 00(2) -- total 25 bits
[  bloc] fffd 1 2 0 0 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffdf b 16 0 0 f ffe3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffdf b f ffe3 0 0 0 0 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 83 85 80 7a 79 7e 85 7f 83 84 80 79 78 7e 84 7e 82 83 7f 78 77 7c 83 7d 80 82 7d 77 75 7b 81 7b 7f 80 7c 75 74 7a 80 7a 7d 7f 7a 74 73 78 7f 79 7c 7e 79 73 72 77 7d 78 7c 7d 79 72 71 76 7d 
* component mcu
[   mcu] 80 80 83 83 85 85 80 80 7a 7a 79 79 7e 7e 85 85 80 80 83 83 85 85 80 80 7a 7a 79 79 7e 7e 85 85 7f 7f 83 83 84 84 80 80 79 79 78 78 7e 7e 84 84 7f 7f 83 83 84 84 80 80 79 79 78 78 7e 7e 84 84 7e 7e 82 82 83 83 7f 7f 78 78 77 77 7c 7c 83 83 7e 7e 82 82 83 83 7f 7f 78 78 77 77 7c 7c 83 83 7d 7d 80 80 82 82 7d 7d 77 77 75 75 7b 7b 81 81 7d 7d 80 80 82 82 7d 7d 77 77 75 75 7b 7b 81 81 7b 7b 7f 7f 80 80 7c 7c 75 75 74 74 7a 7a 80 80 7b 7b 7f 7f 80 80 7c 7c 75 75 74 74 7a 7a 80 80 7a 7a 7d 7d 7f 7f 7a 7a 74 74 73 73 78 78 7f 7f 7a 7a 7d 7d 7f 7f 7a 7a 74 74 73 73 78 78 7f 7f 79 79 7c 7c 7e 7e 79 79 73 73 72 72 77 77 7d 7d 79 79 7c 7c 7e 7e 79 79 73 73 72 72 77 77 7d 7d 78 78 7c 7c 7d 7d 79 79 72 72 71 71 76 76 7d 7d 78 78 7c 7c 7d 7d 79 79 72 72 71 71 76 76 7d 7d 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 12(6) 22(8) 13(8) f0(10) 31(5) 00(2) -- total 50 bits
[  bloc] fffa 0 2 0 0 fffd 0 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffbe 0 16 0 0 ffd3 0 40 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffbe 0 ffd3 0 0 0 3d 0 16 0 40 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 87 75 83 70 70 83 75 87 84 73 83 72 72 83 73 84 7f 70 84 75 75 84 70 7f 78 6d 84 79 79 84 6d 78 71 69 85 7d 7d 85 69 71 6a 65 86 81 81 86 65 6a 65 62 87 84 84 87 62 65 62 61 87 86 86 87 61 62 
* component mcu
[   mcu] 87 87 75 75 83 83 70 70 70 70 83 83 75 75 87 87 87 87 75 75 83 83 70 70 70 70 83 83 75 75 87 87 84 84 73 73 83 83 72 72 72 72 83 83 73 73 84 84 84 84 73 73 83 83 72 72 72 72 83 83 73 73 84 84 7f 7f 70 70 84 84 75 75 75 75 84 84 70 70 7f 7f 7f 7f 70 70 84 84 75 75 75 75 84 84 70 70 7f 7f 78 78 6d 6d 84 84 79 79 79 79 84 84 6d 6d 78 78 78 78 6d 6d 84 84 79 79 79 79 84 84 6d 6d 78 78 71 71 69 69 85 85 7d 7d 7d 7d 85 85 69 69 71 71 71 71 69 69 85 85 7d 7d 7d 7d 85 85 69 69 71 71 6a 6a 65 65 86 86 81 81 81 81 86 86 65 65 6a 6a 6a 6a 65 65 86 86 81 81 81 81 86 86 65 65 6a 6a 65 65 62 62 87 87 84 84 84 84 87 87 62 62 65 65 65 65 62 62 87 87 84 84 84 84 87 87 62 62 65 65 62 62 61 61 87 87 86 86 86 86 87 87 61 61 62 62 62 62 61 61 87 87 86 86 86 86 87 87 61 61 62 62 

**************************************************************
*** mcu 137
** component Y
* bloc 0
[ DC/AC] 04(3) / 04(4) 03(3) 03(3) 03(3) 02(2) 01(2) 04(4) 04(4) 03(3) 02(2) 02(2) 04(4) 03(3) 03(3) 02(2) 01(2) 01(2) 02(2) 02(2) 02(2) 12(5) 02(2) 02(2) 02(2) 01(2) 11(4) 01(2) 11(4) 01(2) 21(5) 01(2) 01(2) 31(6) 01(2) 01(2) 00(4) -- total 179 bits
[  bloc] 40 9 fffc 7 fffc 3 ffff b fff4 5 fffd fffd 8 fffa fffc 3 ffff ffff fffe 3 fffd 0 2 fffe 3 fffe 1 0 ffff 1 0 ffff 1 0 0 1 ffff 1 0 0 0 1 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 280 3f ffe4 3f ffe4 12 fff6 63 ffa0 2d ffdf ffdf 50 ffb8 ffc4 4b fff0 fff1 ffe4 2a ffd3 0 2c ffd2 36 ffce 24 0 ffda 25 0 ffe0 23 0 0 2d ffc7 30 0 0 0 2b ffde ffdd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 280 3f 12 fff6 ffc4 4b 0 ffda ffe4 ffe4 63 ffb8 fff0 24 25 ffde 3f ffa0 50 fff1 ffce 0 2b ffdd 2d ffdf ffe4 36 ffe0 0 0 0 ffdf 2a ffd2 23 0 0 0 0 ffd3 2c 0 0 0 0 0 0 0 0 30 0 0 0 0 0 2d ffc7 0 0 0 0 0 0 
[  idct] dc d5 de be 6b ff fc f1 cf d3 eb d9 7b d8 f3 ff e2 d6 dc d2 80 a0 d9 f4 e4 d4 d5 e2 aa 7f 81 55 d2 cf d5 f9 fb e0 d9 88 e9 e7 d4 d6 d6 db e1 a0 ce de de e3 dc ef e6 b8 dd e2 d8 d6 c8 e8 db c1 
* bloc 1
[ DC/AC] 03(3) / 06(7) 05(5) 04(4) 04(4) 06(7) 04(4) 05(5) 04(4) 01(2) 03(3) 02(2) 04(4) 03(3) 13(7) 12(5) 11(4) 02(2) 12(5) 11(4) 12(5) 01(2) 41(6) 01(2) 71(8) 00(4) -- total 182 bits
[  bloc] 39 25 1c b fff1 ffd3 fff7 14 fff2 ffff fffc fffe 8 6 0 fffc 0 2 0 1 fffd 0 2 0 ffff 0 2 ffff 0 0 0 0 ffff ffff 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 23a 103 c4 63 ff97 fef2 ffa6 b4 ff90 fff7 ffd4 ffea 50 48 0 ff9c 0 1e 0 e ffd3 0 2c 0 ffee 0 48 ffe0 0 0 0 0 ffdd ffde 0 0 0 0 0 0 0 2b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 23a 103 fef2 ffa6 0 ff9c ffe0 0 c4 ff97 b4 48 0 48 0 0 63 ff90 50 1e 0 0 2b 0 fff7 ffea 0 ffee 0 0 0 0 ffd4 e 0 ffdd 0 0 0 0 ffd3 2c ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f6 ed ee e3 e3 ee ef fc ff fe ec ed fb fe fa f6 e3 ff f3 fc f9 c6 a8 8d a6 fe fe ff e3 7c 52 3c 85 f8 ff ff e6 79 52 53 7c f1 ff ff fb 91 4b 50 79 e9 ff fc ff 9a 35 45 7a e7 ff ef f8 a4 48 76 
* bloc 2
[ DC/AC] 05(3) / 01(2) 01(2) 51(7) 31(6) 11(4) 21(5) 01(2) 61(7) 00(4) -- total 55 bits
[  bloc] 4a ffff ffff 0 0 0 0 0 1 0 0 0 ffff 0 1 0 0 1 1 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2e4 fff9 fff9 0 0 0 0 0 8 0 0 0 fff6 0 f 0 0 f e 0 0 0 0 0 0 ffe7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2e4 fff9 0 0 f 0 0 0 fff9 0 0 0 0 0 0 0 0 8 fff6 f ffe7 0 0 0 0 0 e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] dd de da d7 da e0 de d6 db da da dc de de db d9 da d6 d9 e2 e1 d9 d9 e0 dd d5 d8 e3 e1 d4 d8 e9 e1 d7 d7 e0 dd d3 da ed e2 da d8 dd dc d8 dd e8 de dd dc dd df df de dd da de df df e2 e5 de d3 
* bloc 3
[ DC/AC] 06(4) / 06(7) 04(4) 03(3) 01(2) 07(8) 03(3) 04(4) 02(2) 03(3) 02(2) 01(2) 03(3) 03(3) 03(3) 02(2) 03(3) 01(2) 02(2) 12(5) 22(8) 01(2) 02(2) 02(2) 02(2) 01(2) 01(2) 31(6) 71(8) 01(2) 11(4) 00(4) -- total 187 bits
[  bloc] 21 26 9 fffb 1 ffba fff9 fff8 3 4 fffd ffff 6 fffa 5 fffd fffb 1 fffd 0 2 0 0 2 ffff 2 fffd 2 1 ffff 0 0 0 ffff 0 0 0 0 0 0 0 ffff ffff 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 14a 10a 3f ffd3 7 fe5c ffba ffb8 18 24 ffdf fff5 3c ffb8 4b ffb5 ffb0 f ffd6 0 1e 0 0 2e ffee 32 ff94 40 26 ffdb 0 0 0 ffde 0 0 0 0 0 0 0 ffd5 ffde 0 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 14a 10a fe5c ffba 4b ffb5 40 26 3f 7 ffb8 ffb8 ffb0 ff94 ffdb ffde ffd3 18 3c f 32 0 ffd5 0 24 fff5 ffd6 ffee 0 0 32 0 ffdf 0 2e 0 0 0 0 0 1e 0 ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 6c e4 ff fc ff 9e 32 65 6c e3 f6 f5 ff 9b 3d 58 6c da fe fe ff aa 4c 4c 78 bc ff f5 fa b4 4e 51 8b 94 ff e9 e6 b4 46 5c 9e 7e ff ff fe b8 46 55 bd 79 df fe fa 96 4d 4b df 77 94 bd be 53 4f 4e 
* component mcu
[   mcu] dc d5 de be 6b ff fc f1 f6 ed ee e3 e3 ee ef fc cf d3 eb d9 7b d8 f3 ff ff fe ec ed fb fe fa f6 e2 d6 dc d2 80 a0 d9 f4 e3 ff f3 fc f9 c6 a8 8d e4 d4 d5 e2 aa 7f 81 55 a6 fe fe ff e3 7c 52 3c d2 cf d5 f9 fb e0 d9 88 85 f8 ff ff e6 79 52 53 e9 e7 d4 d6 d6 db e1 a0 7c f1 ff ff fb 91 4b 50 ce de de e3 dc ef e6 b8 79 e9 ff fc ff 9a 35 45 dd e2 d8 d6 c8 e8 db c1 7a e7 ff ef f8 a4 48 76 dd de da d7 da e0 de d6 6c e4 ff fc ff 9e 32 65 db da da dc de de db d9 6c e3 f6 f5 ff 9b 3d 58 da d6 d9 e2 e1 d9 d9 e0 6c da fe fe ff aa 4c 4c dd d5 d8 e3 e1 d4 d8 e9 78 bc ff f5 fa b4 4e 51 e1 d7 d7 e0 dd d3 da ed 8b 94 ff e9 e6 b4 46 5c e2 da d8 dd dc d8 dd e8 9e 7e ff ff fe b8 46 55 de dd dc dd df df de dd bd 79 df fe fa 96 4d 4b da de df df e2 e5 de d3 df 77 94 bd be 53 4f 4e 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 02(3) 01(2) 01(2) 11(4) 00(2) -- total 21 bits
[  bloc] fffe 2 ffff ffff 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffea 16 fff5 fff1 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffea 16 fff1 0 0 0 0 0 fff5 0 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7a 7b 7c 7c 7b 78 75 73 7c 7d 7e 7e 7c 79 76 74 7f 7f 80 80 7f 7c 79 77 81 82 83 83 81 7e 7b 79 81 82 83 83 82 7f 7c 7a 81 82 83 83 81 7e 7b 79 7f 80 81 81 80 7d 7a 78 7e 7f 80 80 7e 7c 78 76 
* component mcu
[   mcu] 7a 7a 7b 7b 7c 7c 7c 7c 7b 7b 78 78 75 75 73 73 7a 7a 7b 7b 7c 7c 7c 7c 7b 7b 78 78 75 75 73 73 7c 7c 7d 7d 7e 7e 7e 7e 7c 7c 79 79 76 76 74 74 7c 7c 7d 7d 7e 7e 7e 7e 7c 7c 79 79 76 76 74 74 7f 7f 7f 7f 80 80 80 80 7f 7f 7c 7c 79 79 77 77 7f 7f 7f 7f 80 80 80 80 7f 7f 7c 7c 79 79 77 77 81 81 82 82 83 83 83 83 81 81 7e 7e 7b 7b 79 79 81 81 82 82 83 83 83 83 81 81 7e 7e 7b 7b 79 79 81 81 82 82 83 83 83 83 82 82 7f 7f 7c 7c 7a 7a 81 81 82 82 83 83 83 83 82 82 7f 7f 7c 7c 7a 7a 81 81 82 82 83 83 83 83 81 81 7e 7e 7b 7b 79 79 81 81 82 82 83 83 83 83 81 81 7e 7e 7b 7b 79 79 7f 7f 80 80 81 81 81 81 80 80 7d 7d 7a 7a 78 78 7f 7f 80 80 81 81 81 81 80 80 7d 7d 7a 7a 78 78 7e 7e 7f 7f 80 80 80 80 7e 7e 7c 7c 78 78 76 76 7e 7e 7f 7f 80 80 80 80 7e 7e 7c 7c 78 78 76 76 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 03(4) 01(2) 12(6) 02(3) 01(2) 01(2) 01(2) 01(2) 41(6) 01(2) 00(2) -- total 50 bits
[  bloc] fff9 6 1 0 fffe fffe 1 1 ffff 1 0 0 0 0 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffb3 42 b 0 ffe6 ffe2 1d 10 fff0 1d 0 0 0 0 ffc3 3d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffb3 42 ffe2 1d ffc3 3d 0 0 b ffe6 10 0 0 0 0 0 0 fff0 0 0 0 0 0 0 1d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7f 79 83 7d 70 87 8e 68 7c 76 7f 78 6a 80 86 5f 7c 75 7e 76 66 79 7c 54 80 7a 82 79 68 78 7a 50 86 80 89 80 6d 7c 7c 51 86 81 8b 83 70 7e 7d 51 80 7b 86 7f 6d 7b 79 4d 78 75 80 7a 68 76 74 48 
* component mcu
[   mcu] 7f 7f 79 79 83 83 7d 7d 70 70 87 87 8e 8e 68 68 7f 7f 79 79 83 83 7d 7d 70 70 87 87 8e 8e 68 68 7c 7c 76 76 7f 7f 78 78 6a 6a 80 80 86 86 5f 5f 7c 7c 76 76 7f 7f 78 78 6a 6a 80 80 86 86 5f 5f 7c 7c 75 75 7e 7e 76 76 66 66 79 79 7c 7c 54 54 7c 7c 75 75 7e 7e 76 76 66 66 79 79 7c 7c 54 54 80 80 7a 7a 82 82 79 79 68 68 78 78 7a 7a 50 50 80 80 7a 7a 82 82 79 79 68 68 78 78 7a 7a 50 50 86 86 80 80 89 89 80 80 6d 6d 7c 7c 7c 7c 51 51 86 86 80 80 89 89 80 80 6d 6d 7c 7c 7c 7c 51 51 86 86 81 81 8b 8b 83 83 70 70 7e 7e 7d 7d 51 51 86 86 81 81 8b 8b 83 83 70 70 7e 7e 7d 7d 51 51 80 80 7b 7b 86 86 7f 7f 6d 6d 7b 7b 79 79 4d 4d 80 80 7b 7b 86 86 7f 7f 6d 6d 7b 7b 79 79 4d 4d 78 78 75 75 80 80 7a 7a 68 68 76 76 74 74 48 48 78 78 75 75 80 80 7a 7a 68 68 76 76 74 74 48 48 

**************************************************************
*** mcu 138
** component Y
* bloc 0
[ DC/AC] 05(3) / 07(8) 14(9) 01(2) 04(4) 04(4) 03(3) 05(5) 03(3) 02(2) 03(3) 04(4) 13(7) 01(2) 02(2) 01(2) 02(2) 02(2) 02(2) 11(4) 01(2) 01(2) 12(5) 02(2) 11(4) 11(4) 01(2) 61(7) 01(2) 11(4) 00(4) -- total 182 bits
[  bloc] 32 ffbd 0 c ffff fff4 f fffb 13 fffb 2 fffc 8 0 6 ffff 3 1 fffe 3 fffe 0 ffff 1 1 0 2 fffe 0 1 0 1 1 0 0 0 0 0 0 1 1 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1f4 fe2b 0 6c fff9 ffb8 96 ffd3 98 ffd3 16 ffd4 50 0 5a ffe7 30 f ffe4 2a ffe2 0 ffea 17 12 0 48 ffc0 0 25 0 20 23 0 0 0 0 0 0 2a 36 0 ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1f4 fe2b ffb8 96 5a ffe7 ffc0 0 0 fff9 ffd3 0 30 48 25 ffde 6c 98 50 f 0 0 0 0 ffd3 ffd4 ffe4 12 20 36 0 0 16 2a 17 23 2a 0 0 0 ffe2 ffea 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d7 63 65 ea f3 f4 f3 e8 95 79 82 db f3 ff fd f5 51 6a 70 bc f5 ff fb ff 49 49 48 b0 ff fc f7 fe 4f 3b 41 b8 ff f8 ff f5 3b 48 4f a9 fb f4 ff f3 6f 91 6a 93 f6 ec ff f9 e1 f6 8e 94 ff ea f6 ff 
* bloc 1
[ DC/AC] 04(3) / 06(7) 05(5) 05(5) 05(5) 06(7) 04(4) 04(4) 04(4) 03(3) 12(5) 04(4) 12(5) 03(3) 03(3) 01(2) 02(2) 01(2) 02(2) 01(2) 01(2) 02(2) 02(2) 01(2) 02(2) 01(2) 41(6) 61(7) 11(4) b1(10) 00(4) -- total 200 bits
[  bloc] 26 ffdc 1e 17 12 31 b fff7 a 4 0 3 fff3 0 2 5 fffc ffff fffe ffff fffe ffff ffff fffe fffd 1 fffe 1 0 0 0 0 ffff 0 0 0 0 0 0 1 0 ffff 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 
[iquant] 17c ff04 d2 cf 7e 126 6e ffaf 50 24 0 21 ff7e 0 1e 7d ffc0 fff1 ffe4 fff2 ffe2 ffe2 ffea ffd2 ffca 19 ffb8 20 0 0 0 0 ffdd 0 0 0 0 0 0 2a 0 ffd5 0 0 0 0 0 0 0 0 0 0 0 26 0 0 0 0 0 0 0 0 0 0 
[   izz] 17c ff04 126 6e 1e 7d 20 0 d2 7e ffaf 0 ffc0 ffb8 0 0 cf 50 ff7e fff1 19 0 ffd5 0 24 21 ffe4 ffca 0 0 0 26 0 fff2 ffd2 ffdd 2a 0 0 0 ffe2 ffea 0 0 0 0 0 0 ffe2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f4 f0 ff ff ff e8 f7 e3 ff ea c7 b6 c6 ff ff e5 e1 94 5e 52 69 e6 f5 e5 b6 4d 40 41 4e bd e7 ff bb 45 59 4c 4e 9e e9 ff c3 49 58 46 49 98 f8 f7 cc 4e 4f 73 6a af ff fc cc 48 47 af 8d b4 ff fc 
* bloc 2
[ DC/AC] 05(3) / 03(3) 05(5) 04(4) 05(5) 05(5) 03(3) 04(4) 04(4) 02(2) 01(2) 03(3) 03(3) 03(3) 03(3) 03(3) 02(2) 01(2) 03(3) 01(2) 02(2) 02(2) 01(2) 01(2) 12(5) 02(2) 12(5) 11(4) 01(2) 01(2) 11(4) 31(6) 21(5) 01(2) 01(2) 00(4) -- total 198 bits
[  bloc] 3f fffb 10 fff8 ffe9 11 7 a d 2 1 fffc fff9 7 fff9 fffb 2 ffff 4 ffff fffe 2 1 ffff 0 2 fffe 0 2 0 1 ffff 1 0 ffff 0 0 0 ffff 0 0 ffff 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 276 ffdd 70 ffb8 ff5f 66 46 5a 68 12 b ffd4 ffba 54 ff97 ff83 20 fff1 38 fff2 ffe2 3c 16 ffe9 0 32 ffb8 0 4c 0 23 ffe0 23 0 ffd8 0 0 0 ffd8 0 0 ffd5 22 ffdd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 276 ffdd 66 46 ff97 ff83 0 4c 70 ff5f 5a 54 20 ffb8 0 22 ffb8 68 ffba fff1 32 23 ffd5 ffdd 12 ffd4 38 0 ffe0 0 0 0 b fff2 ffe9 23 0 0 0 0 ffe2 16 0 ffd8 0 0 0 0 3c ffd8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d9 ea 9f 7f fd f6 ff ff e2 e7 a4 72 f7 eb e8 f5 d4 e9 cb 7d ff fd fa ff c8 e3 d2 66 ea f9 ed fa cf e7 d0 5f dc ff ff f8 c5 f5 e9 85 b9 e5 f8 ed b7 ef ea ad 8c 81 8b 79 c4 e4 de e6 c3 a2 89 51 
* bloc 3
[ DC/AC] 06(4) / 06(7) 05(5) 03(3) 03(3) 05(5) 04(4) 05(5) 04(4) 02(2) 02(2) 03(3) 04(4) 02(2) 03(3) 03(3) 01(2) 02(2) 02(2) 12(5) 01(2) 01(2) 11(4) 02(2) 02(2) 01(2) 02(2) 01(2) 11(4) 01(2) 11(4) 01(2) 21(5) 21(5) 01(2) 00(4) -- total 201 bits
[  bloc] 17 ffcb 12 fff9 fff9 11 d 10 a 2 2 fffc fff5 2 5 6 1 fffd 3 0 fffd 1 1 0 ffff 2 2 1 fffd 1 0 ffff 1 0 ffff ffff 0 0 ffff 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] e6 fe8d 7e ffc1 ffcf 66 82 90 50 12 16 ffd4 ff92 18 4b 96 10 ffd3 2a 0 ffd3 1e 16 0 ffee 32 48 20 ff8e 25 0 ffe0 23 0 ffd8 ffd3 0 0 ffd8 0 0 ffd5 ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] e6 fe8d 66 82 4b 96 20 ff8e 7e ffcf 90 18 10 48 25 ffde ffc1 50 ff92 ffd3 32 0 ffd5 0 12 ffd4 2a ffee ffe0 0 0 0 16 0 0 23 0 0 0 0 ffd3 16 0 ffd8 0 0 0 0 1e ffd8 0 0 0 0 0 0 ffd3 0 0 0 0 0 0 0 
[  idct] b9 4c 4c c0 6b d5 fc ff d0 51 4d bc 7a e6 f7 f7 b4 3c 43 a1 70 e9 f4 ff c3 54 4f 8d 74 fc fc fd a5 4b 3c 71 7a ff ff f7 71 53 57 91 8a ea fa f7 45 47 52 a2 80 85 88 88 58 48 48 cd cd a9 8c 6f 
* component mcu
[   mcu] d7 63 65 ea f3 f4 f3 e8 f4 f0 ff ff ff e8 f7 e3 95 79 82 db f3 ff fd f5 ff ea c7 b6 c6 ff ff e5 51 6a 70 bc f5 ff fb ff e1 94 5e 52 69 e6 f5 e5 49 49 48 b0 ff fc f7 fe b6 4d 40 41 4e bd e7 ff 4f 3b 41 b8 ff f8 ff f5 bb 45 59 4c 4e 9e e9 ff 3b 48 4f a9 fb f4 ff f3 c3 49 58 46 49 98 f8 f7 6f 91 6a 93 f6 ec ff f9 cc 4e 4f 73 6a af ff fc e1 f6 8e 94 ff ea f6 ff cc 48 47 af 8d b4 ff fc d9 ea 9f 7f fd f6 ff ff b9 4c 4c c0 6b d5 fc ff e2 e7 a4 72 f7 eb e8 f5 d0 51 4d bc 7a e6 f7 f7 d4 e9 cb 7d ff fd fa ff b4 3c 43 a1 70 e9 f4 ff c8 e3 d2 66 ea f9 ed fa c3 54 4f 8d 74 fc fc fd cf e7 d0 5f dc ff ff f8 a5 4b 3c 71 7a ff ff f7 c5 f5 e9 85 b9 e5 f8 ed 71 53 57 91 8a ea fa f7 b7 ef ea ad 8c 81 8b 79 45 47 52 a2 80 85 88 88 c4 e4 de e6 c3 a2 89 51 58 48 48 cd cd a9 8c 6f 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 01(2) 01(2) 00(2) -- total 11 bits
[  bloc] fffd 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffdf b fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffdf b 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7c 7c 7b 7a 7a 79 78 78 7c 7c 7b 7b 7a 79 79 78 7d 7c 7c 7b 7a 7a 79 79 7d 7d 7d 7c 7b 7a 7a 7a 7e 7e 7d 7d 7c 7b 7b 7a 7f 7f 7e 7d 7d 7c 7b 7b 7f 7f 7f 7e 7d 7c 7c 7c 80 7f 7f 7e 7d 7d 7c 7c 
* component mcu
[   mcu] 7c 7c 7c 7c 7b 7b 7a 7a 7a 7a 79 79 78 78 78 78 7c 7c 7c 7c 7b 7b 7a 7a 7a 7a 79 79 78 78 78 78 7c 7c 7c 7c 7b 7b 7b 7b 7a 7a 79 79 79 79 78 78 7c 7c 7c 7c 7b 7b 7b 7b 7a 7a 79 79 79 79 78 78 7d 7d 7c 7c 7c 7c 7b 7b 7a 7a 7a 7a 79 79 79 79 7d 7d 7c 7c 7c 7c 7b 7b 7a 7a 7a 7a 79 79 79 79 7d 7d 7d 7d 7d 7d 7c 7c 7b 7b 7a 7a 7a 7a 7a 7a 7d 7d 7d 7d 7d 7d 7c 7c 7b 7b 7a 7a 7a 7a 7a 7a 7e 7e 7e 7e 7d 7d 7d 7d 7c 7c 7b 7b 7b 7b 7a 7a 7e 7e 7e 7e 7d 7d 7d 7d 7c 7c 7b 7b 7b 7b 7a 7a 7f 7f 7f 7f 7e 7e 7d 7d 7d 7d 7c 7c 7b 7b 7b 7b 7f 7f 7f 7f 7e 7e 7d 7d 7d 7d 7c 7c 7b 7b 7b 7b 7f 7f 7f 7f 7f 7f 7e 7e 7d 7d 7c 7c 7c 7c 7c 7c 7f 7f 7f 7f 7f 7f 7e 7e 7d 7d 7c 7c 7c 7c 7c 7c 80 80 7f 7f 7f 7f 7e 7e 7d 7d 7d 7d 7c 7c 7c 7c 80 80 7f 7f 7f 7f 7e 7e 7d 7d 7d 7d 7c 7c 7c 7c 
** component Cr
* bloc 0
[ DC/AC] 03(3) / 01(2) 01(2) 12(6) 01(2) 02(3) 02(3) 01(2) 01(2) 31(5) 11(4) 00(2) -- total 52 bits
[  bloc] fff3 1 1 0 fffd 1 fffd fffd ffff 1 0 0 0 ffff 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff71 b b 0 ffd9 f ffa9 ffd0 fff0 1d 0 0 0 ffd7 0 3d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff71 b f ffa9 0 3d 0 0 b ffd9 ffd0 ffd7 0 0 0 0 0 fff0 0 0 0 0 0 0 1d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 52 62 8d 92 68 63 80 86 53 60 87 8a 61 5c 78 7d 59 61 81 82 5a 56 71 74 67 68 81 7f 58 56 70 71 77 71 82 7e 5a 5b 74 73 81 74 7f 7a 59 5e 77 74 82 70 76 70 53 5b 75 71 7f 6a 6e 68 4d 57 71 6c 
* component mcu
[   mcu] 52 52 62 62 8d 8d 92 92 68 68 63 63 80 80 86 86 52 52 62 62 8d 8d 92 92 68 68 63 63 80 80 86 86 53 53 60 60 87 87 8a 8a 61 61 5c 5c 78 78 7d 7d 53 53 60 60 87 87 8a 8a 61 61 5c 5c 78 78 7d 7d 59 59 61 61 81 81 82 82 5a 5a 56 56 71 71 74 74 59 59 61 61 81 81 82 82 5a 5a 56 56 71 71 74 74 67 67 68 68 81 81 7f 7f 58 58 56 56 70 70 71 71 67 67 68 68 81 81 7f 7f 58 58 56 56 70 70 71 71 77 77 71 71 82 82 7e 7e 5a 5a 5b 5b 74 74 73 73 77 77 71 71 82 82 7e 7e 5a 5a 5b 5b 74 74 73 73 81 81 74 74 7f 7f 7a 7a 59 59 5e 5e 77 77 74 74 81 81 74 74 7f 7f 7a 7a 59 59 5e 5e 77 77 74 74 82 82 70 70 76 76 70 70 53 53 5b 5b 75 75 71 71 82 82 70 70 76 76 70 70 53 53 5b 5b 75 75 71 71 7f 7f 6a 6a 6e 6e 68 68 4d 4d 57 57 71 71 6c 6c 7f 7f 6a 6a 6e 6e 68 68 4d 4d 57 57 71 71 6c 6c 

**************************************************************
*** mcu 139
** component Y
* bloc 0
[ DC/AC] 06(4) / 03(3) 12(5) 01(2) 07(8) 03(3) 03(3) 02(2) 01(2) 01(2) 01(2) 01(2) 01(2) 04(4) 01(2) 03(3) 02(2) 02(2) 62(12) 01(2) 01(2) 01(2) 02(2) 11(4) 71(8) 12(5) 01(2) 01(2) 00(4) -- total 155 bits
[  bloc] 3c fff9 0 fffd ffff 45 6 fffc 2 1 ffff ffff ffff ffff fff3 ffff 5 fffe fffe 0 0 0 0 0 0 2 1 1 ffff fffe 0 1 0 0 0 0 0 0 0 1 0 fffe ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 258 ffcf 0 ffe5 fff9 19e 3c ffdc 10 9 fff5 fff5 fff6 fff4 ff3d ffe7 50 ffe2 ffe4 0 0 0 0 0 0 32 24 20 ffda ffb6 0 20 0 0 0 0 0 0 0 2a 0 ffaa ffde ffdd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 258 ffcf 19e 3c ff3d ffe7 20 ffda 0 fff9 ffdc fff4 50 24 ffb6 ffde ffe5 10 fff6 ffe2 32 0 ffaa ffdd 9 fff5 ffe4 0 20 0 0 0 fff5 0 0 0 2a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ec f3 73 bf 8e a4 f1 ff ec ff 99 93 76 c7 ff f6 f6 ff bb 67 66 e9 ff f5 ff e8 c8 54 6f f7 fc ff ff e1 d1 50 7a ff f5 ff f4 f4 d8 4d 74 ff fd fd ee ff cb 4b 67 f0 fc f8 f3 ff b5 4d 5e d3 f0 fb 
* bloc 1
[ DC/AC] 04(3) / 04(4) 05(5) 06(7) 06(7) 06(7) 04(4) 04(4) 04(4) 03(3) 04(4) 01(2) 05(5) 03(3) 01(2) 01(2) 02(2) 03(3) 02(2) 11(4) 02(2) 02(2) 11(4) 01(2) 11(4) 01(2) 11(4) 11(4) 01(2) 31(6) 51(7) 00(4) -- total 202 bits
[  bloc] 34 b 18 ffde ffdd 20 c 9 8 6 8 ffff 11 5 ffff ffff fffe 5 fffd 0 ffff 3 2 0 1 ffff 0 ffff ffff 0 ffff 0 ffff ffff 0 0 0 ffff 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 208 4d a8 fece ff0b c0 78 51 40 36 58 fff5 aa 3c fff1 ffe7 ffe0 4b ffd6 0 fff1 5a 2c 0 12 ffe7 0 ffe0 ffda 0 ffdd 0 ffdd ffde 0 0 0 ffd0 0 0 0 0 0 ffdd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 208 4d c0 78 fff1 ffe7 ffe0 ffda a8 ff0b 51 3c ffe0 0 0 0 fece 40 aa 4b ffe7 ffdd 0 ffdd 36 fff5 ffd6 12 0 0 0 0 58 0 0 ffdd 0 0 0 0 fff1 2c ffde 0 0 0 0 0 5a 0 ffd0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ff e5 5d 57 93 fd fe f6 eb bd 3f 36 72 db fa fc f1 df ad b7 d6 fb ff f5 f5 f5 f1 fa f5 ed ff f9 f8 f6 f7 ff ff ee fe f7 f8 ee d1 e5 e4 ce b2 97 f4 d6 72 63 57 59 3e 3b ff f2 73 52 38 4d 42 5f 
* bloc 2
[ DC/AC] 05(3) / 04(4) 05(5) 02(2) 06(7) 07(8) 02(2) 04(4) 05(5) 03(3) 02(2) 02(2) 13(7) 04(4) 01(2) 01(2) 03(3) 03(3) 02(2) 02(2) 21(5) 02(2) 01(2) 01(2) 52(11) 01(2) 52(11) 01(2) 11(4) 01(2) 61(7) 00(4) -- total 206 bits
[  bloc] 18 fff5 10 fffe 23 44 2 b ffed 7 2 fffd 0 fff9 fff7 1 ffff fffb 4 2 fffe 0 0 ffff 2 1 ffff 0 0 0 0 0 2 ffff 0 0 0 0 0 fffe 1 0 1 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] f0 ffb3 70 ffee f5 198 14 63 ff68 3f 16 ffdf 0 ffac ff79 19 fff0 ffb5 38 1c ffe2 0 0 ffe9 24 19 ffdc 0 0 0 0 0 46 ffde 0 0 0 0 0 ffac 36 0 22 23 0 0 0 0 0 0 40 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] f0 ffb3 198 14 ff79 19 0 0 70 f5 63 ffac fff0 ffdc 0 22 ffee ff68 0 ffb5 19 0 0 23 3f ffdf 38 24 0 36 0 0 16 1c ffe9 46 ffac 0 0 0 ffe2 0 ffde 0 0 0 0 0 0 0 0 0 40 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ff ee ca 46 47 85 f8 f9 ef fd cd 46 35 63 cf ff ed e8 a7 5e 51 55 86 d6 e9 ff a5 40 46 b1 b0 74 ff e3 86 3e 40 d9 f4 9d d7 7b 4d 61 52 aa f3 fc 5e 52 4d 49 4e b3 fa f2 42 4e 45 3a 69 c7 f7 ea 
* bloc 3
[ DC/AC] 05(3) / 05(5) 06(7) 05(5) 03(3) 04(4) 01(2) 02(2) 06(7) 05(5) 02(2) 03(3) 04(4) 03(3) 21(5) 02(2) 12(5) 03(3) 01(2) 03(3) 01(2) 02(2) 61(7) 02(2) 02(2) 41(6) 01(2) 71(8) 91(9) 00(4) -- total 197 bits
[  bloc] 30 17 22 ffe6 fffb 9 ffff fffe 22 ffeb 2 fffc d fffa 0 0 1 fffe 0 2 fffa ffff 5 ffff 2 0 0 0 0 0 0 1 fffd 2 0 0 0 0 1 ffff 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 
[iquant] 1e0 a1 ee ff16 ffdd 36 fff6 ffee 110 ff43 16 ffd4 82 ffb8 0 0 10 ffe2 0 1c ffa6 ffe2 6e ffe9 24 0 0 0 0 0 0 20 ff97 44 0 0 0 0 28 ffd6 0 0 0 0 0 0 0 36 0 0 0 0 0 0 0 0 0 ffbb 0 0 0 0 0 0 
[   izz] 1e0 a1 36 fff6 0 0 0 0 ee ffdd ffee ffb8 10 0 0 0 ff16 110 82 ffe2 0 0 0 0 ff43 ffd4 0 24 20 0 0 0 16 1c ffe9 ff97 ffd6 0 0 0 ffa6 6e 44 28 0 0 0 0 ffe2 0 0 36 0 0 0 0 0 0 0 0 ffbb 0 0 0 
[  idct] ff fe da 97 54 3d 58 7b f6 f0 fa ff de b6 c9 fe ff ff f7 e8 f5 ff ff dd dd ee ff ff f9 e4 ea ff 61 ae e9 ed ef ff ff ef be 67 44 84 c0 b3 91 88 ff c8 78 48 47 54 4b 36 f6 fd d8 88 4e 49 52 51 
* component mcu
[   mcu] ec f3 73 bf 8e a4 f1 ff ff e5 5d 57 93 fd fe f6 ec ff 99 93 76 c7 ff f6 eb bd 3f 36 72 db fa fc f6 ff bb 67 66 e9 ff f5 f1 df ad b7 d6 fb ff f5 ff e8 c8 54 6f f7 fc ff f5 f5 f1 fa f5 ed ff f9 ff e1 d1 50 7a ff f5 ff f8 f6 f7 ff ff ee fe f7 f4 f4 d8 4d 74 ff fd fd f8 ee d1 e5 e4 ce b2 97 ee ff cb 4b 67 f0 fc f8 f4 d6 72 63 57 59 3e 3b f3 ff b5 4d 5e d3 f0 fb ff f2 73 52 38 4d 42 5f ff ee ca 46 47 85 f8 f9 ff fe da 97 54 3d 58 7b ef fd cd 46 35 63 cf ff f6 f0 fa ff de b6 c9 fe ed e8 a7 5e 51 55 86 d6 ff ff f7 e8 f5 ff ff dd e9 ff a5 40 46 b1 b0 74 dd ee ff ff f9 e4 ea ff ff e3 86 3e 40 d9 f4 9d 61 ae e9 ed ef ff ff ef d7 7b 4d 61 52 aa f3 fc be 67 44 84 c0 b3 91 88 5e 52 4d 49 4e b3 fa f2 ff c8 78 48 47 54 4b 36 42 4e 45 3a 69 c7 f7 ea f6 fd d8 88 4e 49 52 51 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 41(6) 00(2) -- total 12 bits
[  bloc] fffc 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffd4 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffd4 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 78 79 7c 7d 7d 7c 79 78 78 79 7c 7d 7d 7c 79 78 78 79 7c 7d 7d 7c 79 78 78 79 7c 7d 7d 7c 79 78 78 79 7c 7d 7d 7c 79 78 78 79 7c 7d 7d 7c 79 78 78 79 7c 7d 7d 7c 79 78 78 79 7c 7d 7d 7c 79 78 
* component mcu
[   mcu] 78 78 79 79 7c 7c 7d 7d 7d 7d 7c 7c 79 79 78 78 78 78 79 79 7c 7c 7d 7d 7d 7d 7c 7c 79 79 78 78 78 78 79 79 7c 7c 7d 7d 7d 7d 7c 7c 79 79 78 78 78 78 79 79 7c 7c 7d 7d 7d 7d 7c 7c 79 79 78 78 78 78 79 79 7c 7c 7d 7d 7d 7d 7c 7c 79 79 78 78 78 78 79 79 7c 7c 7d 7d 7d 7d 7c 7c 79 79 78 78 78 78 79 79 7c 7c 7d 7d 7d 7d 7c 7c 79 79 78 78 78 78 79 79 7c 7c 7d 7d 7d 7d 7c 7c 79 79 78 78 78 78 79 79 7c 7c 7d 7d 7d 7d 7c 7c 79 79 78 78 78 78 79 79 7c 7c 7d 7d 7d 7d 7c 7c 79 79 78 78 78 78 79 79 7c 7c 7d 7d 7d 7d 7c 7c 79 79 78 78 78 78 79 79 7c 7c 7d 7d 7d 7d 7c 7c 79 79 78 78 78 78 79 79 7c 7c 7d 7d 7d 7d 7c 7c 79 79 78 78 78 78 79 79 7c 7c 7d 7d 7d 7d 7c 7c 79 79 78 78 78 78 79 79 7c 7c 7d 7d 7d 7d 7c 7c 79 79 78 78 78 78 79 79 7c 7c 7d 7d 7d 7d 7c 7c 79 79 78 78 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 01(2) 03(4) 01(2) 01(2) 02(3) 01(2) 02(3) 01(2) 01(2) 01(2) 31(5) 31(5) 01(2) 00(2) -- total 58 bits
[  bloc] fff4 ffff 4 ffff 1 fffe 1 2 ffff 1 ffff 0 0 0 1 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff7c fff5 2c fff1 d ffe2 1d 20 fff0 1d ffc3 0 0 0 3d 0 0 0 3d 3d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff7c fff5 ffe2 1d 3d 0 0 0 2c d 20 0 0 0 0 0 fff1 fff0 0 0 0 0 0 0 1d 0 3d 0 0 0 0 0 ffc3 3d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 93 75 63 6a 6c 64 6a 7b 7b 69 69 80 8a 80 7e 89 6b 61 6c 89 92 80 73 75 76 67 68 7c 7c 64 53 54 85 6e 65 71 72 62 5c 65 7d 67 63 76 81 7b 7f 8e 64 56 5e 7a 87 7b 75 7c 4f 49 58 77 7b 60 47 43 
* component mcu
[   mcu] 93 93 75 75 63 63 6a 6a 6c 6c 64 64 6a 6a 7b 7b 93 93 75 75 63 63 6a 6a 6c 6c 64 64 6a 6a 7b 7b 7b 7b 69 69 69 69 80 80 8a 8a 80 80 7e 7e 89 89 7b 7b 69 69 69 69 80 80 8a 8a 80 80 7e 7e 89 89 6b 6b 61 61 6c 6c 89 89 92 92 80 80 73 73 75 75 6b 6b 61 61 6c 6c 89 89 92 92 80 80 73 73 75 75 76 76 67 67 68 68 7c 7c 7c 7c 64 64 53 53 54 54 76 76 67 67 68 68 7c 7c 7c 7c 64 64 53 53 54 54 85 85 6e 6e 65 65 71 71 72 72 62 62 5c 5c 65 65 85 85 6e 6e 65 65 71 71 72 72 62 62 5c 5c 65 65 7d 7d 67 67 63 63 76 76 81 81 7b 7b 7f 7f 8e 8e 7d 7d 67 67 63 63 76 76 81 81 7b 7b 7f 7f 8e 8e 64 64 56 56 5e 5e 7a 7a 87 87 7b 7b 75 75 7c 7c 64 64 56 56 5e 5e 7a 7a 87 87 7b 7b 75 75 7c 7c 4f 4f 49 49 58 58 77 77 7b 7b 60 60 47 47 43 43 4f 4f 49 49 58 58 77 77 7b 7b 60 60 47 47 43 43 

**************************************************************
*** mcu 140
** component Y
* bloc 0
[ DC/AC] 01(3) / 06(7) 05(5) 03(3) 05(5) 03(3) 05(5) 01(2) 03(3) 03(3) 03(3) 03(3) 03(3) 01(2) 04(4) 13(7) 03(3) 02(2) 02(2) 01(2) 11(4) 01(2) 02(2) 02(2) 02(2) 01(2) 11(4) 11(4) 11(4) 81(9) 11(4) 81(9) 00(4) -- total 197 bits
[  bloc] 31 ffcd 12 6 11 4 16 1 6 fff9 4 fffa fffc 1 9 0 6 fffb fffd 3 ffff 0 ffff 1 fffe fffe 3 ffff 0 1 0 ffff 0 ffff 0 0 0 0 0 0 0 0 ffff 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 
[iquant] 1ea fe9b 7e 36 77 18 dc 9 30 ffc1 2c ffbe ffd8 c 87 0 60 ffb5 ffd6 2a fff1 0 ffea 17 ffdc ffce 6c ffe0 0 25 0 ffe0 0 ffde 0 0 0 0 0 0 0 0 ffde 0 32 0 0 0 0 0 0 0 0 26 0 0 0 0 0 0 0 0 0 0 
[   izz] 1ea fe9b 18 dc 87 0 ffe0 0 7e 77 9 c 60 6c 25 ffde 36 30 ffd8 ffb5 ffce 0 0 0 ffc1 ffbe ffd6 ffdc ffe0 0 32 26 2c 2a 17 0 0 0 0 0 fff1 ffea ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e3 79 b6 f8 eb f1 e8 e8 ff 86 7a e9 e7 eb ed ef ff 83 3e d9 f4 ef ef ec eb 77 32 b4 f9 f3 ef ef b2 5e 40 7d ea ef ef f8 4d 3c 46 65 ea f1 ed ee 3a 63 53 77 f3 f1 f1 e5 8c c4 6a 8d ed e7 fa ee 
* bloc 1
[ DC/AC] 06(4) / 01(2) 01(2) 00(4) -- total 20 bits
[  bloc] 5b ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 38e fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 38e fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ef f0 f0 f0 f1 f1 f2 f2 f0 f0 f0 f0 f1 f1 f2 f2 f0 f0 f0 f1 f1 f2 f2 f2 f0 f0 f1 f1 f2 f2 f3 f3 f1 f1 f1 f2 f2 f3 f3 f3 f1 f1 f2 f2 f3 f3 f3 f4 f2 f2 f2 f3 f3 f3 f4 f4 f2 f2 f2 f3 f3 f4 f4 f4 
* bloc 2
[ DC/AC] 06(4) / 06(7) 06(7) 03(3) 06(7) 06(7) 04(4) 02(2) 03(3) 04(4) 02(2) 03(3) 04(4) 02(2) 03(3) 02(2) 01(2) 01(2) 01(2) 01(2) 31(6) 02(2) 12(5) 01(2) 01(2) 12(5) 01(2) 01(2) 01(2) 51(7) 01(2) 12(5) 01(2) 21(5) d1(11) 00(4) -- total 221 bits
[  bloc] 28 ffda 26 5 20 2e c 2 fffa fff6 2 fffb fff3 3 fff9 fffe ffff 1 1 1 0 0 0 1 fffe 0 fffe 1 1 0 fffe 1 1 1 0 0 0 0 0 1 1 0 2 1 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 ffff 0 0 0 
[iquant] 190 fef6 10a 2d e0 114 78 12 ffd0 ffa6 16 ffc9 ff7e 24 ff97 ffce fff0 f e e 0 0 0 17 ffdc 0 ffb8 20 26 0 ffba 20 23 22 0 0 0 0 0 2a 36 0 44 23 0 0 ffce 0 0 0 0 0 0 0 0 0 0 0 0 0 ffc7 0 0 0 
[   izz] 190 fef6 114 78 ff97 ffce 20 26 10a e0 12 24 fff0 ffb8 0 44 2d ffd0 ff7e f 0 ffba 0 23 ffa6 ffc9 e ffdc 20 36 0 0 16 e 17 23 2a 0 0 0 0 0 22 0 ffce 0 0 ffc7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f7 f1 c7 6a f5 f9 ef f3 f0 f1 e2 64 ff e7 ed e5 fd ff c9 55 b1 f8 f4 e8 ff e6 86 4b 66 e5 f8 fa cf 6c 5c 4a 61 a4 f5 ff 62 3f 4c 46 3f ac fa fc 34 59 47 47 50 e6 f8 f7 51 56 4f 51 c3 f4 e8 f4 
* bloc 3
[ DC/AC] 06(4) / 03(3) 04(4) 03(3) 03(3) 04(4) 03(3) 04(4) 05(5) 03(3) 02(2) 03(3) 03(3) 03(3) 21(5) 03(3) 03(3) 03(3) 01(2) 11(4) 03(3) 03(3) 41(6) 11(4) 01(2) 01(2) 01(2) 21(5) 01(2) 02(2) 11(4) 41(6) 01(2) 81(9) 11(4) 00(4) -- total 208 bits
[  bloc] 4c 6 f 5 5 9 4 fff6 ffef fffb fffe 6 6 fffc 0 0 ffff 4 4 4 1 0 ffff fffb fffb 0 0 0 0 1 0 ffff 1 1 ffff 0 0 1 1 2 0 ffff 0 0 0 0 ffff ffff 0 0 0 0 0 0 0 0 1 0 ffff 0 0 0 0 0 
[iquant] 2f8 2a 69 2d 23 36 28 ffa6 ff78 ffd3 ffea 42 3c ffd0 0 0 fff0 3c 38 38 f 0 ffea ff8d ffa6 0 0 0 0 25 0 ffe0 23 22 ffd8 0 0 30 28 54 0 ffd5 0 0 0 0 ffce ffca 0 0 0 0 0 0 0 0 4b 0 ffc2 0 0 0 0 0 
[   izz] 2f8 2a 36 28 0 0 0 0 69 23 ffa6 ffd0 fff0 0 25 0 2d ff78 3c 3c 0 0 ffd5 0 ffd3 42 38 ffa6 ffe0 0 0 0 ffea 38 ff8d 23 54 0 0 0 f ffea 22 28 ffce 0 0 0 0 ffd8 30 ffca 0 4b 0 0 0 0 0 0 0 ffc2 0 0 
[  idct] f1 f2 f5 f3 e8 ed f6 ef ee fb f8 eb fc ff e6 eb ee e8 f9 dd da ff ff ff ff d7 f3 ff fe f0 ac 8a ee f9 f9 ef eb 9f 5c 9f f8 e5 f0 b8 59 92 fc f5 f1 ff 99 6b c3 f8 ff f3 fb a4 68 d0 ff ea ff ea 
* component mcu
[   mcu] e3 79 b6 f8 eb f1 e8 e8 ef f0 f0 f0 f1 f1 f2 f2 ff 86 7a e9 e7 eb ed ef f0 f0 f0 f0 f1 f1 f2 f2 ff 83 3e d9 f4 ef ef ec f0 f0 f0 f1 f1 f2 f2 f2 eb 77 32 b4 f9 f3 ef ef f0 f0 f1 f1 f2 f2 f3 f3 b2 5e 40 7d ea ef ef f8 f1 f1 f1 f2 f2 f3 f3 f3 4d 3c 46 65 ea f1 ed ee f1 f1 f2 f2 f3 f3 f3 f4 3a 63 53 77 f3 f1 f1 e5 f2 f2 f2 f3 f3 f3 f4 f4 8c c4 6a 8d ed e7 fa ee f2 f2 f2 f3 f3 f4 f4 f4 f7 f1 c7 6a f5 f9 ef f3 f1 f2 f5 f3 e8 ed f6 ef f0 f1 e2 64 ff e7 ed e5 ee fb f8 eb fc ff e6 eb fd ff c9 55 b1 f8 f4 e8 ee e8 f9 dd da ff ff ff ff e6 86 4b 66 e5 f8 fa ff d7 f3 ff fe f0 ac 8a cf 6c 5c 4a 61 a4 f5 ff ee f9 f9 ef eb 9f 5c 9f 62 3f 4c 46 3f ac fa fc f8 e5 f0 b8 59 92 fc f5 34 59 47 47 50 e6 f8 f7 f1 ff 99 6b c3 f8 ff f3 51 56 4f 51 c3 f4 e8 f4 fb a4 68 d0 ff ea ff ea 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 02(3) 01(2) 21(5) 00(2) -- total 20 bits
[  bloc] fffe fffe 1 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffea ffea b 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffea ffea fff1 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 79 7b 7e 81 82 82 81 81 79 7b 7e 81 82 82 81 80 78 7a 7d 80 82 82 81 80 77 79 7c 7f 81 81 80 7f 77 79 7c 7f 80 80 7f 7e 76 78 7b 7e 7f 7f 7e 7e 75 77 7a 7d 7f 7f 7e 7d 75 77 7a 7d 7f 7f 7e 7d 
* component mcu
[   mcu] 79 79 7b 7b 7e 7e 81 81 82 82 82 82 81 81 81 81 79 79 7b 7b 7e 7e 81 81 82 82 82 82 81 81 81 81 79 79 7b 7b 7e 7e 81 81 82 82 82 82 81 81 80 80 79 79 7b 7b 7e 7e 81 81 82 82 82 82 81 81 80 80 78 78 7a 7a 7d 7d 80 80 82 82 82 82 81 81 80 80 78 78 7a 7a 7d 7d 80 80 82 82 82 82 81 81 80 80 77 77 79 79 7c 7c 7f 7f 81 81 81 81 80 80 7f 7f 77 77 79 79 7c 7c 7f 7f 81 81 81 81 80 80 7f 7f 77 77 79 79 7c 7c 7f 7f 80 80 80 80 7f 7f 7e 7e 77 77 79 79 7c 7c 7f 7f 80 80 80 80 7f 7f 7e 7e 76 76 78 78 7b 7b 7e 7e 7f 7f 7f 7f 7e 7e 7e 7e 76 76 78 78 7b 7b 7e 7e 7f 7f 7f 7f 7e 7e 7e 7e 75 75 77 77 7a 7a 7d 7d 7f 7f 7f 7f 7e 7e 7d 7d 75 75 77 77 7a 7a 7d 7d 7f 7f 7f 7f 7e 7e 7d 7d 75 75 77 77 7a 7a 7d 7d 7f 7f 7f 7f 7e 7e 7d 7d 75 75 77 77 7a 7a 7d 7d 7f 7f 7f 7f 7e 7e 7d 7d 
** component Cr
* bloc 0
[ DC/AC] 03(3) / 03(4) 02(3) 01(2) 12(6) 01(2) 21(5) 11(4) 00(2) -- total 45 bits
[  bloc] fff9 fffa 3 ffff 0 fffd ffff 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffb3 ffbe 21 fff1 0 ffd3 ffe3 0 0 1d 0 29 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffb3 ffbe ffd3 ffe3 0 0 0 0 21 0 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 1d 29 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 6f 79 84 88 83 7e 7c 7e 60 6c 7a 81 80 7f 81 84 55 61 72 7c 7e 80 84 88 5a 67 76 7e 7f 7f 82 85 69 74 7f 84 80 7c 7b 7d 6c 76 80 83 7e 78 76 78 5c 67 74 7a 78 75 75 78 4b 57 67 70 72 73 77 7b 
* component mcu
[   mcu] 6f 6f 79 79 84 84 88 88 83 83 7e 7e 7c 7c 7e 7e 6f 6f 79 79 84 84 88 88 83 83 7e 7e 7c 7c 7e 7e 60 60 6c 6c 7a 7a 81 81 80 80 7f 7f 81 81 84 84 60 60 6c 6c 7a 7a 81 81 80 80 7f 7f 81 81 84 84 55 55 61 61 72 72 7c 7c 7e 7e 80 80 84 84 88 88 55 55 61 61 72 72 7c 7c 7e 7e 80 80 84 84 88 88 5a 5a 67 67 76 76 7e 7e 7f 7f 7f 7f 82 82 85 85 5a 5a 67 67 76 76 7e 7e 7f 7f 7f 7f 82 82 85 85 69 69 74 74 7f 7f 84 84 80 80 7c 7c 7b 7b 7d 7d 69 69 74 74 7f 7f 84 84 80 80 7c 7c 7b 7b 7d 7d 6c 6c 76 76 80 80 83 83 7e 7e 78 78 76 76 78 78 6c 6c 76 76 80 80 83 83 7e 7e 78 78 76 76 78 78 5c 5c 67 67 74 74 7a 7a 78 78 75 75 75 75 78 78 5c 5c 67 67 74 74 7a 7a 78 78 75 75 75 75 78 78 4b 4b 57 57 67 67 70 70 72 72 73 73 77 77 7b 7b 4b 4b 57 57 67 67 70 70 72 72 73 73 77 77 7b 7b 

**************************************************************
*** mcu 141
** component Y
* bloc 0
[ DC/AC] 05(3) / 01(2) 01(2) 61(7) 00(4) -- total 26 bits
[  bloc] 5d ffff ffff 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 3a2 fff9 fff9 0 0 0 0 0 0 fff7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 3a2 fff9 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 fff7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f1 f1 f1 f1 f2 f2 f3 f3 f2 f3 f3 f3 f4 f4 f5 f5 f4 f4 f4 f5 f5 f6 f6 f6 f4 f4 f4 f5 f5 f6 f6 f6 f2 f3 f3 f3 f4 f4 f5 f5 f2 f2 f3 f3 f4 f4 f4 f5 f4 f4 f4 f5 f5 f6 f6 f6 f6 f6 f6 f7 f7 f7 f8 f8 
* bloc 1
[ DC/AC] 01(3) / 31(6) 00(4) -- total 15 bits
[  bloc] 5e 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 3ac 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 3ac 0 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f4 f4 f5 f5 f6 f6 f7 f7 f4 f4 f5 f5 f6 f6 f7 f7 f5 f5 f5 f5 f6 f6 f6 f6 f5 f5 f5 f5 f6 f6 f6 f6 f6 f6 f6 f6 f5 f5 f5 f5 f6 f6 f6 f6 f5 f5 f5 f5 f7 f7 f6 f6 f5 f5 f4 f4 f7 f7 f6 f6 f5 f5 f4 f4 
* bloc 2
[ DC/AC] 05(3) / 02(2) 04(4) 05(5) 42(10) 05(5) 02(2) 01(2) 01(2) 52(11) 02(2) 04(4) 01(2) 12(5) a1(9) 01(2) 11(4) a1(9) 00(4) -- total 129 bits
[  bloc] 4c 2 fff7 13 0 0 0 0 2 15 fffd ffff 1 0 0 0 0 0 fffe fffe fff5 ffff 0 fffe 0 0 0 0 0 0 0 0 0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2f8 e ffc1 ab 0 0 0 0 10 bd ffdf fff5 a 0 0 0 0 0 ffe4 ffe4 ff5b ffe2 0 ffd2 0 0 0 0 0 0 0 0 0 0 28 2d 0 30 0 0 0 0 0 0 0 0 0 0 3b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2f8 e 0 0 0 0 0 0 ffc1 0 0 0 0 0 0 0 ab 10 a 0 0 0 0 0 bd fff5 ffe4 0 0 0 0 0 ffdf ffe4 ffd2 0 0 0 0 0 ff5b 0 0 0 0 0 0 0 ffe2 28 30 0 0 0 0 0 2d 0 3b 0 0 0 0 0 
[  idct] f6 f8 fa fb fa f7 f3 f0 f4 f9 ff ff ff ff f8 f4 e1 ca a8 8e 87 94 ac be 6c 7b 91 a2 a6 9b 89 7d e6 ea f1 f8 fc fe fe fd ff ff ff fc f7 f2 ee ec ef ec e9 e7 e7 ea ee f0 fb f9 f6 f2 f0 ee ed ed 
* bloc 3
[ DC/AC] 02(3) / 04(4) 04(4) 03(3) 03(3) 04(4) 02(2) 04(4) 05(5) 02(2) 03(3) 02(2) 02(2) 03(3) 33(12) 03(3) 03(3) 32(9) 03(3) 01(2) 01(2) 21(5) 01(2) 02(2) 11(4) 01(2) 32(9) 02(2) 11(4) 21(5) 11(4) 11(4) 01(2) 01(2) 01(2) 01(2) 31(6) 00(4) -- total 217 bits
[  bloc] 4e fff7 f 7 fffb b fffd fff5 10 fffe fffb fffe 3 5 0 0 0 fff9 7 fffb 0 0 0 fffd 5 1 ffff 0 0 1 1 fffe 0 ffff 1 0 0 0 fffe 2 0 ffff 0 0 1 0 ffff 0 1 1 ffff 1 ffff 0 0 0 ffff 0 0 0 0 0 0 0 
[iquant] 30c ffc1 69 3f ffdd 42 ffe2 ff9d 80 ffee ffc9 ffea 1e 3c 0 0 0 ff97 62 ffba 0 0 0 ffbb 5a 19 ffdc 0 0 25 23 ffc0 0 ffde 28 0 0 0 ffb0 54 0 ffd5 0 0 32 0 ffce 0 3b 3d ffc0 40 ffc0 0 0 0 ffb5 0 0 0 0 0 0 0 
[   izz] 30c ffc1 42 ffe2 0 0 0 0 69 ffdd ff9d 3c 0 ffdc 25 0 3f 80 1e ff97 19 23 ffd5 0 ffee ffea 62 5a ffc0 0 32 0 ffc9 ffba ffbb 0 54 0 ffc0 0 0 0 ffde ffb0 ffce 40 0 0 0 28 0 0 ffc0 ffb5 0 0 0 0 3b 3d 0 0 0 0 
[  idct] ea f8 f9 f3 ee f4 fd f7 ff e5 f6 fe ff ff e5 ff d4 ff ff d4 fa ff e0 f0 6e 8c d1 ff ff df f4 f4 e8 98 58 80 ee ff f8 ff e7 ff eb 6c 97 ff e6 f0 ff dc ff dc 69 a3 ff fe d3 ff d5 ff cf 50 ca ff 
* component mcu
[   mcu] f1 f1 f1 f1 f2 f2 f3 f3 f4 f4 f5 f5 f6 f6 f7 f7 f2 f3 f3 f3 f4 f4 f5 f5 f4 f4 f5 f5 f6 f6 f7 f7 f4 f4 f4 f5 f5 f6 f6 f6 f5 f5 f5 f5 f6 f6 f6 f6 f4 f4 f4 f5 f5 f6 f6 f6 f5 f5 f5 f5 f6 f6 f6 f6 f2 f3 f3 f3 f4 f4 f5 f5 f6 f6 f6 f6 f5 f5 f5 f5 f2 f2 f3 f3 f4 f4 f4 f5 f6 f6 f6 f6 f5 f5 f5 f5 f4 f4 f4 f5 f5 f6 f6 f6 f7 f7 f6 f6 f5 f5 f4 f4 f6 f6 f6 f7 f7 f7 f8 f8 f7 f7 f6 f6 f5 f5 f4 f4 f6 f8 fa fb fa f7 f3 f0 ea f8 f9 f3 ee f4 fd f7 f4 f9 ff ff ff ff f8 f4 ff e5 f6 fe ff ff e5 ff e1 ca a8 8e 87 94 ac be d4 ff ff d4 fa ff e0 f0 6c 7b 91 a2 a6 9b 89 7d 6e 8c d1 ff ff df f4 f4 e6 ea f1 f8 fc fe fe fd e8 98 58 80 ee ff f8 ff ff ff ff fc f7 f2 ee ec e7 ff eb 6c 97 ff e6 f0 ef ec e9 e7 e7 ea ee f0 ff dc ff dc 69 a3 ff fe fb f9 f6 f2 f0 ee ed ed d3 ff d5 ff cf 50 ca ff 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 01(2) 02(3) 01(2) 01(2) 01(2) 00(2) -- total 21 bits
[  bloc] fffe ffff 2 ffff 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffea fff5 16 fff1 d f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffea fff5 f 0 0 0 0 0 16 d 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 82 81 7e 7c 7c 7d 7f 80 83 81 7f 7d 7d 7e 80 81 83 81 7f 7e 7e 7f 82 83 82 80 7f 7e 7e 80 83 84 7f 7e 7c 7c 7d 7f 82 84 7b 7a 79 79 7a 7d 80 82 77 76 75 76 77 7b 7e 80 74 74 73 74 76 79 7c 7e 
* component mcu
[   mcu] 82 82 81 81 7e 7e 7c 7c 7c 7c 7d 7d 7f 7f 80 80 82 82 81 81 7e 7e 7c 7c 7c 7c 7d 7d 7f 7f 80 80 83 83 81 81 7f 7f 7d 7d 7d 7d 7e 7e 80 80 81 81 83 83 81 81 7f 7f 7d 7d 7d 7d 7e 7e 80 80 81 81 83 83 81 81 7f 7f 7e 7e 7e 7e 7f 7f 82 82 83 83 83 83 81 81 7f 7f 7e 7e 7e 7e 7f 7f 82 82 83 83 82 82 80 80 7f 7f 7e 7e 7e 7e 80 80 83 83 84 84 82 82 80 80 7f 7f 7e 7e 7e 7e 80 80 83 83 84 84 7f 7f 7e 7e 7c 7c 7c 7c 7d 7d 7f 7f 82 82 84 84 7f 7f 7e 7e 7c 7c 7c 7c 7d 7d 7f 7f 82 82 84 84 7b 7b 7a 7a 79 79 79 79 7a 7a 7d 7d 80 80 82 82 7b 7b 7a 7a 79 79 79 79 7a 7a 7d 7d 80 80 82 82 77 77 76 76 75 75 76 76 77 77 7b 7b 7e 7e 80 80 77 77 76 76 75 75 76 76 77 77 7b 7b 7e 7e 80 80 74 74 74 74 73 73 74 74 76 76 79 79 7c 7c 7e 7e 74 74 74 74 73 73 74 74 76 76 79 79 7c 7c 7e 7e 
** component Cr
* bloc 0
[ DC/AC] 03(3) / 12(6) 61(7) 00(2) -- total 24 bits
[  bloc] fffe 0 2 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffea 0 16 0 0 0 0 0 0 ffe3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffea 0 0 0 0 0 0 0 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ffe3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7d 7d 7d 7d 7d 7d 7d 7d 81 81 81 81 81 81 81 81 84 84 84 84 84 84 84 84 81 81 81 81 81 81 81 81 7a 7a 7a 7a 7a 7a 7a 7a 76 76 76 76 76 76 76 76 79 79 79 79 79 79 79 79 7e 7e 7e 7e 7e 7e 7e 7e 
* component mcu
[   mcu] 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 76 76 76 76 76 76 76 76 76 76 76 76 76 76 76 76 76 76 76 76 76 76 76 76 76 76 76 76 76 76 76 76 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 

**************************************************************
*** mcu 142
** component Y
* bloc 0
[ DC/AC] 05(3) / 01(2) 00(4) -- total 15 bits
[  bloc] 5f ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 3b6 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 3b6 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f6 f6 f6 f7 f7 f7 f8 f8 f6 f6 f6 f7 f7 f7 f8 f8 f6 f6 f6 f7 f7 f7 f8 f8 f6 f6 f6 f7 f7 f7 f8 f8 f6 f6 f6 f7 f7 f7 f8 f8 f6 f6 f6 f7 f7 f7 f8 f8 f6 f6 f6 f7 f7 f7 f8 f8 f6 f6 f6 f7 f7 f7 f8 f8 
* bloc 1
[ DC/AC] 01(3) / 12(5) 01(2) 01(2) 01(2) 01(2) 01(2) 01(2) 01(2) 01(2) 01(2) 01(2) 01(2) 41(6) 11(4) 01(2) 00(4) -- total 63 bits
[  bloc] 60 0 2 ffff ffff 1 ffff ffff 1 1 ffff ffff 1 1 0 0 0 0 ffff 0 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 3c0 0 e fff7 fff9 6 fff6 fff7 8 9 fff5 fff5 a c 0 0 0 0 fff2 0 f ffe2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 3c0 0 6 fff6 0 0 0 0 e fff9 fff7 c 0 0 0 0 fff7 8 a 0 0 0 0 0 9 fff5 fff2 0 0 0 0 0 fff5 0 0 0 0 0 0 0 f 0 0 0 0 0 0 0 ffe2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f6 f6 f7 f9 fb fb fa f8 fe fd fc fc fc fd fd fd f8 f7 f5 f4 f3 f4 f5 f7 fb fc fd fc fb fb fc fe f1 f5 fa fc fa f9 f9 fb ee f3 f8 f8 f5 f4 f5 f8 ff ff ff fe f9 f8 fe ff f8 f7 f3 ea e2 e3 eb f4 
* bloc 2
[ DC/AC] 04(3) / 05(5) 03(3) 03(3) 04(4) 05(5) 02(2) 02(2) 03(3) 02(2) 12(5) 03(3) 02(2) 02(2) 02(2) 03(3) 02(2) 02(2) 31(6) 12(5) 01(2) 02(2) 02(2) 01(2) 02(2) 11(4) 81(9) 11(4) 11(4) 00(4) -- total 165 bits
[  bloc] 52 16 7 5 fff7 ffef 3 3 fff9 2 0 fffe 5 2 3 fffd fffb fffe 2 0 0 0 1 0 fffe 1 3 2 ffff fffe 0 1 0 0 0 0 0 0 0 0 ffff 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 334 9a 31 2d ffc1 ff9a 1e 1b ffc8 12 0 ffea 32 18 2d ffb5 ffb0 ffe2 1c 0 0 0 16 0 ffdc 19 6c 40 ffda ffb6 0 20 0 0 0 0 0 0 0 0 ffca 0 22 0 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 334 9a ff9a 1e 2d ffb5 40 ffda 31 ffc1 1b 18 ffb0 6c ffb6 22 2d ffc8 32 ffe2 19 0 0 0 12 ffea 1c ffdc 20 ffca 32 0 0 0 0 0 0 0 0 0 0 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] fd f3 fd f4 f1 f6 fc ff f2 ee ef fb f0 f7 ff cd f6 f7 ec ff ef f0 e7 89 f7 fb f3 fb f5 ee b2 83 ee f4 f8 ed ff f5 7f be f3 f6 fd ea ff f2 5d e8 fd fc f8 f4 ff e9 5e e7 f7 f5 e8 fd ff e9 79 e0 
* bloc 3
[ DC/AC] 02(3) / 01(2) 05(5) 05(5) 02(2) 02(2) 01(2) 12(5) 04(4) 03(3) 03(3) 03(3) 02(2) 32(9) 03(3) 03(3) 01(2) 13(7) 02(2) 02(2) 61(7) 01(2) 02(2) 01(2) 21(5) 00(4) -- total 148 bits
[  bloc] 4f 1 ffe1 ffee fffd fffd 1 0 3 fff4 fffb 7 4 2 0 0 0 2 5 7 ffff 0 4 3 2 0 0 0 0 0 0 1 1 2 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 316 7 ff27 ff5e ffeb ffee a 0 18 ff94 ffc9 4d 28 18 0 0 0 1e 46 62 fff1 0 58 45 24 0 0 0 0 0 0 20 23 44 28 0 0 30 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 316 7 ffee a 0 0 0 0 ff27 ffeb 0 18 0 0 0 0 ff5e 18 28 1e 0 0 0 0 ff94 4d 46 24 20 0 0 0 ffc9 62 45 23 0 0 0 0 fff1 58 44 0 0 0 0 0 0 28 30 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ff bd 74 5e 6a 73 73 71 6a 8a b8 e0 f7 f6 e2 cf b3 db fd ff fe ff ff fc ff ff ff f9 f0 ef ed e7 f7 f0 f2 ff ff f9 ed e9 ff fc f6 fb f5 ea ed fc fa fd ff ff f8 f0 f0 f4 f9 ff ff f5 f5 fc f9 ed 
* component mcu
[   mcu] f6 f6 f6 f7 f7 f7 f8 f8 f6 f6 f7 f9 fb fb fa f8 f6 f6 f6 f7 f7 f7 f8 f8 fe fd fc fc fc fd fd fd f6 f6 f6 f7 f7 f7 f8 f8 f8 f7 f5 f4 f3 f4 f5 f7 f6 f6 f6 f7 f7 f7 f8 f8 fb fc fd fc fb fb fc fe f6 f6 f6 f7 f7 f7 f8 f8 f1 f5 fa fc fa f9 f9 fb f6 f6 f6 f7 f7 f7 f8 f8 ee f3 f8 f8 f5 f4 f5 f8 f6 f6 f6 f7 f7 f7 f8 f8 ff ff ff fe f9 f8 fe ff f6 f6 f6 f7 f7 f7 f8 f8 f8 f7 f3 ea e2 e3 eb f4 fd f3 fd f4 f1 f6 fc ff ff bd 74 5e 6a 73 73 71 f2 ee ef fb f0 f7 ff cd 6a 8a b8 e0 f7 f6 e2 cf f6 f7 ec ff ef f0 e7 89 b3 db fd ff fe ff ff fc f7 fb f3 fb f5 ee b2 83 ff ff ff f9 f0 ef ed e7 ee f4 f8 ed ff f5 7f be f7 f0 f2 ff ff f9 ed e9 f3 f6 fd ea ff f2 5d e8 ff fc f6 fb f5 ea ed fc fd fc f8 f4 ff e9 5e e7 fa fd ff ff f8 f0 f0 f4 f7 f5 e8 fd ff e9 79 e0 f9 ff ff f5 f5 fc f9 ed 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 01(2) 01(2) 11(4) 00(2) -- total 16 bits
[  bloc] ffff 1 1 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fff5 b b 0 fff3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fff5 b 0 0 0 0 0 0 b fff3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7f 7f 80 80 81 81 82 82 7f 80 80 80 80 81 81 81 80 80 80 80 80 80 80 80 80 80 80 7f 7f 7e 7e 7e 81 80 80 7f 7e 7d 7c 7c 81 81 80 7e 7d 7b 7a 7a 82 81 80 7e 7c 7a 79 78 82 81 80 7e 7c 7a 78 78 
* component mcu
[   mcu] 7f 7f 7f 7f 80 80 80 80 81 81 81 81 82 82 82 82 7f 7f 7f 7f 80 80 80 80 81 81 81 81 82 82 82 82 7f 7f 80 80 80 80 80 80 80 80 81 81 81 81 81 81 7f 7f 80 80 80 80 80 80 80 80 81 81 81 81 81 81 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 7f 7f 7f 7f 7e 7e 7e 7e 7e 7e 80 80 80 80 80 80 7f 7f 7f 7f 7e 7e 7e 7e 7e 7e 81 81 80 80 80 80 7f 7f 7e 7e 7d 7d 7c 7c 7c 7c 81 81 80 80 80 80 7f 7f 7e 7e 7d 7d 7c 7c 7c 7c 81 81 81 81 80 80 7e 7e 7d 7d 7b 7b 7a 7a 7a 7a 81 81 81 81 80 80 7e 7e 7d 7d 7b 7b 7a 7a 7a 7a 82 82 81 81 80 80 7e 7e 7c 7c 7a 7a 79 79 78 78 82 82 81 81 80 80 7e 7e 7c 7c 7a 7a 79 79 78 78 82 82 81 81 80 80 7e 7e 7c 7c 7a 7a 78 78 78 78 82 82 81 81 80 80 7e 7e 7c 7c 7a 7a 78 78 78 78 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 11(4) 01(2) 11(4) 11(4) 01(2) 00(2) -- total 25 bits
[  bloc] fffe 0 1 1 0 1 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffea 0 b f 0 f 0 fff0 fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffea 0 f 0 0 0 0 0 b 0 fff0 0 0 0 0 0 f fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7d 7e 80 82 84 84 84 84 7e 7e 7f 80 81 81 81 81 7f 7f 7e 7d 7d 7c 7c 7c 81 7f 7d 7a 79 78 79 79 81 7f 7b 78 77 77 79 7a 81 7e 7a 77 76 78 7c 7e 81 7e 79 77 77 7b 80 84 80 7d 79 77 78 7d 83 87 
* component mcu
[   mcu] 7d 7d 7e 7e 80 80 82 82 84 84 84 84 84 84 84 84 7d 7d 7e 7e 80 80 82 82 84 84 84 84 84 84 84 84 7e 7e 7e 7e 7f 7f 80 80 81 81 81 81 81 81 81 81 7e 7e 7e 7e 7f 7f 80 80 81 81 81 81 81 81 81 81 7f 7f 7f 7f 7e 7e 7d 7d 7d 7d 7c 7c 7c 7c 7c 7c 7f 7f 7f 7f 7e 7e 7d 7d 7d 7d 7c 7c 7c 7c 7c 7c 81 81 7f 7f 7d 7d 7a 7a 79 79 78 78 79 79 79 79 81 81 7f 7f 7d 7d 7a 7a 79 79 78 78 79 79 79 79 81 81 7f 7f 7b 7b 78 78 77 77 77 77 79 79 7a 7a 81 81 7f 7f 7b 7b 78 78 77 77 77 77 79 79 7a 7a 81 81 7e 7e 7a 7a 77 77 76 76 78 78 7c 7c 7e 7e 81 81 7e 7e 7a 7a 77 77 76 76 78 78 7c 7c 7e 7e 81 81 7e 7e 79 79 77 77 77 77 7b 7b 80 80 84 84 81 81 7e 7e 79 79 77 77 77 77 7b 7b 80 80 84 84 80 80 7d 7d 79 79 77 77 78 78 7d 7d 83 83 87 87 80 80 7d 7d 79 79 77 77 78 78 7d 7d 83 83 87 87 

**************************************************************
*** mcu 143
** component Y
* bloc 0
[ DC/AC] 05(3) / 71(8) 00(4) -- total 21 bits
[  bloc] 62 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 3d4 0 0 0 0 0 0 0 fff8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 3d4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 fff8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f9 f9 f9 fa fb fc fc fc fa fa fa fa fb fb fb fb fb fb fb fb fa fa fa fa fc fc fc fb fa f9 f9 f9 fc fc fc fb fa f9 f9 f9 fb fb fb fb fa fa fa fa fa fa fa fa fb fb fb fb f9 f9 f9 fa fb fc fc fc 
* bloc 1
[ DC/AC] 01(3) / 12(5) 01(2) 91(9) 00(4) -- total 28 bits
[  bloc] 63 0 fffe ffff 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 3de 0 fff2 fff7 0 0 0 0 0 0 0 0 0 c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 3de 0 0 0 0 0 0 0 fff2 0 0 c 0 0 0 0 fff7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] fa f7 f5 f6 fa fb f8 f5 fb f9 f7 f8 fa fc fa f7 fc fb f9 fa fc fd fb fa fd fd fc fc fd fd fd fc fd fe fe fe fd fd fe fe fc fe ff ff fd fc fd ff fb fe ff ff fc fb fd ff fa fd ff fe fb fa fc ff 
* bloc 2
[ DC/AC] 05(3) / 14(9) 04(4) 04(4) 21(5) 05(5) 04(4) 02(2) 01(2) 02(2) 54(16) 04(4) 01(2) 01(2) 02(2) 03(3) 01(2) 61(7) 01(2) 02(2) 32(9) 02(2) a1(9) 01(2) 61(7) 00(4) -- total 174 bits
[  bloc] 49 0 fff4 9 fff4 0 0 1 ffed a 2 ffff fffd 0 0 0 0 0 fff8 9 1 1 3 fffc 1 0 0 0 0 0 0 ffff ffff 2 0 0 0 2 fffe 0 0 0 0 0 0 0 0 0 0 1 ffff 0 0 0 0 0 0 ffff 0 0 0 0 0 0 
[iquant] 2da 0 ffac 51 ffac 0 0 9 ff68 5a 16 fff5 ffe2 0 0 0 0 0 ff90 7e f 1e 42 ffa4 12 0 0 0 0 0 0 ffe0 ffdd 44 0 0 0 60 ffb0 0 0 0 0 0 0 0 0 0 0 3d ffc0 0 0 0 0 0 0 ffbb 0 0 0 0 0 0 
[   izz] 2da 0 0 0 0 0 0 0 ffac ffac 9 0 0 0 0 0 51 ff68 ffe2 0 0 0 0 0 5a fff5 ff90 12 ffe0 0 0 0 16 7e ffa4 ffdd 0 0 0 0 f 42 44 ffb0 0 0 0 0 1e 0 60 0 ffc0 0 0 0 0 0 0 3d ffbb 0 0 0 
[  idct] a7 db fe fa f9 ff ff ed 92 70 85 d3 ff f3 eb ff f1 de a2 65 76 c5 f9 fa ff f7 fb f2 aa 60 75 c2 e5 f1 f4 f4 ff f7 af 5c f2 f7 ef df e2 f4 fb f2 e7 e6 ea ef ec e6 eb f5 ed eb ee f3 f1 e9 e8 ee 
* bloc 3
[ DC/AC] 04(3) / 05(5) 05(5) 02(2) 04(4) 12(5) 03(3) 03(3) 03(3) 02(2) 04(4) 04(4) 03(3) 11(4) 13(7) 03(3) 03(3) 11(4) 11(4) 02(2) 61(7) 01(2) 01(2) 31(6) 01(2) 02(2) 51(7) 01(2) 01(2) b1(10) 21(5) 00(4) -- total 194 bits
[  bloc] 56 fff0 12 fffd c 0 2 fffb 5 fffc 3 fff8 a fffb 0 ffff 0 5 fff9 4 0 ffff 0 1 fffe 0 0 0 0 0 0 1 ffff 1 0 0 0 ffff 1 fffe 0 0 0 0 0 ffff 1 ffff 0 0 0 0 0 0 0 0 0 0 0 1 0 0 ffff 0 
[iquant] 35c ff90 7e ffe5 54 0 14 ffd3 28 ffdc 21 ffa8 64 ffc4 0 ffe7 0 4b ff9e 38 0 ffe2 0 17 ffdc 0 0 0 0 0 0 20 ffdd 22 0 0 0 ffd0 28 ffac 0 0 0 0 0 ffbc 32 ffca 0 0 0 0 0 0 0 0 0 0 0 4a 0 0 ffc0 0 
[   izz] 35c ff90 0 14 0 ffe7 0 0 7e 54 ffd3 ffc4 0 0 0 0 ffe5 28 64 4b 0 0 0 0 ffdc ffa8 ff9e ffdc 20 0 0 0 21 38 17 ffdd ffac ffbc 0 0 0 0 22 28 32 0 0 0 ffe2 0 ffd0 ffca 0 0 4a 0 0 0 0 0 0 0 ffc0 0 
[  idct] e9 ff ff f2 ff fb e3 ff ff fa eb ff fe fe ff f8 f8 e4 fe ff f7 ed f1 fc ef ff ff e5 fc ff ef ff 77 fd f6 ff ff f3 ff f9 7b 5a d9 fd fd ff d3 ff fb ad 55 bb f8 e9 ff fd ff ff c5 76 b0 ff ee ec 
* component mcu
[   mcu] f9 f9 f9 fa fb fc fc fc fa f7 f5 f6 fa fb f8 f5 fa fa fa fa fb fb fb fb fb f9 f7 f8 fa fc fa f7 fb fb fb fb fa fa fa fa fc fb f9 fa fc fd fb fa fc fc fc fb fa f9 f9 f9 fd fd fc fc fd fd fd fc fc fc fc fb fa f9 f9 f9 fd fe fe fe fd fd fe fe fb fb fb fb fa fa fa fa fc fe ff ff fd fc fd ff fa fa fa fa fb fb fb fb fb fe ff ff fc fb fd ff f9 f9 f9 fa fb fc fc fc fa fd ff fe fb fa fc ff a7 db fe fa f9 ff ff ed e9 ff ff f2 ff fb e3 ff 92 70 85 d3 ff f3 eb ff ff fa eb ff fe fe ff f8 f1 de a2 65 76 c5 f9 fa f8 e4 fe ff f7 ed f1 fc ff f7 fb f2 aa 60 75 c2 ef ff ff e5 fc ff ef ff e5 f1 f4 f4 ff f7 af 5c 77 fd f6 ff ff f3 ff f9 f2 f7 ef df e2 f4 fb f2 7b 5a d9 fd fd ff d3 ff e7 e6 ea ef ec e6 eb f5 fb ad 55 bb f8 e9 ff fd ed eb ee f3 f1 e9 e8 ee ff ff c5 76 b0 ff ee ec 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 01(2) 02(3) 01(2) 01(2) 00(2) -- total 19 bits
[  bloc] fffe ffff 2 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffea fff5 16 fff1 d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffea fff5 0 0 0 0 0 0 16 d 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 7f 7f 7e 7e 7e 7d 80 80 80 80 7f 7f 7f 7f 80 80 80 80 80 81 81 81 7f 7f 80 80 81 81 82 82 7c 7d 7d 7e 7f 80 81 81 78 79 7a 7b 7d 7e 7f 80 74 75 76 78 7a 7c 7d 7e 72 73 74 76 78 7a 7b 7c 
* component mcu
[   mcu] 80 80 80 80 7f 7f 7f 7f 7e 7e 7e 7e 7e 7e 7d 7d 80 80 80 80 7f 7f 7f 7f 7e 7e 7e 7e 7e 7e 7d 7d 80 80 80 80 80 80 80 80 7f 7f 7f 7f 7f 7f 7f 7f 80 80 80 80 80 80 80 80 7f 7f 7f 7f 7f 7f 7f 7f 80 80 80 80 80 80 80 80 80 80 81 81 81 81 81 81 80 80 80 80 80 80 80 80 80 80 81 81 81 81 81 81 7f 7f 7f 7f 80 80 80 80 81 81 81 81 82 82 82 82 7f 7f 7f 7f 80 80 80 80 81 81 81 81 82 82 82 82 7c 7c 7d 7d 7d 7d 7e 7e 7f 7f 80 80 81 81 81 81 7c 7c 7d 7d 7d 7d 7e 7e 7f 7f 80 80 81 81 81 81 78 78 79 79 7a 7a 7b 7b 7d 7d 7e 7e 7f 7f 80 80 78 78 79 79 7a 7a 7b 7b 7d 7d 7e 7e 7f 7f 80 80 74 74 75 75 76 76 78 78 7a 7a 7c 7c 7d 7d 7e 7e 74 74 75 75 76 76 78 78 7a 7a 7c 7c 7d 7d 7e 7e 72 72 73 73 74 74 76 76 78 78 7a 7a 7b 7b 7c 7c 72 72 73 73 74 74 76 76 78 78 7a 7a 7b 7b 7c 7c 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 11(4) 21(5) 11(4) 01(2) 00(2) -- total 23 bits
[  bloc] fffe 0 1 0 0 1 0 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffea 0 b 0 0 f 0 fff0 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffea 0 f 0 0 0 0 0 b 0 fff0 0 0 0 0 0 0 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 82 82 82 81 80 7e 7c 7a 80 80 80 80 7f 7e 7d 7d 7d 7d 7d 7e 7e 7f 80 80 7c 7b 7b 7b 7d 7f 81 83 7c 7b 79 79 7a 7e 81 84 7f 7d 79 77 78 7b 7f 82 83 7f 7a 76 76 78 7d 80 85 81 7b 76 75 77 7b 7e 
* component mcu
[   mcu] 82 82 82 82 82 82 81 81 80 80 7e 7e 7c 7c 7a 7a 82 82 82 82 82 82 81 81 80 80 7e 7e 7c 7c 7a 7a 80 80 80 80 80 80 80 80 7f 7f 7e 7e 7d 7d 7d 7d 80 80 80 80 80 80 80 80 7f 7f 7e 7e 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7e 7e 7e 7e 7f 7f 80 80 80 80 7d 7d 7d 7d 7d 7d 7e 7e 7e 7e 7f 7f 80 80 80 80 7c 7c 7b 7b 7b 7b 7b 7b 7d 7d 7f 7f 81 81 83 83 7c 7c 7b 7b 7b 7b 7b 7b 7d 7d 7f 7f 81 81 83 83 7c 7c 7b 7b 79 79 79 79 7a 7a 7e 7e 81 81 84 84 7c 7c 7b 7b 79 79 79 79 7a 7a 7e 7e 81 81 84 84 7f 7f 7d 7d 79 79 77 77 78 78 7b 7b 7f 7f 82 82 7f 7f 7d 7d 79 79 77 77 78 78 7b 7b 7f 7f 82 82 83 83 7f 7f 7a 7a 76 76 76 76 78 78 7d 7d 80 80 83 83 7f 7f 7a 7a 76 76 76 76 78 78 7d 7d 80 80 85 85 81 81 7b 7b 76 76 75 75 77 77 7b 7b 7e 7e 85 85 81 81 7b 7b 76 76 75 75 77 77 7b 7b 7e 7e 

**************************************************************
*** mcu 144
** component Y
* bloc 0
[ DC/AC] 04(3) / 01(2) 00(4) -- total 14 bits
[  bloc] 62 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 3d4 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 3d4 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f9 f9 fa fa fb fb fc fc f9 f9 fa fa fb fb fc fc f9 f9 fa fa fb fb fc fc f9 f9 fa fa fb fb fc fc f9 f9 fa fa fb fb fc fc f9 f9 fa fa fb fb fc fc f9 f9 fa fa fb fb fc fc f9 f9 fa fa fb fb fc fc 
* bloc 1
[ DC/AC] 00(2) / 01(2) 00(4) -- total 9 bits
[  bloc] 62 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 3d4 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 3d4 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] fc fc fb fb fa fa f9 f9 fc fc fb fb fa fa f9 f9 fc fc fb fb fa fa f9 f9 fc fc fb fb fa fa f9 f9 fc fc fb fb fa fa f9 f9 fc fc fb fb fa fa f9 f9 fc fc fb fb fa fa f9 f9 fc fc fb fb fa fa f9 f9 
* bloc 2
[ DC/AC] 03(3) / 02(2) 04(4) 03(3) 03(3) 02(2) 03(3) 01(2) 02(2) 22(8) 02(2) 02(2) 01(2) 01(2) 01(2) 11(4) 21(5) 31(6) 31(6) d1(11) 00(4) -- total 115 bits
[  bloc] 5c 3 c fffc fffb 3 4 ffff 3 0 0 fffe fffe fffd 1 ffff ffff 0 1 0 0 ffff 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 398 15 54 ffdc ffdd 12 28 fff7 18 0 0 ffea ffec ffdc f ffe7 fff0 0 e 0 0 ffe2 0 0 0 19 0 0 0 25 0 0 0 0 0 0 0 0 0 0 0 0 0 ffdd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 398 15 12 28 f ffe7 0 0 54 ffdd fff7 ffdc fff0 0 25 0 ffdc 18 ffec 0 19 0 0 ffdd 0 ffea e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ffe2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f6 f4 f7 ff f6 ff e8 ff ff ff ff ff ff ff f3 ff fc f9 ff ed fd fe f2 f8 ff ff ff e7 ff ff ff fe ff fb f0 dd ff f9 ff fc fa f0 d5 d5 f0 e7 ee e8 ff f9 cf e8 f5 e6 de db ff f4 c2 ea eb d7 c3 c1 
* bloc 3
[ DC/AC] 03(3) / 02(2) 02(2) 12(5) 02(2) 02(2) 02(2) 51(7) 01(2) 11(4) 00(4) -- total 53 bits
[  bloc] 62 fffe 2 0 3 fffd fffe 2 0 0 0 0 0 1 ffff 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 3d4 fff2 e 0 15 ffee ffec 12 0 0 0 0 0 c fff1 0 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 3d4 fff2 ffee ffec fff1 0 0 0 e 15 12 c 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ff ff fe fe fc fa fa fd ff fe fe fd fc fa fb fd fa fd ff fd fb fa fb fc f4 fb ff fd fa fb fc fb ed f9 ff fd fa fc fd fb e7 f7 ff fd f9 fd fe fa e2 f6 ff fd f9 fd ff fa e0 f5 ff fd f8 fd ff f9 
* component mcu
[   mcu] f9 f9 fa fa fb fb fc fc fc fc fb fb fa fa f9 f9 f9 f9 fa fa fb fb fc fc fc fc fb fb fa fa f9 f9 f9 f9 fa fa fb fb fc fc fc fc fb fb fa fa f9 f9 f9 f9 fa fa fb fb fc fc fc fc fb fb fa fa f9 f9 f9 f9 fa fa fb fb fc fc fc fc fb fb fa fa f9 f9 f9 f9 fa fa fb fb fc fc fc fc fb fb fa fa f9 f9 f9 f9 fa fa fb fb fc fc fc fc fb fb fa fa f9 f9 f9 f9 fa fa fb fb fc fc fc fc fb fb fa fa f9 f9 f6 f4 f7 ff f6 ff e8 ff ff ff fe fe fc fa fa fd ff ff ff ff ff ff f3 ff ff fe fe fd fc fa fb fd fc f9 ff ed fd fe f2 f8 fa fd ff fd fb fa fb fc ff ff ff e7 ff ff ff fe f4 fb ff fd fa fb fc fb ff fb f0 dd ff f9 ff fc ed f9 ff fd fa fc fd fb fa f0 d5 d5 f0 e7 ee e8 e7 f7 ff fd f9 fd fe fa ff f9 cf e8 f5 e6 de db e2 f6 ff fd f9 fd ff fa ff f4 c2 ea eb d7 c3 c1 e0 f5 ff fd f8 fd ff f9 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 11(4) 00(2) -- total 11 bits
[  bloc] 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 81 81 81 81 81 81 81 81 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 7f 7f 7f 7f 7f 7f 7f 7f 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 
* component mcu
[   mcu] 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 11(4) 00(2) -- total 11 bits
[  bloc] 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 81 81 81 81 81 81 81 81 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 7f 7f 7f 7f 7f 7f 7f 7f 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 
* component mcu
[   mcu] 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 

**************************************************************
*** mcu 145
** component Y
* bloc 0
[ DC/AC] 07(5) / 07(8) 05(5) 02(2) 02(2) 04(4) 04(4) 05(5) 02(2) 01(2) 01(2) 01(2) 02(2) 03(3) 02(2) 13(7) 03(3) 02(2) 01(2) 01(2) 21(5) 01(2) 02(2) 01(2) 01(2) 01(2) 01(2) 02(2) 11(4) 71(8) 01(2) 01(2) 01(2) 91(9) 00(4) -- total 190 bits
[  bloc] a 5f ffe9 3 fffd e fff3 17 fffe ffff 1 1 fffd 4 fffd 0 fff9 4 2 ffff ffff 0 0 ffff ffff 2 ffff 1 1 1 fffe 0 1 0 0 0 0 0 0 0 1 ffff 1 1 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 
[iquant] 64 299 ff5f 1b ffeb 54 ff7e cf fff0 fff7 b b ffe2 30 ffd3 0 ff90 3c 1c fff2 fff1 0 0 ffe9 ffee 32 ffdc 20 26 25 ffba 0 23 0 0 0 0 0 0 0 36 ffd5 22 23 0 0 0 0 0 0 0 0 0 ffda 0 0 0 0 0 0 0 0 0 0 
[   izz] 64 299 54 ff7e ffd3 0 20 26 ff5f ffeb cf 30 ff90 ffdc 25 22 1b fff0 ffe2 3c 32 ffba ffd5 23 fff7 b 1c ffee 0 36 0 ffda b fff2 ffe9 23 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ff f5 b3 21 31 30 39 32 fe ff d5 29 30 25 32 3f ef f8 f0 42 2f 28 2b 3a ef e9 fb 79 2f 3b 32 2c fc e9 ff bf 2e 3e 3a 30 fe f2 ff ea 47 2b 32 39 f5 f9 ff f7 9d 30 26 37 f1 ff f5 fc fe 50 28 32 
* bloc 1
[ DC/AC] 07(5) / 02(2) 02(2) 01(2) 01(2) 03(3) 02(2) 02(2) 01(2) 01(2) 21(5) 01(2) 01(2) 01(2) 01(2) 11(4) 00(4) -- total 73 bits
[  bloc] ffc2 2 2 ffff 1 fffa 2 fffd 1 ffff 0 0 ffff 1 1 ffff 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd94 e e fff7 7 ffdc 14 ffe5 8 fff7 0 0 fff6 c f ffe7 10 0 e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd94 e ffdc 14 f ffe7 0 0 e 7 ffe5 c 10 0 0 0 fff7 8 fff6 0 0 0 0 0 fff7 0 e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 34 31 2e 3c 48 36 21 22 33 32 31 3f 4b 39 24 25 32 33 33 3f 4b 3c 28 29 33 34 31 39 44 3a 2c 2f 33 35 2e 2f 3a 35 2d 33 32 35 2d 2a 33 31 2c 32 2e 35 2f 2c 34 31 2a 2e 2b 35 33 30 37 33 29 2a 
* bloc 2
[ DC/AC] 08(6) / 05(5) 05(5) 04(4) 05(5) 05(5) 03(3) 04(4) 04(4) 03(3) 12(5) 03(3) 03(3) 02(2) 11(4) 01(2) 01(2) 41(6) 01(2) 51(7) 01(2) 01(2) 01(2) 51(7) 01(2) 00(4) -- total 166 bits
[  bloc] 56 15 ffeb fff7 19 ffef 6 fff2 c fffc 0 3 fffa 6 fffe 0 ffff 1 ffff 0 0 0 0 1 ffff 0 0 0 0 0 ffff 1 ffff 1 0 0 0 0 0 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 35c 93 ff6d ffaf af ff9a 3c ff82 60 ffdc 0 21 ffc4 48 ffe2 0 fff0 f fff2 0 0 0 0 17 ffee 0 0 0 0 0 ffdd 20 ffdd 22 0 0 0 0 0 2a ffca 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 35c 93 ff9a 3c ffe2 0 0 0 ff6d af ff82 48 fff0 0 0 0 ffaf 60 ffc4 f 0 ffdd 0 0 ffdc 21 fff2 ffee 20 ffca 0 0 0 0 17 ffdd 2a 0 0 0 0 0 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f6 ff ef ee ff b5 46 27 ed fb fb f8 ff f0 92 2c ff f3 fc f7 f0 ff e9 7c ff f0 f9 fd e8 f8 ff e1 f9 f4 fb ff ff f1 f4 ff f0 ff fa f2 ff ff f0 f8 f9 ff fa e9 f6 ff fc fb f9 fb ff ff f6 f7 ff ff 
* bloc 3
[ DC/AC] 07(5) / 06(7) 06(7) 04(4) 06(7) 04(4) 01(2) 14(9) 01(2) 01(2) 03(3) 04(4) 03(3) 01(2) 01(2) 13(7) 03(3) 03(3) 31(6) 02(2) 71(8) 02(2) 41(6) 01(2) 00(4) -- total 175 bits
[  bloc] ffdf 2d ffd2 d ffd3 d ffff 0 8 ffff ffff 7 fff7 4 1 1 0 fffa 5 fffc 0 0 0 1 3 0 0 0 0 0 0 0 1 fffe 0 0 0 0 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] feb6 13b febe 75 fec5 4e fff6 0 40 fff7 fff5 4d ffa6 30 f 19 0 ffa6 46 ffc8 0 0 0 17 36 0 0 0 0 0 0 0 23 ffbc 0 0 0 0 ffd8 2a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] feb6 13b 4e fff6 f 19 0 0 febe fec5 0 30 0 0 0 0 75 40 ffa6 ffa6 0 0 0 0 fff7 4d 46 36 0 0 0 0 fff5 ffc8 17 23 2a 0 0 0 0 0 ffbc ffd8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 3b 24 27 37 31 28 2e 36 40 37 31 24 1d 2d 3c 36 26 2f 3d 38 29 30 3a 34 5e 34 23 30 33 33 39 3c e8 81 28 13 21 33 3a 33 ff e0 9f 5d 31 27 21 d f1 ff ff c9 65 27 16 10 ff ff ff de 82 38 30 43 
* component mcu
[   mcu] ff f5 b3 21 31 30 39 32 34 31 2e 3c 48 36 21 22 fe ff d5 29 30 25 32 3f 33 32 31 3f 4b 39 24 25 ef f8 f0 42 2f 28 2b 3a 32 33 33 3f 4b 3c 28 29 ef e9 fb 79 2f 3b 32 2c 33 34 31 39 44 3a 2c 2f fc e9 ff bf 2e 3e 3a 30 33 35 2e 2f 3a 35 2d 33 fe f2 ff ea 47 2b 32 39 32 35 2d 2a 33 31 2c 32 f5 f9 ff f7 9d 30 26 37 2e 35 2f 2c 34 31 2a 2e f1 ff f5 fc fe 50 28 32 2b 35 33 30 37 33 29 2a f6 ff ef ee ff b5 46 27 3b 24 27 37 31 28 2e 36 ed fb fb f8 ff f0 92 2c 40 37 31 24 1d 2d 3c 36 ff f3 fc f7 f0 ff e9 7c 26 2f 3d 38 29 30 3a 34 ff f0 f9 fd e8 f8 ff e1 5e 34 23 30 33 33 39 3c f9 f4 fb ff ff f1 f4 ff e8 81 28 13 21 33 3a 33 f0 ff fa f2 ff ff f0 f8 ff e0 9f 5d 31 27 21 d f9 ff fa e9 f6 ff fc fb f1 ff ff c9 65 27 16 10 f9 fb ff ff f6 f7 ff ff ff ff ff de 82 38 30 43 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 01(2) 01(2) 00(2) -- total 12 bits
[  bloc] 2 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 16 fff5 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 16 fff5 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 83 83 84 84 85 86 86 87 82 83 83 84 85 85 86 86 82 82 83 83 84 85 85 86 81 82 82 83 84 84 85 85 80 81 81 82 83 83 84 84 80 80 81 81 82 83 83 84 7f 80 80 81 82 82 83 83 7f 7f 80 80 81 82 82 83 
* component mcu
[   mcu] 83 83 83 83 84 84 84 84 85 85 86 86 86 86 87 87 83 83 83 83 84 84 84 84 85 85 86 86 86 86 87 87 82 82 83 83 83 83 84 84 85 85 85 85 86 86 86 86 82 82 83 83 83 83 84 84 85 85 85 85 86 86 86 86 82 82 82 82 83 83 83 83 84 84 85 85 85 85 86 86 82 82 82 82 83 83 83 83 84 84 85 85 85 85 86 86 81 81 82 82 82 82 83 83 84 84 84 84 85 85 85 85 81 81 82 82 82 82 83 83 84 84 84 84 85 85 85 85 80 80 81 81 81 81 82 82 83 83 83 83 84 84 84 84 80 80 81 81 81 81 82 82 83 83 83 83 84 84 84 84 80 80 80 80 81 81 81 81 82 82 83 83 83 83 84 84 80 80 80 80 81 81 81 81 82 82 83 83 83 83 84 84 7f 7f 80 80 80 80 81 81 82 82 82 82 83 83 83 83 7f 7f 80 80 80 80 81 81 82 82 82 82 83 83 83 83 7f 7f 7f 7f 80 80 80 80 81 81 82 82 82 82 83 83 7f 7f 7f 7f 80 80 80 80 81 81 82 82 82 82 83 83 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 146
** component Y
* bloc 0
[ DC/AC] 06(4) / 04(4) 04(4) 02(2) 03(3) 02(2) 21(5) 21(5) 11(4) 31(6) 00(4) -- total 68 bits
[  bloc] ffb8 8 8 fffe fff9 fffd 0 0 1 0 0 ffff 0 ffff 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd30 38 38 ffee ffcf ffee 0 0 8 0 0 fff5 0 fff4 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd30 38 ffee 0 0 0 0 0 38 ffcf 0 fff4 0 0 0 0 ffee 8 0 fff1 0 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 22 2b 33 33 2d 29 2c 32 28 2d 33 32 2e 2a 2a 2c 2f 30 31 31 2f 2b 27 25 31 2f 2d 2e 2e 2b 24 1e 30 2c 29 29 2a 27 1f 18 2e 2b 27 26 24 1f 16 f 2e 2c 28 23 1c 14 b 5 30 2e 2a 22 17 c 2 0 
* bloc 1
[ DC/AC] 04(3) / 14(9) 13(7) 01(2) 01(2) 02(2) 02(2) 02(2) 01(2) 12(5) 01(2) 01(2) 11(4) 01(2) 00(4) -- total 76 bits
[  bloc] ffaa 0 c 0 5 1 1 fffd fffe fffe 1 0 3 1 1 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fca4 0 54 0 23 6 a ffe5 fff0 ffee b 0 1e c f 0 fff0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fca4 0 6 a f 0 0 0 54 23 ffe5 c fff0 0 0 0 0 fff0 1e fff1 0 0 0 0 ffee 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 28 27 24 20 1f 21 1f 1c 26 24 22 21 22 21 1c 16 24 20 1f 22 25 22 18 f 1f 1a 19 20 25 1f 13 b 15 e d 16 1a 14 c a b 2 0 8 b 7 8 f 9 0 0 1 2 1 c 1e c 2 0 1 1 2 14 2c 
* bloc 2
[ DC/AC] 05(3) / 14(9) 03(3) 01(2) 21(5) 03(3) 03(3) 03(3) 02(2) 01(2) 62(12) 02(2) 21(5) 00(4) -- total 89 bits
[  bloc] ffbb 0 f fffb 1 0 0 ffff 4 fffb 6 fffd ffff 0 0 0 0 0 0 2 fffd 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd4e 0 69 ffd3 7 0 0 fff7 20 ffd3 42 ffdf fff6 0 0 0 0 0 0 1c ffd3 0 0 ffe9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd4e 0 0 0 0 0 0 0 69 7 fff7 0 0 0 0 0 ffd3 20 fff6 0 0 0 0 0 ffd3 ffdf 0 0 0 0 0 0 42 1c ffe9 0 0 0 0 0 ffd3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 31 35 39 3b 38 31 29 23 3a 39 37 36 36 36 37 37 3a 37 34 32 31 33 36 38 3b 3c 3d 3d 3c 3a 38 36 2f 31 34 38 3b 3d 3e 3e 9 8 8 b 12 1b 25 2b 5 3 1 0 2 7 c f 31 30 2f 2b 24 1b 13 e 
* bloc 3
[ DC/AC] 04(3) / 04(4) 03(3) 04(4) 02(2) 04(4) 02(2) 04(4) 12(5) 02(2) 01(2) 01(2) 62(12) 01(2) 11(4) 01(2) 91(9) 00(4) -- total 109 bits
[  bloc] ffc4 fff3 fffa fff4 fffe e fffe 9 0 fffe fffe 1 ffff 0 0 0 0 0 0 fffd 1 0 1 ffff 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fda8 ffa5 ffd6 ff94 fff2 54 ffec 51 0 ffee ffea b fff6 0 0 0 0 0 0 ffd6 f 0 16 ffe9 0 0 0 0 0 0 0 0 0 ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fda8 ffa5 54 ffec 0 0 0 0 ffd6 fff2 51 0 0 0 0 0 ff94 0 fff6 0 0 0 0 0 ffee b 0 0 0 0 0 0 ffea ffd6 ffe9 0 0 0 0 0 f 16 ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 16 10 7 0 5 18 33 46 3c 2b 11 0 2 1e 47 64 4b 40 30 23 24 37 53 69 38 39 3a 3b 3f 4b 5b 67 34 33 30 2f 35 46 5c 6d 41 40 3c 37 35 3b 47 51 2f 37 3f 41 3d 38 35 35 7 12 21 2c 32 36 3b 3f 
* component mcu
[   mcu] 22 2b 33 33 2d 29 2c 32 28 27 24 20 1f 21 1f 1c 28 2d 33 32 2e 2a 2a 2c 26 24 22 21 22 21 1c 16 2f 30 31 31 2f 2b 27 25 24 20 1f 22 25 22 18 f 31 2f 2d 2e 2e 2b 24 1e 1f 1a 19 20 25 1f 13 b 30 2c 29 29 2a 27 1f 18 15 e d 16 1a 14 c a 2e 2b 27 26 24 1f 16 f b 2 0 8 b 7 8 f 2e 2c 28 23 1c 14 b 5 9 0 0 1 2 1 c 1e 30 2e 2a 22 17 c 2 0 c 2 0 1 1 2 14 2c 31 35 39 3b 38 31 29 23 16 10 7 0 5 18 33 46 3a 39 37 36 36 36 37 37 3c 2b 11 0 2 1e 47 64 3a 37 34 32 31 33 36 38 4b 40 30 23 24 37 53 69 3b 3c 3d 3d 3c 3a 38 36 38 39 3a 3b 3f 4b 5b 67 2f 31 34 38 3b 3d 3e 3e 34 33 30 2f 35 46 5c 6d 9 8 8 b 12 1b 25 2b 41 40 3c 37 35 3b 47 51 5 3 1 0 2 7 c f 2f 37 3f 41 3d 38 35 35 31 30 2f 2b 24 1b 13 e 7 12 21 2c 32 36 3b 3f 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 01(2) 01(2) 51(6) 00(2) -- total 17 bits
[  bloc] 2 1 1 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 16 b b 0 0 0 0 0 fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 16 b 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 83 83 84 84 85 86 86 86 85 85 85 84 84 84 84 84 87 87 86 85 83 82 81 80 89 88 86 84 82 80 7e 7e 88 87 86 83 81 7f 7e 7d 85 85 84 82 81 80 7f 7e 82 81 81 81 81 81 81 81 7f 7f 80 81 81 82 82 83 
* component mcu
[   mcu] 83 83 83 83 84 84 84 84 85 85 86 86 86 86 86 86 83 83 83 83 84 84 84 84 85 85 86 86 86 86 86 86 85 85 85 85 85 85 84 84 84 84 84 84 84 84 84 84 85 85 85 85 85 85 84 84 84 84 84 84 84 84 84 84 87 87 87 87 86 86 85 85 83 83 82 82 81 81 80 80 87 87 87 87 86 86 85 85 83 83 82 82 81 81 80 80 89 89 88 88 86 86 84 84 82 82 80 80 7e 7e 7e 7e 89 89 88 88 86 86 84 84 82 82 80 80 7e 7e 7e 7e 88 88 87 87 86 86 83 83 81 81 7f 7f 7e 7e 7d 7d 88 88 87 87 86 86 83 83 81 81 7f 7f 7e 7e 7d 7d 85 85 85 85 84 84 82 82 81 81 80 80 7f 7f 7e 7e 85 85 85 85 84 84 82 82 81 81 80 80 7f 7f 7e 7e 82 82 81 81 81 81 81 81 81 81 81 81 81 81 81 81 82 82 81 81 81 81 81 81 81 81 81 81 81 81 81 81 7f 7f 7f 7f 80 80 81 81 81 81 82 82 82 82 83 83 7f 7f 7f 7f 80 80 81 81 81 81 82 82 82 82 83 83 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 01(2) 01(2) 00(2) -- total 11 bits
[  bloc] 1 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] b fff5 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] b fff5 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 81 82 82 83 84 84 85 85 81 81 82 83 83 84 85 85 81 81 81 82 83 84 84 84 80 80 81 81 82 83 83 84 7f 7f 80 81 81 82 83 83 7e 7f 7f 80 81 81 82 82 7e 7e 7f 7f 80 81 81 82 7e 7e 7e 7f 80 81 81 81 
* component mcu
[   mcu] 81 81 82 82 82 82 83 83 84 84 84 84 85 85 85 85 81 81 82 82 82 82 83 83 84 84 84 84 85 85 85 85 81 81 81 81 82 82 83 83 83 83 84 84 85 85 85 85 81 81 81 81 82 82 83 83 83 83 84 84 85 85 85 85 81 81 81 81 81 81 82 82 83 83 84 84 84 84 84 84 81 81 81 81 81 81 82 82 83 83 84 84 84 84 84 84 80 80 80 80 81 81 81 81 82 82 83 83 83 83 84 84 80 80 80 80 81 81 81 81 82 82 83 83 83 83 84 84 7f 7f 7f 7f 80 80 81 81 81 81 82 82 83 83 83 83 7f 7f 7f 7f 80 80 81 81 81 81 82 82 83 83 83 83 7e 7e 7f 7f 7f 7f 80 80 81 81 81 81 82 82 82 82 7e 7e 7f 7f 7f 7f 80 80 81 81 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 7f 7f 80 80 81 81 81 81 82 82 7e 7e 7e 7e 7f 7f 7f 7f 80 80 81 81 81 81 82 82 7e 7e 7e 7e 7e 7e 7f 7f 80 80 81 81 81 81 81 81 7e 7e 7e 7e 7e 7e 7f 7f 80 80 81 81 81 81 81 81 

**************************************************************
*** mcu 147
** component Y
* bloc 0
[ DC/AC] 05(3) / 06(7) 05(5) 02(2) 03(3) 04(4) 01(2) 03(3) 03(3) 01(2) 01(2) 01(2) 02(2) 02(2) 11(4) 01(2) 12(5) 01(2) a1(9) 00(4) -- total 113 bits
[  bloc] ffe3 ffda ffe9 3 fffb fff6 1 4 4 ffff ffff ffff 3 2 0 ffff ffff 0 fffe 1 0 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fede fef6 ff5f 1b ffdd ffc4 a 24 20 fff7 fff5 fff5 1e 18 0 ffe7 fff0 0 ffe4 e 0 0 0 0 0 0 0 0 0 0 ffdd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fede fef6 ffc4 a 0 ffe7 0 0 ff5f ffdd 24 18 fff0 0 0 0 1b 20 1e 0 0 ffdd 0 0 fff7 fff5 ffe4 0 0 0 0 0 fff5 e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e 27 20 27 57 69 61 6e 13 24 24 30 59 6f 70 79 18 21 2c 3f 5b 73 7b 7c 17 1e 37 53 65 76 7d 74 16 22 46 69 78 80 80 76 20 36 57 79 8c 8c 87 87 3b 55 66 7c 94 8f 86 97 54 6e 6f 78 92 89 7f 9d 
* bloc 1
[ DC/AC] 06(4) / 05(5) 04(4) 03(3) 02(2) 01(2) 12(5) 13(7) 11(4) 51(7) 02(2) 02(2) 21(5) 00(4) -- total 89 bits
[  bloc] 12 fff0 fff2 5 fffe 1 0 2 0 fffa 0 1 0 0 0 0 0 1 2 2 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] b4 ff90 ff9e 2d fff2 6 0 12 0 ffca 0 b 0 0 0 0 0 f 1c 1c 0 0 ffea 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] b4 ff90 6 0 0 0 0 0 ff9e fff2 12 0 0 0 0 0 2d 0 0 f 0 0 0 0 ffca b 1c 0 0 0 0 0 0 1c 0 0 0 0 0 0 0 ffea 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 79 73 75 80 8f 9a 9f 7b 7b 7e 85 8f 9a a2 a5 71 79 85 91 9b a4 ab af 77 7f 89 91 95 9a a2 a7 86 89 8b 8a 89 8d 95 9c 85 86 89 8c 92 9b a5 ad 8c 8f 96 a1 ad b7 bc be a7 aa b1 bb c3 c4 bd b6 
* bloc 2
[ DC/AC] 03(3) / 05(5) 03(3) 04(4) 03(3) 02(2) 01(2) 03(3) 02(2) 01(2) 01(2) 03(3) 03(3) 21(5) 11(4) 02(2) 01(2) 41(6) 00(4) -- total 100 bits
[  bloc] b ffe5 fffa fff8 4 2 ffff 4 fffe 1 ffff 5 fffa 0 0 ffff 0 ffff 2 ffff 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 6e ff43 ffd6 ffb8 1c c fff6 24 fff0 9 fff5 37 ffc4 0 0 ffe7 0 fff1 1c fff2 0 0 0 0 ffee 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 6e ff43 c fff6 0 ffe7 0 0 ffd6 1c 24 0 0 0 0 0 ffb8 fff0 ffc4 fff1 0 0 0 0 9 37 1c ffee 0 0 0 0 fff5 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 5e 70 76 75 7b 7d 87 9c 65 71 74 79 8a 92 98 a7 6f 74 71 7b 96 a7 ae b9 7e 7f 76 7b 97 ab b8 c7 8f 90 85 81 92 a2 b2 c8 89 92 8f 8c 96 9d a9 bd 5f 75 84 91 a2 a5 a5 b1 32 51 71 91 ad b0 a8 ab 
* bloc 3
[ DC/AC] 06(4) / 03(3) 01(2) 02(2) 21(5) 11(4) 11(4) 31(6) 31(6) 00(4) -- total 57 bits
[  bloc] 36 fffa 1 fffe 0 0 ffff 0 ffff 0 ffff 0 0 0 ffff 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 21c ffd6 7 ffee 0 0 fff6 0 fff8 0 fff5 0 0 0 fff1 0 0 0 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 21c ffd6 0 fff6 fff1 0 0 0 7 0 0 0 0 0 0 0 ffee fff8 0 0 0 0 0 0 0 0 fff2 0 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] b1 ba c0 c0 c2 c7 c9 c6 ba c0 c3 c2 c3 c9 cd cd c0 c5 c5 c1 c2 c9 cf d0 be c4 c5 c2 c2 c8 cc cc ba c2 c6 c5 c5 c9 ca c8 b8 c1 c7 c6 c7 cb cb c8 b7 be c2 c1 c2 c8 cb ca b4 ba bb b9 ba c2 c8 c9 
* component mcu
[   mcu] e 27 20 27 57 69 61 6e 80 79 73 75 80 8f 9a 9f 13 24 24 30 59 6f 70 79 7b 7b 7e 85 8f 9a a2 a5 18 21 2c 3f 5b 73 7b 7c 71 79 85 91 9b a4 ab af 17 1e 37 53 65 76 7d 74 77 7f 89 91 95 9a a2 a7 16 22 46 69 78 80 80 76 86 89 8b 8a 89 8d 95 9c 20 36 57 79 8c 8c 87 87 85 86 89 8c 92 9b a5 ad 3b 55 66 7c 94 8f 86 97 8c 8f 96 a1 ad b7 bc be 54 6e 6f 78 92 89 7f 9d a7 aa b1 bb c3 c4 bd b6 5e 70 76 75 7b 7d 87 9c b1 ba c0 c0 c2 c7 c9 c6 65 71 74 79 8a 92 98 a7 ba c0 c3 c2 c3 c9 cd cd 6f 74 71 7b 96 a7 ae b9 c0 c5 c5 c1 c2 c9 cf d0 7e 7f 76 7b 97 ab b8 c7 be c4 c5 c2 c2 c8 cc cc 8f 90 85 81 92 a2 b2 c8 ba c2 c6 c5 c5 c9 ca c8 89 92 8f 8c 96 9d a9 bd b8 c1 c7 c6 c7 cb cb c8 5f 75 84 91 a2 a5 a5 b1 b7 be c2 c1 c2 c8 cb ca 32 51 71 91 ad b0 a8 ab b4 ba bb b9 ba c2 c8 c9 
** component Cb
* bloc 0
[ DC/AC] 04(4) / 02(3) 02(3) 11(4) 21(5) 00(2) -- total 31 bits
[  bloc] fffa 2 fffe 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffbe 16 ffea 0 d 0 0 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffbe 16 0 0 0 0 0 0 ffea d 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7e 7b 76 72 6f 6e 70 71 7e 7b 77 73 70 70 70 71 7d 7b 78 75 72 72 72 72 7c 7b 79 77 75 74 74 73 7b 7b 7b 7a 79 77 75 75 7a 7b 7c 7c 7c 7a 77 76 79 7b 7d 7e 7e 7c 79 77 79 7b 7d 7f 7f 7d 79 77 
* component mcu
[   mcu] 7e 7e 7b 7b 76 76 72 72 6f 6f 6e 6e 70 70 71 71 7e 7e 7b 7b 76 76 72 72 6f 6f 6e 6e 70 70 71 71 7e 7e 7b 7b 77 77 73 73 70 70 70 70 70 70 71 71 7e 7e 7b 7b 77 77 73 73 70 70 70 70 70 70 71 71 7d 7d 7b 7b 78 78 75 75 72 72 72 72 72 72 72 72 7d 7d 7b 7b 78 78 75 75 72 72 72 72 72 72 72 72 7c 7c 7b 7b 79 79 77 77 75 75 74 74 74 74 73 73 7c 7c 7b 7b 79 79 77 77 75 75 74 74 74 74 73 73 7b 7b 7b 7b 7b 7b 7a 7a 79 79 77 77 75 75 75 75 7b 7b 7b 7b 7b 7b 7a 7a 79 79 77 77 75 75 75 75 7a 7a 7b 7b 7c 7c 7c 7c 7c 7c 7a 7a 77 77 76 76 7a 7a 7b 7b 7c 7c 7c 7c 7c 7c 7a 7a 77 77 76 76 79 79 7b 7b 7d 7d 7e 7e 7e 7e 7c 7c 79 79 77 77 79 79 7b 7b 7d 7d 7e 7e 7e 7e 7c 7c 79 79 77 77 79 79 7b 7b 7d 7d 7f 7f 7f 7f 7d 7d 79 79 77 77 79 79 7b 7b 7d 7d 7f 7f 7f 7f 7d 7d 79 79 77 77 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 11(4) 11(4) 00(2) -- total 16 bits
[  bloc] 4 0 1 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2c 0 b 0 fff3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2c 0 0 0 0 0 0 0 b fff3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 84 85 86 87 88 89 8a 8b 84 85 86 87 88 89 89 8a 85 85 86 86 87 88 88 88 85 85 86 86 86 86 86 87 86 86 85 85 85 85 85 85 86 86 85 85 84 83 83 83 87 86 85 84 83 82 82 81 87 86 85 84 83 82 81 80 
* component mcu
[   mcu] 84 84 85 85 86 86 87 87 88 88 89 89 8a 8a 8b 8b 84 84 85 85 86 86 87 87 88 88 89 89 8a 8a 8b 8b 84 84 85 85 86 86 87 87 88 88 89 89 89 89 8a 8a 84 84 85 85 86 86 87 87 88 88 89 89 89 89 8a 8a 85 85 85 85 86 86 86 86 87 87 88 88 88 88 88 88 85 85 85 85 86 86 86 86 87 87 88 88 88 88 88 88 85 85 85 85 86 86 86 86 86 86 86 86 86 86 87 87 85 85 85 85 86 86 86 86 86 86 86 86 86 86 87 87 86 86 86 86 85 85 85 85 85 85 85 85 85 85 85 85 86 86 86 86 85 85 85 85 85 85 85 85 85 85 85 85 86 86 86 86 85 85 85 85 84 84 83 83 83 83 83 83 86 86 86 86 85 85 85 85 84 84 83 83 83 83 83 83 87 87 86 86 85 85 84 84 83 83 82 82 82 82 81 81 87 87 86 86 85 85 84 84 83 83 82 82 82 82 81 81 87 87 86 86 85 85 84 84 83 83 82 82 81 81 80 80 87 87 86 86 85 85 84 84 83 83 82 82 81 81 80 80 

**************************************************************
*** mcu 148
** component Y
* bloc 0
[ DC/AC] 04(3) / 03(3) 03(3) 03(3) 02(2) 11(4) 01(2) 02(2) 01(2) 03(3) 51(7) 01(2) 01(2) 01(2) 01(2) 41(6) 00(4) -- total 81 bits
[  bloc] 2d fffc fff9 5 2 0 1 1 3 ffff fffc 0 0 0 0 0 ffff ffff ffff ffff 1 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1c2 ffe4 ffcf 2d e 0 a 9 18 fff7 ffd4 0 0 0 0 0 fff0 fff1 fff2 fff2 f 0 0 0 0 ffe7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1c2 ffe4 0 a 0 0 0 0 ffcf e 9 0 fff0 0 0 0 2d 18 0 fff1 ffe7 0 0 0 fff7 0 fff2 0 0 0 0 0 ffd4 fff2 0 0 0 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] aa ba bb ad aa b6 b7 aa b9 bf bc b1 b1 b9 ba b3 bc b7 b1 b1 b6 bb bd bd ab 9f 9c a9 b3 b4 b5 ba a3 98 9a ab b6 b3 b1 b5 b8 b2 b5 c2 c8 c3 bf c0 c6 c6 c9 cd ce cd cb cb bb c0 c2 c0 c1 c5 c8 c8 
* bloc 1
[ DC/AC] 04(3) / 04(4) 04(4) 02(2) 02(2) 03(3) 02(2) 01(2) 02(2) 03(3) 13(7) 01(2) 02(2) 01(2) 01(2) 21(5) 31(6) a1(9) 00(4) -- total 104 bits
[  bloc] 23 c fff8 2 2 fffc 2 1 fffe 4 0 fffb 1 fffe ffff 1 0 0 ffff 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 15e 54 ffc8 12 e ffe8 14 9 fff0 24 0 ffc9 a ffe8 fff1 19 0 0 fff2 0 0 0 16 0 0 0 0 0 0 0 0 0 0 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 15e 54 ffe8 14 fff1 19 0 0 ffc8 e 9 ffe8 0 0 0 0 12 fff0 a 0 0 0 0 0 24 ffc9 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] b1 ae b2 ad a0 a5 ac a4 a8 a9 b3 b1 a3 9f 9b 8b c1 b8 b3 a6 92 8d 8a 7b c7 bc b4 a7 96 94 91 81 aa a9 b6 bd b9 b7 ab 92 b2 ae b7 bf bf c3 ba a2 cd be b7 b4 b1 b8 b4 a0 c6 ba b8 b8 b5 b7 ac 92 
* bloc 2
[ DC/AC] 04(3) / 04(4) 01(2) 02(2) 03(3) 01(2) 01(2) 12(5) 01(2) 01(2) 01(2) 01(2) 02(2) 00(4) -- total 61 bits
[  bloc] 2f 8 1 3 fff9 1 ffff 0 fffd 1 1 1 ffff 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1d6 38 7 1b ffcf 6 fff6 0 ffe8 9 b b fff6 18 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1d6 38 6 fff6 0 0 0 0 7 ffcf 0 18 0 0 0 0 1b ffe8 fff6 0 0 0 0 0 9 b 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c0 bd bd c1 c8 cb c8 c4 bc b9 b7 b9 be c1 bf bc bd b9 b6 b4 b5 b6 b6 b5 c5 c2 bd b7 b1 af af af cc ca c5 bb b0 a9 a9 ab cb cc c9 be af a7 a6 a9 c7 cb cb c2 b3 aa aa ae c4 cb ce c6 b8 af b0 b5 
* bloc 3
[ DC/AC] 04(3) / 04(4) 04(4) 02(2) 03(3) 04(4) 03(3) 03(3) 02(2) 02(2) 12(5) 02(2) 02(2) 01(2) 01(2) 12(5) 12(5) 21(5) 11(4) 00(4) -- total 111 bits
[  bloc] 20 f a fffd fffa fff5 6 4 2 2 0 fffd fffe fffe ffff 1 0 2 0 2 0 0 ffff 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 140 69 46 ffe5 ffd6 ffbe 3c 24 10 12 0 ffdf ffec ffe8 fff1 19 0 1e 0 1c 0 0 ffea 0 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 140 69 ffbe 3c fff1 19 0 0 46 ffd6 24 ffe8 0 0 0 0 ffe5 10 ffec 1e 0 0 0 0 12 ffdf 0 12 0 0 0 0 0 1c 0 0 0 0 0 0 0 ffea 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c0 b0 ad b4 bb c1 b3 94 be b5 b5 b6 b2 b3 aa 92 b7 b4 ba b6 aa a9 a7 98 ba b7 bc b7 a9 a6 a2 92 c0 b7 b7 b6 ae ab 9e 84 b1 a4 a5 af b5 b6 a1 7c aa 9c 9e aa b2 af 90 64 bd ac a8 ac a8 98 6e 3a 
* component mcu
[   mcu] aa ba bb ad aa b6 b7 aa b1 ae b2 ad a0 a5 ac a4 b9 bf bc b1 b1 b9 ba b3 a8 a9 b3 b1 a3 9f 9b 8b bc b7 b1 b1 b6 bb bd bd c1 b8 b3 a6 92 8d 8a 7b ab 9f 9c a9 b3 b4 b5 ba c7 bc b4 a7 96 94 91 81 a3 98 9a ab b6 b3 b1 b5 aa a9 b6 bd b9 b7 ab 92 b8 b2 b5 c2 c8 c3 bf c0 b2 ae b7 bf bf c3 ba a2 c6 c6 c9 cd ce cd cb cb cd be b7 b4 b1 b8 b4 a0 bb c0 c2 c0 c1 c5 c8 c8 c6 ba b8 b8 b5 b7 ac 92 c0 bd bd c1 c8 cb c8 c4 c0 b0 ad b4 bb c1 b3 94 bc b9 b7 b9 be c1 bf bc be b5 b5 b6 b2 b3 aa 92 bd b9 b6 b4 b5 b6 b6 b5 b7 b4 ba b6 aa a9 a7 98 c5 c2 bd b7 b1 af af af ba b7 bc b7 a9 a6 a2 92 cc ca c5 bb b0 a9 a9 ab c0 b7 b7 b6 ae ab 9e 84 cb cc c9 be af a7 a6 a9 b1 a4 a5 af b5 b6 a1 7c c7 cb cb c2 b3 aa aa ae aa 9c 9e aa b2 af 90 64 c4 cb ce c6 b8 af b0 b5 bd ac a8 ac a8 98 6e 3a 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 61(7) 00(2) -- total 13 bits
[  bloc] fff9 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffb3 0 0 0 0 0 0 fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffb3 0 0 0 0 0 0 0 0 0 fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 73 75 78 7a 7a 78 75 73 73 75 78 79 79 78 75 73 74 76 77 78 78 77 76 74 76 76 77 77 77 77 76 76 77 77 76 76 76 76 77 77 78 77 76 74 74 76 77 78 79 78 75 73 73 75 78 79 7a 78 75 73 73 75 78 7a 
* component mcu
[   mcu] 73 73 75 75 78 78 7a 7a 7a 7a 78 78 75 75 73 73 73 73 75 75 78 78 7a 7a 7a 7a 78 78 75 75 73 73 73 73 75 75 78 78 79 79 79 79 78 78 75 75 73 73 73 73 75 75 78 78 79 79 79 79 78 78 75 75 73 73 74 74 76 76 77 77 78 78 78 78 77 77 76 76 74 74 74 74 76 76 77 77 78 78 78 78 77 77 76 76 74 74 76 76 76 76 77 77 77 77 77 77 77 77 76 76 76 76 76 76 76 76 77 77 77 77 77 77 77 77 76 76 76 76 77 77 77 77 76 76 76 76 76 76 76 76 77 77 77 77 77 77 77 77 76 76 76 76 76 76 76 76 77 77 77 77 78 78 77 77 76 76 74 74 74 74 76 76 77 77 78 78 78 78 77 77 76 76 74 74 74 74 76 76 77 77 78 78 79 79 78 78 75 75 73 73 73 73 75 75 78 78 79 79 79 79 78 78 75 75 73 73 73 73 75 75 78 78 79 79 7a 7a 78 78 75 75 73 73 73 73 75 75 78 78 7a 7a 7a 7a 78 78 75 75 73 73 73 73 75 75 78 78 7a 7a 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 61(7) 00(2) -- total 13 bits
[  bloc] 3 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 21 0 0 0 0 0 0 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 21 0 0 0 0 0 0 0 0 0 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 88 86 83 81 81 83 86 88 87 85 83 81 81 83 85 87 86 85 83 82 82 83 85 86 85 84 84 83 83 84 84 85 83 84 84 85 85 84 84 83 82 83 85 86 86 85 83 82 81 83 85 87 87 85 83 81 81 83 86 88 88 86 83 81 
* component mcu
[   mcu] 88 88 86 86 83 83 81 81 81 81 83 83 86 86 88 88 88 88 86 86 83 83 81 81 81 81 83 83 86 86 88 88 87 87 85 85 83 83 81 81 81 81 83 83 85 85 87 87 87 87 85 85 83 83 81 81 81 81 83 83 85 85 87 87 86 86 85 85 83 83 82 82 82 82 83 83 85 85 86 86 86 86 85 85 83 83 82 82 82 82 83 83 85 85 86 86 85 85 84 84 84 84 83 83 83 83 84 84 84 84 85 85 85 85 84 84 84 84 83 83 83 83 84 84 84 84 85 85 83 83 84 84 84 84 85 85 85 85 84 84 84 84 83 83 83 83 84 84 84 84 85 85 85 85 84 84 84 84 83 83 82 82 83 83 85 85 86 86 86 86 85 85 83 83 82 82 82 82 83 83 85 85 86 86 86 86 85 85 83 83 82 82 81 81 83 83 85 85 87 87 87 87 85 85 83 83 81 81 81 81 83 83 85 85 87 87 87 87 85 85 83 83 81 81 81 81 83 83 86 86 88 88 88 88 86 86 83 83 81 81 81 81 83 83 86 86 88 88 88 88 86 86 83 83 81 81 

**************************************************************
*** mcu 149
** component Y
* bloc 0
[ DC/AC] 07(5) / 04(4) 01(2) 01(2) 01(2) 04(4) 03(3) 11(4) 21(5) 22(8) 01(2) 01(2) 11(4) 81(9) 00(4) -- total 89 bits
[  bloc] ffcd d 1 1 1 f 7 0 1 0 0 1 0 0 3 1 ffff 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fe02 5b 7 9 7 5a 46 0 8 0 0 b 0 0 2d 19 fff0 0 e 0 0 0 0 0 0 0 0 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fe02 5b 5a 46 2d 19 20 0 7 7 0 0 fff0 0 0 0 9 8 0 0 0 0 0 0 0 b e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7c 4e 3f 33 31 3d 37 37 74 47 3d 35 35 3f 37 37 6c 40 39 36 37 40 37 38 6d 3e 36 34 36 3e 36 3a 73 40 34 32 32 39 34 3c 78 41 34 32 32 37 33 3d 76 3f 34 36 36 39 32 3d 72 3d 35 3a 3b 3c 33 3d 
* bloc 1
[ DC/AC] 00(2) / 04(4) 03(3) 14(9) 05(5) 04(4) 03(3) 01(2) 01(2) 32(9) 03(3) 03(3) 02(2) 91(9) 02(2) 01(2) 00(4) -- total 107 bits
[  bloc] ffcd fff1 fffc 0 8 19 fff3 fffa ffff ffff 0 0 0 2 7 fffc fffe 0 0 0 0 0 0 0 0 0 1 2 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fe02 ff97 ffe4 0 38 96 ff7e ffca fff8 fff7 0 0 0 18 69 ff9c ffe0 0 0 0 0 0 0 0 0 0 24 40 ffda 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fe02 ff97 96 ff7e 69 ff9c 40 ffda ffe4 38 ffca 18 ffe0 24 0 0 0 fff8 0 0 0 0 0 0 fff7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 37 37 3e 38 2a 32 23 6d 3a 3a 3e 39 2c 33 25 75 3c 3e 3e 38 2e 33 26 81 3d 3f 3a 35 2f 31 27 91 3b 3e 35 2f 2f 2e 27 a1 39 3e 30 2b 31 2d 2a b2 38 3e 2e 2a 33 2e 2e c2 39 3f 2e 2a 36 30 32 cc 
* bloc 2
[ DC/AC] 02(3) / 03(3) 02(2) 13(7) 03(3) 03(3) 02(2) 51(7) 01(2) 01(2) 01(2) 00(4) -- total 62 bits
[  bloc] ffca 5 3 0 5 6 4 3 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fde4 23 15 0 23 24 28 1b 0 0 0 0 0 c f 19 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fde4 23 24 28 f 19 0 0 15 23 1b c 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 6a 46 36 3a 38 37 3a 37 66 45 36 3a 38 38 3b 37 60 42 36 3a 38 39 3c 37 57 3e 36 3a 38 3a 3d 36 4e 3b 36 39 37 3c 3e 36 45 37 35 39 37 3d 3f 35 3f 34 35 39 37 3e 40 34 3b 33 35 39 37 3e 41 34 
* bloc 3
[ DC/AC] 05(3) / 06(7) 04(4) 02(2) 04(4) 06(7) 05(5) 02(2) 11(4) 11(4) 02(2) 03(3) 02(2) 01(2) 03(3) 02(2) 71(8) 02(2) 01(2) 01(2) 01(2) b1(10) 11(4) 00(4) -- total 147 bits
[  bloc] ffe0 ffc8 fff5 2 d 33 fff0 fffe 0 ffff 0 1 fffd fffc 3 1 5 2 0 0 0 0 0 0 0 ffff fffe ffff 1 1 0 0 0 0 0 0 0 0 0 0 0 1 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fec0 fe78 ffb3 12 5b 132 ff60 ffee 0 fff7 0 b ffe2 ffd0 2d 19 50 1e 0 0 0 0 0 0 0 ffe7 ffb8 ffe0 26 25 0 0 0 0 0 0 0 0 0 0 0 2b 0 ffdd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fec0 fe78 132 ff60 2d 19 ffe0 26 ffb3 5b ffee ffd0 50 ffb8 25 0 12 0 ffe2 1e ffe7 0 2b ffdd fff7 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 39 30 3d 2f 2f 35 52 d7 38 30 39 2d 32 2b 66 e1 36 31 34 2a 34 1d 85 eb 35 32 30 28 33 17 a4 ef 35 32 2e 27 2f 22 bd eb 35 31 30 2b 2b 42 d3 e6 34 2f 33 31 29 69 e4 e3 33 2d 36 36 29 85 ef e3 
* component mcu
[   mcu] 7c 4e 3f 33 31 3d 37 37 37 37 3e 38 2a 32 23 6d 74 47 3d 35 35 3f 37 37 3a 3a 3e 39 2c 33 25 75 6c 40 39 36 37 40 37 38 3c 3e 3e 38 2e 33 26 81 6d 3e 36 34 36 3e 36 3a 3d 3f 3a 35 2f 31 27 91 73 40 34 32 32 39 34 3c 3b 3e 35 2f 2f 2e 27 a1 78 41 34 32 32 37 33 3d 39 3e 30 2b 31 2d 2a b2 76 3f 34 36 36 39 32 3d 38 3e 2e 2a 33 2e 2e c2 72 3d 35 3a 3b 3c 33 3d 39 3f 2e 2a 36 30 32 cc 6a 46 36 3a 38 37 3a 37 39 30 3d 2f 2f 35 52 d7 66 45 36 3a 38 38 3b 37 38 30 39 2d 32 2b 66 e1 60 42 36 3a 38 39 3c 37 36 31 34 2a 34 1d 85 eb 57 3e 36 3a 38 3a 3d 36 35 32 30 28 33 17 a4 ef 4e 3b 36 39 37 3c 3e 36 35 32 2e 27 2f 22 bd eb 45 37 35 39 37 3d 3f 35 35 31 30 2b 2b 42 d3 e6 3f 34 35 39 37 3e 40 34 34 2f 33 31 29 69 e4 e3 3b 33 35 39 37 3e 41 34 33 2d 36 36 29 85 ef e3 
** component Cb
* bloc 0
[ DC/AC] 04(4) / 01(2) 21(5) 01(2) 00(2) -- total 22 bits
[  bloc] 2 ffff 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 16 fff5 0 0 fff3 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 16 fff5 fff1 0 0 0 0 0 0 fff3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7b 7d 81 84 86 87 86 85 7c 7e 81 84 86 86 86 85 7d 7f 82 84 86 86 85 84 7e 80 82 85 86 85 84 83 7f 81 83 85 85 85 83 82 80 82 84 85 85 84 82 80 81 82 84 85 85 83 81 80 82 83 84 85 85 83 81 7f 
* component mcu
[   mcu] 7b 7b 7d 7d 81 81 84 84 86 86 87 87 86 86 85 85 7b 7b 7d 7d 81 81 84 84 86 86 87 87 86 86 85 85 7c 7c 7e 7e 81 81 84 84 86 86 86 86 86 86 85 85 7c 7c 7e 7e 81 81 84 84 86 86 86 86 86 86 85 85 7d 7d 7f 7f 82 82 84 84 86 86 86 86 85 85 84 84 7d 7d 7f 7f 82 82 84 84 86 86 86 86 85 85 84 84 7e 7e 80 80 82 82 85 85 86 86 85 85 84 84 83 83 7e 7e 80 80 82 82 85 85 86 86 85 85 84 84 83 83 7f 7f 81 81 83 83 85 85 85 85 85 85 83 83 82 82 7f 7f 81 81 83 83 85 85 85 85 85 85 83 83 82 82 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 81 81 82 82 84 84 85 85 85 85 83 83 81 81 80 80 81 81 82 82 84 84 85 85 85 85 83 83 81 81 80 80 82 82 83 83 84 84 85 85 85 85 83 83 81 81 7f 7f 82 82 83 83 84 84 85 85 85 85 83 83 81 81 7f 7f 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 01(2) 31(5) 00(2) -- total 15 bits
[  bloc] 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 b 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 b f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 84 83 80 7e 7d 7e 7f 81 84 83 80 7e 7d 7e 7f 81 84 83 80 7e 7d 7e 7f 81 84 83 80 7e 7d 7e 7f 81 84 83 80 7e 7d 7e 7f 81 84 83 80 7e 7d 7e 7f 81 84 83 80 7e 7d 7e 7f 81 84 83 80 7e 7d 7e 7f 81 
* component mcu
[   mcu] 84 84 83 83 80 80 7e 7e 7d 7d 7e 7e 7f 7f 81 81 84 84 83 83 80 80 7e 7e 7d 7d 7e 7e 7f 7f 81 81 84 84 83 83 80 80 7e 7e 7d 7d 7e 7e 7f 7f 81 81 84 84 83 83 80 80 7e 7e 7d 7d 7e 7e 7f 7f 81 81 84 84 83 83 80 80 7e 7e 7d 7d 7e 7e 7f 7f 81 81 84 84 83 83 80 80 7e 7e 7d 7d 7e 7e 7f 7f 81 81 84 84 83 83 80 80 7e 7e 7d 7d 7e 7e 7f 7f 81 81 84 84 83 83 80 80 7e 7e 7d 7d 7e 7e 7f 7f 81 81 84 84 83 83 80 80 7e 7e 7d 7d 7e 7e 7f 7f 81 81 84 84 83 83 80 80 7e 7e 7d 7d 7e 7e 7f 7f 81 81 84 84 83 83 80 80 7e 7e 7d 7d 7e 7e 7f 7f 81 81 84 84 83 83 80 80 7e 7e 7d 7d 7e 7e 7f 7f 81 81 84 84 83 83 80 80 7e 7e 7d 7d 7e 7e 7f 7f 81 81 84 84 83 83 80 80 7e 7e 7d 7d 7e 7e 7f 7f 81 81 84 84 83 83 80 80 7e 7e 7d 7d 7e 7e 7f 7f 81 81 84 84 83 83 80 80 7e 7e 7d 7d 7e 7e 7f 7f 81 81 

**************************************************************
*** mcu 150
** component Y
* bloc 0
[ DC/AC] 07(5) / 02(2) 21(5) 02(2) 01(2) 00(4) -- total 33 bits
[  bloc] 4c 3 0 0 1 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2f8 15 0 0 7 c a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2f8 15 c a 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e8 e4 df dd dd dd dc da e8 e4 df dd dd dd dc da e7 e3 df dd dd dd dc db e6 e3 df dd dd de dd dc e6 e2 de dd dd de dd dc e5 e2 de dd de de de dd e5 e1 de dd de df de dd e4 e1 de dc de df df de 
* bloc 1
[ DC/AC] 02(3) / 00(4) -- total 9 bits
[  bloc] 49 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2da 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2da 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db 
* bloc 2
[ DC/AC] 03(3) / 01(2) 01(2) 11(4) 01(2) 00(4) -- total 24 bits
[  bloc] 4d 1 ffff 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 302 7 fff9 0 fff9 fffa 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 302 7 fffa 0 0 0 0 0 fff9 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] de de df e0 e0 e0 df df de df e0 e0 e0 e0 df de df df e0 e1 e1 e0 df de e0 e0 e1 e1 e1 e0 df de e1 e1 e2 e2 e1 e0 df de e2 e2 e3 e2 e1 e0 df de e3 e3 e3 e3 e2 e0 df de e3 e4 e4 e3 e2 e0 df de 
* bloc 3
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 4a 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2e4 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2e4 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] de de dd dd dc dc db db de de dd dd dc dc db db de de dd dd dc dc db db de de dd dd dc dc db db de de dd dd dc dc db db de de dd dd dc dc db db de de dd dd dc dc db db de de dd dd dc dc db db 
* component mcu
[   mcu] e8 e4 df dd dd dd dc da db db db db db db db db e8 e4 df dd dd dd dc da db db db db db db db db e7 e3 df dd dd dd dc db db db db db db db db db e6 e3 df dd dd de dd dc db db db db db db db db e6 e2 de dd dd de dd dc db db db db db db db db e5 e2 de dd de de de dd db db db db db db db db e5 e1 de dd de df de dd db db db db db db db db e4 e1 de dc de df df de db db db db db db db db de de df e0 e0 e0 df df de de dd dd dc dc db db de df e0 e0 e0 e0 df de de de dd dd dc dc db db df df e0 e1 e1 e0 df de de de dd dd dc dc db db e0 e0 e1 e1 e1 e0 df de de de dd dd dc dc db db e1 e1 e2 e2 e1 e0 df de de de dd dd dc dc db db e2 e2 e3 e2 e1 e0 df de de de dd dd dc dc db db e3 e3 e3 e3 e2 e0 df de de de dd dd dc dc db db e3 e4 e4 e3 e2 e0 df de de de dd dd dc dc db db 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 00(2) -- total 6 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 151
** component Y
* bloc 0
[ DC/AC] 02(3) / 00(4) -- total 9 bits
[  bloc] 47 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2c6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2c6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 
* bloc 1
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 47 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2c6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2c6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 
* bloc 2
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 47 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2c6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2c6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 
* bloc 3
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 47 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2c6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2c6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 
* component mcu
[   mcu] d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 152
** component Y
* bloc 0
[ DC/AC] 05(3) / 00(4) -- total 12 bits
[  bloc] 36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 21c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 21c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 
* bloc 1
[ DC/AC] 01(3) / 00(4) -- total 8 bits
[  bloc] 37 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 226 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 226 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 c5 
* bloc 2
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 35 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 212 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 212 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 
* bloc 3
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 37 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 226 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 226 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 
* component mcu
[   mcu] c4 c4 c4 c4 c4 c4 c4 c4 c5 c5 c5 c5 c5 c5 c5 c5 c4 c4 c4 c4 c4 c4 c4 c4 c5 c5 c5 c5 c5 c5 c5 c5 c4 c4 c4 c4 c4 c4 c4 c4 c5 c5 c5 c5 c5 c5 c5 c5 c4 c4 c4 c4 c4 c4 c4 c4 c5 c5 c5 c5 c5 c5 c5 c5 c4 c4 c4 c4 c4 c4 c4 c4 c5 c5 c5 c5 c5 c5 c5 c5 c4 c4 c4 c4 c4 c4 c4 c4 c5 c5 c5 c5 c5 c5 c5 c5 c4 c4 c4 c4 c4 c4 c4 c4 c5 c5 c5 c5 c5 c5 c5 c5 c4 c4 c4 c4 c4 c4 c4 c4 c5 c5 c5 c5 c5 c5 c5 c5 c1 c1 c2 c2 c3 c3 c3 c3 c4 c4 c4 c5 c5 c5 c6 c6 c1 c1 c2 c2 c3 c3 c3 c3 c4 c4 c4 c5 c5 c5 c6 c6 c1 c1 c2 c2 c3 c3 c3 c3 c4 c4 c4 c5 c5 c5 c6 c6 c1 c1 c2 c2 c3 c3 c3 c3 c4 c4 c4 c5 c5 c5 c6 c6 c1 c1 c2 c2 c3 c3 c3 c3 c4 c4 c4 c5 c5 c5 c6 c6 c1 c1 c2 c2 c3 c3 c3 c3 c4 c4 c4 c5 c5 c5 c6 c6 c1 c1 c2 c2 c3 c3 c3 c3 c4 c4 c4 c5 c5 c5 c6 c6 c1 c1 c2 c2 c3 c3 c3 c3 c4 c4 c4 c5 c5 c5 c6 c6 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 153
** component Y
* bloc 0
[ DC/AC] 02(3) / 04(4) 04(4) 01(2) 04(4) 05(5) 04(4) 04(4) 03(3) 21(5) 03(3) 03(3) 02(2) 14(9) 03(3) 01(2) 01(2) 31(6) 01(2) 01(2) 01(2) 01(2) 11(4) 02(2) 01(2) 91(9) 11(4) 01(2) 82(15) 00(4) -- total 181 bits
[  bloc] 39 fff5 fff8 ffff f 17 fff8 fff8 4 0 0 1 fffc fffa fffe 0 8 4 ffff 1 0 0 0 ffff 1 1 ffff 1 0 ffff fffd ffff 0 0 0 0 0 0 0 0 0 1 0 1 1 0 0 0 0 0 0 0 0 fffe 0 0 0 0 0 0 0 0 0 0 
[iquant] 23a ffb3 ffc8 fff7 69 8a ffb0 ffb8 20 0 0 b ffd8 ffb8 ffe2 0 80 3c fff2 e 0 0 0 ffe9 12 19 ffdc 20 0 ffdb ff97 ffe0 0 0 0 0 0 0 0 0 0 2b 0 23 32 0 0 0 0 0 0 0 0 ffb4 0 0 0 0 0 0 0 0 0 0 
[   izz] 23a ffb3 8a ffb0 ffe2 0 20 0 ffc8 69 ffb8 ffb8 80 ffdc ffdb 0 fff7 20 ffd8 3c 19 ff97 2b 23 0 b fff2 12 ffe0 0 32 ffb4 0 e ffe9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c4 d3 cc c9 d7 af 5b d3 c5 ca c7 c0 cd 89 98 ee c3 c1 c8 c4 b7 72 db ff bd c1 d0 d2 91 91 fb f9 bd c5 d1 cd 6d d3 ff f7 c2 c7 cc aa 6c ff fe ff c8 c6 cd 81 9a ff fd ff c9 c4 d4 6a ce f0 fb f9 
* bloc 1
[ DC/AC] 05(3) / 05(5) 03(3) 13(7) 04(4) 01(2) 02(2) 01(2) 02(2) 01(2) 02(2) 11(4) 31(6) 02(2) 52(11) 02(2) 31(6) 01(2) 01(2) 91(9) 01(2) 00(4) -- total 126 bits
[  bloc] 53 12 7 0 fffa fff8 1 2 1 2 ffff fffe 0 1 0 0 0 1 2 0 0 0 0 0 fffe fffe 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 33e 7e 31 0 ffd6 ffd0 a 12 8 12 fff5 ffea 0 c 0 0 0 f 1c 0 0 0 0 0 ffdc ffce 0 0 0 25 23 20 0 0 0 0 0 0 0 0 0 ffd5 ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 33e 7e ffd0 a 0 0 0 0 31 ffd6 12 c 0 0 25 ffde 0 8 0 f ffce 23 ffd5 0 12 ffea 1c ffdc 20 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] fc fb f3 fd dc f4 f2 e3 fd fb f6 f8 e7 fe e3 d1 fb f5 f7 f1 f1 fe ca c5 f9 ec f6 ee f5 eb b8 d2 f9 ea f6 f3 f4 d3 b9 e7 f8 f3 f9 f7 f2 c6 c9 e0 f2 fe f7 f1 ec c5 d9 b1 ea ff f2 e8 e6 c9 e1 81 
* bloc 2
[ DC/AC] 05(3) / 05(5) 03(3) 02(2) 03(3) 05(5) 03(3) 03(3) 02(2) 01(2) 01(2) 12(5) 04(4) 03(3) 02(2) 13(7) 61(7) 01(2) 02(2) 01(2) 02(2) 11(4) 01(2) 71(8) 11(4) 02(2) 01(2) 01(2) 81(9) 01(2) 00(4) -- total 172 bits
[  bloc] 3f ffe7 6 fffe fff9 1e 5 fffc 2 1 ffff 0 2 9 fff9 fffe 0 fffc 0 0 0 0 0 0 1 1 fffd 1 2 0 1 ffff 0 0 0 0 0 0 0 1 0 ffff 2 ffff 1 0 0 0 0 0 0 0 0 ffff 1 0 0 0 0 0 0 0 0 0 
[iquant] 276 ff51 2a ffee ffcf b4 32 ffdc 10 9 fff5 0 14 6c ff97 ffce 0 ffc4 0 0 0 0 0 0 12 19 ff94 20 4c 0 23 ffe0 0 0 0 0 0 0 0 2a 0 ffd5 44 ffdd 32 0 0 0 0 0 0 0 0 ffda 30 0 0 0 0 0 0 0 0 0 
[   izz] 276 ff51 b4 32 ff97 ffce 20 4c 2a ffcf ffdc 6c 0 ff94 0 44 ffee 10 14 ffc4 19 23 ffd5 ffdd 9 0 0 12 ffe0 0 32 ffda fff5 0 0 0 2a 0 0 30 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ca c9 b6 6c f1 f8 f8 ff bf db b4 6f eb ff ff fc c0 d4 b9 69 f6 f4 ff f7 cf b8 c6 60 fb ea ff f7 d3 b6 d3 6d cd ff f4 f5 c8 ce d5 92 87 ff f4 f4 c3 d2 ce b2 6d d0 fc fa ca be c5 c0 7d 7f ff ff 
* bloc 3
[ DC/AC] 05(3) / 04(4) 04(4) 03(3) 04(4) 03(3) 02(2) 03(3) 03(3) 02(2) 11(4) 01(2) 01(2) 11(4) 02(2) 01(2) 01(2) 51(7) 01(2) 01(2) 01(2) 11(4) 01(2) 01(2) 91(9) 01(2) 01(2) 00(4) -- total 138 bits
[  bloc] 58 b fff6 fffb a fff9 2 fffc 6 fffd 0 1 ffff 1 0 1 fffe 1 ffff 0 0 0 0 0 1 ffff 1 ffff 0 ffff 1 ffff 0 0 0 0 0 0 0 0 0 ffff 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 370 4d ffba ffd3 46 ffd6 14 ffdc 30 ffe5 0 b fff6 c 0 19 ffe0 f fff2 0 0 0 0 0 12 ffe7 24 ffe0 0 ffdb 23 ffe0 0 0 0 0 0 0 0 0 0 ffd5 22 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 370 4d ffd6 14 0 19 ffe0 0 ffba 46 ffdc c ffe0 24 ffdb 22 ffd3 30 fff6 f ffe7 23 ffd5 23 ffe5 b fff2 12 ffe0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f1 f7 f3 e8 e3 b9 ef 65 f7 f6 f4 f6 ec c5 ec 98 fc f5 f4 ff f6 dc e7 d6 f9 f5 f2 ff f9 f5 e2 f8 f2 f6 f0 fe f6 ff e1 f7 f2 f8 ee f8 f3 ff e6 ed fa f8 ed fb f6 f5 ef ee ff f8 ed ff f9 e7 f7 f5 
* component mcu
[   mcu] c4 d3 cc c9 d7 af 5b d3 fc fb f3 fd dc f4 f2 e3 c5 ca c7 c0 cd 89 98 ee fd fb f6 f8 e7 fe e3 d1 c3 c1 c8 c4 b7 72 db ff fb f5 f7 f1 f1 fe ca c5 bd c1 d0 d2 91 91 fb f9 f9 ec f6 ee f5 eb b8 d2 bd c5 d1 cd 6d d3 ff f7 f9 ea f6 f3 f4 d3 b9 e7 c2 c7 cc aa 6c ff fe ff f8 f3 f9 f7 f2 c6 c9 e0 c8 c6 cd 81 9a ff fd ff f2 fe f7 f1 ec c5 d9 b1 c9 c4 d4 6a ce f0 fb f9 ea ff f2 e8 e6 c9 e1 81 ca c9 b6 6c f1 f8 f8 ff f1 f7 f3 e8 e3 b9 ef 65 bf db b4 6f eb ff ff fc f7 f6 f4 f6 ec c5 ec 98 c0 d4 b9 69 f6 f4 ff f7 fc f5 f4 ff f6 dc e7 d6 cf b8 c6 60 fb ea ff f7 f9 f5 f2 ff f9 f5 e2 f8 d3 b6 d3 6d cd ff f4 f5 f2 f6 f0 fe f6 ff e1 f7 c8 ce d5 92 87 ff f4 f4 f2 f8 ee f8 f3 ff e6 ed c3 d2 ce b2 6d d0 fc fa fa f8 ed fb f6 f5 ef ee ca be c5 c0 7d 7f ff ff ff f8 ed ff f9 e7 f7 f5 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 03(4) 31(5) 00(2) -- total 21 bits
[  bloc] fffb 4 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffc9 2c 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffc9 2c fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7e 7f 7e 7d 7a 76 72 6f 7e 7f 7e 7d 7a 76 72 6f 7e 7f 7e 7d 7a 76 72 6f 7e 7f 7e 7d 7a 76 72 6f 7e 7f 7e 7d 7a 76 72 6f 7e 7f 7e 7d 7a 76 72 6f 7e 7f 7e 7d 7a 76 72 6f 7e 7f 7e 7d 7a 76 72 6f 
* component mcu
[   mcu] 7e 7e 7f 7f 7e 7e 7d 7d 7a 7a 76 76 72 72 6f 6f 7e 7e 7f 7f 7e 7e 7d 7d 7a 7a 76 76 72 72 6f 6f 7e 7e 7f 7f 7e 7e 7d 7d 7a 7a 76 76 72 72 6f 6f 7e 7e 7f 7f 7e 7e 7d 7d 7a 7a 76 76 72 72 6f 6f 7e 7e 7f 7f 7e 7e 7d 7d 7a 7a 76 76 72 72 6f 6f 7e 7e 7f 7f 7e 7e 7d 7d 7a 7a 76 76 72 72 6f 6f 7e 7e 7f 7f 7e 7e 7d 7d 7a 7a 76 76 72 72 6f 6f 7e 7e 7f 7f 7e 7e 7d 7d 7a 7a 76 76 72 72 6f 6f 7e 7e 7f 7f 7e 7e 7d 7d 7a 7a 76 76 72 72 6f 6f 7e 7e 7f 7f 7e 7e 7d 7d 7a 7a 76 76 72 72 6f 6f 7e 7e 7f 7f 7e 7e 7d 7d 7a 7a 76 76 72 72 6f 6f 7e 7e 7f 7f 7e 7e 7d 7d 7a 7a 76 76 72 72 6f 6f 7e 7e 7f 7f 7e 7e 7d 7d 7a 7a 76 76 72 72 6f 6f 7e 7e 7f 7f 7e 7e 7d 7d 7a 7a 76 76 72 72 6f 6f 7e 7e 7f 7f 7e 7e 7d 7d 7a 7a 76 76 72 72 6f 6f 7e 7e 7f 7f 7e 7e 7d 7d 7a 7a 76 76 72 72 6f 6f 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 02(3) 31(5) 01(2) 01(2) 00(2) -- total 22 bits
[  bloc] ffff fffd 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fff5 ffdf 0 0 0 f 1d 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fff5 ffdf f 1d 0 0 0 0 0 0 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 83 7b 74 75 7d 84 87 86 83 7b 74 75 7d 85 87 86 82 7b 74 76 7e 85 86 85 80 7a 75 77 7f 86 86 83 7f 79 76 79 81 86 85 82 7e 79 76 7a 82 87 85 81 7d 79 77 7b 83 87 84 7f 7c 78 77 7c 84 87 84 7f 
* component mcu
[   mcu] 83 83 7b 7b 74 74 75 75 7d 7d 84 84 87 87 86 86 83 83 7b 7b 74 74 75 75 7d 7d 84 84 87 87 86 86 83 83 7b 7b 74 74 75 75 7d 7d 85 85 87 87 86 86 83 83 7b 7b 74 74 75 75 7d 7d 85 85 87 87 86 86 82 82 7b 7b 74 74 76 76 7e 7e 85 85 86 86 85 85 82 82 7b 7b 74 74 76 76 7e 7e 85 85 86 86 85 85 80 80 7a 7a 75 75 77 77 7f 7f 86 86 86 86 83 83 80 80 7a 7a 75 75 77 77 7f 7f 86 86 86 86 83 83 7f 7f 79 79 76 76 79 79 81 81 86 86 85 85 82 82 7f 7f 79 79 76 76 79 79 81 81 86 86 85 85 82 82 7e 7e 79 79 76 76 7a 7a 82 82 87 87 85 85 81 81 7e 7e 79 79 76 76 7a 7a 82 82 87 87 85 85 81 81 7d 7d 79 79 77 77 7b 7b 83 83 87 87 84 84 7f 7f 7d 7d 79 79 77 77 7b 7b 83 83 87 87 84 84 7f 7f 7c 7c 78 78 77 77 7c 7c 84 84 87 87 84 84 7f 7f 7c 7c 78 78 77 77 7c 7c 84 84 87 87 84 84 7f 7f 

**************************************************************
*** mcu 154
** component Y
* bloc 0
[ DC/AC] 07(5) / 04(4) 05(5) 05(5) 05(5) 05(5) 01(2) 02(2) 04(4) 03(3) 04(4) 02(2) 01(2) 12(5) 01(2) 13(7) 03(3) 03(3) 02(2) 01(2) 01(2) 12(5) 02(2) 01(2) 31(6) e1(16) 01(2) 01(2) 00(4) -- total 186 bits
[  bloc] fff5 a 1a 15 1a 19 1 3 fff1 4 8 fffd 1 0 2 1 0 fff9 fffa fffb 2 1 ffff 0 fffe fffe ffff 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff92 46 b6 bd b6 96 a 1b ff88 24 58 ffdf a 0 1e 19 0 ff97 ffac ffba 1e 1e ffea 0 ffdc ffce ffdc 0 0 0 ffdd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44 32 36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff92 46 96 a 1e 19 0 0 b6 b6 1b 0 0 ffdc 0 0 bd ff88 a ff97 ffce ffdd 0 0 24 ffdf ffac ffdc 0 0 0 0 58 ffba 0 0 0 44 0 0 1e ffea 0 0 32 0 0 0 1e 0 0 36 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c9 d7 db c5 a7 a2 c1 e5 bc e0 ad 5f 52 4e 54 7f fd b2 54 3a 53 4c 3b 49 df 62 41 60 49 43 5b 53 92 48 4c 60 3f 4c 62 36 6a 4d 40 50 5e 5a 4e 48 41 46 4f 57 50 47 6b a8 56 4c 5b 50 41 86 d2 ce 
* bloc 1
[ DC/AC] 03(3) / 05(5) 05(5) 06(7) 01(2) 04(4) 01(2) 04(4) 05(5) 03(3) 04(4) 02(2) 03(3) 02(2) 11(4) 01(2) 01(2) 11(4) 03(3) 01(2) 01(2) 01(2) 02(2) 61(7) 01(2) 02(2) 01(2) 01(2) 21(5) 00(4) -- total 165 bits
[  bloc] fffa 16 19 26 ffff fff3 1 fff3 11 4 8 fffe fffb 2 0 ffff ffff 1 0 1 fffc ffff ffff 1 3 0 0 0 0 0 0 ffff 1 2 ffff ffff 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffc4 9a af 156 fff9 ffb2 a ff8b 88 24 58 ffea ffce 18 0 ffe7 fff0 f 0 e ffc4 ffe2 ffea 17 36 0 0 0 0 0 0 ffe0 23 44 ffd8 ffd3 0 0 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffc4 9a ffb2 a 0 ffe7 0 0 af fff9 ff8b 18 fff0 0 0 0 156 88 ffce f 0 0 0 0 24 ffea 0 36 ffe0 0 0 0 58 e 17 23 0 0 0 0 ffc4 ffea 44 28 0 0 0 0 ffe2 ffd8 0 0 0 0 0 0 ffd3 0 0 0 0 0 0 0 
[  idct] f2 f3 e5 e6 ff f4 a8 60 9d cb f1 f7 de a4 68 4d 37 52 6a 75 6b 4a 3a 48 5e 54 42 41 4f 50 4d 58 47 53 50 4b 54 52 45 40 4a 56 50 46 50 57 50 4d 9f 8e 6c 55 50 48 42 4a d8 d3 c6 b6 97 67 57 6d 
* bloc 2
[ DC/AC] 06(4) / 04(4) 06(7) 01(2) 06(7) 03(3) 04(4) 03(3) 02(2) 02(2) 02(2) 03(3) 04(4) 03(3) 31(6) 03(3) 01(2) 01(2) 11(4) 02(2) 03(3) 02(2) 52(11) 02(2) 01(2) 41(6) 01(2) 11(4) 42(10) 01(2) 81(9) 11(4) 00(4) -- total 206 bits
[  bloc] 27 fff4 ffdf ffff ffd4 6 8 4 fffe fffe 2 7 fff6 5 0 0 0 ffff 7 ffff ffff 0 1 2 fffb fffe 0 0 0 0 0 fffe 2 ffff 0 0 0 0 ffff ffff 0 1 0 0 0 0 2 ffff 0 0 0 0 0 0 0 0 1 0 ffff 0 0 0 0 0 
[iquant] 186 ffac ff19 fff7 fecc 24 50 24 fff0 ffee 16 4d ff9c 3c 0 0 0 fff1 62 fff2 fff1 0 16 2e ffa6 ffce 0 0 0 0 0 ffc0 46 ffde 0 0 0 0 ffd8 ffd6 0 2b 0 0 0 0 64 ffca 0 0 0 0 0 0 0 0 4b 0 ffc2 0 0 0 0 0 
[   izz] 186 ffac 24 50 0 0 0 0 ff19 fecc 24 3c 0 0 0 0 fff7 fff0 ff9c fff1 ffce 0 2b 0 ffee 4d 62 ffa6 ffc0 0 0 0 16 fff2 2e 46 ffd6 0 0 0 fff1 16 ffde ffd8 64 0 0 0 0 0 0 ffca 0 4b 0 0 0 0 0 0 0 ffc2 0 0 
[  idct] 49 4a 64 56 77 c8 d6 ce 49 50 47 52 ae f9 e0 bc 71 3f 4b aa d4 be c6 d8 d7 78 49 9f cf c0 d2 cc ee ff 95 5a 9c cc d8 c9 f8 ea ff dc 6c 73 c4 b3 ea fc f1 ee f2 9e 61 aa f5 e4 fd eb eb ff c8 76 
* bloc 3
[ DC/AC] 05(3) / 03(3) 03(3) 01(2) 03(3) 02(2) 02(2) 02(2) 02(2) 02(2) 02(2) 02(2) 02(2) 02(2) 01(2) 11(4) 01(2) 01(2) 02(2) 01(2) 11(4) 01(2) 01(2) 81(9) 00(4) -- total 111 bits
[  bloc] 40 fffa 4 ffff 4 fffd fffe 2 fffd 2 fffe 2 fffd 2 ffff 0 1 ffff 1 fffe 1 0 1 ffff 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 280 ffd6 1c fff7 1c ffee ffec 12 ffe8 12 ffea 16 ffe2 18 fff1 0 10 fff1 e ffe4 f 0 16 ffe9 12 0 0 0 0 0 0 0 0 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 280 ffd6 ffee ffec fff1 0 0 0 1c 1c 12 18 10 0 0 0 fff7 ffe8 ffe2 fff1 0 0 0 0 12 16 e 12 0 0 0 0 ffea ffe4 ffe9 0 0 0 0 0 f 16 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d3 d0 d0 d5 da d9 d6 d5 c7 cb d3 da db d8 d4 d3 d4 d6 d5 d1 cd cf d5 db cf d1 ce ca ca d0 d7 d9 bd c5 cc ce d3 d9 d6 ce d2 d8 d7 ce cc d4 d7 d3 c4 d5 db ce c6 ce d8 dc 78 a6 d0 d9 d3 d3 d5 d4 
* component mcu
[   mcu] c9 d7 db c5 a7 a2 c1 e5 f2 f3 e5 e6 ff f4 a8 60 bc e0 ad 5f 52 4e 54 7f 9d cb f1 f7 de a4 68 4d fd b2 54 3a 53 4c 3b 49 37 52 6a 75 6b 4a 3a 48 df 62 41 60 49 43 5b 53 5e 54 42 41 4f 50 4d 58 92 48 4c 60 3f 4c 62 36 47 53 50 4b 54 52 45 40 6a 4d 40 50 5e 5a 4e 48 4a 56 50 46 50 57 50 4d 41 46 4f 57 50 47 6b a8 9f 8e 6c 55 50 48 42 4a 56 4c 5b 50 41 86 d2 ce d8 d3 c6 b6 97 67 57 6d 49 4a 64 56 77 c8 d6 ce d3 d0 d0 d5 da d9 d6 d5 49 50 47 52 ae f9 e0 bc c7 cb d3 da db d8 d4 d3 71 3f 4b aa d4 be c6 d8 d4 d6 d5 d1 cd cf d5 db d7 78 49 9f cf c0 d2 cc cf d1 ce ca ca d0 d7 d9 ee ff 95 5a 9c cc d8 c9 bd c5 cc ce d3 d9 d6 ce f8 ea ff dc 6c 73 c4 b3 d2 d8 d7 ce cc d4 d7 d3 ea fc f1 ee f2 9e 61 aa c4 d5 db ce c6 ce d8 dc f5 e4 fd eb eb ff c8 76 78 a6 d0 d9 d3 d3 d5 d4 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 01(2) 02(3) 01(2) 01(2) 01(2) 00(2) -- total 22 bits
[  bloc] fffc ffff fffe ffff 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffd4 fff5 ffea fff1 d fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffd4 fff5 fff1 0 0 0 0 0 ffea d 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 73 74 76 77 76 75 72 71 75 76 78 79 79 77 75 73 77 78 7a 7c 7c 7a 78 77 78 7a 7c 7e 7f 7e 7c 7b 79 7b 7d 80 81 80 7f 7e 78 7a 7d 7f 81 81 80 7f 76 78 7b 7e 80 80 80 7f 74 77 7a 7d 7f 80 7f 7e 
* component mcu
[   mcu] 73 73 74 74 76 76 77 77 76 76 75 75 72 72 71 71 73 73 74 74 76 76 77 77 76 76 75 75 72 72 71 71 75 75 76 76 78 78 79 79 79 79 77 77 75 75 73 73 75 75 76 76 78 78 79 79 79 79 77 77 75 75 73 73 77 77 78 78 7a 7a 7c 7c 7c 7c 7a 7a 78 78 77 77 77 77 78 78 7a 7a 7c 7c 7c 7c 7a 7a 78 78 77 77 78 78 7a 7a 7c 7c 7e 7e 7f 7f 7e 7e 7c 7c 7b 7b 78 78 7a 7a 7c 7c 7e 7e 7f 7f 7e 7e 7c 7c 7b 7b 79 79 7b 7b 7d 7d 80 80 81 81 80 80 7f 7f 7e 7e 79 79 7b 7b 7d 7d 80 80 81 81 80 80 7f 7f 7e 7e 78 78 7a 7a 7d 7d 7f 7f 81 81 81 81 80 80 7f 7f 78 78 7a 7a 7d 7d 7f 7f 81 81 81 81 80 80 7f 7f 76 76 78 78 7b 7b 7e 7e 80 80 80 80 80 80 7f 7f 76 76 78 78 7b 7b 7e 7e 80 80 80 80 80 80 7f 7f 74 74 77 77 7a 7a 7d 7d 7f 7f 80 80 7f 7f 7e 7e 74 74 77 77 7a 7a 7d 7d 7f 7f 80 80 7f 7f 7e 7e 
** component Cr
* bloc 0
[ DC/AC] 04(4) / 02(3) 04(5) 02(3) 02(3) 01(2) 01(2) 01(2) 02(3) 02(3) 01(2) 01(2) 01(2) 01(2) 31(5) 00(2) -- total 71 bits
[  bloc] fff0 fffe fff7 3 2 ffff 1 1 2 2 1 ffff 1 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff50 ffea ff9d 2d 1a fff1 1d 10 20 3a 3d ffd7 23 29 0 0 0 3d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff50 ffea fff1 1d 0 0 0 0 ff9d 1a 10 29 0 0 0 0 2d 20 23 3d 0 0 0 0 3a ffd7 0 0 0 0 0 0 3d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 93 6f 51 58 78 89 79 5f 6f 58 44 48 5b 63 55 42 53 4f 4c 4e 50 4e 45 3d 4e 5b 69 6d 67 61 60 62 4e 62 78 81 7b 77 7c 84 52 60 71 7a 7b 7b 80 85 6d 6e 70 75 7b 7e 7c 7a 90 85 7b 7c 84 87 7f 76 
* component mcu
[   mcu] 93 93 6f 6f 51 51 58 58 78 78 89 89 79 79 5f 5f 93 93 6f 6f 51 51 58 58 78 78 89 89 79 79 5f 5f 6f 6f 58 58 44 44 48 48 5b 5b 63 63 55 55 42 42 6f 6f 58 58 44 44 48 48 5b 5b 63 63 55 55 42 42 53 53 4f 4f 4c 4c 4e 4e 50 50 4e 4e 45 45 3d 3d 53 53 4f 4f 4c 4c 4e 4e 50 50 4e 4e 45 45 3d 3d 4e 4e 5b 5b 69 69 6d 6d 67 67 61 61 60 60 62 62 4e 4e 5b 5b 69 69 6d 6d 67 67 61 61 60 60 62 62 4e 4e 62 62 78 78 81 81 7b 7b 77 77 7c 7c 84 84 4e 4e 62 62 78 78 81 81 7b 7b 77 77 7c 7c 84 84 52 52 60 60 71 71 7a 7a 7b 7b 7b 7b 80 80 85 85 52 52 60 60 71 71 7a 7a 7b 7b 7b 7b 80 80 85 85 6d 6d 6e 6e 70 70 75 75 7b 7b 7e 7e 7c 7c 7a 7a 6d 6d 6e 6e 70 70 75 75 7b 7b 7e 7e 7c 7c 7a 7a 90 90 85 85 7b 7b 7c 7c 84 84 87 87 7f 7f 76 76 90 90 85 85 7b 7b 7c 7c 84 84 87 87 7f 7f 76 76 

**************************************************************
*** mcu 155
** component Y
* bloc 0
[ DC/AC] 05(3) / 07(8) 03(3) 03(3) 04(4) 05(5) 04(4) 03(3) 04(4) 03(3) 01(2) 03(3) 02(2) 02(2) 03(3) 02(2) 03(3) 02(2) 02(2) 01(2) 31(6) 11(4) 01(2) 02(2) 21(5) 01(2) a1(9) 00(4) -- total 167 bits
[  bloc] 2b ffb2 fffa 7 fff6 ffee e fffc 9 fffc 1 fffc 3 2 4 fffe 5 fffe fffe 1 0 0 0 1 0 ffff 1 fffe 0 0 ffff 1 0 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1ae fdde ffd6 3f ffba ff94 8c ffdc 48 ffdc b ffd4 1e 18 3c ffce 50 ffe2 ffe4 e 0 0 0 17 0 ffe7 24 ffc0 0 0 ffdd 20 0 0 0 0 0 0 0 0 0 0 ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1ae fdde ff94 8c 3c ffce ffc0 0 ffd6 ffba ffdc 18 50 24 0 ffde 3f 48 1e ffe2 ffe7 ffdd 0 0 ffdc ffd4 ffe4 0 20 0 0 0 b e 17 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 59 52 44 c4 ff f7 ef ff 53 50 48 c1 ff fe f7 fc 55 4e 49 b7 fa ff ff f1 55 46 43 ac f6 fe ff f2 45 3d 42 a7 fc fa ff f3 3d 51 56 a3 ff f9 fd f0 5e 91 83 9a fa f8 fe f1 8c d2 aa 8f eb f6 ff f5 
* bloc 1
[ DC/AC] 03(3) / 07(8) 02(2) 11(4) 06(7) 03(3) 02(2) 52(11) 03(3) 03(3) 02(2) b1(10) 01(2) c1(10) 00(4) -- total 111 bits
[  bloc] 2f 48 fffe 0 1 ffdc 4 2 0 0 0 0 0 fffd 6 fffb 2 0 0 0 0 0 0 0 0 0 0 0 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1d6 1f8 fff2 0 7 ff28 28 12 0 0 0 0 0 ffdc 5a ff83 20 0 0 0 0 0 0 0 0 0 0 0 26 ffdb 0 0 0 0 0 0 0 0 0 0 0 0 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1d6 1f8 ff28 28 5a ff83 0 26 fff2 7 12 ffdc 20 0 ffdb 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f5 fc e8 dd fa 70 4a 58 f5 fc e9 dd f9 75 49 57 f5 fc e9 de f8 7f 48 55 f5 fc ea de f6 8b 47 52 f5 fb ea de f4 99 46 4f f5 fb eb de f2 a6 44 4c f5 fb eb de f0 b0 43 4a f5 fb eb de ef b5 43 49 
* bloc 2
[ DC/AC] 05(3) / 05(5) 01(2) 12(5) 05(5) 04(4) 02(2) 52(11) 03(3) 03(3) 02(2) a1(9) 02(2) 01(2) 00(4) -- total 100 bits
[  bloc] 46 ffe7 1 0 fffe 1d f fffe 0 0 0 0 0 2 fff9 fffa 2 0 0 0 0 0 0 0 0 0 0 1 3 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2bc ff51 7 0 fff2 ae 96 ffee 0 0 0 0 0 18 ff97 ff6a 20 0 0 0 0 0 0 0 0 0 0 20 72 ffdb 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2bc ff51 ae 96 ff97 ff6a 20 72 7 fff2 ffee 18 20 0 ffdb 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d7 d9 ac 78 fd fa ff fa d7 da af 76 fa fb ff fa d6 da b4 73 f5 fc ff fb d6 db bb 6f ee fd fd fc d6 db c2 6b e7 fe fa fd d5 dc c9 67 e0 ff f8 fd d5 dd ce 64 db ff f6 fe d5 dd d1 63 d8 ff f5 fe 
* bloc 3
[ DC/AC] 05(3) / 04(4) 04(4) 04(4) 04(4) 02(2) 11(4) 04(4) 03(3) 03(3) 03(3) 03(3) 01(2) 01(2) 01(2) 01(2) 01(2) 01(2) 03(3) 01(2) 11(4) 01(2) 11(4) 01(2) 31(6) 01(2) 00(4) -- total 138 bits
[  bloc] 56 9 fff8 fff8 8 fffd 0 ffff 9 fffb fffc 4 fffc ffff 1 ffff 1 1 ffff 4 ffff 0 1 ffff 0 1 ffff 0 0 0 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 35c 3f ffc8 ffb8 38 ffee 0 fff7 48 ffd3 ffd4 2c ffd8 fff4 f ffe7 10 f fff2 38 fff1 0 16 ffe9 0 19 ffdc 0 0 0 ffdd 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 35c 3f ffee 0 f ffe7 0 0 ffc8 38 fff7 fff4 10 ffdc 0 0 ffb8 48 ffd8 f 19 ffdd 0 0 ffd3 2c fff2 0 20 0 0 0 ffd4 38 ffe9 0 0 0 0 0 fff1 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f5 fc e2 e4 ef a5 69 8f ec fb ea e7 fa e0 c8 e6 ed fe f6 e9 f2 fb fe ff f4 fc fd ef e5 ee f5 ed f6 ef f7 f8 eb eb f3 ef f9 ea ed f8 f4 f1 f8 fc f8 f0 ed f3 f6 f0 ea ea ef f5 f1 f1 f9 f2 dd d1 
* component mcu
[   mcu] 59 52 44 c4 ff f7 ef ff f5 fc e8 dd fa 70 4a 58 53 50 48 c1 ff fe f7 fc f5 fc e9 dd f9 75 49 57 55 4e 49 b7 fa ff ff f1 f5 fc e9 de f8 7f 48 55 55 46 43 ac f6 fe ff f2 f5 fc ea de f6 8b 47 52 45 3d 42 a7 fc fa ff f3 f5 fb ea de f4 99 46 4f 3d 51 56 a3 ff f9 fd f0 f5 fb eb de f2 a6 44 4c 5e 91 83 9a fa f8 fe f1 f5 fb eb de f0 b0 43 4a 8c d2 aa 8f eb f6 ff f5 f5 fb eb de ef b5 43 49 d7 d9 ac 78 fd fa ff fa f5 fc e2 e4 ef a5 69 8f d7 da af 76 fa fb ff fa ec fb ea e7 fa e0 c8 e6 d6 da b4 73 f5 fc ff fb ed fe f6 e9 f2 fb fe ff d6 db bb 6f ee fd fd fc f4 fc fd ef e5 ee f5 ed d6 db c2 6b e7 fe fa fd f6 ef f7 f8 eb eb f3 ef d5 dc c9 67 e0 ff f8 fd f9 ea ed f8 f4 f1 f8 fc d5 dd ce 64 db ff f6 fe f8 f0 ed f3 f6 f0 ea ea d5 dd d1 63 d8 ff f5 fe ef f5 f1 f1 f9 f2 dd d1 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 02(3) 01(2) 31(5) 00(2) -- total 19 bits
[  bloc] fffb 2 ffff 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffc9 16 fff5 0 0 0 ffe3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffc9 16 0 ffe3 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 77 7b 7e 7b 74 70 73 78 77 7c 7f 7b 74 70 73 78 78 7c 7f 7c 74 71 74 78 78 7d 80 7c 75 72 75 79 79 7e 81 7d 76 72 75 7a 7a 7e 81 7e 77 73 76 7b 7a 7f 82 7e 77 74 76 7b 7b 7f 82 7f 77 74 77 7b 
* component mcu
[   mcu] 77 77 7b 7b 7e 7e 7b 7b 74 74 70 70 73 73 78 78 77 77 7b 7b 7e 7e 7b 7b 74 74 70 70 73 73 78 78 77 77 7c 7c 7f 7f 7b 7b 74 74 70 70 73 73 78 78 77 77 7c 7c 7f 7f 7b 7b 74 74 70 70 73 73 78 78 78 78 7c 7c 7f 7f 7c 7c 74 74 71 71 74 74 78 78 78 78 7c 7c 7f 7f 7c 7c 74 74 71 71 74 74 78 78 78 78 7d 7d 80 80 7c 7c 75 75 72 72 75 75 79 79 78 78 7d 7d 80 80 7c 7c 75 75 72 72 75 75 79 79 79 79 7e 7e 81 81 7d 7d 76 76 72 72 75 75 7a 7a 79 79 7e 7e 81 81 7d 7d 76 76 72 72 75 75 7a 7a 7a 7a 7e 7e 81 81 7e 7e 77 77 73 73 76 76 7b 7b 7a 7a 7e 7e 81 81 7e 7e 77 77 73 73 76 76 7b 7b 7a 7a 7f 7f 82 82 7e 7e 77 77 74 74 76 76 7b 7b 7a 7a 7f 7f 82 82 7e 7e 77 77 74 74 76 76 7b 7b 7b 7b 7f 7f 82 82 7f 7f 77 77 74 74 77 77 7b 7b 7b 7b 7f 7f 82 82 7f 7f 77 77 74 74 77 77 7b 7b 
** component Cr
* bloc 0
[ DC/AC] 04(4) / 02(3) 03(4) 23(10) 01(2) 03(4) 01(2) 71(7) 00(2) -- total 56 bits
[  bloc] fff9 fffe fffb 0 0 fffa 1 fffc ffff 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffb3 ffea ffc9 0 0 ffa6 1d ffc0 fff0 0 0 0 0 0 0 0 ffc3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffb3 ffea ffa6 1d 0 0 0 0 ffc9 0 ffc0 0 ffc3 0 0 0 0 fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 42 64 7a 7b 84 8d 73 48 49 67 7a 7c 84 8a 72 4b 56 6b 7a 7f 85 87 70 52 65 6e 79 81 87 83 70 5d 73 70 76 83 89 80 72 6b 7d 70 72 85 8c 7f 76 79 84 6f 6e 86 8e 7f 7a 86 87 6e 6c 86 8f 7f 7d 8d 
* component mcu
[   mcu] 42 42 64 64 7a 7a 7b 7b 84 84 8d 8d 73 73 48 48 42 42 64 64 7a 7a 7b 7b 84 84 8d 8d 73 73 48 48 49 49 67 67 7a 7a 7c 7c 84 84 8a 8a 72 72 4b 4b 49 49 67 67 7a 7a 7c 7c 84 84 8a 8a 72 72 4b 4b 56 56 6b 6b 7a 7a 7f 7f 85 85 87 87 70 70 52 52 56 56 6b 6b 7a 7a 7f 7f 85 85 87 87 70 70 52 52 65 65 6e 6e 79 79 81 81 87 87 83 83 70 70 5d 5d 65 65 6e 6e 79 79 81 81 87 87 83 83 70 70 5d 5d 73 73 70 70 76 76 83 83 89 89 80 80 72 72 6b 6b 73 73 70 70 76 76 83 83 89 89 80 80 72 72 6b 6b 7d 7d 70 70 72 72 85 85 8c 8c 7f 7f 76 76 79 79 7d 7d 70 70 72 72 85 85 8c 8c 7f 7f 76 76 79 79 84 84 6f 6f 6e 6e 86 86 8e 8e 7f 7f 7a 7a 86 86 84 84 6f 6f 6e 6e 86 86 8e 8e 7f 7f 7a 7a 86 86 87 87 6e 6e 6c 6c 86 86 8f 8f 7f 7f 7d 7d 8d 8d 87 87 6e 6e 6c 6c 86 86 8f 8f 7f 7f 7d 7d 8d 8d 

**************************************************************
*** mcu 156
** component Y
* bloc 0
[ DC/AC] 05(3) / 03(3) 05(5) 04(4) 02(2) 03(3) 02(2) 01(2) 02(2) 03(3) 02(2) 03(3) 22(8) 01(2) 01(2) 01(2) 01(2) 03(3) 03(3) 02(2) 02(2) 01(2) 01(2) 21(5) 51(7) 01(2) 01(2) 01(2) 01(2) 00(4) -- total 147 bits
[  bloc] 3b fffa 19 fff2 3 fffb fffd 1 fffd 6 2 4 0 0 fffe ffff 1 1 1 fffc fffc 2 3 ffff ffff 0 0 ffff 0 0 0 0 0 1 ffff ffff 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 24e ffd6 af ff82 15 ffe2 ffe2 9 ffe8 36 16 2c 0 0 ffe2 ffe7 10 f e ffc8 ffc4 3c 42 ffe9 ffee 0 0 ffe0 0 0 0 0 0 22 ffd8 ffd3 39 ffd0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 24e ffd6 ffe2 ffe2 ffe2 ffe7 ffe0 0 af 15 9 0 10 0 0 0 ff82 ffe8 0 f 0 0 0 0 36 2c e ffee 0 0 0 0 16 ffc8 ffe9 0 0 0 0 0 ffc4 42 22 0 0 0 0 0 3c ffd8 ffd0 0 0 0 0 0 ffd3 39 0 0 0 0 0 0 
[  idct] cc e5 dc df e0 d4 da db c9 de d2 d5 de db e8 eb c7 e2 dd e3 e6 d7 d4 ca c3 e0 d8 d8 de dd eb ed bf e7 e9 e7 e3 d8 df dc b1 dd e2 e2 e2 db e3 df ae bf 9e 7f 75 73 81 7d 4a 78 87 a0 be c8 c8 b3 
* bloc 1
[ DC/AC] 05(3) / 05(5) 05(5) 05(5) 06(7) 13(7) 01(2) 03(3) 04(4) 03(3) 03(3) 03(3) 03(3) 02(2) 11(4) 02(2) 02(2) 02(2) 02(2) 01(2) 12(5) 01(2) 01(2) 01(2) 31(6) 01(2) 02(2) 01(2) 21(5) 01(2) 71(8) 11(4) 00(4) -- total 190 bits
[  bloc] 2a 18 ffe7 ffee 2b 0 fffc 1 fffa 9 fffc fffc 7 fffb 2 0 1 3 3 fffe fffd ffff 0 3 1 ffff 1 0 0 0 1 ffff 2 ffff 0 0 ffff 1 0 0 0 0 0 0 0 ffff 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1a4 a8 ff51 ff5e 12d 0 ffd8 9 ffd0 51 ffd4 ffd4 46 ffc4 1e 0 10 2d 2a ffe4 ffd3 ffe2 0 45 12 ffe7 24 0 0 0 23 ffe0 46 ffde 0 0 ffc7 30 0 0 0 0 0 0 0 ffbc 0 36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1a4 a8 0 ffd8 1e 0 0 0 ff51 12d 9 ffc4 10 24 0 0 ff5e ffd0 46 2d ffe7 23 0 0 51 ffd4 2a 12 ffe0 0 0 0 ffd4 ffe4 45 46 0 ffbc 0 0 ffd3 0 ffde 0 0 0 0 0 ffe2 0 30 36 0 0 0 0 0 ffc7 0 0 0 0 0 0 
[  idct] f3 c5 90 62 48 4e 55 49 ec dd ff ea 6f 37 4f 4e dd c5 e0 e5 95 53 52 59 dd f3 e6 dd cf 80 54 81 d9 f5 dc d1 f0 d9 c6 f7 e4 de e0 de db e3 e9 e0 7f 98 cb e4 d8 dc e9 e2 a8 90 61 6d b8 da d4 e0 
* bloc 2
[ DC/AC] 06(4) / 02(2) 03(3) 12(5) 02(2) 01(2) 01(2) 03(3) 11(4) 11(4) 01(2) 21(5) 01(2) 01(2) 02(2) 02(2) 11(4) 01(2) 00(4) -- total 88 bits
[  bloc] 59 fffe 5 0 3 fffe ffff ffff fffc 0 1 0 ffff ffff 0 0 ffff ffff ffff fffe fffe 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 37a fff2 23 0 15 fff4 fff6 fff7 ffe0 0 b 0 fff6 fff4 0 0 fff0 fff1 fff2 ffe4 ffe2 0 ffea ffe9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 37a fff2 fff4 fff6 0 0 0 0 23 15 fff7 fff4 fff0 0 0 0 0 ffe0 fff6 fff1 0 0 0 0 0 0 fff2 0 0 0 0 0 b ffe4 ffe9 0 0 0 0 0 ffe2 ffea 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d1 e8 fd ff fb fb fa f8 fa ff ff fb f1 f0 f2 f1 f9 fa f6 ed e7 ea ed ee e8 ea ec ee f0 f2 f0 ed f5 f4 f5 f9 fa f6 ef ea f2 ed ea ec ec e9 e7 e9 dd da db e2 e5 e5 ea f3 db dc e5 f1 f5 f3 f7 ff 
* bloc 3
[ DC/AC] 04(3) / 04(4) 04(4) 03(3) 04(4) 02(2) 01(2) 01(2) 03(3) 11(4) 02(2) 03(3) 02(2) 33(12) 03(3) 02(2) 21(5) 02(2) 03(3) 01(2) 51(7) 01(2) 01(2) c1(10) 41(6) 00(4) -- total 152 bits
[  bloc] 4c f fff3 fffa f fffe ffff ffff 7 0 1 fffd 5 fffd 0 0 0 fffc 7 fffd 0 0 ffff 3 fffc 1 0 0 0 0 0 1 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2f8 69 ffa5 ffca 69 fff4 fff6 fff7 38 0 b ffdf 32 ffdc 0 0 0 ffc4 62 ffd6 0 0 ffea 45 ffb8 19 0 0 0 0 0 20 ffdd 22 0 0 0 0 0 0 0 0 0 0 0 0 ffce 0 0 0 0 40 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2f8 69 fff4 fff6 0 0 0 0 ffa5 69 fff7 ffdc 0 0 0 0 ffca 38 32 ffc4 19 0 0 0 0 ffdf 62 ffb8 20 0 0 0 b ffd6 45 ffdd 0 0 0 0 0 ffea 22 0 ffce 40 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] fb f6 f8 cb 7a 6e b4 ef ed fc f0 ee eb a9 77 91 e6 ed f3 f5 f9 f0 b5 6a e6 e4 ee e3 db ff fe b9 e8 f0 e0 e3 f9 e8 e0 ff ef e9 e4 ea ed e2 e4 f9 f4 e2 ed e9 d0 e9 fd d9 ef f2 e4 e6 f4 e3 d3 e6 
* component mcu
[   mcu] cc e5 dc df e0 d4 da db f3 c5 90 62 48 4e 55 49 c9 de d2 d5 de db e8 eb ec dd ff ea 6f 37 4f 4e c7 e2 dd e3 e6 d7 d4 ca dd c5 e0 e5 95 53 52 59 c3 e0 d8 d8 de dd eb ed dd f3 e6 dd cf 80 54 81 bf e7 e9 e7 e3 d8 df dc d9 f5 dc d1 f0 d9 c6 f7 b1 dd e2 e2 e2 db e3 df e4 de e0 de db e3 e9 e0 ae bf 9e 7f 75 73 81 7d 7f 98 cb e4 d8 dc e9 e2 4a 78 87 a0 be c8 c8 b3 a8 90 61 6d b8 da d4 e0 d1 e8 fd ff fb fb fa f8 fb f6 f8 cb 7a 6e b4 ef fa ff ff fb f1 f0 f2 f1 ed fc f0 ee eb a9 77 91 f9 fa f6 ed e7 ea ed ee e6 ed f3 f5 f9 f0 b5 6a e8 ea ec ee f0 f2 f0 ed e6 e4 ee e3 db ff fe b9 f5 f4 f5 f9 fa f6 ef ea e8 f0 e0 e3 f9 e8 e0 ff f2 ed ea ec ec e9 e7 e9 ef e9 e4 ea ed e2 e4 f9 dd da db e2 e5 e5 ea f3 f4 e2 ed e9 d0 e9 fd d9 db dc e5 f1 f5 f3 f7 ff ef f2 e4 e6 f4 e3 d3 e6 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 01(2) 03(4) 01(2) 01(2) 21(5) 01(2) 00(2) -- total 31 bits
[  bloc] fff9 1 5 ffff ffff 0 0 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffb3 b 37 fff1 fff3 0 0 fff0 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffb3 b 0 0 0 0 0 0 37 fff3 fff0 0 0 0 0 0 fff1 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7c 7e 80 82 81 7e 7a 77 7b 7d 7f 81 80 7e 7c 7a 79 7b 7d 7f 7f 7e 7d 7c 78 78 7a 7b 7c 7c 7c 7c 77 76 76 76 76 77 78 79 76 75 72 70 70 70 71 72 76 74 6f 6b 69 69 69 6a 77 73 6e 68 65 64 65 65 
* component mcu
[   mcu] 7c 7c 7e 7e 80 80 82 82 81 81 7e 7e 7a 7a 77 77 7c 7c 7e 7e 80 80 82 82 81 81 7e 7e 7a 7a 77 77 7b 7b 7d 7d 7f 7f 81 81 80 80 7e 7e 7c 7c 7a 7a 7b 7b 7d 7d 7f 7f 81 81 80 80 7e 7e 7c 7c 7a 7a 79 79 7b 7b 7d 7d 7f 7f 7f 7f 7e 7e 7d 7d 7c 7c 79 79 7b 7b 7d 7d 7f 7f 7f 7f 7e 7e 7d 7d 7c 7c 78 78 78 78 7a 7a 7b 7b 7c 7c 7c 7c 7c 7c 7c 7c 78 78 78 78 7a 7a 7b 7b 7c 7c 7c 7c 7c 7c 7c 7c 77 77 76 76 76 76 76 76 76 76 77 77 78 78 79 79 77 77 76 76 76 76 76 76 76 76 77 77 78 78 79 79 76 76 75 75 72 72 70 70 70 70 70 70 71 71 72 72 76 76 75 75 72 72 70 70 70 70 70 70 71 71 72 72 76 76 74 74 6f 6f 6b 6b 69 69 69 69 69 69 6a 6a 76 76 74 74 6f 6f 6b 6b 69 69 69 69 69 69 6a 6a 77 77 73 73 6e 6e 68 68 65 65 64 64 65 65 65 65 77 77 73 73 6e 6e 68 68 65 65 64 64 65 65 65 65 
** component Cr
* bloc 0
[ DC/AC] 03(3) / 02(3) 03(4) 01(2) 02(3) 02(3) 11(4) 02(3) 21(5) 00(2) -- total 49 bits
[  bloc] fffd 2 fffb 1 2 fffe 0 ffff 2 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffdf 16 ffc9 f 1a ffe2 0 fff0 20 0 0 29 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffdf 16 ffe2 0 0 0 0 0 ffc9 1a fff0 0 0 0 0 0 f 20 0 0 0 0 0 0 0 29 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 86 87 87 82 78 6a 5b 53 77 7a 7e 7f 7b 72 69 63 69 6e 75 7b 7e 7b 77 74 6a 6f 75 7c 7f 7e 7c 7a 78 7a 7e 80 7f 7d 79 76 85 85 86 85 82 7d 79 76 87 87 88 88 86 84 81 80 83 84 86 88 8a 8a 8a 8a 
* component mcu
[   mcu] 86 86 87 87 87 87 82 82 78 78 6a 6a 5b 5b 53 53 86 86 87 87 87 87 82 82 78 78 6a 6a 5b 5b 53 53 77 77 7a 7a 7e 7e 7f 7f 7b 7b 72 72 69 69 63 63 77 77 7a 7a 7e 7e 7f 7f 7b 7b 72 72 69 69 63 63 69 69 6e 6e 75 75 7b 7b 7e 7e 7b 7b 77 77 74 74 69 69 6e 6e 75 75 7b 7b 7e 7e 7b 7b 77 77 74 74 6a 6a 6f 6f 75 75 7c 7c 7f 7f 7e 7e 7c 7c 7a 7a 6a 6a 6f 6f 75 75 7c 7c 7f 7f 7e 7e 7c 7c 7a 7a 78 78 7a 7a 7e 7e 80 80 7f 7f 7d 7d 79 79 76 76 78 78 7a 7a 7e 7e 80 80 7f 7f 7d 7d 79 79 76 76 85 85 85 85 86 86 85 85 82 82 7d 7d 79 79 76 76 85 85 85 85 86 86 85 85 82 82 7d 7d 79 79 76 76 87 87 87 87 88 88 88 88 86 86 84 84 81 81 80 80 87 87 87 87 88 88 88 88 86 86 84 84 81 81 80 80 83 83 84 84 86 86 88 88 8a 8a 8a 8a 8a 8a 8a 8a 83 83 84 84 86 86 88 88 8a 8a 8a 8a 8a 8a 8a 8a 

**************************************************************
*** mcu 157
** component Y
* bloc 0
[ DC/AC] 02(3) / 03(3) 04(4) 03(3) 04(4) 04(4) 03(3) 04(4) 03(3) 02(2) 12(5) 03(3) 02(2) 02(2) 13(7) 02(2) 01(2) 11(4) 11(4) 01(2) 01(2) 01(2) 11(4) 11(4) 31(6) 00(4) -- total 143 bits
[  bloc] 4a 5 fff5 fffb 9 fff6 4 fff6 6 fffe 0 2 fff9 3 fffd 0 fffc 3 ffff 0 1 0 ffff 1 1 ffff 0 ffff 0 ffff 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2e4 23 ffb3 ffd3 3f ffc4 28 ffa6 30 ffee 0 16 ffba 24 ffd3 0 ffc0 2d fff2 0 f 0 ffea 17 12 ffe7 0 ffe0 0 ffdb 0 0 0 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2e4 23 ffc4 28 ffd3 0 ffe0 0 ffb3 3f ffa6 24 ffc0 0 ffdb 0 ffd3 30 ffba 2d ffe7 0 0 0 ffee 16 fff2 12 0 0 0 0 0 0 17 0 0 0 0 0 f ffea 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] bf ef d4 d5 e9 e9 c2 4a b5 eb e1 e8 f1 e5 c3 60 c6 ec e1 e3 e5 e3 e7 b8 df ee db d8 d7 de fc f8 e4 e8 df e1 df da e7 e9 e6 e0 de e5 e8 e3 e2 e4 ec de dc e0 e7 ed eb f1 e8 de e2 e3 e9 eb df e0 
* bloc 1
[ DC/AC] 05(3) / 05(5) 05(5) 03(3) 14(9) 03(3) 03(3) 05(5) 02(2) 03(3) 04(4) 05(5) 03(3) 02(2) 01(2) 11(4) 02(2) 12(5) 11(4) 03(3) 04(4) 21(5) 11(4) 01(2) 01(2) 01(2) 01(2) 01(2) 01(2) 22(8) 02(2) 11(4) 31(6) 11(4) 21(5) 01(2) 61(7) 00(4) -- total 226 bits
[  bloc] 35 ffe4 ffe4 fffc 0 fff4 4 fffa fff0 3 5 fff6 ffeb 4 2 1 0 1 3 0 2 0 1 5 9 0 0 ffff 0 ffff 1 1 ffff 1 1 ffff 0 0 fffe fffe 0 ffff 0 0 0 ffff 0 ffff 0 0 1 1 0 0 0 0 0 0 ffff 0 0 0 0 0 
[iquant] 212 ff3c ff3c ffdc 0 ffb8 28 ffca ff80 1b 37 ff92 ff2e 30 1e 19 0 f 2a 0 1e 0 16 73 a2 0 0 ffe0 0 ffdb 23 20 ffdd 22 28 ffd3 0 0 ffb0 ffac 0 ffd5 0 0 0 ffbc 0 ffca 0 0 40 40 0 0 0 0 0 0 ffc2 0 0 0 0 0 
[   izz] 212 ff3c ffb8 28 1e 19 ffe0 0 ff3c 0 ffca 30 0 0 ffdb 0 ffdc ff80 ff2e f 0 23 ffd5 0 1b ff92 2a a2 20 0 0 0 37 0 73 ffdd ffac ffbc 0 0 1e 16 22 ffb0 0 40 0 0 0 28 0 ffca 40 0 0 0 ffd3 0 0 0 0 ffc2 0 0 
[  idct] 4b 5c 51 bb f5 e9 fb a9 4a 47 58 cd ff f1 d0 59 87 99 c0 eb b6 64 78 a5 ec f6 f8 b0 70 a3 ef ff e8 f0 85 4d cd ff d9 ff ff 7b 89 ec ff f5 fb fb 9b 7e bd ff f2 fc ff e2 68 c8 fc ff fa e6 f3 f8 
* bloc 2
[ DC/AC] 03(3) / 02(2) 03(3) 03(3) 04(4) 04(4) 03(3) 04(4) 02(2) 11(4) 02(2) 04(4) 03(3) 04(4) 01(2) 04(4) 03(3) 12(5) 01(2) 11(4) 11(4) 12(5) 11(4) 13(7) 01(2) 01(2) 61(7) 01(2) 02(2) 01(2) 01(2) 01(2) 01(2) 72(12) 01(2) 00(4) -- total 200 bits
[  bloc] 39 3 7 4 f fff1 fffc fff5 2 0 ffff fffd 9 7 8 1 fff5 7 0 fffd 1 0 ffff 0 ffff 0 fffe 0 1 0 4 1 ffff 0 0 0 0 0 0 ffff 1 fffe ffff 1 1 ffff 0 0 0 0 0 0 0 2 ffff 0 0 0 0 0 0 0 0 0 
[iquant] 23a 15 31 24 69 ffa6 ffd8 ff9d 10 0 fff5 ffdf 5a 54 78 19 ff50 69 0 ffd6 f 0 ffea 0 ffee 0 ffb8 0 26 0 8c 20 ffdd 0 0 0 0 0 0 ffd6 36 ffaa ffde 23 32 ffbc 0 0 0 0 0 0 0 4c ffd0 0 0 0 0 0 0 0 0 0 
[   izz] 23a 15 ffa6 ffd8 78 19 0 26 31 69 ff9d 54 ff50 ffb8 0 ffde 24 10 5a 69 0 8c ffaa 23 0 ffdf 0 ffee 20 36 32 4c fff5 ffd6 0 ffdd ffd6 ffbc 0 ffd0 f ffea 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e4 d5 e1 d1 e6 e8 f9 7d f3 e2 dc e2 eb d2 c9 63 b9 f6 d8 ec f0 da 90 8f 66 ea e0 e2 ea de 65 e0 7b 9d ef de e7 ad 6b fc dd 4d e3 ee ee 77 b1 f7 ff 57 ae f8 df 6b ec f7 f1 9b 79 f1 bb 75 ef f8 
* bloc 3
[ DC/AC] 05(3) / 04(4) 01(2) 01(2) 04(4) 04(4) 02(2) 03(3) 03(3) 12(5) 02(2) 02(2) 01(2) 11(4) 02(2) 11(4) 01(2) 01(2) 31(6) 02(2) f1(16) 01(2) 00(4) -- total 127 bits
[  bloc] 56 d 1 ffff fff8 fff6 fffe fffc fffc 0 fffe fffd fffd ffff 0 ffff fffe 0 ffff ffff ffff 0 0 0 ffff fffe 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 35c 5b 7 fff7 ffc8 ffc4 ffec ffdc ffe0 0 ffea ffdf ffe2 fff4 0 ffe7 ffe0 0 fff2 fff2 fff1 0 0 0 ffee ffce 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ffd5 ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 35c 5b ffc4 ffec 0 ffe7 0 0 7 ffc8 ffdc fff4 ffe0 0 0 ffde fff7 ffe0 ffe2 0 ffce 0 ffd5 0 0 ffdf fff2 ffee 0 0 0 0 ffea fff2 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] a0 f2 f1 ff f1 fd f4 d5 d2 ff ff ff f6 fc e8 d8 fa ff fe fc f1 ee ce d7 ff ef f8 f2 eb e0 be de ff ed fe f7 f4 dd c4 ea ff f7 ff f9 fa d9 cd e3 fa ff fd ef f8 d2 d4 cd f8 ff f5 e6 f6 d1 dc c0 
* component mcu
[   mcu] bf ef d4 d5 e9 e9 c2 4a 4b 5c 51 bb f5 e9 fb a9 b5 eb e1 e8 f1 e5 c3 60 4a 47 58 cd ff f1 d0 59 c6 ec e1 e3 e5 e3 e7 b8 87 99 c0 eb b6 64 78 a5 df ee db d8 d7 de fc f8 ec f6 f8 b0 70 a3 ef ff e4 e8 df e1 df da e7 e9 e8 f0 85 4d cd ff d9 ff e6 e0 de e5 e8 e3 e2 e4 ff 7b 89 ec ff f5 fb fb ec de dc e0 e7 ed eb f1 9b 7e bd ff f2 fc ff e2 e8 de e2 e3 e9 eb df e0 68 c8 fc ff fa e6 f3 f8 e4 d5 e1 d1 e6 e8 f9 7d a0 f2 f1 ff f1 fd f4 d5 f3 e2 dc e2 eb d2 c9 63 d2 ff ff ff f6 fc e8 d8 b9 f6 d8 ec f0 da 90 8f fa ff fe fc f1 ee ce d7 66 ea e0 e2 ea de 65 e0 ff ef f8 f2 eb e0 be de 7b 9d ef de e7 ad 6b fc ff ed fe f7 f4 dd c4 ea dd 4d e3 ee ee 77 b1 f7 ff f7 ff f9 fa d9 cd e3 ff 57 ae f8 df 6b ec f7 fa ff fd ef f8 d2 d4 cd f1 9b 79 f1 bb 75 ef f8 f8 ff f5 e6 f6 d1 dc c0 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 02(3) 01(2) 11(4) 01(2) 11(4) 00(2) -- total 29 bits
[  bloc] fffd 2 1 0 ffff ffff 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffdf 16 b 0 fff3 fff1 0 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffdf 16 fff1 0 0 0 0 0 b fff3 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 7f 7e 7d 7c 7d 7e 7e 7f 7f 7e 7d 7d 7d 7d 7d 7f 7f 7e 7e 7d 7c 7b 7a 7e 7e 7f 7f 7d 7b 79 77 7d 7e 7f 80 7e 7a 76 74 7c 7e 80 80 7e 79 74 71 7b 7d 80 81 7f 79 72 6e 7b 7d 80 81 7f 79 72 6d 
* component mcu
[   mcu] 80 80 7f 7f 7e 7e 7d 7d 7c 7c 7d 7d 7e 7e 7e 7e 80 80 7f 7f 7e 7e 7d 7d 7c 7c 7d 7d 7e 7e 7e 7e 7f 7f 7f 7f 7e 7e 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7f 7f 7f 7f 7e 7e 7d 7d 7d 7d 7d 7d 7d 7d 7d 7d 7f 7f 7f 7f 7e 7e 7e 7e 7d 7d 7c 7c 7b 7b 7a 7a 7f 7f 7f 7f 7e 7e 7e 7e 7d 7d 7c 7c 7b 7b 7a 7a 7e 7e 7e 7e 7f 7f 7f 7f 7d 7d 7b 7b 79 79 77 77 7e 7e 7e 7e 7f 7f 7f 7f 7d 7d 7b 7b 79 79 77 77 7d 7d 7e 7e 7f 7f 80 80 7e 7e 7a 7a 76 76 74 74 7d 7d 7e 7e 7f 7f 80 80 7e 7e 7a 7a 76 76 74 74 7c 7c 7e 7e 80 80 80 80 7e 7e 79 79 74 74 71 71 7c 7c 7e 7e 80 80 80 80 7e 7e 79 79 74 74 71 71 7b 7b 7d 7d 80 80 81 81 7f 7f 79 79 72 72 6e 6e 7b 7b 7d 7d 80 80 81 81 7f 7f 79 79 72 72 6e 6e 7b 7b 7d 7d 80 80 81 81 7f 7f 79 79 72 72 6d 6d 7b 7b 7d 7d 80 80 81 81 7f 7f 79 79 72 72 6d 6d 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 01(2) 02(3) 02(3) 02(3) 02(3) 01(2) 01(2) 00(2) -- total 34 bits
[  bloc] fffc ffff fffe fffe 3 2 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffd4 fff5 ffea ffe2 27 1e ffe3 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffd4 fff5 1e ffe3 0 0 0 0 ffea 27 10 0 0 0 0 0 ffe2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7d 7d 77 6e 65 65 6e 77 7f 7f 7a 71 69 69 72 7b 80 81 7e 77 70 71 79 82 80 82 81 7c 76 77 80 89 7c 80 81 7e 7a 7c 84 8c 76 7b 7e 7d 7a 7d 85 8d 6f 75 7a 7b 79 7c 84 8c 6b 71 77 79 78 7a 83 8a 
* component mcu
[   mcu] 7d 7d 7d 7d 77 77 6e 6e 65 65 65 65 6e 6e 77 77 7d 7d 7d 7d 77 77 6e 6e 65 65 65 65 6e 6e 77 77 7f 7f 7f 7f 7a 7a 71 71 69 69 69 69 72 72 7b 7b 7f 7f 7f 7f 7a 7a 71 71 69 69 69 69 72 72 7b 7b 80 80 81 81 7e 7e 77 77 70 70 71 71 79 79 82 82 80 80 81 81 7e 7e 77 77 70 70 71 71 79 79 82 82 80 80 82 82 81 81 7c 7c 76 76 77 77 80 80 89 89 80 80 82 82 81 81 7c 7c 76 76 77 77 80 80 89 89 7c 7c 80 80 81 81 7e 7e 7a 7a 7c 7c 84 84 8c 8c 7c 7c 80 80 81 81 7e 7e 7a 7a 7c 7c 84 84 8c 8c 76 76 7b 7b 7e 7e 7d 7d 7a 7a 7d 7d 85 85 8d 8d 76 76 7b 7b 7e 7e 7d 7d 7a 7a 7d 7d 85 85 8d 8d 6f 6f 75 75 7a 7a 7b 7b 79 79 7c 7c 84 84 8c 8c 6f 6f 75 75 7a 7a 7b 7b 79 79 7c 7c 84 84 8c 8c 6b 6b 71 71 77 77 79 79 78 78 7a 7a 83 83 8a 8a 6b 6b 71 71 77 77 79 79 78 78 7a 7a 83 83 8a 8a 

**************************************************************
*** mcu 158
** component Y
* bloc 0
[ DC/AC] 05(3) / 03(3) 06(7) 05(5) 04(4) 34(16) 04(4) 03(3) 02(2) 02(2) 01(2) 01(2) 11(4) 12(5) 02(2) 02(2) 02(2) 01(2) 02(2) 92(16) 11(4) 11(4) 00(4) -- total 156 bits
[  bloc] 43 fff9 ffd8 ffe2 fff7 0 0 0 fff8 fff1 fffc fffd 2 ffff ffff 0 ffff 0 3 fffd 3 2 ffff 2 0 0 0 0 0 0 0 0 0 2 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 29e ffcf fee8 fef2 ffc1 0 0 0 ffc0 ff79 ffd4 ffdf 14 fff4 fff1 0 fff0 0 2a ffd6 2d 3c ffea 2e 0 0 0 0 0 0 0 0 0 44 0 2d 0 30 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 29e ffcf 0 0 fff1 0 0 0 fee8 ffc1 0 fff4 fff0 0 0 0 fef2 ffc0 14 0 0 0 0 0 ff79 ffdf 2a 0 0 0 0 0 ffd4 ffd6 2e 0 0 0 0 0 2d ffea 44 0 0 0 0 0 3c 0 30 0 0 0 0 0 2d 0 0 0 0 0 0 0 
[  idct] 4a 4c 42 39 4c 7b a8 be 58 78 99 a8 ab a3 8e 76 f2 fe ff fd fa fc f8 ef f8 fa f7 ef f0 fa ff ff ec f3 f9 fb fb f8 f0 e8 ff fa f1 ea e9 ec ef f1 f1 ec ea eb ef f0 ef ef e2 de de e4 e9 ea e9 e8 
* bloc 1
[ DC/AC] 02(3) / 03(3) 03(3) 02(2) 04(4) 03(3) 03(3) 04(4) 05(5) 01(2) 02(2) 04(4) 05(5) 03(3) 02(2) 12(5) 03(3) 02(2) 04(4) 02(2) 01(2) 02(2) 02(2) 03(3) 02(2) 01(2) 31(6) 02(2) 02(2) 01(2) 01(2) 31(6) 01(2) 01(2) 41(6) 02(2) 31(6) 11(4) 21(5) 01(2) 31(6) 11(4) 00(4) -- total 229 bits
[  bloc] 40 6 fffb fffe fff7 7 fffc fff7 10 ffff fffe d fff0 6 2 0 fffd fffb 3 8 fffd ffff 2 3 fffa 3 1 0 0 0 ffff fffe 2 1 1 0 0 0 1 ffff 1 0 0 0 0 ffff 2 0 0 0 1 0 1 0 0 ffff 1 0 0 0 1 0 1 0 
[iquant] 280 2a ffdd ffee ffc1 2a ffd8 ffaf 80 fff7 ffea 8f ff60 48 1e 0 ffd0 ffb5 2a 70 ffd3 ffe2 2c 45 ff94 4b 24 0 0 0 ffdd ffc0 46 22 28 0 0 0 28 ffd6 36 0 0 0 0 ffbc 64 0 0 0 40 0 40 0 0 ffba 4b 0 0 0 39 0 40 0 
[   izz] 280 2a 2a ffd8 1e 0 0 0 ffdd ffc1 ffaf 48 ffd0 24 0 0 ffee 80 ff60 ffb5 4b ffdd 0 0 fff7 8f 2a ff94 ffc0 36 0 0 ffea 70 45 46 ffd6 ffbc 40 0 ffd3 2c 22 28 64 0 ffba 39 ffe2 28 0 0 40 4b 0 0 0 0 0 0 0 0 40 0 
[  idct] fb e2 ff ec c4 83 6e 64 60 ca e8 ff e8 ff ef d4 c7 63 83 e5 f5 e8 ff ef ff e0 6f 69 db d9 ff e9 f9 ff ff 78 62 ff dc fc f1 e6 f5 ff 7d 69 f4 e5 de ed de ee ee 6c b0 fb f1 f1 e8 ea f3 bc 60 df 
* bloc 2
[ DC/AC] 06(4) / 06(7) 06(7) 03(3) 04(4) 06(7) 14(9) 04(4) 13(7) 14(9) 04(4) 03(3) 01(2) 02(2) 03(3) 11(4) 02(2) 01(2) 01(2) 01(2) 03(3) 01(2) 42(10) 01(2) 11(4) 41(6) 11(4) 31(6) 21(5) 41(6) 00(4) -- total 217 bits
[  bloc] 19 ffd8 39 7 a 21 0 fff4 f 0 fffc 0 fff6 9 4 1 fffe fffa 0 ffff fffe ffff ffff 1 fffc 1 0 0 0 0 fffe ffff 0 1 0 0 0 0 1 0 1 0 0 0 ffff 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fa fee8 18f 3f 46 c6 0 ff94 78 0 ffd4 0 ff9c 6c 3c 19 ffe0 ffa6 0 fff2 ffe2 ffe2 ffea 17 ffb8 19 0 0 0 0 ffba ffe0 0 22 0 0 0 0 28 0 36 0 0 0 ffce 0 0 36 0 0 0 0 40 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fa fee8 c6 0 3c 19 0 0 18f 46 ff94 6c ffe0 0 0 0 3f 78 ff9c ffa6 19 ffba 0 0 0 0 0 ffb8 ffe0 36 ffce 0 ffd4 fff2 17 0 0 0 40 0 ffe2 ffea 22 28 0 0 0 0 ffe2 0 0 36 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d8 d8 df e7 ee ed e8 ea d1 e6 df fb ff e8 f4 fd e0 91 5d 86 db ff f5 e7 bb 45 3d 44 79 df f5 ff 7f 3f 55 5c 44 92 f5 ff 62 4f 34 5f 41 5b e9 e1 51 5b 46 5a 46 3b a9 fb 53 41 56 42 53 49 47 ee 
* bloc 3
[ DC/AC] 06(4) / 04(4) 04(4) 02(2) 04(4) 03(3) 03(3) 04(4) 03(3) 01(2) 11(4) 03(3) 03(3) 02(2) 01(2) 02(2) 01(2) 01(2) 11(4) 51(7) 31(6) 01(2) 81(9) 01(2) 21(5) 81(9) 00(4) -- total 157 bits
[  bloc] 51 b fff5 fffe b fffa 5 fff5 6 ffff 0 1 fffc 6 fffe 1 fffe 1 1 0 1 0 0 0 0 0 1 0 0 0 ffff 1 0 0 0 0 0 0 0 0 ffff 1 0 0 1 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 
[iquant] 32a 4d ffb3 ffee 4d ffdc 32 ff9d 30 fff7 0 b ffd8 48 ffe2 19 ffe0 f e 0 f 0 0 0 0 0 24 0 0 0 ffdd 20 0 0 0 0 0 0 0 0 ffca 2b 0 0 32 0 0 0 0 0 0 0 0 ffda 0 0 0 0 0 0 0 0 0 0 
[   izz] 32a 4d ffdc 32 ffe2 19 0 0 ffb3 4d ff9d 48 ffe0 24 0 0 ffee 30 ffd8 f 0 ffdd 2b 0 fff7 b e 0 20 ffca 32 ffda 0 0 0 0 0 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f7 e3 ef e6 f0 ff 8e 75 ed dd eb e9 e9 f0 c7 74 ec e1 eb f3 e7 e1 ff 8d f0 e9 e5 f4 e2 e0 ff bd f3 ed db e7 da e6 ee ed f9 f6 e2 e2 de f0 d4 ff fa fb f4 e4 ea ef e1 ff f2 f6 fd e2 ed e2 f4 f2 
* component mcu
[   mcu] 4a 4c 42 39 4c 7b a8 be fb e2 ff ec c4 83 6e 64 58 78 99 a8 ab a3 8e 76 60 ca e8 ff e8 ff ef d4 f2 fe ff fd fa fc f8 ef c7 63 83 e5 f5 e8 ff ef f8 fa f7 ef f0 fa ff ff ff e0 6f 69 db d9 ff e9 ec f3 f9 fb fb f8 f0 e8 f9 ff ff 78 62 ff dc fc ff fa f1 ea e9 ec ef f1 f1 e6 f5 ff 7d 69 f4 e5 f1 ec ea eb ef f0 ef ef de ed de ee ee 6c b0 fb e2 de de e4 e9 ea e9 e8 f1 f1 e8 ea f3 bc 60 df d8 d8 df e7 ee ed e8 ea f7 e3 ef e6 f0 ff 8e 75 d1 e6 df fb ff e8 f4 fd ed dd eb e9 e9 f0 c7 74 e0 91 5d 86 db ff f5 e7 ec e1 eb f3 e7 e1 ff 8d bb 45 3d 44 79 df f5 ff f0 e9 e5 f4 e2 e0 ff bd 7f 3f 55 5c 44 92 f5 ff f3 ed db e7 da e6 ee ed 62 4f 34 5f 41 5b e9 e1 f9 f6 e2 e2 de f0 d4 ff 51 5b 46 5a 46 3b a9 fb fa fb f4 e4 ea ef e1 ff 53 41 56 42 53 49 47 ee f2 f6 fd e2 ed e2 f4 f2 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 12(6) 02(3) 02(3) 01(2) 21(5) 00(2) -- total 35 bits
[  bloc] fff8 0 2 2 fffe 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffa8 0 16 1e ffe6 f 0 0 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffa8 0 f 0 0 0 0 0 16 ffe6 0 0 0 0 0 0 1e 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7e 7d 7b 7b 7c 7e 81 83 79 78 77 77 79 7b 7e 81 73 72 71 72 74 77 7a 7d 6e 6e 6d 6d 6f 73 76 78 6f 6e 6d 6c 6d 70 72 74 75 74 71 6f 6e 6f 70 71 7d 7b 77 73 70 6f 6f 6f 82 7f 7b 76 72 6f 6f 6f 
* component mcu
[   mcu] 7e 7e 7d 7d 7b 7b 7b 7b 7c 7c 7e 7e 81 81 83 83 7e 7e 7d 7d 7b 7b 7b 7b 7c 7c 7e 7e 81 81 83 83 79 79 78 78 77 77 77 77 79 79 7b 7b 7e 7e 81 81 79 79 78 78 77 77 77 77 79 79 7b 7b 7e 7e 81 81 73 73 72 72 71 71 72 72 74 74 77 77 7a 7a 7d 7d 73 73 72 72 71 71 72 72 74 74 77 77 7a 7a 7d 7d 6e 6e 6e 6e 6d 6d 6d 6d 6f 6f 73 73 76 76 78 78 6e 6e 6e 6e 6d 6d 6d 6d 6f 6f 73 73 76 76 78 78 6f 6f 6e 6e 6d 6d 6c 6c 6d 6d 70 70 72 72 74 74 6f 6f 6e 6e 6d 6d 6c 6c 6d 6d 70 70 72 72 74 74 75 75 74 74 71 71 6f 6f 6e 6e 6f 6f 70 70 71 71 75 75 74 74 71 71 6f 6f 6e 6e 6f 6f 70 70 71 71 7d 7d 7b 7b 77 77 73 73 70 70 6f 6f 6f 6f 6f 6f 7d 7d 7b 7b 77 77 73 73 70 70 6f 6f 6f 6f 6f 6f 82 82 7f 7f 7b 7b 76 76 72 72 6f 6f 6f 6f 6f 6f 82 82 7f 7f 7b 7b 76 76 72 72 6f 6f 6f 6f 6f 6f 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 03(4) 01(2) 03(4) 03(4) 02(3) 01(2) 01(2) 03(4) 01(2) 00(2) -- total 51 bits
[  bloc] fffa fffb 1 fffc 5 fffd 1 1 fffc ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffbe ffc9 b ffc4 41 ffd3 1d 10 ffc0 ffe3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffbe ffc9 ffd3 1d 0 0 0 0 b 41 10 0 0 0 0 0 ffc4 ffc0 0 0 0 0 0 0 ffe3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 64 62 63 6b 74 77 72 6c 74 72 72 77 7e 7e 77 70 86 83 82 85 89 86 7c 73 8b 88 87 8a 8d 88 7c 72 7c 7c 7e 84 89 86 7a 70 64 66 6e 7a 84 86 7d 74 4e 53 60 73 84 8b 86 7f 42 49 59 71 86 90 8e 89 
* component mcu
[   mcu] 64 64 62 62 63 63 6b 6b 74 74 77 77 72 72 6c 6c 64 64 62 62 63 63 6b 6b 74 74 77 77 72 72 6c 6c 74 74 72 72 72 72 77 77 7e 7e 7e 7e 77 77 70 70 74 74 72 72 72 72 77 77 7e 7e 7e 7e 77 77 70 70 86 86 83 83 82 82 85 85 89 89 86 86 7c 7c 73 73 86 86 83 83 82 82 85 85 89 89 86 86 7c 7c 73 73 8b 8b 88 88 87 87 8a 8a 8d 8d 88 88 7c 7c 72 72 8b 8b 88 88 87 87 8a 8a 8d 8d 88 88 7c 7c 72 72 7c 7c 7c 7c 7e 7e 84 84 89 89 86 86 7a 7a 70 70 7c 7c 7c 7c 7e 7e 84 84 89 89 86 86 7a 7a 70 70 64 64 66 66 6e 6e 7a 7a 84 84 86 86 7d 7d 74 74 64 64 66 66 6e 6e 7a 7a 84 84 86 86 7d 7d 74 74 4e 4e 53 53 60 60 73 73 84 84 8b 8b 86 86 7f 7f 4e 4e 53 53 60 60 73 73 84 84 8b 8b 86 86 7f 7f 42 42 49 49 59 59 71 71 86 86 90 90 8e 8e 89 89 42 42 49 49 59 59 71 71 86 86 90 90 8e 8e 89 89 

**************************************************************
*** mcu 159
** component Y
* bloc 0
[ DC/AC] 04(3) / 04(4) 12(5) 05(5) 04(4) 01(2) 03(3) 05(5) 03(3) 03(3) 03(3) 03(3) 03(3) 02(2) 01(2) 03(3) 03(3) 02(2) 02(2) 02(2) 01(2) 01(2) 01(2) 01(2) 02(2) 01(2) 42(10) 01(2) 01(2) 41(6) 11(4) 01(2) 11(4) 01(2) 81(9) 00(4) -- total 194 bits
[  bloc] 48 a 0 fffe ffef fff4 ffff fffa ffee fffb fffb fffa 5 6 3 ffff fffb fff9 fffe fffe fffd ffff ffff ffff ffff 2 1 0 0 0 0 2 1 ffff 0 0 0 0 1 0 ffff ffff 0 1 1 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 
[iquant] 2d0 46 0 ffee ff89 ffb8 fff6 ffca ff70 ffd3 ffc9 ffbe 32 48 2d ffe7 ffb0 ff97 ffe4 ffe4 ffd3 ffe2 ffea ffe9 ffee 32 24 0 0 0 0 40 23 ffde 0 0 0 0 28 0 ffca ffd5 0 23 32 0 0 0 0 0 0 0 0 ffda 0 0 0 0 0 0 0 0 0 0 
[   izz] 2d0 46 ffb8 fff6 2d ffe7 0 0 0 ff89 ffca 48 ffb0 24 0 0 ffee ff70 32 ff97 32 0 ffd5 23 ffd3 ffbe ffe4 ffee 40 ffca 32 ffda ffc9 ffe4 ffe9 23 0 0 0 0 ffd3 ffea ffde 28 0 0 0 0 ffe2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 67 79 9d d3 fb ee e3 fc cf e6 f9 f4 ed e5 ff f4 f6 fa f9 e6 e3 ed f1 8c f9 e7 dc df f2 ff bc 5f fd f0 e7 f1 ed f1 87 a8 ed e9 e6 f8 e8 c4 73 e3 e7 e7 e4 f9 f1 a3 a2 f8 ea f2 ec ea da 6e cf ff 
* bloc 1
[ DC/AC] 04(3) / 02(2) 03(3) 03(3) 05(5) 05(5) 02(2) 03(3) 03(3) 11(4) 11(4) 02(2) 01(2) 01(2) 01(2) 01(2) 01(2) 01(2) 21(5) 01(2) 02(2) 02(2) 01(2) 01(2) 21(5) 01(2) 01(2) 01(2) 41(6) 01(2) 01(2) 01(2) 21(5) 01(2) 01(2) 00(4) -- total 161 bits
[  bloc] 54 fffd fff9 fffc ffeb ffee fffe fff9 fff9 0 1 0 ffff fffd ffff ffff ffff ffff 1 1 0 0 1 1 2 2 1 1 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 348 ffeb ffcf ffdc ff6d ff94 ffec ffc1 ffc8 0 b 0 fff6 ffdc fff1 ffe7 fff0 fff1 e e 0 0 16 17 24 32 24 20 0 0 23 20 23 22 0 0 0 0 28 2a 36 2b 0 0 32 44 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 348 ffeb ff94 ffec fff1 ffe7 20 0 ffcf ff6d ffc1 ffdc fff0 24 0 0 ffdc ffc8 fff6 fff1 32 23 2b 0 0 0 e 24 20 36 32 0 b e 17 23 2a 44 0 0 0 16 22 28 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c9 5d d5 ff e9 ff f3 f9 5a bc ff f7 f5 ff ef f2 7f ff fb e8 ff f5 e4 e7 eb ff e6 f4 ff ed ea d3 f2 f8 ff fb f1 fe ec c8 f3 fd ff e7 f7 ff c9 d6 ff fc f2 e3 ff ee b4 e3 f7 f5 ff fb f6 e2 cb df 
* bloc 2
[ DC/AC] 05(3) / 05(5) 04(4) 01(2) 05(5) 04(4) 05(5) 02(2) 02(2) 01(2) 01(2) 01(2) 03(3) 03(3) 04(4) 03(3) 03(3) 03(3) 11(4) 53(16) 01(2) 01(2) 01(2) 03(3) 01(2) a1(9) 12(5) 00(4) -- total 175 bits
[  bloc] 3f ffed a 1 13 d ffec 2 3 1 ffff 1 5 fffa fff8 5 4 4 0 ffff 0 0 0 0 0 4 ffff 1 ffff fffc 1 0 0 0 0 0 0 0 0 0 0 1 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 276 ff7b 46 9 85 4e ff38 12 18 9 fff5 b 32 ffb8 ff88 7d 40 3c 0 fff2 0 0 0 0 0 64 ffdc 20 ffda ff6c 23 0 0 0 0 0 0 0 0 0 0 2b 0 46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 276 ff7b 4e ff38 ff88 7d 20 ffda 46 85 12 ffb8 40 ffdc ff6c 0 9 18 32 3c 64 23 2b 46 9 b 0 0 0 0 0 0 fff5 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f8 e8 ec f6 b4 77 f5 ff d6 f4 f1 f9 a6 8a f7 fb 9c f8 f4 f6 8e a9 fd f6 6b eb f3 eb 79 ca ff f2 66 d2 f7 dc 71 e6 ff f1 87 aa fa ca 75 f6 ff f2 ab 75 f3 b2 7d fd fc f9 bd 4a e8 9f 82 ff fc ff 
* bloc 3
[ DC/AC] 05(3) / 04(4) 04(4) 14(9) 03(3) 01(2) 02(2) 12(5) 01(2) 02(2) 11(4) 01(2) 01(2) 01(2) 11(4) 01(2) 01(2) 61(7) 11(4) 11(4) 00(4) -- total 111 bits
[  bloc] 58 e fff8 0 9 fffc ffff fffe 0 3 1 fffd 0 ffff 1 1 1 0 1 ffff ffff 0 0 0 0 0 0 ffff 0 ffff 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 370 62 ffc8 0 3f ffe8 fff6 ffee 0 1b b ffdf 0 fff4 f 19 10 0 e fff2 fff1 0 0 0 0 0 0 ffe0 0 ffdb 0 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 370 62 ffe8 fff6 f 19 ffe0 0 ffc8 3f ffee fff4 10 0 ffdb 0 0 0 0 0 0 0 0 0 1b ffdf e 0 20 0 0 0 b fff2 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] fc fa e6 ff f2 c1 da d1 fd ff f2 ff ea c2 d3 bb f6 ff f7 fa e1 c5 cf af f5 fc f5 fb e8 d5 df c8 ff f7 f5 ff f8 e9 f3 ef ff f1 f3 ff f8 ee f4 f9 fd f1 f7 f7 ef f1 f1 ed f9 f9 ff f6 ee fd f7 e6 
* component mcu
[   mcu] 67 79 9d d3 fb ee e3 fc c9 5d d5 ff e9 ff f3 f9 cf e6 f9 f4 ed e5 ff f4 5a bc ff f7 f5 ff ef f2 f6 fa f9 e6 e3 ed f1 8c 7f ff fb e8 ff f5 e4 e7 f9 e7 dc df f2 ff bc 5f eb ff e6 f4 ff ed ea d3 fd f0 e7 f1 ed f1 87 a8 f2 f8 ff fb f1 fe ec c8 ed e9 e6 f8 e8 c4 73 e3 f3 fd ff e7 f7 ff c9 d6 e7 e7 e4 f9 f1 a3 a2 f8 ff fc f2 e3 ff ee b4 e3 ea f2 ec ea da 6e cf ff f7 f5 ff fb f6 e2 cb df f8 e8 ec f6 b4 77 f5 ff fc fa e6 ff f2 c1 da d1 d6 f4 f1 f9 a6 8a f7 fb fd ff f2 ff ea c2 d3 bb 9c f8 f4 f6 8e a9 fd f6 f6 ff f7 fa e1 c5 cf af 6b eb f3 eb 79 ca ff f2 f5 fc f5 fb e8 d5 df c8 66 d2 f7 dc 71 e6 ff f1 ff f7 f5 ff f8 e9 f3 ef 87 aa fa ca 75 f6 ff f2 ff f1 f3 ff f8 ee f4 f9 ab 75 f3 b2 7d fd fc f9 fd f1 f7 f7 ef f1 f1 ed bd 4a e8 9f 82 ff fc ff f9 f9 ff f6 ee fd f7 e6 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 02(3) 01(2) 21(5) 00(2) -- total 22 bits
[  bloc] fffc 3 1 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffd4 21 b 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffd4 21 fff1 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 81 80 7e 7a 77 74 7f 80 80 80 7d 7a 76 74 7f 7f 80 7f 7d 79 76 73 7e 7f 7f 7e 7c 79 75 73 7d 7e 7e 7e 7b 78 74 72 7d 7d 7e 7d 7b 77 74 71 7c 7d 7d 7c 7a 77 73 71 7c 7c 7d 7c 7a 76 73 70 
* component mcu
[   mcu] 80 80 80 80 81 81 80 80 7e 7e 7a 7a 77 77 74 74 80 80 80 80 81 81 80 80 7e 7e 7a 7a 77 77 74 74 7f 7f 80 80 80 80 80 80 7d 7d 7a 7a 76 76 74 74 7f 7f 80 80 80 80 80 80 7d 7d 7a 7a 76 76 74 74 7f 7f 7f 7f 80 80 7f 7f 7d 7d 79 79 76 76 73 73 7f 7f 7f 7f 80 80 7f 7f 7d 7d 79 79 76 76 73 73 7e 7e 7f 7f 7f 7f 7e 7e 7c 7c 79 79 75 75 73 73 7e 7e 7f 7f 7f 7f 7e 7e 7c 7c 79 79 75 75 73 73 7d 7d 7e 7e 7e 7e 7e 7e 7b 7b 78 78 74 74 72 72 7d 7d 7e 7e 7e 7e 7e 7e 7b 7b 78 78 74 74 72 72 7d 7d 7d 7d 7e 7e 7d 7d 7b 7b 77 77 74 74 71 71 7d 7d 7d 7d 7e 7e 7d 7d 7b 7b 77 77 74 74 71 71 7c 7c 7d 7d 7d 7d 7c 7c 7a 7a 77 77 73 73 71 71 7c 7c 7d 7d 7d 7d 7c 7c 7a 7a 77 77 73 73 71 71 7c 7c 7c 7c 7d 7d 7c 7c 7a 7a 76 76 73 73 70 70 7c 7c 7c 7c 7d 7d 7c 7c 7a 7a 76 76 73 73 70 70 
** component Cr
* bloc 0
[ DC/AC] 03(3) / 03(4) 11(4) 01(2) 01(2) 11(4) 00(2) -- total 31 bits
[  bloc] fffe fffc 0 ffff 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffea ffd4 0 fff1 d f 0 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffea ffd4 f 0 0 0 0 0 0 d 10 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7c 79 76 74 76 7b 81 85 7d 7a 77 76 78 7d 83 87 7d 7b 79 79 7b 80 85 89 7c 7b 7a 7b 7e 82 87 8a 79 79 7a 7c 80 84 87 8a 75 76 79 7c 80 83 86 88 71 73 77 7b 7f 82 85 86 6f 71 75 7a 7e 81 83 84 
* component mcu
[   mcu] 7c 7c 79 79 76 76 74 74 76 76 7b 7b 81 81 85 85 7c 7c 79 79 76 76 74 74 76 76 7b 7b 81 81 85 85 7d 7d 7a 7a 77 77 76 76 78 78 7d 7d 83 83 87 87 7d 7d 7a 7a 77 77 76 76 78 78 7d 7d 83 83 87 87 7d 7d 7b 7b 79 79 79 79 7b 7b 80 80 85 85 89 89 7d 7d 7b 7b 79 79 79 79 7b 7b 80 80 85 85 89 89 7c 7c 7b 7b 7a 7a 7b 7b 7e 7e 82 82 87 87 8a 8a 7c 7c 7b 7b 7a 7a 7b 7b 7e 7e 82 82 87 87 8a 8a 79 79 79 79 7a 7a 7c 7c 80 80 84 84 87 87 8a 8a 79 79 79 79 7a 7a 7c 7c 80 80 84 84 87 87 8a 8a 75 75 76 76 79 79 7c 7c 80 80 83 83 86 86 88 88 75 75 76 76 79 79 7c 7c 80 80 83 83 86 86 88 88 71 71 73 73 77 77 7b 7b 7f 7f 82 82 85 85 86 86 71 71 73 73 77 77 7b 7b 7f 7f 82 82 85 85 86 86 6f 6f 71 71 75 75 7a 7a 7e 7e 81 81 83 83 84 84 6f 6f 71 71 75 75 7a 7a 7e 7e 81 81 83 83 84 84 

**************************************************************
*** mcu 160
** component Y
* bloc 0
[ DC/AC] 06(4) / 05(5) 06(7) 04(4) 05(5) 06(7) 03(3) 05(5) 01(2) 03(3) 02(2) 02(2) 01(2) 01(2) 01(2) 02(2) 02(2) 03(3) 03(3) 01(2) 02(2) 11(4) 12(5) 02(2) 01(2) 31(6) 11(4) 01(2) 41(6) 01(2) 01(2) 11(4) 21(5) 00(4) -- total 195 bits
[  bloc] 30 ffe8 33 fff6 12 21 4 ffeb 1 fffb 2 fffe ffff 1 1 2 fffd fffb 7 1 3 0 1 0 3 2 ffff 0 0 0 1 0 1 ffff 0 0 0 0 ffff ffff 1 0 ffff 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1e0 ff58 165 ffa6 7e c6 28 ff43 8 ffd3 16 ffea fff6 c f 32 ffd0 ffb5 62 e 2d 0 16 0 36 32 ffdc 0 0 0 23 0 23 ffde 0 0 0 0 ffd8 ffd6 36 0 ffde 0 0 ffbc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1e0 ff58 c6 28 f 32 0 0 165 7e ff43 c ffd0 ffdc 0 ffde ffa6 8 fff6 ffb5 32 23 0 0 ffd3 ffea 62 36 0 36 0 0 16 e 0 23 ffd6 ffbc 0 0 2d 16 ffde ffd8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f4 f0 e7 f3 da f6 f0 e0 e3 cb d3 f5 d7 ea f0 e3 cd e4 ef ff f4 f7 ea eb d1 fa d2 b6 ec ff ef ec e6 ae 63 49 93 ea ff ef dc 53 3f 4c 48 93 ff fe aa 3f 57 6a 42 5a dd ff 7f 4d 44 3d 51 5a b2 f9 
* bloc 1
[ DC/AC] 05(3) / 04(4) 04(4) 14(9) 04(4) 03(3) 03(3) 11(4) 12(5) 03(3) 21(5) 02(2) 03(3) 02(2) 01(2) 31(6) 02(2) 02(2) 01(2) 21(5) 02(2) 02(2) 91(9) 01(2) 01(2) 00(4) -- total 150 bits
[  bloc] 4d f fff4 0 a fff6 5 fff9 0 1 0 fffd 4 0 0 ffff 2 fffc 3 ffff 0 0 0 1 fffd 3 ffff 0 0 1 fffe 2 0 0 0 0 0 0 0 0 0 1 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 302 69 ffac 0 46 ffc4 32 ffc1 0 9 0 ffdf 28 0 0 ffe7 20 ffc4 2a fff2 0 0 0 17 ffca 4b ffdc 0 0 25 ffba 40 0 0 0 0 0 0 0 0 0 2b ffde ffdd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 302 69 ffc4 32 0 ffe7 0 0 ffac 46 ffc1 0 20 ffdc 25 ffde 0 0 28 ffc4 4b ffba 2b ffdd 9 ffdf 2a ffca 40 0 0 0 0 fff2 17 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] eb e4 d6 f0 e5 c0 66 f9 e5 ed e4 ee f0 de 81 ab e3 f2 eb e3 f4 fa b6 6c e9 ed e7 db ef f9 eb 7a f0 e4 e3 e3 ed e3 ff b4 f4 e7 e7 ee f2 d6 f9 e0 f6 f5 ea e7 f3 e1 ea ee f8 ff e8 d5 ee f2 e4 ef 
* bloc 2
[ DC/AC] 05(3) / 04(4) 06(7) 05(5) 05(5) 04(4) 03(3) 04(4) 03(3) 03(3) 04(4) 02(2) 03(3) 03(3) 02(2) 01(2) 02(2) 02(2) 02(2) 01(2) 03(3) 01(2) 01(2) 01(2) 11(4) 01(2) 21(5) 51(7) 00(4) -- total 170 bits
[  bloc] 32 fff1 ffc1 ffe9 ffef 9 fff9 9 fffc 5 c 3 6 fffa 2 ffff 3 fffe 2 1 4 ffff ffff ffff 0 1 ffff 0 0 1 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1f4 ff97 fe47 ff31 ff89 36 ffba 51 ffe0 2d 84 21 3c ffb8 1e ffe7 30 ffe2 1c e 3c ffe2 ffea ffe9 0 19 ffdc 0 0 25 0 0 0 0 0 ffd3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1f4 ff97 36 ffba 1e ffe7 0 0 fe47 ff89 51 ffb8 30 ffdc 25 0 ff31 ffe0 3c ffe2 19 0 0 0 2d 21 1c 0 0 0 0 0 84 e ffe9 0 0 0 0 0 3c ffea 0 0 0 0 0 0 ffe2 0 0 0 0 0 0 0 ffd3 0 0 0 0 0 0 0 
[  idct] 51 4e 57 4d 4d 4a 77 fd 40 42 4c 44 48 48 6a d8 53 61 72 73 7e 80 90 d4 c8 de ee f3 fd f9 f6 ff ee fe fe fc fc f5 ee e8 f6 fd ef ed e9 e7 f2 e5 eb f2 e5 ed e9 e7 fd ee e6 f1 eb fa f1 e4 f6 e0 
* bloc 3
[ DC/AC] 06(4) / 02(2) 03(3) 12(5) 03(3) 13(7) 01(2) 01(2) 11(4) 02(2) 01(2) 01(2) 21(5) 01(2) 01(2) 00(4) -- total 80 bits
[  bloc] 56 2 5 0 2 6 0 4 1 ffff 0 ffff fffe ffff ffff 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 35c e 23 0 e 24 0 24 8 fff7 0 fff5 ffec fff4 fff1 0 0 f e e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 35c e 24 0 fff1 0 0 0 23 e 24 fff4 0 0 0 0 0 8 ffec f 0 0 0 0 fff7 fff5 e 0 0 0 0 0 0 e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ff fe f1 e3 e1 e9 f1 f3 fd fb f2 e6 e3 eb f3 f6 f9 fa f4 e8 e3 e9 f2 f7 f7 f9 f2 e5 de e4 ee f4 f0 f1 ea df db e4 ee f3 e6 e6 e3 dd e0 e9 ef f0 e3 e4 e3 e4 e9 ee ea e1 e7 e8 e9 ec f1 f0 e1 d1 
* component mcu
[   mcu] f4 f0 e7 f3 da f6 f0 e0 eb e4 d6 f0 e5 c0 66 f9 e3 cb d3 f5 d7 ea f0 e3 e5 ed e4 ee f0 de 81 ab cd e4 ef ff f4 f7 ea eb e3 f2 eb e3 f4 fa b6 6c d1 fa d2 b6 ec ff ef ec e9 ed e7 db ef f9 eb 7a e6 ae 63 49 93 ea ff ef f0 e4 e3 e3 ed e3 ff b4 dc 53 3f 4c 48 93 ff fe f4 e7 e7 ee f2 d6 f9 e0 aa 3f 57 6a 42 5a dd ff f6 f5 ea e7 f3 e1 ea ee 7f 4d 44 3d 51 5a b2 f9 f8 ff e8 d5 ee f2 e4 ef 51 4e 57 4d 4d 4a 77 fd ff fe f1 e3 e1 e9 f1 f3 40 42 4c 44 48 48 6a d8 fd fb f2 e6 e3 eb f3 f6 53 61 72 73 7e 80 90 d4 f9 fa f4 e8 e3 e9 f2 f7 c8 de ee f3 fd f9 f6 ff f7 f9 f2 e5 de e4 ee f4 ee fe fe fc fc f5 ee e8 f0 f1 ea df db e4 ee f3 f6 fd ef ed e9 e7 f2 e5 e6 e6 e3 dd e0 e9 ef f0 eb f2 e5 ed e9 e7 fd ee e3 e4 e3 e4 e9 ee ea e1 e6 f1 eb fa f1 e4 f6 e0 e7 e8 e9 ec f1 f0 e1 d1 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 02(3) 11(4) 21(5) 12(6) 31(5) 00(2) -- total 38 bits
[  bloc] fff5 3 0 ffff 0 0 ffff 0 fffe 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff87 21 0 fff1 0 0 ffe3 0 ffe0 0 0 0 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff87 21 0 ffe3 0 0 0 0 0 0 0 0 0 0 0 0 fff1 ffe0 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 70 71 6f 69 64 67 72 7c 71 74 75 70 69 68 6e 74 73 79 7d 7a 70 69 68 6a 75 7c 83 80 75 6a 64 63 75 7c 83 80 75 6a 64 63 73 79 7d 7a 70 69 68 6a 71 74 75 70 69 68 6e 74 70 71 6f 69 64 67 72 7c 
* component mcu
[   mcu] 70 70 71 71 6f 6f 69 69 64 64 67 67 72 72 7c 7c 70 70 71 71 6f 6f 69 69 64 64 67 67 72 72 7c 7c 71 71 74 74 75 75 70 70 69 69 68 68 6e 6e 74 74 71 71 74 74 75 75 70 70 69 69 68 68 6e 6e 74 74 73 73 79 79 7d 7d 7a 7a 70 70 69 69 68 68 6a 6a 73 73 79 79 7d 7d 7a 7a 70 70 69 69 68 68 6a 6a 75 75 7c 7c 83 83 80 80 75 75 6a 6a 64 64 63 63 75 75 7c 7c 83 83 80 80 75 75 6a 6a 64 64 63 63 75 75 7c 7c 83 83 80 80 75 75 6a 6a 64 64 63 63 75 75 7c 7c 83 83 80 80 75 75 6a 6a 64 64 63 63 73 73 79 79 7d 7d 7a 7a 70 70 69 69 68 68 6a 6a 73 73 79 79 7d 7d 7a 7a 70 70 69 69 68 68 6a 6a 71 71 74 74 75 75 70 70 69 69 68 68 6e 6e 74 74 71 71 74 74 75 75 70 70 69 69 68 68 6e 6e 74 74 70 70 71 71 6f 6f 69 69 64 64 67 67 72 72 7c 7c 70 70 71 71 6f 6f 69 69 64 64 67 67 72 72 7c 7c 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 03(4) 01(2) 03(4) 01(2) 02(3) 01(2) 13(8) 00(2) -- total 45 bits
[  bloc] fffc fffa ffff 4 1 fffe 1 0 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffd4 ffbe fff5 3c d ffe2 1d 0 50 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffd4 ffbe ffe2 1d 0 0 0 0 fff5 d 0 0 0 0 0 0 3c 50 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 8c 88 85 86 88 84 79 6f 7b 79 79 7f 85 85 7d 75 64 64 69 74 81 86 83 7d 53 55 5d 6d 7e 88 88 84 52 54 5d 6d 7f 89 8a 86 62 63 69 75 83 8a 88 83 79 78 79 81 89 8b 85 7e 89 86 85 89 8d 8b 82 79 
* component mcu
[   mcu] 8c 8c 88 88 85 85 86 86 88 88 84 84 79 79 6f 6f 8c 8c 88 88 85 85 86 86 88 88 84 84 79 79 6f 6f 7b 7b 79 79 79 79 7f 7f 85 85 85 85 7d 7d 75 75 7b 7b 79 79 79 79 7f 7f 85 85 85 85 7d 7d 75 75 64 64 64 64 69 69 74 74 81 81 86 86 83 83 7d 7d 64 64 64 64 69 69 74 74 81 81 86 86 83 83 7d 7d 53 53 55 55 5d 5d 6d 6d 7e 7e 88 88 88 88 84 84 53 53 55 55 5d 5d 6d 6d 7e 7e 88 88 88 88 84 84 52 52 54 54 5d 5d 6d 6d 7f 7f 89 89 8a 8a 86 86 52 52 54 54 5d 5d 6d 6d 7f 7f 89 89 8a 8a 86 86 62 62 63 63 69 69 75 75 83 83 8a 8a 88 88 83 83 62 62 63 63 69 69 75 75 83 83 8a 8a 88 88 83 83 79 79 78 78 79 79 81 81 89 89 8b 8b 85 85 7e 7e 79 79 78 78 79 79 81 81 89 89 8b 8b 85 85 7e 7e 89 89 86 86 85 85 89 89 8d 8d 8b 8b 82 82 79 79 89 89 86 86 85 85 89 89 8d 8d 8b 8b 82 82 79 79 

**************************************************************
*** mcu 161
** component Y
* bloc 0
[ DC/AC] 04(3) / 04(4) 04(4) 02(2) 04(4) 06(7) 04(4) 04(4) 01(2) 01(2) 12(5) 12(5) 03(3) 04(4) 02(2) 02(2) 02(2) 51(7) 01(2) 13(7) 02(2) 11(4) 01(2) 91(9) 00(4) -- total 157 bits
[  bloc] 47 b a fffe f ffe0 fff4 a ffff ffff 0 fffe 0 3 7 fff8 3 2 fffe 0 0 0 0 0 ffff 1 0 5 fffe 0 1 ffff 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2c6 4d 46 ffee 69 ff40 ff88 5a fff8 fff7 0 ffea 0 24 69 ff38 30 1e ffe4 0 0 0 0 0 ffee 19 0 a0 ffb4 0 23 ffe0 0 0 0 0 0 0 0 0 0 2b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2c6 4d ff40 ff88 69 ff38 a0 ffb4 46 69 5a 24 30 0 0 0 ffee fff8 0 1e 19 23 2b 0 fff7 ffea ffe4 ffee ffe0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] fb e1 ff f9 f5 eb 62 ed ff ee fb f9 fa e2 61 f2 f1 fe f7 f8 ff da 64 f7 c5 ff fd f8 ff db 6c f4 8e f1 ff f9 ff e5 75 eb 71 d5 ff f9 fc f0 76 e4 7a b7 fc f9 fa f6 70 e3 8e a5 f1 f8 f9 f7 69 e4 
* bloc 1
[ DC/AC] 05(3) / 05(5) 01(2) 02(2) 01(2) 04(4) 02(2) 01(2) 01(2) 01(2) 01(2) 01(2) 22(8) 01(2) 21(5) 01(2) 00(4) -- total 81 bits
[  bloc] 57 13 1 2 ffff fff8 fffe 1 ffff 1 1 ffff 0 0 2 ffff 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 366 85 7 12 fff9 ffd0 ffec 9 fff8 9 b fff5 0 0 1e ffe7 0 0 fff2 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 366 85 ffd0 ffec 1e ffe7 0 0 7 fff9 9 0 0 0 0 0 12 fff8 0 0 0 0 0 0 9 fff5 fff2 0 0 0 0 0 b fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f8 fe fe ff ff e8 db e5 fe ff fc fa f4 dc ce d9 ff ff f9 f4 ed d5 c7 d3 fb fd f9 f7 f1 d9 cb d6 f5 fb fb fc f7 de cd d6 f6 fc fd fe f8 dc c8 cf fa ff fd fd f6 db c9 d1 fc ff fd fc f7 de d0 da 
* bloc 2
[ DC/AC] 06(4) / 06(7) 05(5) 01(2) 04(4) 06(7) 05(5) 02(2) 11(4) 01(2) 02(2) 03(3) 04(4) 04(4) 02(2) 03(3) 03(3) 01(2) 51(7) 02(2) 02(2) 03(3) 01(2) 02(2) 11(4) 91(9) 01(2) 01(2) 91(9) 00(4) -- total 188 bits
[  bloc] 1f ffde 14 1 c ffdf 16 fffe 0 1 1 2 fffb fff8 f fffd 5 fffc 1 0 0 0 0 0 ffff fffd 2 5 ffff 2 0 ffff 0 0 0 0 0 0 0 0 0 1 ffff 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 
[iquant] 136 ff12 8c 9 54 ff3a dc ffee 0 9 b 16 ffce ffa0 e1 ffb5 50 ffc4 e 0 0 0 0 0 ffee ffb5 48 a0 ffda 4a 0 ffe0 0 0 0 0 0 0 0 0 0 2b ffde 23 0 0 0 0 0 0 0 0 0 26 0 0 0 0 0 0 0 0 0 0 
[   izz] 136 ff12 ff3a dc e1 ffb5 a0 ffda 8c 54 ffee ffa0 50 48 4a ffde 9 0 ffce ffc4 ffb5 0 2b 23 9 16 e ffee ffe0 0 0 26 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] b6 51 eb f4 f2 f6 76 d5 b9 46 ad f5 f4 f9 6c d7 bf 41 64 ee fa fc 69 d7 c1 48 3e d2 ff f7 74 d1 b0 51 3e a5 ff ed 84 bf 8c 51 4a 7f fc ec 8d aa 65 48 50 71 fb f9 8c 9e 4d 41 50 73 fe ff 8a 9c 
* bloc 3
[ DC/AC] 06(4) / 04(4) 01(2) 23(10) 02(2) 72(12) 02(2) b1(10) 00(4) -- total 71 bits
[  bloc] 59 f ffff 0 0 fffa fffe 0 0 0 0 0 0 0 3 fffe 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 37a 69 fff9 0 0 ffdc ffec 0 0 0 0 0 0 0 2d ffce 0 0 0 0 0 0 0 0 0 0 0 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 37a 69 ffdc ffec 2d ffce 20 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] fa fa fc f6 f9 e4 c8 e6 fb fa fc f6 f9 e4 c8 e6 fb fa fd f6 fa e5 c8 e6 fb fb fd f7 fa e5 c9 e7 fc fb fe f7 fb e5 c9 e7 fc fb fe f8 fb e6 ca e8 fd fc fe f8 fb e6 ca e8 fd fc ff f8 fc e6 ca e8 
* component mcu
[   mcu] fb e1 ff f9 f5 eb 62 ed f8 fe fe ff ff e8 db e5 ff ee fb f9 fa e2 61 f2 fe ff fc fa f4 dc ce d9 f1 fe f7 f8 ff da 64 f7 ff ff f9 f4 ed d5 c7 d3 c5 ff fd f8 ff db 6c f4 fb fd f9 f7 f1 d9 cb d6 8e f1 ff f9 ff e5 75 eb f5 fb fb fc f7 de cd d6 71 d5 ff f9 fc f0 76 e4 f6 fc fd fe f8 dc c8 cf 7a b7 fc f9 fa f6 70 e3 fa ff fd fd f6 db c9 d1 8e a5 f1 f8 f9 f7 69 e4 fc ff fd fc f7 de d0 da b6 51 eb f4 f2 f6 76 d5 fa fa fc f6 f9 e4 c8 e6 b9 46 ad f5 f4 f9 6c d7 fb fa fc f6 f9 e4 c8 e6 bf 41 64 ee fa fc 69 d7 fb fa fd f6 fa e5 c8 e6 c1 48 3e d2 ff f7 74 d1 fb fb fd f7 fa e5 c9 e7 b0 51 3e a5 ff ed 84 bf fc fb fe f7 fb e5 c9 e7 8c 51 4a 7f fc ec 8d aa fc fb fe f8 fb e6 ca e8 65 48 50 71 fb f9 8c 9e fd fc fe f8 fb e6 ca e8 4d 41 50 73 fe ff 8a 9c fd fc ff f8 fc e6 ca e8 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 02(3) 21(5) 02(3) 00(2) -- total 24 bits
[  bloc] fffc 2 0 0 1 fffe 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffd4 16 0 0 d ffe2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffd4 16 ffe2 0 0 0 0 0 0 d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7d 7e 80 81 7e 79 73 6f 7c 7e 80 81 7e 79 73 6f 7b 7d 80 81 7e 79 74 70 7a 7c 7f 80 7f 7a 75 71 79 7b 7e 80 7f 7b 76 72 78 7a 7e 80 7f 7b 77 74 77 79 7d 80 7f 7c 77 74 76 79 7d 80 7f 7c 78 75 
* component mcu
[   mcu] 7d 7d 7e 7e 80 80 81 81 7e 7e 79 79 73 73 6f 6f 7d 7d 7e 7e 80 80 81 81 7e 7e 79 79 73 73 6f 6f 7c 7c 7e 7e 80 80 81 81 7e 7e 79 79 73 73 6f 6f 7c 7c 7e 7e 80 80 81 81 7e 7e 79 79 73 73 6f 6f 7b 7b 7d 7d 80 80 81 81 7e 7e 79 79 74 74 70 70 7b 7b 7d 7d 80 80 81 81 7e 7e 79 79 74 74 70 70 7a 7a 7c 7c 7f 7f 80 80 7f 7f 7a 7a 75 75 71 71 7a 7a 7c 7c 7f 7f 80 80 7f 7f 7a 7a 75 75 71 71 79 79 7b 7b 7e 7e 80 80 7f 7f 7b 7b 76 76 72 72 79 79 7b 7b 7e 7e 80 80 7f 7f 7b 7b 76 76 72 72 78 78 7a 7a 7e 7e 80 80 7f 7f 7b 7b 77 77 74 74 78 78 7a 7a 7e 7e 80 80 7f 7f 7b 7b 77 77 74 74 77 77 79 79 7d 7d 80 80 7f 7f 7c 7c 77 77 74 74 77 77 79 79 7d 7d 80 80 7f 7f 7c 7c 77 77 74 74 76 76 79 79 7d 7d 80 80 7f 7f 7c 7c 78 78 75 75 76 76 79 79 7d 7d 80 80 7f 7f 7c 7c 78 78 75 75 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 03(4) 02(3) 12(6) 22(8) f0(10) 41(6) 00(2) -- total 52 bits
[  bloc] fffb fff9 3 0 3 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffc9 ffb3 21 0 27 0 0 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffc9 ffb3 0 0 0 0 0 3d 21 27 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 84 78 83 6c 83 75 8b 88 81 76 81 6c 84 76 8b 87 7b 71 7f 6c 84 76 8b 86 72 6b 7c 6c 86 77 8b 85 69 64 79 6c 87 78 8a 84 61 5e 76 6c 88 79 8a 82 5b 5a 74 6c 89 7a 8a 81 58 57 72 6c 8a 7a 8a 81 
* component mcu
[   mcu] 84 84 78 78 83 83 6c 6c 83 83 75 75 8b 8b 88 88 84 84 78 78 83 83 6c 6c 83 83 75 75 8b 8b 88 88 81 81 76 76 81 81 6c 6c 84 84 76 76 8b 8b 87 87 81 81 76 76 81 81 6c 6c 84 84 76 76 8b 8b 87 87 7b 7b 71 71 7f 7f 6c 6c 84 84 76 76 8b 8b 86 86 7b 7b 71 71 7f 7f 6c 6c 84 84 76 76 8b 8b 86 86 72 72 6b 6b 7c 7c 6c 6c 86 86 77 77 8b 8b 85 85 72 72 6b 6b 7c 7c 6c 6c 86 86 77 77 8b 8b 85 85 69 69 64 64 79 79 6c 6c 87 87 78 78 8a 8a 84 84 69 69 64 64 79 79 6c 6c 87 87 78 78 8a 8a 84 84 61 61 5e 5e 76 76 6c 6c 88 88 79 79 8a 8a 82 82 61 61 5e 5e 76 76 6c 6c 88 88 79 79 8a 8a 82 82 5b 5b 5a 5a 74 74 6c 6c 89 89 7a 7a 8a 8a 81 81 5b 5b 5a 5a 74 74 6c 6c 89 89 7a 7a 8a 8a 81 81 58 58 57 57 72 72 6c 6c 8a 8a 7a 7a 8a 8a 81 81 58 58 57 57 72 72 6c 6c 8a 8a 7a 7a 8a 8a 81 81 

**************************************************************
*** mcu 162
** component Y
* bloc 0
[ DC/AC] 05(3) / 06(7) 06(7) 04(4) 06(7) 03(3) 01(2) 03(3) 03(3) 01(2) 02(2) 03(3) 04(4) 02(2) 01(2) 11(4) 02(2) 03(3) 03(3) 01(2) 11(4) 11(4) 01(2) 51(7) 02(2) 01(2) 41(6) 00(4) -- total 167 bits
[  bloc] 3b ffdc 2a fff3 22 fffc 1 fffa fffc ffff 2 fff9 c fffd ffff 0 1 2 fff9 4 1 0 1 0 1 ffff 0 0 0 0 0 1 fffe 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 24e ff04 126 ff8b ee ffe8 a ffca ffe0 fff7 16 ffb3 78 ffdc fff1 0 10 1e ff9e 38 f 0 16 0 12 ffe7 0 0 0 0 0 20 ffba 22 0 0 0 0 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 24e ff04 ffe8 a fff1 0 0 0 126 ee ffca ffdc 10 0 0 0 ff8b ffe0 78 1e ffe7 0 0 0 fff7 ffb3 ff9e 12 20 0 0 0 16 38 0 ffba 0 0 0 0 f 16 22 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ea ec f2 f5 f1 e8 e5 e8 d4 e0 e9 eb ee f1 ef e9 f1 f4 ee e6 e9 f4 f2 e7 d4 ea ff ff f2 e6 e6 eb 62 92 d8 ff ff ea e3 f0 3e 45 6d b4 f2 ff fa eb 5c 45 35 55 a5 f0 ff f0 50 60 53 3a 57 ac f0 ff 
* bloc 1
[ DC/AC] 04(3) / 04(4) 03(3) 03(3) 03(3) 02(2) 02(2) 03(3) 03(3) 11(4) 01(2) 04(4) 04(4) 11(4) 02(2) 03(3) 01(2) 51(7) 51(7) 02(2) 01(2) 61(7) 02(2) 31(6) 91(9) 01(2) 41(6) 00(4) -- total 161 bits
[  bloc] 49 f fff9 4 4 fffe fffe 6 fff9 0 ffff ffff d fff7 0 1 3 fffa 1 0 0 0 0 0 1 0 0 0 0 0 1 fffd 1 0 0 0 0 0 0 ffff 2 0 0 0 ffff 0 0 0 0 0 0 0 0 0 ffff 1 0 0 0 0 ffff 0 0 0 
[iquant] 2da 69 ffcf 24 1c fff4 ffec 36 ffc8 0 fff5 fff5 82 ff94 0 19 30 ffa6 e 0 0 0 0 0 12 0 0 0 0 0 23 ffa0 23 0 0 0 0 0 0 ffd6 6c 0 0 0 ffce 0 0 0 0 0 0 0 0 0 ffd0 46 0 0 0 0 ffc7 0 0 0 
[   izz] 2da 69 fff4 ffec 0 19 0 0 ffcf 1c 36 ff94 30 0 0 0 24 ffc8 82 ffa6 0 23 0 0 0 fff5 e 12 ffa0 6c ffce 0 fff5 0 0 23 ffd6 0 0 ffd0 0 0 0 0 0 0 46 ffc7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ed eb f8 ea 5e aa fd fc eb e7 fa e1 d3 6c d4 ff ec db f2 ea fd a8 75 ec e4 e4 dc ef eb fd 75 a3 dc f2 d5 e6 f2 e8 e9 62 e9 e0 ee eb e1 e1 ff 86 f8 d9 f6 eb cd fc e3 d6 f3 f6 de d4 e8 ea e2 f5 
* bloc 2
[ DC/AC] 06(4) / 06(7) 05(5) 04(4) 01(2) 05(5) 03(3) 04(4) 02(2) 02(2) 01(2) 02(2) 05(5) 04(4) 05(5) 02(2) 02(2) 03(3) 02(2) 02(2) 02(2) 11(4) 01(2) 02(2) 01(2) 01(2) 02(2) 02(2) 01(2) 12(5) 01(2) 51(7) 01(2) 01(2) 01(2) 01(2) 01(2) 00(4) -- total 203 bits
[  bloc] 14 ffd9 fff0 fff5 1 ffed 6 e fffd fffe 1 fffd 10 fff4 11 fffe fffd fffb 3 fffe 2 0 ffff 1 2 ffff 1 2 fffe ffff 0 fffd 1 0 0 0 0 0 1 ffff 1 ffff 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] c8 feef ff90 ff9d 7 ff8e 3c 7e ffe8 ffee b ffdf a0 ff70 ff ffce ffd0 ffb5 2a ffe4 1e 0 ffea 17 24 ffe7 24 40 ffb4 ffdb 0 ffa0 23 0 0 0 0 0 28 ffd6 36 ffd5 22 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] c8 feef ff8e 3c ff ffce 40 ffb4 ff90 7 7e ff70 ffd0 24 ffdb 22 ff9d ffe8 a0 ffb5 ffe7 0 ffd5 23 ffee ffdf 2a 24 ffa0 36 0 0 b ffe4 17 23 ffd6 0 0 0 1e ffea 0 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 5e 55 4f 48 3c 63 d5 fa 5d 52 69 9f 7d 42 73 f6 77 4e 6a e4 e5 8b 50 e9 89 4c 61 ea ff f8 74 cb 81 48 67 dd f2 ff 87 ad 88 42 5c d9 ee ff 89 b1 95 47 44 cb ff ee 82 d4 8b 55 3f b7 f8 c4 6a ef 
* bloc 3
[ DC/AC] 07(5) / 03(3) 01(2) 01(2) 14(9) 01(2) 51(7) 11(4) 01(2) 11(4) 21(5) 00(4) -- total 71 bits
[  bloc] 59 4 ffff ffff 0 9 ffff 0 0 0 0 0 1 0 1 ffff 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 37a 1c fff9 fff7 0 36 fff6 0 0 0 0 0 a 0 f ffe7 0 f 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 37a 1c 36 fff6 f ffe7 0 0 fff9 0 0 0 0 0 0 0 fff7 0 a f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ff f9 e8 e1 e9 e7 e9 f7 f9 f6 e7 e1 e6 e3 e5 f4 f9 fa f0 e9 eb e5 e8 fa f9 fd f5 ee ee e7 ea fd f5 f9 f1 ea ea e3 e6 f9 fa fb f0 e9 eb e6 e8 fa ff fd ef e8 ed ea ec fc fe f8 e7 e1 e8 e7 e8 f7 
* component mcu
[   mcu] ea ec f2 f5 f1 e8 e5 e8 ed eb f8 ea 5e aa fd fc d4 e0 e9 eb ee f1 ef e9 eb e7 fa e1 d3 6c d4 ff f1 f4 ee e6 e9 f4 f2 e7 ec db f2 ea fd a8 75 ec d4 ea ff ff f2 e6 e6 eb e4 e4 dc ef eb fd 75 a3 62 92 d8 ff ff ea e3 f0 dc f2 d5 e6 f2 e8 e9 62 3e 45 6d b4 f2 ff fa eb e9 e0 ee eb e1 e1 ff 86 5c 45 35 55 a5 f0 ff f0 f8 d9 f6 eb cd fc e3 d6 50 60 53 3a 57 ac f0 ff f3 f6 de d4 e8 ea e2 f5 5e 55 4f 48 3c 63 d5 fa ff f9 e8 e1 e9 e7 e9 f7 5d 52 69 9f 7d 42 73 f6 f9 f6 e7 e1 e6 e3 e5 f4 77 4e 6a e4 e5 8b 50 e9 f9 fa f0 e9 eb e5 e8 fa 89 4c 61 ea ff f8 74 cb f9 fd f5 ee ee e7 ea fd 81 48 67 dd f2 ff 87 ad f5 f9 f1 ea ea e3 e6 f9 88 42 5c d9 ee ff 89 b1 fa fb f0 e9 eb e6 e8 fa 95 47 44 cb ff ee 82 d4 ff fd ef e8 ed ea ec fc 8b 55 3f b7 f8 c4 6a ef fe f8 e7 e1 e8 e7 e8 f7 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 02(3) 01(2) 12(6) 11(4) 02(3) 01(2) 00(2) -- total 37 bits
[  bloc] fff7 3 ffff 0 fffe 0 ffff 2 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff9d 21 fff5 0 ffe6 0 ffe3 20 fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff9d 21 0 ffe3 0 0 0 0 fff5 ffe6 20 0 0 0 0 0 0 fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 71 72 71 6d 68 6c 77 81 73 75 74 6f 69 6b 74 7d 76 78 78 72 6b 6a 70 77 79 7c 7c 76 6d 69 6c 71 79 7d 80 7a 70 6a 69 6c 77 7d 82 7e 74 6b 69 6a 74 7c 82 80 77 6d 6a 6a 72 7b 82 81 78 6f 6a 6a 
* component mcu
[   mcu] 71 71 72 72 71 71 6d 6d 68 68 6c 6c 77 77 81 81 71 71 72 72 71 71 6d 6d 68 68 6c 6c 77 77 81 81 73 73 75 75 74 74 6f 6f 69 69 6b 6b 74 74 7d 7d 73 73 75 75 74 74 6f 6f 69 69 6b 6b 74 74 7d 7d 76 76 78 78 78 78 72 72 6b 6b 6a 6a 70 70 77 77 76 76 78 78 78 78 72 72 6b 6b 6a 6a 70 70 77 77 79 79 7c 7c 7c 7c 76 76 6d 6d 69 69 6c 6c 71 71 79 79 7c 7c 7c 7c 76 76 6d 6d 69 69 6c 6c 71 71 79 79 7d 7d 80 80 7a 7a 70 70 6a 6a 69 69 6c 6c 79 79 7d 7d 80 80 7a 7a 70 70 6a 6a 69 69 6c 6c 77 77 7d 7d 82 82 7e 7e 74 74 6b 6b 69 69 6a 6a 77 77 7d 7d 82 82 7e 7e 74 74 6b 6b 69 69 6a 6a 74 74 7c 7c 82 82 80 80 77 77 6d 6d 6a 6a 6a 6a 74 74 7c 7c 82 82 80 80 77 77 6d 6d 6a 6a 6a 6a 72 72 7b 7b 82 82 81 81 78 78 6f 6f 6a 6a 6a 6a 72 72 7b 7b 82 82 81 81 78 78 6f 6f 6a 6a 6a 6a 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 04(5) 02(3) 02(3) 03(4) 02(3) 11(4) 02(3) 00(2) -- total 46 bits
[  bloc] fffa fff8 3 2 5 fffd 0 ffff 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffbe ffa8 21 1e 41 ffd3 0 fff0 30 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffbe ffa8 ffd3 0 0 0 0 0 21 41 fff0 0 0 0 0 0 1e 30 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 83 87 8d 90 8b 81 74 6c 77 7c 84 8a 89 82 78 72 65 6c 77 80 85 83 7e 7a 55 5d 6a 77 81 84 84 83 4e 56 64 73 7e 85 88 88 51 58 64 72 7d 85 89 8a 59 5f 69 74 7e 84 87 89 5f 64 6d 77 7f 84 86 87 
* component mcu
[   mcu] 83 83 87 87 8d 8d 90 90 8b 8b 81 81 74 74 6c 6c 83 83 87 87 8d 8d 90 90 8b 8b 81 81 74 74 6c 6c 77 77 7c 7c 84 84 8a 8a 89 89 82 82 78 78 72 72 77 77 7c 7c 84 84 8a 8a 89 89 82 82 78 78 72 72 65 65 6c 6c 77 77 80 80 85 85 83 83 7e 7e 7a 7a 65 65 6c 6c 77 77 80 80 85 85 83 83 7e 7e 7a 7a 55 55 5d 5d 6a 6a 77 77 81 81 84 84 84 84 83 83 55 55 5d 5d 6a 6a 77 77 81 81 84 84 84 84 83 83 4e 4e 56 56 64 64 73 73 7e 7e 85 85 88 88 88 88 4e 4e 56 56 64 64 73 73 7e 7e 85 85 88 88 88 88 51 51 58 58 64 64 72 72 7d 7d 85 85 89 89 8a 8a 51 51 58 58 64 64 72 72 7d 7d 85 85 89 89 8a 8a 59 59 5f 5f 69 69 74 74 7e 7e 84 84 87 87 89 89 59 59 5f 5f 69 69 74 74 7e 7e 84 84 87 87 89 89 5f 5f 64 64 6d 6d 77 77 7f 7f 84 84 86 86 87 87 5f 5f 64 64 6d 6d 77 77 7f 7f 84 84 86 86 87 87 

**************************************************************
*** mcu 163
** component Y
* bloc 0
[ DC/AC] 03(3) / 04(4) 04(4) 03(3) 04(4) 04(4) 03(3) 04(4) 02(2) 01(2) 11(4) 02(2) 03(3) 02(2) 01(2) 02(2) 01(2) 11(4) 01(2) 51(7) 01(2) 00(4) -- total 117 bits
[  bloc] 5d fff5 8 fffc d fff4 fffa 8 fffd ffff 0 1 fffd 5 fffd ffff 3 ffff 0 1 ffff 0 0 0 0 0 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 3a2 ffb3 38 ffdc 5b ffb8 ffc4 48 ffe8 fff7 0 b ffe2 3c ffd3 ffe7 30 fff1 0 e fff1 0 0 0 0 0 24 ffe0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 3a2 ffb3 ffb8 ffc4 ffd3 ffe7 ffe0 0 38 5b 48 3c 30 24 0 0 ffdc ffe8 ffe2 fff1 0 0 0 0 fff7 b 0 0 0 0 0 0 0 e 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ff f9 f3 ff f7 ea f5 e9 fe fd f7 ff ff f6 ff fa f6 ff f8 ff fe fa ff fe eb ff fd fb fb f8 ff fa d3 ff ff fc fe fb ff fc a6 f1 ff f8 fd fb ff fc 7c df fb f5 fc f9 fb fb 6d dd ff fb ff fc fc fd 
* bloc 1
[ DC/AC] 03(3) / 41(6) 00(4) -- total 17 bits
[  bloc] 63 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 3de 0 0 0 0 fffa 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 3de 0 fffa 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] fb fb fc fd fd fc fb fb fb fb fc fd fd fc fb fb fb fb fc fd fd fc fb fb fb fb fc fd fd fc fb fb fb fb fc fd fd fc fb fb fb fb fc fd fd fc fb fb fb fb fc fd fd fc fb fb fb fb fc fd fd fc fb fb 
* bloc 2
[ DC/AC] 06(4) / 06(7) 05(5) 01(2) 04(4) 04(4) 04(4) 04(4) 01(2) 01(2) 12(5) 14(9) 04(4) 02(2) 02(2) 02(2) 01(2) 62(12) 01(2) 02(2) 01(2) 01(2) 02(2) 91(9) 21(5) 91(9) 00(4) -- total 178 bits
[  bloc] 3b ffc8 14 1 e fff4 f fff7 1 1 0 2 0 fff4 a 3 fffd fffd 1 0 0 0 0 0 0 fffd 1 2 1 1 fffe 0 0 0 0 0 0 0 0 0 ffff 0 0 1 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 
[iquant] 24e fe78 8c 9 62 ffb8 96 ffaf 8 9 0 16 0 ff70 96 4b ffd0 ffd3 e 0 0 0 0 0 0 ffb5 24 40 26 25 ffba 0 0 0 0 0 0 0 0 0 ffca 0 0 23 0 0 0 0 0 0 0 0 0 ffda 0 0 0 0 0 0 0 0 0 0 
[   izz] 24e fe78 ffb8 96 96 4b 40 26 8c 62 ffaf ff70 ffd0 24 25 0 9 8 0 ffd3 ffb5 ffba 0 23 9 16 e 0 0 ffca 0 ffda 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 98 ad ff ef ff ff e4 ff a5 7c ef f7 fd fc f9 fc b9 46 c1 fd fa f7 ff f1 c8 34 89 f4 f8 fb ff f2 c9 43 5a d8 f7 ff ee fb bb 52 43 b1 fa ff e5 ff a5 4c 45 8c fe ff f4 fc 96 3c 4e 76 ff f8 ff f5 
* bloc 3
[ DC/AC] 06(4) / 01(2) 01(2) 00(4) -- total 20 bits
[  bloc] 62 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 3d4 fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 3d4 fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] fb fb fb fb fc fc fd fd fa fb fb fb fc fc fd fd fa fa fb fb fb fc fc fc fa fa fa fb fb fb fc fc f9 f9 fa fa fb fb fb fb f9 f9 f9 fa fa fb fb fb f8 f8 f9 f9 fa fa fb fb f8 f8 f9 f9 fa fa fa fb 
* component mcu
[   mcu] ff f9 f3 ff f7 ea f5 e9 fb fb fc fd fd fc fb fb fe fd f7 ff ff f6 ff fa fb fb fc fd fd fc fb fb f6 ff f8 ff fe fa ff fe fb fb fc fd fd fc fb fb eb ff fd fb fb f8 ff fa fb fb fc fd fd fc fb fb d3 ff ff fc fe fb ff fc fb fb fc fd fd fc fb fb a6 f1 ff f8 fd fb ff fc fb fb fc fd fd fc fb fb 7c df fb f5 fc f9 fb fb fb fb fc fd fd fc fb fb 6d dd ff fb ff fc fc fd fb fb fc fd fd fc fb fb 98 ad ff ef ff ff e4 ff fb fb fb fb fc fc fd fd a5 7c ef f7 fd fc f9 fc fa fb fb fb fc fc fd fd b9 46 c1 fd fa f7 ff f1 fa fa fb fb fb fc fc fc c8 34 89 f4 f8 fb ff f2 fa fa fa fb fb fb fc fc c9 43 5a d8 f7 ff ee fb f9 f9 fa fa fb fb fb fb bb 52 43 b1 fa ff e5 ff f9 f9 f9 fa fa fb fb fb a5 4c 45 8c fe ff f4 fc f8 f8 f9 f9 fa fa fb fb 96 3c 4e 76 ff f8 ff f5 f8 f8 f9 f9 fa fa fa fb 
** component Cb
* bloc 0
[ DC/AC] 04(4) / 01(2) 01(2) 11(4) 01(2) 00(2) -- total 24 bits
[  bloc] ffff ffff 1 0 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fff5 fff5 b 0 d fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fff5 fff5 fff1 0 0 0 0 0 b d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7f 81 82 83 83 81 7e 7d 7f 80 82 83 83 81 7f 7d 7d 7f 81 82 82 81 7f 7d 7b 7d 7f 81 82 81 7f 7e 79 7b 7e 80 81 81 7f 7e 77 79 7c 7f 81 81 80 7f 76 78 7b 7f 80 81 80 7f 75 77 7b 7e 80 81 80 7f 
* component mcu
[   mcu] 7f 7f 81 81 82 82 83 83 83 83 81 81 7e 7e 7d 7d 7f 7f 81 81 82 82 83 83 83 83 81 81 7e 7e 7d 7d 7f 7f 80 80 82 82 83 83 83 83 81 81 7f 7f 7d 7d 7f 7f 80 80 82 82 83 83 83 83 81 81 7f 7f 7d 7d 7d 7d 7f 7f 81 81 82 82 82 82 81 81 7f 7f 7d 7d 7d 7d 7f 7f 81 81 82 82 82 82 81 81 7f 7f 7d 7d 7b 7b 7d 7d 7f 7f 81 81 82 82 81 81 7f 7f 7e 7e 7b 7b 7d 7d 7f 7f 81 81 82 82 81 81 7f 7f 7e 7e 79 79 7b 7b 7e 7e 80 80 81 81 81 81 7f 7f 7e 7e 79 79 7b 7b 7e 7e 80 80 81 81 81 81 7f 7f 7e 7e 77 77 79 79 7c 7c 7f 7f 81 81 81 81 80 80 7f 7f 77 77 79 79 7c 7c 7f 7f 81 81 81 81 80 80 7f 7f 76 76 78 78 7b 7b 7f 7f 80 80 81 81 80 80 7f 7f 76 76 78 78 7b 7b 7f 7f 80 80 81 81 80 80 7f 7f 75 75 77 77 7b 7b 7e 7e 80 80 81 81 80 80 7f 7f 75 75 77 77 7b 7b 7e 7e 80 80 81 81 80 80 7f 7f 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 02(3) 02(3) 12(6) 02(3) 01(2) 01(2) 00(2) -- total 35 bits
[  bloc] fffd fffd 2 0 2 fffe ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffdf ffdf 16 0 1a ffe2 ffe3 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffdf ffdf ffe2 ffe3 0 0 0 0 16 1a 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7b 81 86 84 7e 7b 7e 82 79 7f 85 84 7e 7b 7e 82 75 7c 83 83 7e 7b 7e 82 70 78 81 83 7f 7c 7e 81 6a 74 7f 82 7f 7c 7e 81 65 70 7c 82 80 7d 7e 80 61 6d 7b 81 80 7d 7e 80 5f 6b 7a 81 80 7d 7e 80 
* component mcu
[   mcu] 7b 7b 81 81 86 86 84 84 7e 7e 7b 7b 7e 7e 82 82 7b 7b 81 81 86 86 84 84 7e 7e 7b 7b 7e 7e 82 82 79 79 7f 7f 85 85 84 84 7e 7e 7b 7b 7e 7e 82 82 79 79 7f 7f 85 85 84 84 7e 7e 7b 7b 7e 7e 82 82 75 75 7c 7c 83 83 83 83 7e 7e 7b 7b 7e 7e 82 82 75 75 7c 7c 83 83 83 83 7e 7e 7b 7b 7e 7e 82 82 70 70 78 78 81 81 83 83 7f 7f 7c 7c 7e 7e 81 81 70 70 78 78 81 81 83 83 7f 7f 7c 7c 7e 7e 81 81 6a 6a 74 74 7f 7f 82 82 7f 7f 7c 7c 7e 7e 81 81 6a 6a 74 74 7f 7f 82 82 7f 7f 7c 7c 7e 7e 81 81 65 65 70 70 7c 7c 82 82 80 80 7d 7d 7e 7e 80 80 65 65 70 70 7c 7c 82 82 80 80 7d 7d 7e 7e 80 80 61 61 6d 6d 7b 7b 81 81 80 80 7d 7d 7e 7e 80 80 61 61 6d 6d 7b 7b 81 81 80 80 7d 7d 7e 7e 80 80 5f 5f 6b 6b 7a 7a 81 81 80 80 7d 7d 7e 7e 80 80 5f 5f 6b 6b 7a 7a 81 81 80 80 7d 7d 7e 7e 80 80 

**************************************************************
*** mcu 164
** component Y
* bloc 0
[ DC/AC] 01(3) / 11(4) 00(4) -- total 13 bits
[  bloc] 61 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 3ca 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 3ca 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] fa fa fa fa fa fa fa fa fa fa fa fa fa fa fa fa fa fa fa fa fa fa fa fa fa fa fa fa fa fa fa fa f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 
* bloc 1
[ DC/AC] 07(5) / 07(8) 03(3) 02(2) 02(2) 05(5) 05(5) 02(2) 01(2) 01(2) 21(5) 02(2) 03(3) 02(2) 02(2) 11(4) 51(7) 11(4) 01(2) 11(4) 00(4) -- total 125 bits
[  bloc] 9 63 6 2 fffd 10 ffef fffd ffff 1 0 0 ffff 2 fffc 2 2 0 ffff 0 0 0 0 0 ffff 0 ffff 1 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 5a 2b5 2a 12 ffeb 60 ff56 ffe5 fff8 9 0 0 fff6 18 ffc4 32 20 0 fff2 0 0 0 0 0 ffee 0 ffdc 20 0 ffdb 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 5a 2b5 60 ff56 ffc4 32 20 0 2a ffeb ffe5 18 20 ffdc ffdb 0 12 fff8 fff6 0 0 0 0 0 9 0 fff2 ffee 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f2 ff ef b7 6b 38 38 3e f9 ff e8 ac 61 36 36 39 fe fc e4 9f 51 31 33 33 fd f8 eb 9b 42 2b 2f 2f f8 f5 f9 9f 37 27 2c 2e f6 f2 ff a1 2f 27 2c 2e fa ee ff 9c 28 2b 2f 2c ff ec ff 96 23 2e 31 2a 
* bloc 2
[ DC/AC] 07(5) / 00(4) -- total 16 bits
[  bloc] 62 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 3d4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 3d4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb 
* bloc 3
[ DC/AC] 07(5) / 07(8) 04(4) 01(2) 02(2) 04(4) 05(5) 03(3) 01(2) 11(4) 11(4) 01(2) 03(3) 02(2) 03(3) 71(8) 01(2) 11(4) 11(4) 00(4) -- total 124 bits
[  bloc] 9 66 fff8 1 2 e ffee 7 ffff 0 1 0 ffff 1 fffc 2 fffc 0 0 0 0 0 0 0 ffff 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 5a 2ca ffc8 9 e 54 ff4c 3f fff8 0 b 0 fff6 c ffc4 32 ffc0 0 0 0 0 0 0 0 ffee 19 0 20 0 25 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 5a 2ca 54 ff4c ffc4 32 20 0 ffc8 e 3f c ffc0 0 25 0 9 fff8 fff6 0 19 0 0 0 0 0 0 ffee 0 0 0 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] fd f8 fe 89 24 2d 28 2e fc f7 f8 85 25 2f 28 26 fd fa f6 88 2b 31 2b 21 fc ff fc 96 35 31 30 26 f7 ff ff a9 42 2a 30 2d f3 fb fc ba 50 23 2d 33 f6 f5 f5 c9 64 25 2d 36 fd f4 f1 d4 73 2b 30 3a 
* component mcu
[   mcu] fa fa fa fa fa fa fa fa f2 ff ef b7 6b 38 38 3e fa fa fa fa fa fa fa fa f9 ff e8 ac 61 36 36 39 fa fa fa fa fa fa fa fa fe fc e4 9f 51 31 33 33 fa fa fa fa fa fa fa fa fd f8 eb 9b 42 2b 2f 2f f9 f9 f9 f9 f9 f9 f9 f9 f8 f5 f9 9f 37 27 2c 2e f9 f9 f9 f9 f9 f9 f9 f9 f6 f2 ff a1 2f 27 2c 2e f8 f8 f8 f8 f8 f8 f8 f8 fa ee ff 9c 28 2b 2f 2c f8 f8 f8 f8 f8 f8 f8 f8 ff ec ff 96 23 2e 31 2a fb fb fb fb fb fb fb fb fd f8 fe 89 24 2d 28 2e fb fb fb fb fb fb fb fb fc f7 f8 85 25 2f 28 26 fb fb fb fb fb fb fb fb fd fa f6 88 2b 31 2b 21 fb fb fb fb fb fb fb fb fc ff fc 96 35 31 30 26 fb fb fb fb fb fb fb fb f7 ff ff a9 42 2a 30 2d fb fb fb fb fb fb fb fb f3 fb fc ba 50 23 2d 33 fb fb fb fb fb fb fb fb f6 f5 f5 c9 64 25 2d 36 fb fb fb fb fb fb fb fb fd f4 f1 d4 73 2b 30 3a 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 01(2) 31(5) 00(2) -- total 15 bits
[  bloc] 1 ffff 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] b fff5 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] b fff5 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 82 81 7f 7f 7f 81 84 86 82 81 7f 7f 7f 81 84 86 82 81 7f 7f 7f 81 84 86 82 81 7f 7f 7f 81 84 86 82 81 7f 7f 7f 81 84 86 82 81 7f 7f 7f 81 84 86 82 81 7f 7f 7f 81 84 86 82 81 7f 7f 7f 81 84 86 
* component mcu
[   mcu] 82 82 81 81 7f 7f 7f 7f 7f 7f 81 81 84 84 86 86 82 82 81 81 7f 7f 7f 7f 7f 7f 81 81 84 84 86 86 82 82 81 81 7f 7f 7f 7f 7f 7f 81 81 84 84 86 86 82 82 81 81 7f 7f 7f 7f 7f 7f 81 81 84 84 86 86 82 82 81 81 7f 7f 7f 7f 7f 7f 81 81 84 84 86 86 82 82 81 81 7f 7f 7f 7f 7f 7f 81 81 84 84 86 86 82 82 81 81 7f 7f 7f 7f 7f 7f 81 81 84 84 86 86 82 82 81 81 7f 7f 7f 7f 7f 7f 81 81 84 84 86 86 82 82 81 81 7f 7f 7f 7f 7f 7f 81 81 84 84 86 86 82 82 81 81 7f 7f 7f 7f 7f 7f 81 81 84 84 86 86 82 82 81 81 7f 7f 7f 7f 7f 7f 81 81 84 84 86 86 82 82 81 81 7f 7f 7f 7f 7f 7f 81 81 84 84 86 86 82 82 81 81 7f 7f 7f 7f 7f 7f 81 81 84 84 86 86 82 82 81 81 7f 7f 7f 7f 7f 7f 81 81 84 84 86 86 82 82 81 81 7f 7f 7f 7f 7f 7f 81 81 84 84 86 86 82 82 81 81 7f 7f 7f 7f 7f 7f 81 81 84 84 86 86 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 00(2) -- total 6 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 165
** component Y
* bloc 0
[ DC/AC] 07(5) / 13(7) 02(2) 01(2) 01(2) 31(6) 00(4) -- total 43 bits
[  bloc] ffc3 0 7 2 ffff ffff 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd9e 0 31 12 fff9 fffa 0 0 0 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd9e 0 fffa 0 0 0 0 0 31 fff9 0 0 0 0 0 0 12 0 0 0 0 0 0 0 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 3e 3f 40 41 42 42 42 41 39 3a 3b 3d 3d 3d 3d 3c 34 35 36 37 37 37 36 36 30 31 32 33 33 32 31 31 2f 30 31 31 31 30 2f 2f 2f 30 30 30 30 2f 2e 2d 2f 2f 2f 2f 2f 2e 2c 2c 2e 2e 2e 2e 2d 2c 2b 2a 
* bloc 1
[ DC/AC] 02(3) / 01(2) 02(2) 02(2) 01(2) 01(2) 32(9) 01(2) 01(2) 11(4) 31(6) 11(4) 01(2) 11(4) 00(4) -- total 68 bits
[  bloc] ffc0 ffff 2 fffe ffff 1 0 0 0 fffe ffff ffff 0 1 0 0 0 1 0 ffff ffff 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd80 fff9 e ffee fff9 6 0 0 0 ffee fff5 fff5 0 c 0 0 0 f 0 fff2 fff1 0 ffea 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd80 fff9 6 0 0 0 0 0 e fff9 0 c 0 0 0 0 ffee 0 0 f 0 0 0 0 ffee fff5 0 0 0 0 0 0 fff5 fff2 0 0 0 0 0 0 fff1 ffea 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 26 20 1d 23 2f 36 35 30 3f 3a 34 33 36 36 32 2e 3a 38 37 36 35 35 35 35 29 2d 30 31 30 32 37 3c 2f 32 35 33 2e 2d 31 36 2e 30 32 2f 2c 2b 2e 32 28 29 2a 2a 2a 2b 2e 30 32 30 2e 2d 2c 2c 2b 2b 
* bloc 2
[ DC/AC] 02(3) / 11(4) 01(2) 00(4) -- total 17 bits
[  bloc] ffbd 0 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd62 0 fff9 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd62 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 2c 2c 2c 2c 2c 2c 2c 2c 2c 2c 2c 2c 2c 2c 2c 2c 2b 2b 2b 2b 2b 2b 2b 2b 2b 2b 2b 2b 2b 2b 2b 2b 2b 2b 2b 2b 2b 2b 2b 2b 2c 2c 2c 2c 2c 2c 2c 2c 2e 2e 2e 2e 2e 2e 2e 2e 2f 2f 2f 2f 2f 2f 2f 2f 
* bloc 3
[ DC/AC] 01(3) / 01(2) 11(4) 51(7) 01(2) 91(9) 00(4) -- total 37 bits
[  bloc] ffbc ffff 0 1 0 0 0 0 0 ffff 1 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd58 fff9 0 9 0 0 0 0 0 fff7 b 0 0 0 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd58 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9 0 0 0 0 0 0 0 fff7 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 2a 2a 2a 2b 2b 2c 2c 2c 2c 2c 2c 2d 2d 2e 2e 2e 29 29 29 2a 2a 2b 2b 2b 28 29 29 29 2a 2a 2b 2b 2b 2b 2c 2c 2c 2d 2d 2d 27 27 27 28 28 29 29 29 26 26 27 27 28 28 28 29 2f 30 30 30 31 31 32 32 
* component mcu
[   mcu] 3e 3f 40 41 42 42 42 41 26 20 1d 23 2f 36 35 30 39 3a 3b 3d 3d 3d 3d 3c 3f 3a 34 33 36 36 32 2e 34 35 36 37 37 37 36 36 3a 38 37 36 35 35 35 35 30 31 32 33 33 32 31 31 29 2d 30 31 30 32 37 3c 2f 30 31 31 31 30 2f 2f 2f 32 35 33 2e 2d 31 36 2f 30 30 30 30 2f 2e 2d 2e 30 32 2f 2c 2b 2e 32 2f 2f 2f 2f 2f 2e 2c 2c 28 29 2a 2a 2a 2b 2e 30 2e 2e 2e 2e 2d 2c 2b 2a 32 30 2e 2d 2c 2c 2b 2b 2c 2c 2c 2c 2c 2c 2c 2c 2a 2a 2a 2b 2b 2c 2c 2c 2c 2c 2c 2c 2c 2c 2c 2c 2c 2c 2c 2d 2d 2e 2e 2e 2b 2b 2b 2b 2b 2b 2b 2b 29 29 29 2a 2a 2b 2b 2b 2b 2b 2b 2b 2b 2b 2b 2b 28 29 29 29 2a 2a 2b 2b 2b 2b 2b 2b 2b 2b 2b 2b 2b 2b 2c 2c 2c 2d 2d 2d 2c 2c 2c 2c 2c 2c 2c 2c 27 27 27 28 28 29 29 29 2e 2e 2e 2e 2e 2e 2e 2e 26 26 27 27 28 28 28 29 2f 2f 2f 2f 2f 2f 2f 2f 2f 30 30 30 31 31 32 32 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 00(2) -- total 6 bits
[  bloc] 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 21 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 21 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 
* component mcu
[   mcu] 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 11(4) 00(2) -- total 10 bits
[  bloc] 1 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] b 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] b 0 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7f 7f 7f 7f 7f 7f 7f 7f 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 81 81 81 81 81 81 81 81 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 
* component mcu
[   mcu] 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 

**************************************************************
*** mcu 166
** component Y
* bloc 0
[ DC/AC] 05(3) / 04(4) 04(4) 03(3) 04(4) 02(2) 12(5) 04(4) 03(3) 02(2) 03(3) 01(2) 51(7) 01(2) 01(2) 00(4) -- total 94 bits
[  bloc] ffcd fff3 e 6 fff4 2 0 2 fff6 7 2 fffc 1 0 0 0 0 0 ffff ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fe02 ffa5 62 36 ffac c 0 12 ffb0 3f 16 ffd4 a 0 0 0 0 0 fff2 fff2 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fe02 ffa5 c 0 0 0 0 0 62 ffac 12 0 0 0 0 0 36 ffb0 a 0 0 0 0 0 3f ffd4 fff2 0 0 0 0 0 16 fff2 0 0 0 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 2c 32 40 55 6f 8a a1 af 2e 2f 34 3d 4b 5c 6c 76 39 36 33 31 34 3a 41 46 3e 3c 3a 38 37 37 39 3a 36 38 3b 3d 3e 3d 3b 3a 31 35 3a 3e 40 3f 3d 3b 30 32 35 38 3a 3b 3c 3c 2c 2b 2b 2c 2f 33 37 3a 
* bloc 1
[ DC/AC] 05(3) / 04(4) 06(7) 05(5) 04(4) 01(2) 01(2) 01(2) 02(2) 13(7) 03(3) 01(2) 51(7) 01(2) 01(2) 01(2) 01(2) 00(4) -- total 103 bits
[  bloc] ffeb fff5 35 10 fff7 1 ffff 1 3 0 fffc 5 ffff 0 0 0 0 0 ffff 1 ffff 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff2e ffb3 173 90 ffc1 6 fff6 9 18 0 ffd4 37 fff6 0 0 0 0 0 fff2 e fff1 1e ffea 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff2e ffb3 6 fff6 0 0 0 0 173 ffc1 9 0 0 0 0 0 90 18 fff6 0 0 0 0 0 0 37 fff2 0 0 0 0 0 ffd4 e 0 0 0 0 0 0 fff1 ffea 0 0 0 0 0 0 1e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] a9 ae b4 b9 bc bf c2 c5 93 96 9d a3 ab b4 be c5 66 6b 72 7d 8b 9d af bb 36 39 3f 47 51 5f 6e 77 3a 3c 3d 3c 3a 3b 3d 40 43 46 48 47 43 3f 3d 3d 30 34 38 3a 39 38 39 39 3a 3c 3e 3d 3a 39 39 3a 
* bloc 2
[ DC/AC] 06(4) / 13(7) 03(3) 52(11) 02(2) 91(9) 00(4) -- total 57 bits
[  bloc] ffbf 0 fffc 4 0 0 0 0 0 fffe 2 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd76 0 ffe4 24 0 0 0 0 0 ffee 16 0 0 0 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd76 0 0 0 0 0 0 0 ffe4 0 0 0 0 0 0 0 24 0 0 0 0 0 0 0 ffee 0 0 0 0 0 0 0 16 0 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 2e 2e 2e 2e 2e 2e 2e 2e 2e 2e 2e 2e 2e 2e 2e 2e 29 29 29 29 29 29 29 29 2a 2a 2a 2a 2a 2a 2a 2a 2d 2d 2d 2d 2d 2d 2d 2d 2a 2a 2a 2a 2a 2a 2a 2a 2f 2f 2f 2f 2f 2f 2f 2f 40 40 40 40 40 40 40 40 
* bloc 3
[ DC/AC] 01(3) / 01(2) 12(5) 02(2) 32(9) 01(2) 02(2) 01(2) 81(9) 00(4) -- total 53 bits
[  bloc] ffc0 ffff 0 2 fffe 0 0 0 2 ffff 2 ffff 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd80 fff9 0 12 fff2 0 0 0 10 fff7 16 fff5 0 0 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd80 fff9 0 0 0 0 0 0 0 fff2 0 0 0 0 0 0 12 10 0 0 0 0 0 0 fff7 fff5 0 0 0 0 0 0 16 0 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 30 30 31 32 34 35 36 36 2f 30 30 31 32 33 33 33 2b 2b 2c 2d 2d 2e 2f 2f 2a 2b 2c 2e 2f 31 32 32 2b 2c 2e 30 32 34 36 37 28 28 29 2a 2c 2d 2e 2e 2e 2e 2d 2c 2b 2a 29 29 40 3f 3d 3a 37 34 32 30 
* component mcu
[   mcu] 2c 32 40 55 6f 8a a1 af a9 ae b4 b9 bc bf c2 c5 2e 2f 34 3d 4b 5c 6c 76 93 96 9d a3 ab b4 be c5 39 36 33 31 34 3a 41 46 66 6b 72 7d 8b 9d af bb 3e 3c 3a 38 37 37 39 3a 36 39 3f 47 51 5f 6e 77 36 38 3b 3d 3e 3d 3b 3a 3a 3c 3d 3c 3a 3b 3d 40 31 35 3a 3e 40 3f 3d 3b 43 46 48 47 43 3f 3d 3d 30 32 35 38 3a 3b 3c 3c 30 34 38 3a 39 38 39 39 2c 2b 2b 2c 2f 33 37 3a 3a 3c 3e 3d 3a 39 39 3a 2e 2e 2e 2e 2e 2e 2e 2e 30 30 31 32 34 35 36 36 2e 2e 2e 2e 2e 2e 2e 2e 2f 30 30 31 32 33 33 33 29 29 29 29 29 29 29 29 2b 2b 2c 2d 2d 2e 2f 2f 2a 2a 2a 2a 2a 2a 2a 2a 2a 2b 2c 2e 2f 31 32 32 2d 2d 2d 2d 2d 2d 2d 2d 2b 2c 2e 30 32 34 36 37 2a 2a 2a 2a 2a 2a 2a 2a 28 28 29 2a 2c 2d 2e 2e 2f 2f 2f 2f 2f 2f 2f 2f 2e 2e 2d 2c 2b 2a 29 29 40 40 40 40 40 40 40 40 40 3f 3d 3a 37 34 32 30 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 11(4) 01(2) 00(2) -- total 13 bits
[  bloc] 2 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 16 0 fff5 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 16 0 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7e 7e 7e 7e 7e 7e 7e 7e 80 80 80 80 80 80 80 80 83 83 83 83 83 83 83 83 85 85 85 85 85 85 85 85 86 86 86 86 86 86 86 86 85 85 85 85 85 85 85 85 83 83 83 83 83 83 83 83 82 82 82 82 82 82 82 82 
* component mcu
[   mcu] 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 21(5) 00(2) -- total 10 bits
[  bloc] 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] b 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 84 84 84 84 84 84 84 84 82 82 82 82 82 82 82 82 80 80 80 80 80 80 80 80 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 80 80 80 80 80 80 80 80 82 82 82 82 82 82 82 82 84 84 84 84 84 84 84 84 
* component mcu
[   mcu] 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 

**************************************************************
*** mcu 167
** component Y
* bloc 0
[ DC/AC] 06(4) / 03(3) 07(8) 04(4) 12(5) 11(4) 02(2) 04(4) 03(3) 01(2) 01(2) 01(2) 41(6) 02(2) 01(2) 01(2) 02(2) 00(4) -- total 103 bits
[  bloc] fff6 4 43 d 0 fffd 0 ffff fffd fff5 fff9 ffff 1 1 0 0 0 0 1 2 1 1 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff9c 1c 1d5 75 0 ffee 0 fff7 ffe8 ff9d ffb3 fff5 a c 0 0 0 0 e 1c f 1e 2c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff9c 1c ffee 0 0 0 0 0 1d5 0 fff7 c 0 0 0 0 75 ffe8 a 0 0 0 0 0 ff9d fff5 e 0 0 0 0 0 ffb3 1c 0 0 0 0 0 0 f 2c 0 0 0 0 0 0 1e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ce c9 c5 c3 c3 c2 bd b9 b7 b9 be c6 ce d1 cf cc ba bc c0 c2 c2 bb b1 a9 84 83 82 7d 73 66 58 4f 3a 3c 3d 3d 3a 37 33 32 37 39 3a 3a 39 3a 3c 3f 40 42 41 3d 37 33 33 35 37 3b 3f 3e 3a 38 39 3b 
* bloc 1
[ DC/AC] 06(4) / 05(5) 05(5) 04(4) 05(5) 03(3) 01(2) 02(2) 04(4) 03(3) 01(2) 02(2) 02(2) 01(2) 31(6) 02(2) 01(2) 21(5) 02(2) 01(2) 81(9) 00(4) -- total 130 bits
[  bloc] ffd4 12 1a b 13 4 ffff 2 a 6 1 3 fffe ffff 0 0 0 ffff fffe ffff 0 0 ffff fffe ffff 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fe48 7e b6 63 85 18 fff6 12 50 36 b 21 ffec fff4 0 0 0 fff1 ffe4 fff2 0 0 ffea ffd2 ffee 0 0 0 0 0 0 0 0 ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fe48 7e 18 fff6 0 0 0 0 b6 85 12 fff4 0 0 0 0 63 50 ffec fff1 0 0 0 0 36 21 ffe4 ffee 0 0 0 0 b fff2 ffd2 0 0 0 0 0 0 ffea ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] b4 bd bd a5 7a 52 3c 35 b8 a6 86 60 42 36 3a 43 7a 67 4d 39 31 35 3c 42 3b 39 37 3a 3f 40 3c 38 40 3e 3a 37 36 36 37 38 44 42 3d 36 2f 2f 34 39 32 35 39 39 37 34 33 33 34 33 34 35 36 34 31 2e 
* bloc 2
[ DC/AC] 05(3) / 01(2) 02(2) 01(2) 01(2) 31(6) 12(5) 91(9) 00(4) -- total 49 bits
[  bloc] ffc0 1 2 1 1 0 0 0 ffff 0 2 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd80 7 e 9 7 0 0 0 fff8 0 16 0 0 0 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd80 7 0 0 0 0 0 0 e 7 0 0 0 0 0 0 9 fff8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 0 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 36 36 36 35 35 35 34 34 34 34 34 33 32 31 31 31 30 30 2f 2e 2d 2c 2b 2b 33 32 31 30 2f 2e 2d 2c 36 35 35 34 32 31 31 30 2d 2d 2c 2c 2c 2b 2b 2b 28 28 29 29 29 2a 2a 2a 31 31 32 33 34 35 35 36 
* bloc 3
[ DC/AC] 01(3) / 03(3) 03(3) 03(3) 03(3) 01(2) 11(4) 02(2) 02(2) 02(2) 02(2) 71(8) 01(2) 00(4) -- total 68 bits
[  bloc] ffc1 fffc fffb 5 4 1 0 ffff fffd fffd 2 2 0 0 0 0 0 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd8a ffe4 ffdd 2d 1c 6 0 fff7 ffe8 ffe5 16 16 0 0 0 0 0 0 0 fff2 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd8a ffe4 6 0 0 0 0 0 ffdd 1c fff7 0 0 0 0 0 2d ffe8 0 0 0 0 0 0 ffe5 16 0 0 0 0 0 0 16 fff2 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 2d 2e 2f 31 31 31 31 30 2f 30 30 31 31 30 30 2f 2a 2b 2b 2c 2d 2d 2e 2e 29 29 2a 2b 2c 2e 2f 30 2f 2e 2d 2c 2c 2d 2e 2f 2e 2d 2b 29 28 29 2b 2c 2d 2c 2d 2f 32 37 3c 3f 32 34 38 3f 49 53 5c 62 
* component mcu
[   mcu] ce c9 c5 c3 c3 c2 bd b9 b4 bd bd a5 7a 52 3c 35 b7 b9 be c6 ce d1 cf cc b8 a6 86 60 42 36 3a 43 ba bc c0 c2 c2 bb b1 a9 7a 67 4d 39 31 35 3c 42 84 83 82 7d 73 66 58 4f 3b 39 37 3a 3f 40 3c 38 3a 3c 3d 3d 3a 37 33 32 40 3e 3a 37 36 36 37 38 37 39 3a 3a 39 3a 3c 3f 44 42 3d 36 2f 2f 34 39 40 42 41 3d 37 33 33 35 32 35 39 39 37 34 33 33 37 3b 3f 3e 3a 38 39 3b 34 33 34 35 36 34 31 2e 36 36 36 35 35 35 34 34 2d 2e 2f 31 31 31 31 30 34 34 34 33 32 31 31 31 2f 30 30 31 31 30 30 2f 30 30 2f 2e 2d 2c 2b 2b 2a 2b 2b 2c 2d 2d 2e 2e 33 32 31 30 2f 2e 2d 2c 29 29 2a 2b 2c 2e 2f 30 36 35 35 34 32 31 31 30 2f 2e 2d 2c 2c 2d 2e 2f 2d 2d 2c 2c 2c 2b 2b 2b 2e 2d 2b 29 28 29 2b 2c 28 28 29 29 29 2a 2a 2a 2d 2c 2d 2f 32 37 3c 3f 31 31 32 33 34 35 35 36 32 34 38 3f 49 53 5c 62 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 11(4) 01(2) 01(2) 00(2) -- total 16 bits
[  bloc] 1 0 ffff ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] b 0 fff5 fff1 fff3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] b 0 0 0 0 0 0 0 fff5 fff3 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7a 7a 7b 7c 7e 7f 80 80 7c 7c 7d 7e 7f 80 81 81 80 80 80 81 82 82 83 83 83 83 83 83 84 84 84 84 85 85 85 84 84 84 84 84 85 85 84 84 83 82 82 82 85 84 83 83 81 80 80 7f 84 83 83 81 80 7f 7e 7e 
* component mcu
[   mcu] 7a 7a 7a 7a 7b 7b 7c 7c 7e 7e 7f 7f 80 80 80 80 7a 7a 7a 7a 7b 7b 7c 7c 7e 7e 7f 7f 80 80 80 80 7c 7c 7c 7c 7d 7d 7e 7e 7f 7f 80 80 81 81 81 81 7c 7c 7c 7c 7d 7d 7e 7e 7f 7f 80 80 81 81 81 81 80 80 80 80 80 80 81 81 82 82 82 82 83 83 83 83 80 80 80 80 80 80 81 81 82 82 82 82 83 83 83 83 83 83 83 83 83 83 83 83 84 84 84 84 84 84 84 84 83 83 83 83 83 83 83 83 84 84 84 84 84 84 84 84 85 85 85 85 85 85 84 84 84 84 84 84 84 84 84 84 85 85 85 85 85 85 84 84 84 84 84 84 84 84 84 84 85 85 85 85 84 84 84 84 83 83 82 82 82 82 82 82 85 85 85 85 84 84 84 84 83 83 82 82 82 82 82 82 85 85 84 84 83 83 83 83 81 81 80 80 80 80 7f 7f 85 85 84 84 83 83 83 83 81 81 80 80 80 80 7f 7f 84 84 83 83 83 83 81 81 80 80 7f 7f 7e 7e 7e 7e 84 84 83 83 83 83 81 81 80 80 7f 7f 7e 7e 7e 7e 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 21(5) 01(2) 00(2) -- total 13 bits
[  bloc] 1 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] b 0 0 f d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] b 0 0 0 0 0 0 0 0 d 0 0 0 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 87 86 86 84 83 82 81 81 85 85 84 83 82 81 80 80 82 82 81 81 80 7f 7f 7f 80 7f 7f 7f 7f 7f 7e 7e 7e 7e 7f 7f 7f 7f 7f 80 7f 7f 7f 80 81 81 82 82 80 80 81 82 83 84 85 85 81 81 82 83 84 86 86 87 
* component mcu
[   mcu] 87 87 86 86 86 86 84 84 83 83 82 82 81 81 81 81 87 87 86 86 86 86 84 84 83 83 82 82 81 81 81 81 85 85 85 85 84 84 83 83 82 82 81 81 80 80 80 80 85 85 85 85 84 84 83 83 82 82 81 81 80 80 80 80 82 82 82 82 81 81 81 81 80 80 7f 7f 7f 7f 7f 7f 82 82 82 82 81 81 81 81 80 80 7f 7f 7f 7f 7f 7f 80 80 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7e 7e 7e 7e 80 80 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7e 7e 7e 7e 7e 7e 7e 7e 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 80 80 7e 7e 7e 7e 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 80 80 7f 7f 7f 7f 7f 7f 80 80 81 81 81 81 82 82 82 82 7f 7f 7f 7f 7f 7f 80 80 81 81 81 81 82 82 82 82 80 80 80 80 81 81 82 82 83 83 84 84 85 85 85 85 80 80 80 80 81 81 82 82 83 83 84 84 85 85 85 85 81 81 81 81 82 82 83 83 84 84 86 86 86 86 87 87 81 81 81 81 82 82 83 83 84 84 86 86 86 86 87 87 

**************************************************************
*** mcu 168
** component Y
* bloc 0
[ DC/AC] 02(3) / 02(2) 03(3) 12(5) 31(6) 01(2) 00(4) -- total 36 bits
[  bloc] ffc3 3 5 0 2 0 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd9e 15 23 0 e 0 0 0 fff8 fff7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd9e 15 0 0 0 0 0 0 23 e 0 0 0 0 0 0 0 fff8 0 0 0 0 0 0 fff7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 3e 3d 3b 3a 37 36 34 33 3f 3e 3c 3a 38 36 34 33 3f 3e 3c 3a 37 35 33 32 3c 3b 39 37 35 32 31 30 36 36 34 33 31 2f 2e 2d 31 31 30 2f 2e 2d 2d 2c 2e 2e 2e 2e 2e 2e 2e 2e 2d 2e 2e 2f 2f 30 30 31 
* bloc 1
[ DC/AC] 07(5) / 07(8) 05(5) 01(2) 02(2) 03(3) 04(4) 05(5) 03(3) 01(2) 22(8) 01(2) 01(2) 01(2) 03(3) 03(3) 01(2) 01(2) 51(7) 31(6) 01(2) 01(2) 81(9) 01(2) 11(4) 91(9) 00(4) -- total 167 bits
[  bloc] a ffab ffeb ffff fffd fffb b 15 5 ffff 0 0 2 1 ffff ffff fffa fffc ffff 1 0 0 0 0 0 ffff 0 0 0 1 1 1 0 0 0 0 0 0 0 0 1 1 0 ffff 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 
[iquant] 64 fdad ff6d fff7 ffeb ffe2 6e bd 28 fff7 0 0 14 c fff1 ffe7 ffa0 ffc4 fff2 e 0 0 0 0 0 ffe7 0 0 0 25 23 20 0 0 0 0 0 0 0 0 36 2b 0 ffdd 0 0 0 0 0 0 0 0 0 ffda 0 0 0 0 0 0 0 0 0 0 
[   izz] 64 fdad ffe2 6e fff1 ffe7 0 0 ff6d ffeb bd c ffa0 0 25 0 fff7 28 14 ffc4 ffe7 23 2b ffdd fff7 0 fff2 0 20 36 0 ffda 0 e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 39 28 3a 34 2b cd da e2 2b 34 38 1e 5d d4 e5 e9 23 40 34 19 9f db ee e9 28 3e 2d 41 ce df ee df 2f 2d 2a 84 e2 e3 eb d7 2e 25 3a b7 e6 e8 e7 d8 2b 35 5d c3 ea e9 dc dc 2b 4c 7c bb ed e7 d1 dc 
* bloc 2
[ DC/AC] 06(4) / 05(5) 06(7) 02(2) 03(3) 03(3) 02(2) 02(2) 04(4) 21(5) 02(2) 11(4) 11(4) 13(7) d1(11) 01(2) 00(4) -- total 114 bits
[  bloc] ffda ffed ffe0 3 5 5 fffe 2 b 0 0 ffff fffd 0 1 0 1 0 fffc 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fe84 ff7b ff20 1b 23 1e ffec 12 58 0 0 fff5 ffe2 0 f 0 10 0 ffc8 0 0 0 0 0 0 0 0 0 0 0 0 0 23 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fe84 ff7b 1e ffec f 0 0 0 ff20 23 12 0 10 0 0 0 1b 58 ffe2 0 0 0 0 0 0 fff5 ffc8 0 0 0 0 0 0 0 0 23 0 0 0 0 0 0 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 34 2a 2a 36 37 2c 26 2a 27 29 32 39 31 27 32 45 34 2d 27 25 23 2f 52 74 3b 2a 1e 24 36 50 6f 86 26 2a 37 4e 63 71 79 7e 2d 42 5c 6c 70 74 80 8b 58 64 6f 70 6e 75 87 95 75 75 74 77 7d 84 85 83 
* bloc 3
[ DC/AC] 07(5) / 06(7) 02(2) 13(7) 04(4) 03(3) 03(3) 01(2) 01(2) 01(2) 01(2) 02(2) 01(2) 01(2) 02(2) 01(2) 21(5) 01(2) 31(6) 01(2) 51(7) 00(4) -- total 119 bits
[  bloc] 2e ffd5 fffe 0 fffb fff5 6 fffb ffff ffff ffff ffff fffd ffff ffff fffe 1 0 0 ffff ffff 0 0 0 ffff 1 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1cc fed3 fff2 0 ffdd ffbe 3c ffd3 fff8 fff7 fff5 fff5 ffe2 fff4 fff1 ffce 10 0 0 fff2 fff1 0 0 0 ffee 19 0 0 0 0 0 ffe0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1cc fed3 ffbe 3c fff1 ffce 0 0 fff2 ffdd ffd3 fff4 10 0 0 0 0 fff8 ffe2 0 19 0 0 0 fff7 fff5 0 ffee ffe0 0 0 0 fff5 fff2 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 53 76 92 b8 e5 ea d8 dd 72 86 97 bd ed ed d9 e0 83 8c 91 b3 e5 e9 d7 dd 7e 8f 8f a2 d3 e7 dd dd 7c 9d 9c 9c c9 ed e8 e0 81 a4 a3 9e c8 eb e6 db 8b 9d 99 a4 d2 e6 db d8 96 95 8f ae e3 e9 d8 df 
* component mcu
[   mcu] 3e 3d 3b 3a 37 36 34 33 39 28 3a 34 2b cd da e2 3f 3e 3c 3a 38 36 34 33 2b 34 38 1e 5d d4 e5 e9 3f 3e 3c 3a 37 35 33 32 23 40 34 19 9f db ee e9 3c 3b 39 37 35 32 31 30 28 3e 2d 41 ce df ee df 36 36 34 33 31 2f 2e 2d 2f 2d 2a 84 e2 e3 eb d7 31 31 30 2f 2e 2d 2d 2c 2e 25 3a b7 e6 e8 e7 d8 2e 2e 2e 2e 2e 2e 2e 2e 2b 35 5d c3 ea e9 dc dc 2d 2e 2e 2f 2f 30 30 31 2b 4c 7c bb ed e7 d1 dc 34 2a 2a 36 37 2c 26 2a 53 76 92 b8 e5 ea d8 dd 27 29 32 39 31 27 32 45 72 86 97 bd ed ed d9 e0 34 2d 27 25 23 2f 52 74 83 8c 91 b3 e5 e9 d7 dd 3b 2a 1e 24 36 50 6f 86 7e 8f 8f a2 d3 e7 dd dd 26 2a 37 4e 63 71 79 7e 7c 9d 9c 9c c9 ed e8 e0 2d 42 5c 6c 70 74 80 8b 81 a4 a3 9e c8 eb e6 db 58 64 6f 70 6e 75 87 95 8b 9d 99 a4 d2 e6 db d8 75 75 74 77 7d 84 85 83 96 95 8f ae e3 e9 d8 df 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 11(4) 51(6) 00(2) -- total 17 bits
[  bloc] 0 0 1 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 b 0 0 0 0 0 fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7e 7f 80 81 83 84 85 86 80 80 81 81 82 82 83 83 83 82 82 81 81 80 80 80 84 83 82 81 80 7e 7d 7d 83 83 82 80 7f 7e 7d 7c 80 80 80 7f 7f 7e 7e 7d 7d 7d 7e 7e 7f 7f 80 80 7a 7b 7c 7d 7f 80 81 82 
* component mcu
[   mcu] 7e 7e 7f 7f 80 80 81 81 83 83 84 84 85 85 86 86 7e 7e 7f 7f 80 80 81 81 83 83 84 84 85 85 86 86 80 80 80 80 81 81 81 81 82 82 82 82 83 83 83 83 80 80 80 80 81 81 81 81 82 82 82 82 83 83 83 83 83 83 82 82 82 82 81 81 81 81 80 80 80 80 80 80 83 83 82 82 82 82 81 81 81 81 80 80 80 80 80 80 84 84 83 83 82 82 81 81 80 80 7e 7e 7d 7d 7d 7d 84 84 83 83 82 82 81 81 80 80 7e 7e 7d 7d 7d 7d 83 83 83 83 82 82 80 80 7f 7f 7e 7e 7d 7d 7c 7c 83 83 83 83 82 82 80 80 7f 7f 7e 7e 7d 7d 7c 7c 80 80 80 80 80 80 7f 7f 7f 7f 7e 7e 7e 7e 7d 7d 80 80 80 80 80 80 7f 7f 7f 7f 7e 7e 7e 7e 7d 7d 7d 7d 7d 7d 7e 7e 7e 7e 7f 7f 7f 7f 80 80 80 80 7d 7d 7d 7d 7e 7e 7e 7e 7f 7f 7f 7f 80 80 80 80 7a 7a 7b 7b 7c 7c 7d 7d 7f 7f 80 80 81 81 82 82 7a 7a 7b 7b 7c 7c 7d 7d 7f 7f 80 80 81 81 82 82 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 11(4) 00(2) -- total 10 bits
[  bloc] 2 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 16 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 16 0 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 83 83 83 83 83 83 83 83 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 85 85 85 85 85 85 85 85 
* component mcu
[   mcu] 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 

**************************************************************
*** mcu 169
** component Y
* bloc 0
[ DC/AC] 05(3) / 01(2) 00(4) -- total 15 bits
[  bloc] 4c 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2f8 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2f8 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e0 e0 e0 df df de de de e0 e0 e0 df df de de de e0 e0 e0 df df de de de e0 e0 e0 df df de de de e0 e0 e0 df df de de de e0 e0 e0 df df de de de e0 e0 e0 df df de de de e0 e0 e0 df df de de de 
* bloc 1
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 4a 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2e4 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2e4 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] de de dd dd dc dc db db de de dd dd dc dc db db de de dd dd dc dc db db de de dd dd dc dc db db de de dd dd dc dc db db de de dd dd dc dc db db de de dd dd dc dc db db de de dd dd dc dc db db 
* bloc 2
[ DC/AC] 01(3) / 01(2) 00(4) -- total 11 bits
[  bloc] 4b 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2ee 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2ee 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] df df de de de dd dd dd df df de de de dd dd dd df df de de de dd dd dd df df de de de dd dd dd df df de de de dd dd dd df df de de de dd dd dd df df de de de dd dd dd df df de de de dd dd dd 
* bloc 3
[ DC/AC] 01(3) / 01(2) 00(4) -- total 11 bits
[  bloc] 4a 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2e4 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2e4 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] de de dd dd dc dc db db de de dd dd dc dc db db de de dd dd dc dc db db de de dd dd dc dc db db de de dd dd dc dc db db de de dd dd dc dc db db de de dd dd dc dc db db de de dd dd dc dc db db 
* component mcu
[   mcu] e0 e0 e0 df df de de de de de dd dd dc dc db db e0 e0 e0 df df de de de de de dd dd dc dc db db e0 e0 e0 df df de de de de de dd dd dc dc db db e0 e0 e0 df df de de de de de dd dd dc dc db db e0 e0 e0 df df de de de de de dd dd dc dc db db e0 e0 e0 df df de de de de de dd dd dc dc db db e0 e0 e0 df df de de de de de dd dd dc dc db db e0 e0 e0 df df de de de de de dd dd dc dc db db df df de de de dd dd dd de de dd dd dc dc db db df df de de de dd dd dd de de dd dd dc dc db db df df de de de dd dd dd de de dd dd dc dc db db df df de de de dd dd dd de de dd dd dc dc db db df df de de de dd dd dd de de dd dd dc dc db db df df de de de dd dd dd de de dd dd dc dc db db df df de de de dd dd dd de de dd dd dc dc db db df df de de de dd dd dd de de dd dd dc dc db db 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 00(2) -- total 6 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 170
** component Y
* bloc 0
[ DC/AC] 02(3) / 00(4) -- total 9 bits
[  bloc] 47 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2c6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2c6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 
* bloc 1
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 47 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2c6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2c6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 
* bloc 2
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 47 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2c6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2c6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 
* bloc 3
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 47 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2c6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2c6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 
* component mcu
[   mcu] d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 171
** component Y
* bloc 0
[ DC/AC] 05(3) / 01(2) 00(4) -- total 15 bits
[  bloc] 35 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 212 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 212 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 
* bloc 1
[ DC/AC] 01(3) / 01(2) 00(4) -- total 11 bits
[  bloc] 36 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 21c fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 21c fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c2 c2 c3 c3 c4 c4 c5 c5 c2 c2 c3 c3 c4 c4 c5 c5 c2 c2 c3 c3 c4 c4 c5 c5 c2 c2 c3 c3 c4 c4 c5 c5 c2 c2 c3 c3 c4 c4 c5 c5 c2 c2 c3 c3 c4 c4 c5 c5 c2 c2 c3 c3 c4 c4 c5 c5 c2 c2 c3 c3 c4 c4 c5 c5 
* bloc 2
[ DC/AC] 01(3) / 01(2) 00(4) -- total 11 bits
[  bloc] 35 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 212 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 212 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 
* bloc 3
[ DC/AC] 01(3) / 01(2) 00(4) -- total 11 bits
[  bloc] 36 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 21c fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 21c fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c2 c2 c3 c3 c4 c4 c5 c5 c2 c2 c3 c3 c4 c4 c5 c5 c2 c2 c3 c3 c4 c4 c5 c5 c2 c2 c3 c3 c4 c4 c5 c5 c2 c2 c3 c3 c4 c4 c5 c5 c2 c2 c3 c3 c4 c4 c5 c5 c2 c2 c3 c3 c4 c4 c5 c5 c2 c2 c3 c3 c4 c4 c5 c5 
* component mcu
[   mcu] c1 c1 c2 c2 c3 c3 c3 c3 c2 c2 c3 c3 c4 c4 c5 c5 c1 c1 c2 c2 c3 c3 c3 c3 c2 c2 c3 c3 c4 c4 c5 c5 c1 c1 c2 c2 c3 c3 c3 c3 c2 c2 c3 c3 c4 c4 c5 c5 c1 c1 c2 c2 c3 c3 c3 c3 c2 c2 c3 c3 c4 c4 c5 c5 c1 c1 c2 c2 c3 c3 c3 c3 c2 c2 c3 c3 c4 c4 c5 c5 c1 c1 c2 c2 c3 c3 c3 c3 c2 c2 c3 c3 c4 c4 c5 c5 c1 c1 c2 c2 c3 c3 c3 c3 c2 c2 c3 c3 c4 c4 c5 c5 c1 c1 c2 c2 c3 c3 c3 c3 c2 c2 c3 c3 c4 c4 c5 c5 c1 c1 c2 c2 c3 c3 c3 c3 c2 c2 c3 c3 c4 c4 c5 c5 c1 c1 c2 c2 c3 c3 c3 c3 c2 c2 c3 c3 c4 c4 c5 c5 c1 c1 c2 c2 c3 c3 c3 c3 c2 c2 c3 c3 c4 c4 c5 c5 c1 c1 c2 c2 c3 c3 c3 c3 c2 c2 c3 c3 c4 c4 c5 c5 c1 c1 c2 c2 c3 c3 c3 c3 c2 c2 c3 c3 c4 c4 c5 c5 c1 c1 c2 c2 c3 c3 c3 c3 c2 c2 c3 c3 c4 c4 c5 c5 c1 c1 c2 c2 c3 c3 c3 c3 c2 c2 c3 c3 c4 c4 c5 c5 c1 c1 c2 c2 c3 c3 c3 c3 c2 c2 c3 c3 c4 c4 c5 c5 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 172
** component Y
* bloc 0
[ DC/AC] 02(3) / 03(3) 04(4) 01(2) 04(4) 02(2) 11(4) 02(2) 01(2) 02(2) 02(2) 01(2) 02(2) 01(2) 12(5) 02(2) 02(2) 02(2) 02(2) 11(4) 02(2) 02(2) 02(2) 01(2) 31(6) 02(2) 01(2) 01(2) 51(7) 00(4) -- total 136 bits
[  bloc] 34 7 fff8 ffff 8 fffe 0 ffff 2 1 2 fffe 1 fffe 1 0 2 fffd 3 fffe 2 0 ffff 2 fffd 2 ffff 0 0 0 ffff 2 ffff 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 208 31 ffc8 fff7 38 fff4 0 fff7 10 9 16 ffea a ffe8 f 0 20 ffd3 2a ffe4 1e 0 ffea 2e ffca 32 ffdc 0 0 0 ffdd 40 ffdd 22 0 0 0 0 0 2a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 208 31 fff4 0 f 0 0 0 ffc8 38 fff7 ffe8 20 ffdc 0 0 fff7 10 a ffd3 32 ffdd 0 0 9 ffea 2a ffca 40 0 0 0 16 ffe4 2e ffdd 2a 0 0 0 1e ffea 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d5 c8 bc d0 c2 72 84 ff b9 cb c6 c4 c9 a5 7f 84 be d1 c9 b6 c6 d7 ae 6f d2 c8 c3 bc bd d4 d6 b7 cd b6 c2 ce bc bb cb c8 ca bb c5 ce c1 c3 cc c0 cf c8 c8 c7 c6 d2 d6 c9 c8 c6 c9 cb ca c8 c6 c3 
* bloc 1
[ DC/AC] 04(3) / 04(4) 06(7) 02(2) 04(4) 04(4) 01(2) 04(4) 06(7) 03(3) 01(2) 03(3) 03(3) 01(2) 21(5) 01(2) 04(4) 03(3) 02(2) 01(2) 01(2) 02(2) 03(3) 01(2) 41(6) 02(2) 01(2) 02(2) d1(11) a1(9) 00(4) -- total 186 bits
[  bloc] 29 fff6 38 2 fff1 a 1 fff3 22 fffb 1 fffa 5 ffff 0 0 ffff ffff 9 fffa fffe 1 1 fffd 4 ffff 0 0 0 0 ffff 2 1 fffe 0 0 0 0 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 
[iquant] 19a ffba 188 12 ff97 3c a ff8b 110 ffd3 b ffbe 32 fff4 0 0 fff0 fff1 7e ffac ffe2 1e 16 ffbb 48 ffe7 0 0 0 0 ffdd 40 23 ffbc 0 0 0 0 0 0 0 0 0 0 0 0 0 ffca 0 0 0 0 0 0 0 0 0 0 ffc2 0 0 0 0 0 
[   izz] 19a ffba 3c a 0 0 0 0 188 ff97 ff8b fff4 fff0 0 0 0 12 110 32 fff1 ffe7 ffdd 0 0 ffd3 ffbe 7e 48 40 0 0 0 b ffac ffbb 23 0 0 0 0 ffe2 16 ffbc 0 0 0 0 0 1e 0 0 ffca 0 0 0 0 0 0 0 0 0 ffc2 0 0 
[  idct] f7 f9 e5 e9 ff ff e9 f2 fd f9 f2 e1 d7 ed fc ed 83 e0 ff fd ef e6 e3 f1 4e 51 a5 e9 e9 ff ff ca 75 50 3b 6e bf e1 f1 ff c8 6e 50 5e 51 6f bb e3 ce b0 6a 44 51 4d 46 60 c2 d6 b5 71 4f 4e 4f 4f 
* bloc 2
[ DC/AC] 04(3) / 04(4) 03(3) 01(2) 04(4) 04(4) 02(2) 03(3) 01(2) 02(2) 01(2) 02(2) 12(5) 01(2) 11(4) 01(2) 01(2) 01(2) 31(6) 01(2) 01(2) 31(6) 01(2) 01(2) 81(9) 01(2) 01(2) 00(4) -- total 134 bits
[  bloc] 34 8 7 ffff fff7 fff7 3 6 1 fffe 1 2 0 fffd ffff 0 1 ffff ffff ffff 0 0 0 1 1 1 0 0 0 ffff ffff ffff 0 0 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 208 38 31 fff7 ffc1 ffca 1e 36 8 ffee b 16 0 ffdc fff1 0 10 fff1 fff2 fff2 0 0 0 17 12 19 0 0 0 ffdb ffdd ffe0 0 0 0 0 0 0 0 0 36 2b 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 208 38 ffca 1e fff1 0 0 0 31 ffc1 36 ffdc 10 0 ffdb 22 fff7 8 0 fff1 19 ffdd 2b 0 ffee 16 fff2 12 ffe0 36 0 0 b fff2 17 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cb bf cf be c6 bc d0 cd c0 c8 c9 c3 d7 b8 c4 ce bc d2 c0 c6 de ba c7 cf c4 d1 bc c7 ce c2 d7 bc c9 c7 c2 cd b9 cb d5 8c c6 bd cb d2 b5 d0 b4 68 c4 bf cd cb c2 d2 8d 7d c5 c6 c8 bf ce d5 78 ab 
* bloc 3
[ DC/AC] 02(3) / 04(4) 06(7) 04(4) 04(4) 04(4) 01(2) 03(3) 04(4) 03(3) 05(5) 03(3) 02(2) 31(6) 12(5) 01(2) 03(3) 02(2) 02(2) 02(2) 02(2) 01(2) 61(7) 02(2) 11(4) 00(4) -- total 156 bits
[  bloc] 36 d ffde d f fff7 ffff fffb d fff9 ffee 5 fffd 0 0 0 1 0 fffe 1 4 3 fffe 2 fffe 1 0 0 0 0 0 0 ffff 2 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 21c 5b ff12 75 69 ffca fff6 ffd3 68 ffc1 ff3a 37 ffe2 0 0 0 10 0 ffe4 e 3c 5a ffd4 2e ffdc 19 0 0 0 0 0 0 ffdd 44 0 ffd3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 21c 5b ffca fff6 0 0 0 0 ff12 69 ffd3 0 10 0 0 0 75 68 ffe2 0 19 0 0 0 ffc1 37 ffe4 ffdc 0 0 0 0 ff3a e 2e ffdd 0 0 0 0 3c ffd4 44 0 0 0 0 0 5a 0 0 0 0 0 0 0 ffd3 0 0 0 0 0 0 0 
[  idct] c9 c9 cd c2 94 5d 49 53 c3 c5 d4 e3 d6 a4 6e 4f d5 ce cb d5 e3 e2 ce ba 9d 9e 95 87 8b a2 b9 c4 70 8b 9c 90 7f 7b 7c 79 e0 f5 ff ff ff f8 eb df fb f9 f5 f5 fb ff ff ff fe fa f8 f7 f2 ea e7 e8 
* component mcu
[   mcu] d5 c8 bc d0 c2 72 84 ff f7 f9 e5 e9 ff ff e9 f2 b9 cb c6 c4 c9 a5 7f 84 fd f9 f2 e1 d7 ed fc ed be d1 c9 b6 c6 d7 ae 6f 83 e0 ff fd ef e6 e3 f1 d2 c8 c3 bc bd d4 d6 b7 4e 51 a5 e9 e9 ff ff ca cd b6 c2 ce bc bb cb c8 75 50 3b 6e bf e1 f1 ff ca bb c5 ce c1 c3 cc c0 c8 6e 50 5e 51 6f bb e3 cf c8 c8 c7 c6 d2 d6 c9 ce b0 6a 44 51 4d 46 60 c8 c6 c9 cb ca c8 c6 c3 c2 d6 b5 71 4f 4e 4f 4f cb bf cf be c6 bc d0 cd c9 c9 cd c2 94 5d 49 53 c0 c8 c9 c3 d7 b8 c4 ce c3 c5 d4 e3 d6 a4 6e 4f bc d2 c0 c6 de ba c7 cf d5 ce cb d5 e3 e2 ce ba c4 d1 bc c7 ce c2 d7 bc 9d 9e 95 87 8b a2 b9 c4 c9 c7 c2 cd b9 cb d5 8c 70 8b 9c 90 7f 7b 7c 79 c6 bd cb d2 b5 d0 b4 68 e0 f5 ff ff ff f8 eb df c4 bf cd cb c2 d2 8d 7d fb f9 f5 f5 fb ff ff ff c5 c6 c8 bf ce d5 78 ab fe fa f8 f7 f2 ea e7 e8 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 02(3) 01(2) 01(2) 11(4) 00(2) -- total 22 bits
[  bloc] fffe 2 ffff ffff 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffea 16 fff5 fff1 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffea 16 fff1 0 0 0 0 0 fff5 0 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7a 7b 7c 7c 7b 78 75 73 7c 7d 7e 7e 7c 79 76 74 7f 7f 80 80 7f 7c 79 77 81 82 83 83 81 7e 7b 79 81 82 83 83 82 7f 7c 7a 81 82 83 83 81 7e 7b 79 7f 80 81 81 80 7d 7a 78 7e 7f 80 80 7e 7c 78 76 
* component mcu
[   mcu] 7a 7a 7b 7b 7c 7c 7c 7c 7b 7b 78 78 75 75 73 73 7a 7a 7b 7b 7c 7c 7c 7c 7b 7b 78 78 75 75 73 73 7c 7c 7d 7d 7e 7e 7e 7e 7c 7c 79 79 76 76 74 74 7c 7c 7d 7d 7e 7e 7e 7e 7c 7c 79 79 76 76 74 74 7f 7f 7f 7f 80 80 80 80 7f 7f 7c 7c 79 79 77 77 7f 7f 7f 7f 80 80 80 80 7f 7f 7c 7c 79 79 77 77 81 81 82 82 83 83 83 83 81 81 7e 7e 7b 7b 79 79 81 81 82 82 83 83 83 83 81 81 7e 7e 7b 7b 79 79 81 81 82 82 83 83 83 83 82 82 7f 7f 7c 7c 7a 7a 81 81 82 82 83 83 83 83 82 82 7f 7f 7c 7c 7a 7a 81 81 82 82 83 83 83 83 81 81 7e 7e 7b 7b 79 79 81 81 82 82 83 83 83 83 81 81 7e 7e 7b 7b 79 79 7f 7f 80 80 81 81 81 81 80 80 7d 7d 7a 7a 78 78 7f 7f 80 80 81 81 81 81 80 80 7d 7d 7a 7a 78 78 7e 7e 7f 7f 80 80 80 80 7e 7e 7c 7c 78 78 76 76 7e 7e 7f 7f 80 80 80 80 7e 7e 7c 7c 78 78 76 76 
** component Cr
* bloc 0
[ DC/AC] 03(3) / 03(4) 01(2) 01(2) 01(2) 01(2) 11(4) 02(3) 01(2) 11(4) 01(2) 00(2) -- total 48 bits
[  bloc] fffa 4 ffff 1 ffff 1 0 1 fffd 1 0 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffbe 2c fff5 f fff3 f 0 10 ffd0 1d 0 ffd7 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffbe 2c f 0 0 0 0 0 fff5 fff3 10 0 0 0 0 0 f ffd0 23 0 0 0 0 0 1d ffd7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7b 76 6f 6c 72 7f 8f 99 81 7c 74 6e 6d 71 78 7c 86 82 7c 73 6b 65 60 5e 85 84 81 7b 72 67 5c 56 80 82 83 81 7c 73 6b 65 7e 7f 80 80 7f 7c 78 76 82 80 7c 7a 78 78 79 7a 86 81 7a 73 70 71 73 76 
* component mcu
[   mcu] 7b 7b 76 76 6f 6f 6c 6c 72 72 7f 7f 8f 8f 99 99 7b 7b 76 76 6f 6f 6c 6c 72 72 7f 7f 8f 8f 99 99 81 81 7c 7c 74 74 6e 6e 6d 6d 71 71 78 78 7c 7c 81 81 7c 7c 74 74 6e 6e 6d 6d 71 71 78 78 7c 7c 86 86 82 82 7c 7c 73 73 6b 6b 65 65 60 60 5e 5e 86 86 82 82 7c 7c 73 73 6b 6b 65 65 60 60 5e 5e 85 85 84 84 81 81 7b 7b 72 72 67 67 5c 5c 56 56 85 85 84 84 81 81 7b 7b 72 72 67 67 5c 5c 56 56 80 80 82 82 83 83 81 81 7c 7c 73 73 6b 6b 65 65 80 80 82 82 83 83 81 81 7c 7c 73 73 6b 6b 65 65 7e 7e 7f 7f 80 80 80 80 7f 7f 7c 7c 78 78 76 76 7e 7e 7f 7f 80 80 80 80 7f 7f 7c 7c 78 78 76 76 82 82 80 80 7c 7c 7a 7a 78 78 78 78 79 79 7a 7a 82 82 80 80 7c 7c 7a 7a 78 78 78 78 79 79 7a 7a 86 86 81 81 7a 7a 73 73 70 70 71 71 73 73 76 76 86 86 81 81 7a 7a 73 73 70 70 71 71 73 73 76 76 

**************************************************************
*** mcu 173
** component Y
* bloc 0
[ DC/AC] 05(3) / 04(4) 04(4) 03(3) 04(4) 04(4) 01(2) 04(4) 04(4) 03(3) 02(2) 03(3) 03(3) 02(2) 21(5) 02(2) 03(3) 03(3) 02(2) 01(2) 02(2) 01(2) 01(2) 00(4) -- total 134 bits
[  bloc] 53 fff7 9 fffa b fff8 ffff 8 fff5 6 fffd 7 fffc 2 0 0 1 fffe 4 fffc 2 ffff 2 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 33e ffc1 3f ffca 4d ffd0 fff6 48 ffa8 36 ffdf 4d ffd8 18 0 0 10 ffe2 38 ffc8 1e ffe2 2c ffe9 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 33e ffc1 ffd0 fff6 0 0 0 0 3f 4d 48 18 10 0 0 0 ffca ffa8 ffd8 ffe2 0 0 0 0 36 4d 38 12 0 0 0 0 ffdf ffc8 ffe9 0 0 0 0 0 1e 2c 0 0 0 0 0 0 ffe2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f9 ee e8 ea eb ea ef f8 ed e8 e7 ed ef ef f5 fe e7 e6 e9 ee ee e8 e4 e5 ee ed ef f5 f9 f5 ec e5 f0 ea e5 e8 f0 f5 f2 eb fd fa f2 ea e7 e8 e5 df c4 de f8 fe f9 f3 ed e8 31 71 be ea f5 f5 f3 f1 
* bloc 1
[ DC/AC] 05(3) / 04(4) 05(5) 01(2) 04(4) 02(2) 03(3) 04(4) 05(5) 02(2) 12(5) 12(5) 01(2) 01(2) 03(3) 03(3) 04(4) 01(2) 01(2) 22(8) 03(3) 01(2) 41(6) 01(2) 02(2) 01(2) 31(6) 02(2) 02(2) 31(6) 01(2) 21(5) 21(5) 01(2) 41(6) 51(7) 00(4) -- total 210 bits
[  bloc] 3e f fff0 ffff fff3 fffd 5 b fff0 fffe 0 fffd 0 fffe ffff 1 4 7 fff7 ffff 1 0 0 fffd 4 ffff 0 0 0 0 1 1 fffe ffff 0 0 0 ffff fffe 3 0 0 0 1 1 0 0 ffff 0 0 ffff 1 0 0 0 0 1 0 0 0 0 0 1 0 
[iquant] 26c 69 ff90 fff7 ffa5 ffee 32 63 ff80 ffee 0 ffdf 0 ffe8 fff1 19 40 69 ff82 fff2 f 0 0 ffbb 48 ffe7 0 0 0 0 23 20 ffba ffde 0 0 0 ffd0 ffb0 7e 0 0 0 23 32 0 0 ffca 0 0 ffc0 40 0 0 0 0 4b 0 0 0 0 0 40 0 
[   izz] 26c 69 ffee 32 fff1 19 0 0 ff90 ffa5 63 ffe8 40 0 0 0 fff7 ff80 0 69 ffe7 23 0 23 ffee ffdf ff82 48 20 0 32 0 0 fff2 ffbb ffba 7e 0 0 0 f 0 ffde ffb0 0 40 0 0 0 0 ffd0 ffca ffc0 4b 0 0 0 0 0 0 0 0 40 0 
[  idct] ac 45 a0 e0 e0 d2 d2 c6 ff e0 5f 53 c4 d8 d5 d1 e5 f9 fd b0 5e a7 e5 c2 e3 ff e8 ff ba 5e 9e dd f9 da df ef fc ce 58 b5 d1 ee ff ef da ff d3 50 fd e8 f3 cc e3 ff d9 8c ea ed e4 e2 ed e3 f8 9f 
* bloc 2
[ DC/AC] 04(3) / 06(7) 06(7) 03(3) 06(7) 05(5) 03(3) 04(4) 03(3) 04(4) 12(5) 03(3) 03(3) 02(2) 12(5) 02(2) 04(4) 02(2) 02(2) 12(5) 11(4) 61(7) 02(2) 01(2) 11(4) 01(2) 01(2) 01(2) 11(4) 41(6) 21(5) 00(4) -- total 203 bits
[  bloc] 31 ffd5 ffd2 7 ffdf 13 7 b 4 a 0 fffe fffa 4 fffe 0 fffe fffe fff7 fffe 3 0 3 0 1 0 0 0 0 0 0 1 2 1 0 ffff ffff ffff 1 0 ffff 0 0 0 0 ffff 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1ea fed3 febe 3f ff19 72 46 63 20 5a 0 ffea ffc4 30 ffe2 0 ffe0 ffe2 ff82 ffe4 2d 0 42 0 12 0 0 0 0 0 0 20 46 22 0 ffd3 ffc7 ffd0 28 0 ffca 0 0 0 0 ffbc 0 0 ffc5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1ea fed3 72 46 ffe2 0 0 0 febe ff19 63 30 ffe0 0 0 0 3f 20 ffc4 ffe2 0 0 0 0 5a ffea ff82 12 20 ffca 0 0 0 ffe4 0 46 0 ffbc 0 0 2d 42 22 28 0 0 0 0 0 0 ffd0 0 0 0 0 0 ffd3 ffc7 ffc5 0 0 0 0 0 
[  idct] 49 5c 3e 5c d7 ff ee f1 55 48 50 4d 57 b3 ff ff 64 42 4c 4b 4b b1 ff e6 e3 ab 54 36 7c d7 ff ff 69 7e 70 90 ec ff ee ff cf d5 e8 ff ff f8 ed f2 ff f4 ff ff ef ec f5 eb ef f8 f7 ed e9 ec ee ed 
* bloc 3
[ DC/AC] 05(3) / 05(5) 05(5) 03(3) 05(5) 05(5) 04(4) 04(4) 03(3) 01(2) 02(2) 12(5) 12(5) 01(2) 02(2) 03(3) 02(2) 01(2) 31(6) 02(2) 02(2) 01(2) 01(2) 01(2) 01(2) 01(2) 01(2) 00(4) -- total 154 bits
[  bloc] 42 1f 15 fffb ffea ffe7 a 9 4 1 fffe 0 2 0 fffd 1 fffd fffc fffe 1 0 0 0 1 2 2 1 ffff 1 ffff ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 294 d9 93 ffd3 ff66 ff6a 64 51 20 9 ffea 0 14 0 ffd3 19 ffd0 ffc4 ffe4 e 0 0 0 17 24 32 24 ffe0 26 ffdb ffdd ffe0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 294 d9 ff6a 64 ffd3 19 ffe0 26 93 ff66 51 0 ffd0 24 ffdb 0 ffd3 20 14 ffc4 32 ffdd 0 0 9 0 ffe4 24 ffe0 0 0 0 ffea e 17 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e7 f8 e3 db e8 e0 fc b8 e6 f0 e9 ea f2 e6 ff bb eb e8 e9 ed f0 e9 fb ac f3 e6 e5 df e8 eb e8 82 f0 e5 e7 db ef f1 cc 54 e5 e3 ed e5 fc e4 a2 40 e5 e0 eb e6 f1 af 6b 47 ed df e4 db d7 77 3e 55 
* component mcu
[   mcu] f9 ee e8 ea eb ea ef f8 ac 45 a0 e0 e0 d2 d2 c6 ed e8 e7 ed ef ef f5 fe ff e0 5f 53 c4 d8 d5 d1 e7 e6 e9 ee ee e8 e4 e5 e5 f9 fd b0 5e a7 e5 c2 ee ed ef f5 f9 f5 ec e5 e3 ff e8 ff ba 5e 9e dd f0 ea e5 e8 f0 f5 f2 eb f9 da df ef fc ce 58 b5 fd fa f2 ea e7 e8 e5 df d1 ee ff ef da ff d3 50 c4 de f8 fe f9 f3 ed e8 fd e8 f3 cc e3 ff d9 8c 31 71 be ea f5 f5 f3 f1 ea ed e4 e2 ed e3 f8 9f 49 5c 3e 5c d7 ff ee f1 e7 f8 e3 db e8 e0 fc b8 55 48 50 4d 57 b3 ff ff e6 f0 e9 ea f2 e6 ff bb 64 42 4c 4b 4b b1 ff e6 eb e8 e9 ed f0 e9 fb ac e3 ab 54 36 7c d7 ff ff f3 e6 e5 df e8 eb e8 82 69 7e 70 90 ec ff ee ff f0 e5 e7 db ef f1 cc 54 cf d5 e8 ff ff f8 ed f2 e5 e3 ed e5 fc e4 a2 40 ff f4 ff ff ef ec f5 eb e5 e0 eb e6 f1 af 6b 47 ef f8 f7 ed e9 ec ee ed ed df e4 db d7 77 3e 55 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 01(2) 22(8) 02(3) 21(5) 00(2) -- total 32 bits
[  bloc] fff7 1 0 0 fffe 2 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff9d b 0 0 ffe6 1e 0 0 fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff9d b 1e 0 0 0 0 0 0 ffe6 0 0 0 0 0 0 0 fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 71 6f 6d 6d 70 76 7c 81 74 71 6f 6e 70 74 7a 7d 78 76 72 6f 6f 72 76 79 7d 79 74 70 6e 6f 72 74 7f 7b 75 70 6d 6e 70 72 7f 7c 76 70 6d 6e 70 72 7e 7a 75 70 6e 6e 71 73 7d 79 74 70 6e 6f 72 74 
* component mcu
[   mcu] 71 71 6f 6f 6d 6d 6d 6d 70 70 76 76 7c 7c 81 81 71 71 6f 6f 6d 6d 6d 6d 70 70 76 76 7c 7c 81 81 74 74 71 71 6f 6f 6e 6e 70 70 74 74 7a 7a 7d 7d 74 74 71 71 6f 6f 6e 6e 70 70 74 74 7a 7a 7d 7d 78 78 76 76 72 72 6f 6f 6f 6f 72 72 76 76 79 79 78 78 76 76 72 72 6f 6f 6f 6f 72 72 76 76 79 79 7d 7d 79 79 74 74 70 70 6e 6e 6f 6f 72 72 74 74 7d 7d 79 79 74 74 70 70 6e 6e 6f 6f 72 72 74 74 7f 7f 7b 7b 75 75 70 70 6d 6d 6e 6e 70 70 72 72 7f 7f 7b 7b 75 75 70 70 6d 6d 6e 6e 70 70 72 72 7f 7f 7c 7c 76 76 70 70 6d 6d 6e 6e 70 70 72 72 7f 7f 7c 7c 76 76 70 70 6d 6d 6e 6e 70 70 72 72 7e 7e 7a 7a 75 75 70 70 6e 6e 6e 6e 71 71 73 73 7e 7e 7a 7a 75 75 70 70 6e 6e 6e 6e 71 71 73 73 7d 7d 79 79 74 74 70 70 6e 6e 6f 6f 72 72 74 74 7d 7d 79 79 74 74 70 70 6e 6e 6f 6f 72 72 74 74 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 12(6) 01(2) 02(3) 03(4) 12(6) 03(4) 01(2) 11(4) 01(2) 01(2) 00(2) -- total 58 bits
[  bloc] fffc 0 2 1 2 fffc 0 2 4 ffff 0 ffff 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffd4 0 16 f 1a ffc4 0 20 40 ffe3 0 ffd7 23 ffd7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffd4 0 ffc4 0 0 0 0 0 16 1a 20 ffd7 0 0 0 0 f 40 23 0 0 0 0 0 ffe3 ffd7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 85 8b 8b 80 70 6a 72 7d 85 8c 90 88 79 70 73 79 7b 84 8e 8e 85 7b 76 75 62 6f 80 8b 8c 85 7b 75 4e 5a 6e 82 8d 8a 7f 75 53 5a 69 7c 8a 8a 7d 70 70 6f 74 7f 89 86 75 65 8d 86 81 85 89 82 6d 5b 
* component mcu
[   mcu] 85 85 8b 8b 8b 8b 80 80 70 70 6a 6a 72 72 7d 7d 85 85 8b 8b 8b 8b 80 80 70 70 6a 6a 72 72 7d 7d 85 85 8c 8c 90 90 88 88 79 79 70 70 73 73 79 79 85 85 8c 8c 90 90 88 88 79 79 70 70 73 73 79 79 7b 7b 84 84 8e 8e 8e 8e 85 85 7b 7b 76 76 75 75 7b 7b 84 84 8e 8e 8e 8e 85 85 7b 7b 76 76 75 75 62 62 6f 6f 80 80 8b 8b 8c 8c 85 85 7b 7b 75 75 62 62 6f 6f 80 80 8b 8b 8c 8c 85 85 7b 7b 75 75 4e 4e 5a 5a 6e 6e 82 82 8d 8d 8a 8a 7f 7f 75 75 4e 4e 5a 5a 6e 6e 82 82 8d 8d 8a 8a 7f 7f 75 75 53 53 5a 5a 69 69 7c 7c 8a 8a 8a 8a 7d 7d 70 70 53 53 5a 5a 69 69 7c 7c 8a 8a 8a 8a 7d 7d 70 70 70 70 6f 6f 74 74 7f 7f 89 89 86 86 75 75 65 65 70 70 6f 6f 74 74 7f 7f 89 89 86 86 75 75 65 65 8d 8d 86 86 81 81 85 85 89 89 82 82 6d 6d 5b 5b 8d 8d 86 86 81 81 85 85 89 89 82 82 6d 6d 5b 5b 

**************************************************************
*** mcu 174
** component Y
* bloc 0
[ DC/AC] 00(2) / 05(5) 02(2) 02(2) 03(3) 05(5) 12(5) 02(2) 01(2) 11(4) 02(2) 03(3) 04(4) 01(2) 02(2) 02(2) 01(2) 01(2) 31(6) 01(2) 01(2) 01(2) 02(2) 11(4) 01(2) a1(9) 02(2) 00(4) -- total 136 bits
[  bloc] 42 ffea 3 fffe 4 1f 0 3 fffd 1 0 1 fffd 6 fff2 ffff 2 fffe 1 ffff 0 0 0 ffff 1 ffff ffff 3 0 1 ffff 0 0 0 0 0 0 0 0 0 0 ffff 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 294 ff66 15 ffee 1c ba 0 1b ffe8 9 0 b ffe2 48 ff2e ffe7 20 ffe2 e fff2 0 0 0 ffe9 12 ffe7 ffdc 60 0 25 ffdd 0 0 0 0 0 0 0 0 0 0 ffd5 44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 294 ff66 ba 0 ff2e ffe7 60 0 15 1c 1b 48 20 ffdc 25 44 ffee ffe8 ffe2 ffe2 ffe7 ffdd ffd5 0 9 b e 12 0 0 0 0 0 fff2 ffe9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c9 de dd 69 c8 ff f7 f5 d7 da e1 6c b6 fe f4 fa df ce e5 79 a7 ff f3 fd dc c4 e5 8a a0 ff f7 fb d9 cb e1 93 93 ff fc fa c9 de dd 96 84 ff ff fb 9a e6 dc a2 80 f6 ff fb 69 e3 dc b0 88 f3 ff fa 
* bloc 1
[ DC/AC] 01(3) / 06(7) 04(4) 03(3) 05(5) 05(5) 04(4) 04(4) 04(4) 12(5) 13(7) 03(3) 03(3) 12(5) 02(2) 12(5) 01(2) 11(4) 02(2) 11(4) 12(5) 01(2) 01(2) 11(4) 01(2) 01(2) 81(9) 00(4) -- total 177 bits
[  bloc] 41 2d d 5 ffee ffe7 8 a fff8 0 fffe 0 4 fffc fffc 0 2 fffe 0 2 ffff 0 1 fffe 0 1 0 2 ffff ffff 0 1 1 ffff 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 28a 13b 5b 2d ff82 ff6a 50 5a ffc0 0 ffea 0 28 ffd0 ffc4 0 20 ffe2 0 1c fff1 0 16 ffd2 0 19 0 40 ffda ffdb 0 20 23 ffde 0 0 0 0 0 0 0 0 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 28a 13b ff6a 50 ffc4 0 40 ffda 5b ff82 5a ffd0 20 0 ffdb 22 2d ffc0 28 ffe2 19 0 0 0 0 0 0 0 20 0 0 0 ffea 1c ffd2 23 0 0 0 0 fff1 16 ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f8 e6 ec f3 f1 d9 ca d1 fb f6 f4 dd d3 db df e9 f0 fd ff dd ce de b9 9b ef f6 fd e7 dc e4 80 37 fe f3 f2 e5 d7 e5 75 39 fe f3 f9 ea ca dd 74 55 f3 f3 ff f1 c9 e2 6b 4a f4 f3 fc e9 ca f5 71 40 
* bloc 2
[ DC/AC] 05(3) / 06(7) 05(5) 02(2) 04(4) 03(3) 04(4) 02(2) 03(3) 01(2) 01(2) 01(2) 03(3) 02(2) 04(4) 03(3) 03(3) 01(2) 01(2) 01(2) 31(6) 02(2) 01(2) 02(2) 01(2) 03(3) 01(2) 01(2) 01(2) 91(9) 01(2) 00(4) -- total 168 bits
[  bloc] 28 ffc5 12 2 f 5 fff2 2 4 ffff ffff ffff 4 fffd fff8 5 fff9 1 1 ffff 0 0 0 ffff 2 ffff fffe 1 fffc 1 ffff 1 0 0 0 0 0 0 0 0 0 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 190 fe63 7e 12 69 1e ff74 12 20 fff7 fff5 fff5 28 ffdc ff88 7d ff90 f e fff2 0 0 0 ffe9 24 ffe7 ffb8 20 ff68 25 ffdd 20 0 0 0 0 0 0 0 0 0 ffd5 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 190 fe63 1e ff74 ff88 7d 20 ff68 7e 69 12 ffdc ff90 ffb8 25 22 12 20 28 f ffe7 ffdd ffd5 0 fff7 fff5 e 24 20 0 0 0 fff5 fff2 ffe9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 74 d9 d5 a7 81 fa ff fd 6f d0 e3 b2 73 f5 ff ff 58 a8 e2 c6 6a f1 fc ff 41 6d c1 d6 6f f0 f6 fd 47 46 8e d8 73 ea f4 ff 59 45 69 d1 6e dc fa ff 52 54 5e cf 68 d1 ff ff 39 5d 5f d3 67 cc ff f8 
* bloc 3
[ DC/AC] 05(3) / 06(7) 01(2) 26(16) 04(4) 02(2) 01(2) 21(5) 11(4) 03(3) c2(16) 02(2) 00(4) -- total 104 bits
[  bloc] 3a 3b ffff 0 0 ffdd e fffe 1 0 0 1 0 ffff fffa 0 0 0 0 0 0 0 0 0 0 0 0 3 fffe 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 244 19d fff9 0 0 ff2e 8c ffee 8 0 0 b 0 fff4 ffa6 0 0 0 0 0 0 0 0 0 0 0 0 60 ffb4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 244 19d ff2e 8c ffa6 0 60 ffb4 fff9 0 ffee fff4 0 0 0 0 0 8 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f7 f6 fc ec cc e8 70 41 f5 f3 fa eb cc ea 73 45 f3 f1 f7 e9 cd ed 77 4a f6 f2 f6 e7 cc ee 79 4b fc f5 f6 e6 cb ed 77 49 ff f8 f6 e5 ca ed 77 48 ff f8 f5 e3 ca ee 78 49 ff f7 f3 e2 ca ef 7a 4b 
* component mcu
[   mcu] c9 de dd 69 c8 ff f7 f5 f8 e6 ec f3 f1 d9 ca d1 d7 da e1 6c b6 fe f4 fa fb f6 f4 dd d3 db df e9 df ce e5 79 a7 ff f3 fd f0 fd ff dd ce de b9 9b dc c4 e5 8a a0 ff f7 fb ef f6 fd e7 dc e4 80 37 d9 cb e1 93 93 ff fc fa fe f3 f2 e5 d7 e5 75 39 c9 de dd 96 84 ff ff fb fe f3 f9 ea ca dd 74 55 9a e6 dc a2 80 f6 ff fb f3 f3 ff f1 c9 e2 6b 4a 69 e3 dc b0 88 f3 ff fa f4 f3 fc e9 ca f5 71 40 74 d9 d5 a7 81 fa ff fd f7 f6 fc ec cc e8 70 41 6f d0 e3 b2 73 f5 ff ff f5 f3 fa eb cc ea 73 45 58 a8 e2 c6 6a f1 fc ff f3 f1 f7 e9 cd ed 77 4a 41 6d c1 d6 6f f0 f6 fd f6 f2 f6 e7 cc ee 79 4b 47 46 8e d8 73 ea f4 ff fc f5 f6 e6 cb ed 77 49 59 45 69 d1 6e dc fa ff ff f8 f6 e5 ca ed 77 48 52 54 5e cf 68 d1 ff ff ff f8 f5 e3 ca ee 78 49 39 5d 5f d3 67 cc ff f8 ff f7 f3 e2 ca ef 7a 4b 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 02(3) 21(5) 11(4) 00(2) -- total 24 bits
[  bloc] fffb 3 0 0 1 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffc9 21 0 0 d 0 ffe3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffc9 21 0 ffe3 0 0 0 0 0 d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7e 82 83 7e 75 6f 71 75 7d 81 83 7e 75 6f 71 75 7c 80 82 7d 75 70 72 76 7b 7f 82 7d 75 70 73 77 7a 7e 81 7d 75 71 74 78 79 7d 80 7d 75 72 75 79 78 7d 80 7d 76 72 76 7a 77 7c 80 7d 76 73 76 7b 
* component mcu
[   mcu] 7e 7e 82 82 83 83 7e 7e 75 75 6f 6f 71 71 75 75 7e 7e 82 82 83 83 7e 7e 75 75 6f 6f 71 71 75 75 7d 7d 81 81 83 83 7e 7e 75 75 6f 6f 71 71 75 75 7d 7d 81 81 83 83 7e 7e 75 75 6f 6f 71 71 75 75 7c 7c 80 80 82 82 7d 7d 75 75 70 70 72 72 76 76 7c 7c 80 80 82 82 7d 7d 75 75 70 70 72 72 76 76 7b 7b 7f 7f 82 82 7d 7d 75 75 70 70 73 73 77 77 7b 7b 7f 7f 82 82 7d 7d 75 75 70 70 73 73 77 77 7a 7a 7e 7e 81 81 7d 7d 75 75 71 71 74 74 78 78 7a 7a 7e 7e 81 81 7d 7d 75 75 71 71 74 74 78 78 79 79 7d 7d 80 80 7d 7d 75 75 72 72 75 75 79 79 79 79 7d 7d 80 80 7d 7d 75 75 72 72 75 75 79 79 78 78 7d 7d 80 80 7d 7d 76 76 72 72 76 76 7a 7a 78 78 7d 7d 80 80 7d 7d 76 76 72 72 76 76 7a 7a 77 77 7c 7c 80 80 7d 7d 76 76 73 73 76 76 7b 7b 77 77 7c 7c 80 80 7d 7d 76 76 73 73 76 76 7b 7b 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 01(2) 02(3) 11(4) 03(4) 02(3) 02(3) 02(3) 51(6) c1(9) 00(2) -- total 58 bits
[  bloc] fff9 ffff 3 0 1 fffb 2 2 fffe 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffb3 fff5 21 0 d ffb5 3a 20 ffe0 0 0 0 0 0 ffc3 0 0 0 0 0 0 0 0 0 0 0 0 ffc3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffb3 fff5 ffb5 3a ffc3 0 ffc3 0 21 d 20 0 0 0 0 0 0 ffe0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 6e 85 6e 77 85 89 93 69 70 86 70 78 84 87 8e 63 71 88 72 79 83 83 87 5a 6f 88 73 7a 83 80 82 52 69 83 71 7b 84 80 7f 4f 5f 7b 6d 7a 86 82 81 4f 54 73 68 79 88 85 84 52 4e 6e 65 78 89 87 87 55 
* component mcu
[   mcu] 6e 6e 85 85 6e 6e 77 77 85 85 89 89 93 93 69 69 6e 6e 85 85 6e 6e 77 77 85 85 89 89 93 93 69 69 70 70 86 86 70 70 78 78 84 84 87 87 8e 8e 63 63 70 70 86 86 70 70 78 78 84 84 87 87 8e 8e 63 63 71 71 88 88 72 72 79 79 83 83 83 83 87 87 5a 5a 71 71 88 88 72 72 79 79 83 83 83 83 87 87 5a 5a 6f 6f 88 88 73 73 7a 7a 83 83 80 80 82 82 52 52 6f 6f 88 88 73 73 7a 7a 83 83 80 80 82 82 52 52 69 69 83 83 71 71 7b 7b 84 84 80 80 7f 7f 4f 4f 69 69 83 83 71 71 7b 7b 84 84 80 80 7f 7f 4f 4f 5f 5f 7b 7b 6d 6d 7a 7a 86 86 82 82 81 81 4f 4f 5f 5f 7b 7b 6d 6d 7a 7a 86 86 82 82 81 81 4f 4f 54 54 73 73 68 68 79 79 88 88 85 85 84 84 52 52 54 54 73 73 68 68 79 79 88 88 85 85 84 84 52 52 4e 4e 6e 6e 65 65 78 78 89 89 87 87 87 87 55 55 4e 4e 6e 6e 65 65 78 78 89 89 87 87 87 87 55 55 

**************************************************************
*** mcu 175
** component Y
* bloc 0
[ DC/AC] 07(5) / 05(5) 05(5) 06(7) 01(2) 05(5) 02(2) 04(4) 03(3) 04(4) 04(4) 04(4) 03(3) 03(3) 02(2) 01(2) 01(2) 03(3) 01(2) 11(4) 01(2) 02(2) 02(2) 12(5) 11(4) 21(5) 01(2) 01(2) 01(2) 31(6) 01(2) 00(4) -- total 188 bits
[  bloc] fffa ffeb 1f 20 1 14 fffd e fffb 8 c 8 fffb fffb 3 ffff 1 6 ffff 0 1 1 2 fffd 0 fffd 0 1 0 0 1 ffff 1 ffff 0 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffc4 ff6d d9 120 7 78 ffe2 7e ffd8 48 84 58 ffce ffc4 2d ffe7 10 5a fff2 0 f 1e 2c ffbb 0 ffb5 0 20 0 0 23 ffe0 23 ffde 0 0 0 ffd0 ffd8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffc4 ff6d 78 ffe2 2d ffe7 20 0 d9 7 7e ffc4 10 0 0 0 120 ffd8 ffce 5a ffb5 23 0 0 48 58 fff2 0 ffe0 0 0 0 84 0 ffbb 23 0 0 0 0 f 2c ffde ffd8 0 0 0 0 1e 0 ffd0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ef ea ee d3 d2 f9 ff fa ad 83 63 48 54 89 c7 ff 5c 49 4a 4a 45 3f 72 e7 57 4c 51 59 53 2f 48 be 60 4d 41 43 53 45 49 98 4d 51 55 48 4c 49 44 6d 4f 4f 59 4f 56 6b 68 70 52 3d 53 7d be e8 bb 81 
* bloc 1
[ DC/AC] 07(5) / 04(4) 02(2) 01(2) 01(2) 02(2) 31(6) 11(4) 01(2) 01(2) 21(5) 11(4) 00(4) -- total 67 bits
[  bloc] 58 8 fffe ffff ffff 3 0 0 0 ffff 0 ffff ffff 1 0 0 1 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 370 38 fff2 fff7 fff9 12 0 0 0 fff7 0 fff5 fff6 c 0 0 10 0 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 370 38 12 0 0 0 0 0 fff2 fff9 0 c 10 0 0 0 fff7 0 fff6 0 0 0 0 0 fff7 fff5 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f2 ea e7 ed ee e6 e1 e1 fc f1 eb ec eb e6 e3 e6 ff f9 ef eb e8 e6 e7 eb ff fb f2 eb e8 e7 e9 ec fa f8 f4 ed e9 e9 ea ea f4 f7 f6 ef ea ea e9 e7 f7 fc f9 ef e8 e8 e9 e6 fc ff fc ee e6 e7 e8 e6 
* bloc 2
[ DC/AC] 06(4) / 04(4) 02(2) 02(2) 16(16) 04(4) 03(3) 02(2) 02(2) 01(2) 02(2) 13(7) 03(3) 03(3) 02(2) 11(4) 01(2) 21(5) 11(4) 02(2) 02(2) 02(2) 01(2) 01(2) 11(4) a1(9) 00(4) -- total 159 bits
[  bloc] 28 fff2 fffd fffe 0 ffc8 fff4 fffc fffd fffe ffff fffe 0 5 fffc fffb fffd 0 ffff ffff 0 0 ffff 0 1 2 2 3 ffff ffff 0 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 190 ff9e ffeb ffee 0 feb0 ff88 ffdc ffe8 ffee fff5 ffea 0 3c ffc4 ff83 ffd0 0 fff2 fff2 0 0 ffea 0 12 32 48 60 ffda ffdb 0 20 0 0 0 0 0 0 0 0 0 0 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 190 ff9e feb0 ff88 ffc4 ff83 60 ffda ffeb 0 ffdc 3c ffd0 48 ffdb 22 ffee ffe8 0 0 32 0 0 0 ffee ffea fff2 12 20 0 0 0 fff5 fff2 0 0 0 0 0 0 0 ffea 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 41 70 be d9 ed dc 9f 8b 53 9a e0 da e0 db 9a 80 4f b2 f5 d4 d4 e5 9f 8a 43 b0 f2 cf d3 ea 98 9b 49 ad e8 d4 db e3 7e a6 4c a6 de db e5 df 6d bf 48 a4 dc dc e3 db 67 db 4b ae e3 db da d1 5d e2 
* bloc 3
[ DC/AC] 06(4) / 04(4) 01(2) 11(4) 03(3) 01(2) 01(2) 51(7) 01(2) 00(4) -- total 53 bits
[  bloc] 59 9 1 0 1 4 ffff ffff 0 0 0 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 37a 3f 7 0 7 18 fff6 fff7 0 0 0 0 0 fff4 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 37a 3f 18 fff6 fff1 0 0 0 7 7 fff7 fff4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f9 ff fd f2 e8 e6 e8 e8 f9 fe fc f1 e7 e6 e8 e8 fa fe fb f0 e7 e7 e8 e8 fa fd f9 ee e7 e7 e9 e8 fb fc f6 ec e6 e8 e9 e8 fc fb f4 ea e6 e9 ea e8 fc fa f2 e8 e5 e9 eb e8 fc fa f2 e7 e5 e9 eb e8 
* component mcu
[   mcu] ef ea ee d3 d2 f9 ff fa f2 ea e7 ed ee e6 e1 e1 ad 83 63 48 54 89 c7 ff fc f1 eb ec eb e6 e3 e6 5c 49 4a 4a 45 3f 72 e7 ff f9 ef eb e8 e6 e7 eb 57 4c 51 59 53 2f 48 be ff fb f2 eb e8 e7 e9 ec 60 4d 41 43 53 45 49 98 fa f8 f4 ed e9 e9 ea ea 4d 51 55 48 4c 49 44 6d f4 f7 f6 ef ea ea e9 e7 4f 4f 59 4f 56 6b 68 70 f7 fc f9 ef e8 e8 e9 e6 52 3d 53 7d be e8 bb 81 fc ff fc ee e6 e7 e8 e6 41 70 be d9 ed dc 9f 8b f9 ff fd f2 e8 e6 e8 e8 53 9a e0 da e0 db 9a 80 f9 fe fc f1 e7 e6 e8 e8 4f b2 f5 d4 d4 e5 9f 8a fa fe fb f0 e7 e7 e8 e8 43 b0 f2 cf d3 ea 98 9b fa fd f9 ee e7 e7 e9 e8 49 ad e8 d4 db e3 7e a6 fb fc f6 ec e6 e8 e9 e8 4c a6 de db e5 df 6d bf fc fb f4 ea e6 e9 ea e8 48 a4 dc dc e3 db 67 db fc fa f2 e8 e5 e9 eb e8 4b ae e3 db da d1 5d e2 fc fa f2 e7 e5 e9 eb e8 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 03(4) 01(2) 01(2) 12(6) 00(2) -- total 27 bits
[  bloc] fff8 6 ffff ffff 0 fffe 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffa8 42 fff5 fff1 0 ffe2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffa8 42 ffe2 0 0 0 0 0 fff5 0 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 77 78 79 78 73 6c 65 60 79 7a 7b 7a 75 6e 67 62 7b 7d 7d 7c 78 70 69 65 7e 7f 80 7e 7a 73 6b 67 7e 7f 80 7f 7a 73 6c 67 7e 7f 80 7e 7a 73 6b 67 7c 7d 7e 7d 78 71 6a 65 7b 7c 7d 7c 77 70 69 64 
* component mcu
[   mcu] 77 77 78 78 79 79 78 78 73 73 6c 6c 65 65 60 60 77 77 78 78 79 79 78 78 73 73 6c 6c 65 65 60 60 79 79 7a 7a 7b 7b 7a 7a 75 75 6e 6e 67 67 62 62 79 79 7a 7a 7b 7b 7a 7a 75 75 6e 6e 67 67 62 62 7b 7b 7d 7d 7d 7d 7c 7c 78 78 70 70 69 69 65 65 7b 7b 7d 7d 7d 7d 7c 7c 78 78 70 70 69 69 65 65 7e 7e 7f 7f 80 80 7e 7e 7a 7a 73 73 6b 6b 67 67 7e 7e 7f 7f 80 80 7e 7e 7a 7a 73 73 6b 6b 67 67 7e 7e 7f 7f 80 80 7f 7f 7a 7a 73 73 6c 6c 67 67 7e 7e 7f 7f 80 80 7f 7f 7a 7a 73 73 6c 6c 67 67 7e 7e 7f 7f 80 80 7e 7e 7a 7a 73 73 6b 6b 67 67 7e 7e 7f 7f 80 80 7e 7e 7a 7a 73 73 6b 6b 67 67 7c 7c 7d 7d 7e 7e 7d 7d 78 78 71 71 6a 6a 65 65 7c 7c 7d 7d 7e 7e 7d 7d 78 78 71 71 6a 6a 65 65 7b 7b 7c 7c 7d 7d 7c 7c 77 77 70 70 69 69 64 64 7b 7b 7c 7c 7d 7d 7c 7c 77 77 70 70 69 69 64 64 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 04(5) 02(3) 01(2) 02(3) 01(2) 21(5) 01(2) 11(4) 11(4) 11(4) 01(2) 00(2) -- total 56 bits
[  bloc] fff9 fff5 fffd 1 fffd ffff 0 0 1 1 0 1 0 1 0 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffb3 ff87 ffdf f ffd9 fff1 0 0 10 1d 0 29 0 29 0 ffc3 3d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffb3 ff87 fff1 0 0 ffc3 0 0 ffdf ffd9 0 29 3d 0 0 0 f 10 0 0 0 0 0 0 1d 29 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 6f 65 57 72 97 84 73 90 5c 58 4e 69 91 85 78 94 4a 50 4b 62 89 85 7d 98 4b 5c 59 64 85 85 7e 94 5b 75 71 6d 84 85 7d 8c 63 88 84 73 81 85 7d 87 5b 89 88 71 7d 86 81 88 4f 83 84 6b 79 87 85 8c 
* component mcu
[   mcu] 6f 6f 65 65 57 57 72 72 97 97 84 84 73 73 90 90 6f 6f 65 65 57 57 72 72 97 97 84 84 73 73 90 90 5c 5c 58 58 4e 4e 69 69 91 91 85 85 78 78 94 94 5c 5c 58 58 4e 4e 69 69 91 91 85 85 78 78 94 94 4a 4a 50 50 4b 4b 62 62 89 89 85 85 7d 7d 98 98 4a 4a 50 50 4b 4b 62 62 89 89 85 85 7d 7d 98 98 4b 4b 5c 5c 59 59 64 64 85 85 85 85 7e 7e 94 94 4b 4b 5c 5c 59 59 64 64 85 85 85 85 7e 7e 94 94 5b 5b 75 75 71 71 6d 6d 84 84 85 85 7d 7d 8c 8c 5b 5b 75 75 71 71 6d 6d 84 84 85 85 7d 7d 8c 8c 63 63 88 88 84 84 73 73 81 81 85 85 7d 7d 87 87 63 63 88 88 84 84 73 73 81 81 85 85 7d 7d 87 87 5b 5b 89 89 88 88 71 71 7d 7d 86 86 81 81 88 88 5b 5b 89 89 88 88 71 71 7d 7d 86 86 81 81 88 88 4f 4f 83 83 84 84 6b 6b 79 79 87 87 85 85 8c 8c 4f 4f 83 83 84 84 6b 6b 79 79 87 87 85 85 8c 8c 

**************************************************************
*** mcu 176
** component Y
* bloc 0
[ DC/AC] 06(4) / 04(4) 03(3) 02(2) 01(2) 07(8) 02(2) 04(4) 11(4) 11(4) 03(3) 01(2) 03(3) 14(9) 02(2) 72(12) 01(2) 02(2) 01(2) 02(2) 01(2) a1(9) 01(2) 00(4) -- total 148 bits
[  bloc] 31 fff7 6 2 ffff 47 3 fff4 0 1 0 1 fffb ffff fffb 0 a fffe 0 0 0 0 0 0 0 3 1 fffd ffff fffd 1 0 0 0 0 0 0 0 0 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1ea ffc1 2a 12 fff9 1aa 1e ff94 0 9 0 b ffce fff4 ffb5 0 a0 ffe2 0 0 0 0 0 0 0 4b 24 ffa0 ffda ff91 23 0 0 0 0 0 0 0 0 0 0 ffd5 ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1ea ffc1 1aa 1e ffb5 0 ffa0 ffda 2a fff9 ff94 fff4 a0 24 ff91 ffde 12 0 ffce ffe2 4b 23 ffd5 0 9 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ed da 5f f7 bc 75 fb fd e9 de 65 d0 a8 87 fa fd e7 e8 73 95 88 a2 f9 fc e9 f3 85 5e 6a bb f8 fa ee fc 98 3e 56 c8 f7 f8 f0 fb a5 37 4e c7 f9 f8 ec f1 a8 3e 4e bd fb fb e8 e9 a8 46 50 b5 fd fd 
* bloc 1
[ DC/AC] 06(4) / 04(4) 03(3) 03(3) 03(3) 03(3) 12(5) 03(3) 01(2) 11(4) 02(2) 41(6) 21(5) 11(4) 11(4) 01(2) 31(6) c1(10) 00(4) -- total 115 bits
[  bloc] 5a c fffa fffb 6 fffc 0 fffe 6 1 0 ffff fffe 0 0 0 0 1 0 0 1 0 ffff 0 1 ffff 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 384 54 ffd6 ffd3 2a ffe8 0 ffee 30 9 0 fff5 ffec 0 0 0 0 f 0 0 f 0 ffea 0 12 ffe7 0 0 0 ffdb 0 0 0 0 0 0 0 0 0 0 0 0 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 384 54 ffe8 0 0 0 0 0 ffd6 2a ffee 0 0 0 ffdb 22 ffd3 30 ffec f ffe7 0 0 0 9 fff5 0 12 0 0 0 0 0 0 0 0 0 0 0 0 f ffea 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f7 ff f6 ea f6 d4 d8 ab fa ff fb ee ef ca d1 b3 f7 fd fd f9 f4 d6 e2 dc f9 f8 fb ff fb e9 f3 fd ff f8 f7 fd f7 f3 ee fa ff f7 f6 fc f5 ff ee f8 fb f8 fb fb ee ff e9 f0 fc fe ff f7 de f7 d2 d6 
* bloc 2
[ DC/AC] 06(4) / 04(4) 04(4) 01(2) 04(4) 07(8) 03(3) 03(3) 02(2) 11(4) 13(7) 13(7) 02(2) 03(3) 03(3) 01(2) 52(11) 01(2) 01(2) 02(2) 31(6) 01(2) 81(9) 01(2) 01(2) 00(4) -- total 165 bits
[  bloc] 1e 9 f ffff fff2 56 fffb 4 3 0 1 0 fffc 0 fff9 fffd fffc 4 1 0 0 0 0 0 fffe ffff 1 fffe 0 0 0 1 1 0 0 0 0 0 0 0 0 1 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 12c 3f 69 fff7 ff9e 204 ffce 24 18 0 b 0 ffd8 0 ff97 ffb5 ffc0 3c e 0 0 0 0 0 ffdc ffe7 24 ffc0 0 0 0 20 23 0 0 0 0 0 0 0 0 2b 22 ffdd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 12c 3f 204 ffce ff97 ffb5 ffc0 0 69 ff9e 24 0 ffc0 24 0 22 fff7 18 ffd8 3c ffe7 0 2b ffdd 0 0 e ffdc 20 0 0 0 b 0 0 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f0 f2 a2 42 51 b2 f7 fd de f6 a7 40 4b 9c f8 fd d9 fc a1 3b 4d 85 f8 fd e5 fd 92 3c 56 6f ec ff e7 fb 8c 47 51 51 cb ff de f7 8d 51 43 43 a1 f8 e2 f6 84 4e 42 62 86 cd f1 f7 74 43 4d 90 7d a1 
* bloc 3
[ DC/AC] 06(4) / 04(4) 03(3) 02(2) 03(3) 03(3) 02(2) 03(3) 01(2) 01(2) 01(2) 21(5) 11(4) 31(6) 00(4) -- total 81 bits
[  bloc] 5b b fffa fffe 6 fffa 2 fffc 1 ffff ffff 0 0 1 0 ffff 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 38e 4d ffd6 ffee 2a ffdc 14 ffdc 8 fff7 fff5 0 0 c 0 ffe7 0 0 0 e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 38e 4d ffdc 14 0 ffe7 0 0 ffd6 2a ffdc c 0 0 0 0 ffee 8 0 0 0 0 0 0 fff7 0 0 0 0 0 0 0 fff5 e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f5 fa f3 f1 f5 e2 c4 b8 f6 fb f6 f6 fc ed d2 c8 f9 fe f9 f9 ff f3 dd d6 fc ff fa f7 fd f2 df da fc ff f9 f5 fb f3 e4 e4 f9 fe f7 f4 fc f8 ef f2 fa ff f7 f3 fa f7 f1 f7 fe ff f8 f1 f6 f2 ec f3 
* component mcu
[   mcu] ed da 5f f7 bc 75 fb fd f7 ff f6 ea f6 d4 d8 ab e9 de 65 d0 a8 87 fa fd fa ff fb ee ef ca d1 b3 e7 e8 73 95 88 a2 f9 fc f7 fd fd f9 f4 d6 e2 dc e9 f3 85 5e 6a bb f8 fa f9 f8 fb ff fb e9 f3 fd ee fc 98 3e 56 c8 f7 f8 ff f8 f7 fd f7 f3 ee fa f0 fb a5 37 4e c7 f9 f8 ff f7 f6 fc f5 ff ee f8 ec f1 a8 3e 4e bd fb fb fb f8 fb fb ee ff e9 f0 e8 e9 a8 46 50 b5 fd fd fc fe ff f7 de f7 d2 d6 f0 f2 a2 42 51 b2 f7 fd f5 fa f3 f1 f5 e2 c4 b8 de f6 a7 40 4b 9c f8 fd f6 fb f6 f6 fc ed d2 c8 d9 fc a1 3b 4d 85 f8 fd f9 fe f9 f9 ff f3 dd d6 e5 fd 92 3c 56 6f ec ff fc ff fa f7 fd f2 df da e7 fb 8c 47 51 51 cb ff fc ff f9 f5 fb f3 e4 e4 de f7 8d 51 43 43 a1 f8 f9 fe f7 f4 fc f8 ef f2 e2 f6 84 4e 42 62 86 cd fa ff f7 f3 fa f7 f1 f7 f1 f7 74 43 4d 90 7d a1 fe ff f8 f1 f6 f2 ec f3 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 01(2) 32(8) 00(2) -- total 19 bits
[  bloc] fffa 1 0 0 0 fffe 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffbe b 0 0 0 ffe2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffbe b ffe2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 75 77 7b 7d 7c 79 74 71 75 77 7b 7d 7c 79 74 71 75 77 7b 7d 7c 79 74 71 75 77 7b 7d 7c 79 74 71 75 77 7b 7d 7c 79 74 71 75 77 7b 7d 7c 79 74 71 75 77 7b 7d 7c 79 74 71 75 77 7b 7d 7c 79 74 71 
* component mcu
[   mcu] 75 75 77 77 7b 7b 7d 7d 7c 7c 79 79 74 74 71 71 75 75 77 77 7b 7b 7d 7d 7c 7c 79 79 74 74 71 71 75 75 77 77 7b 7b 7d 7d 7c 7c 79 79 74 74 71 71 75 75 77 77 7b 7b 7d 7d 7c 7c 79 79 74 74 71 71 75 75 77 77 7b 7b 7d 7d 7c 7c 79 79 74 74 71 71 75 75 77 77 7b 7b 7d 7d 7c 7c 79 79 74 74 71 71 75 75 77 77 7b 7b 7d 7d 7c 7c 79 79 74 74 71 71 75 75 77 77 7b 7b 7d 7d 7c 7c 79 79 74 74 71 71 75 75 77 77 7b 7b 7d 7d 7c 7c 79 79 74 74 71 71 75 75 77 77 7b 7b 7d 7d 7c 7c 79 79 74 74 71 71 75 75 77 77 7b 7b 7d 7d 7c 7c 79 79 74 74 71 71 75 75 77 77 7b 7b 7d 7d 7c 7c 79 79 74 74 71 71 75 75 77 77 7b 7b 7d 7d 7c 7c 79 79 74 74 71 71 75 75 77 77 7b 7b 7d 7d 7c 7c 79 79 74 74 71 71 75 75 77 77 7b 7b 7d 7d 7c 7c 79 79 74 74 71 71 75 75 77 77 7b 7b 7d 7d 7c 7c 79 79 74 74 71 71 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 03(4) 01(2) 11(4) 01(2) 02(3) 01(2) 61(7) 01(2) 00(2) -- total 43 bits
[  bloc] fffb fff9 1 0 1 1 2 ffff 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffc9 ffb3 b 0 d f 3a fff0 0 0 0 0 0 0 3d 3d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffc9 ffb3 f 3a 3d 3d 0 0 b d fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 86 5e 66 85 83 82 88 7d 86 5d 65 84 82 81 89 7e 85 5c 64 82 80 81 89 7f 85 5b 62 80 7f 80 8a 81 84 5a 60 7e 7d 80 8b 83 84 59 5e 7b 7b 7f 8c 85 83 58 5d 7a 79 7f 8c 86 83 58 5c 79 79 7e 8d 87 
* component mcu
[   mcu] 86 86 5e 5e 66 66 85 85 83 83 82 82 88 88 7d 7d 86 86 5e 5e 66 66 85 85 83 83 82 82 88 88 7d 7d 86 86 5d 5d 65 65 84 84 82 82 81 81 89 89 7e 7e 86 86 5d 5d 65 65 84 84 82 82 81 81 89 89 7e 7e 85 85 5c 5c 64 64 82 82 80 80 81 81 89 89 7f 7f 85 85 5c 5c 64 64 82 82 80 80 81 81 89 89 7f 7f 85 85 5b 5b 62 62 80 80 7f 7f 80 80 8a 8a 81 81 85 85 5b 5b 62 62 80 80 7f 7f 80 80 8a 8a 81 81 84 84 5a 5a 60 60 7e 7e 7d 7d 80 80 8b 8b 83 83 84 84 5a 5a 60 60 7e 7e 7d 7d 80 80 8b 8b 83 83 84 84 59 59 5e 5e 7b 7b 7b 7b 7f 7f 8c 8c 85 85 84 84 59 59 5e 5e 7b 7b 7b 7b 7f 7f 8c 8c 85 85 83 83 58 58 5d 5d 7a 7a 79 79 7f 7f 8c 8c 86 86 83 83 58 58 5d 5d 7a 7a 79 79 7f 7f 8c 8c 86 86 83 83 58 58 5c 5c 79 79 79 79 7e 7e 8d 8d 87 87 83 83 58 58 5c 5c 79 79 79 79 7e 7e 8d 8d 87 87 

**************************************************************
*** mcu 177
** component Y
* bloc 0
[ DC/AC] 05(3) / 04(4) 05(5) 05(5) 05(5) 11(4) 02(2) 04(4) 04(4) 04(4) 03(3) 01(2) 02(2) 31(6) 02(2) 02(2) 03(3) 12(5) 02(2) 11(4) 71(8) 31(6) 00(4) -- total 149 bits
[  bloc] 47 fff5 ffef ffe9 fff0 0 ffff fffe fff1 fff3 fff7 fffc 1 fffe 0 0 0 ffff 2 fffe fffc 0 2 2 0 1 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2c6 ffb3 ff89 ff31 ff90 0 fff6 ffee ff88 ff8b ff9d ffd4 a ffe8 0 0 0 fff1 1c ffe4 ffc4 0 2c 2e 0 19 0 0 0 0 0 0 0 22 0 0 0 30 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2c6 ffb3 0 fff6 0 0 0 0 ff89 ff90 ffee ffe8 0 0 0 0 ff31 ff88 a fff1 19 0 0 0 ff8b ffd4 1c 0 0 0 0 0 ff9d ffe4 2e 0 0 0 0 0 ffc4 2c 22 0 0 0 0 0 0 0 30 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 42 45 53 67 78 92 c1 eb 7f 9d ca ed f9 f3 f0 f2 f0 fa ff ff fb fa f8 f6 ff ff fa e9 e2 e5 e3 d9 ec f2 f1 eb ee f7 f4 e9 fc f6 eb e1 e3 eb ee ec e4 e0 df e2 df d6 cd ca d4 c8 c5 cf d6 d8 e3 f2 
* bloc 1
[ DC/AC] 01(3) / 05(5) 05(5) 04(4) 05(5) 02(2) 14(9) 04(4) 04(4) 02(2) 03(3) 01(2) 01(2) 21(5) 01(2) 02(2) 02(2) 21(5) 02(2) 02(2) 61(7) 01(2) 02(2) 31(6) 00(4) -- total 148 bits
[  bloc] 48 13 1a fff4 ffeb fffd 0 8 f 8 fffd fffb 1 ffff 0 0 1 ffff fffe 2 0 0 ffff 2 2 0 0 0 0 0 0 ffff ffff fffe 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2d0 85 b6 ff94 ff6d ffee 0 48 78 48 ffdf ffc9 a fff4 0 0 10 fff1 ffe4 1c 0 0 ffea 2e 24 0 0 0 0 0 0 ffe0 ffdd ffbc 0 0 0 30 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2d0 85 ffee 0 0 0 0 0 b6 ff6d 48 fff4 10 0 0 0 ff94 78 a fff1 0 0 0 0 48 ffc9 ffe4 24 ffe0 0 0 0 ffdf 1c 2e ffdd 0 0 0 0 0 ffea ffbc 0 0 0 0 0 0 0 30 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] fb fb f3 e3 db e3 f0 f8 ff f6 eb e9 e7 e4 ea f5 fa e8 e1 e8 e5 dd e9 ff d8 df ed f6 ee e0 e1 ed f0 f1 ea e0 e1 ea ea e2 e9 eb e3 df ee f6 d9 ad c4 d7 eb f3 e8 c3 83 4e ff f7 de b0 77 4b 40 48 
* bloc 2
[ DC/AC] 06(4) / 06(7) 16(16) 05(5) 04(4) 03(3) 02(2) 01(2) 04(4) 04(4) 02(2) 05(5) 03(3) 01(2) 01(2) 01(2) 03(3) 02(2) 03(3) 02(2) 01(2) 02(2) 01(2) 02(2) 01(2) 52(11) 02(2) 12(5) 31(6) 11(4) a1(9) 00(4) -- total 208 bits
[  bloc] e 30 0 22 ffee c 4 3 ffff f d 3 ffef 4 1 1 1 fffc 3 fffc 2 1 fffe ffff fffd ffff 0 0 0 0 0 fffd 2 0 fffe 0 0 0 ffff 0 ffff 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 8c 150 0 132 ff82 48 28 1b fff8 87 8f 21 ff56 30 f 19 10 ffc4 2a ffc8 1e 1e ffd4 ffe9 ffca ffe7 0 0 0 0 0 ffa0 46 0 ffb0 0 0 0 ffd8 0 ffca 0 0 0 0 0 0 0 0 0 0 40 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 8c 150 48 28 f 19 0 0 0 ff82 1b 30 10 0 0 0 132 fff8 ff56 ffc4 ffe7 0 0 0 87 21 2a ffca ffa0 ffca 0 0 8f ffc8 ffe9 46 0 0 0 0 1e ffd4 0 ffd8 0 40 0 0 1e ffb0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] de fc ff f2 eb fc f0 c7 d9 c2 98 88 87 64 41 46 ba 4a 39 62 4b 3a 52 55 f0 68 3e 58 45 4d 66 4d ff dc 72 34 54 5f 45 46 d5 f5 c1 62 44 4b 53 64 e5 ea fe cc 61 42 52 3d f1 d7 e7 ff e7 ab 74 4e 
* bloc 3
[ DC/AC] 05(3) / 05(5) 06(7) 05(5) 05(5) 04(4) 03(3) 03(3) 02(2) 02(2) 02(2) 02(2) 01(2) 03(3) 01(2) 11(4) 02(2) 03(3) 02(2) 02(2) 01(2) 02(2) 12(5) 02(2) 41(6) 02(2) 02(2) 21(5) 11(4) 91(9) 31(6) 00(4) -- total 187 bits
[  bloc] ffef ffee ffe0 10 1b f fffa fffa fffd fffe 2 2 1 5 1 0 1 2 5 2 2 ffff 2 0 fffd fffe 0 0 0 0 1 2 2 0 0 1 0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff56 ff82 ff20 90 bd 5a ffc4 ffca ffe8 ffee 16 16 a 3c f 0 10 1e 46 1c 1e ffe2 2c 0 ffca ffce 0 0 0 0 23 40 46 0 0 2d 0 30 0 0 0 0 0 0 0 0 0 36 0 0 0 40 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff56 ff82 5a ffc4 f 0 0 0 ff20 bd ffca 3c 10 0 0 0 90 ffe8 a 1e ffce 23 0 0 ffee 16 46 ffca 40 0 0 0 16 1c 0 46 0 0 0 0 1e 2c 0 0 0 40 0 0 ffe2 0 30 36 0 0 0 0 2d 0 0 0 0 0 0 0 
[  idct] b4 6a 54 59 42 4a 59 41 2c 58 5f 53 54 44 3d 5b 50 50 49 43 4e 5b 56 46 56 47 4f 5b 51 49 4b 49 4d 5c 4b 52 69 48 57 bd 53 4f 49 49 40 3c 84 f2 5d 71 ad ab 6d 88 e3 ff 63 7f 7b 6c 98 e9 ff f0 
* component mcu
[   mcu] 42 45 53 67 78 92 c1 eb fb fb f3 e3 db e3 f0 f8 7f 9d ca ed f9 f3 f0 f2 ff f6 eb e9 e7 e4 ea f5 f0 fa ff ff fb fa f8 f6 fa e8 e1 e8 e5 dd e9 ff ff ff fa e9 e2 e5 e3 d9 d8 df ed f6 ee e0 e1 ed ec f2 f1 eb ee f7 f4 e9 f0 f1 ea e0 e1 ea ea e2 fc f6 eb e1 e3 eb ee ec e9 eb e3 df ee f6 d9 ad e4 e0 df e2 df d6 cd ca c4 d7 eb f3 e8 c3 83 4e d4 c8 c5 cf d6 d8 e3 f2 ff f7 de b0 77 4b 40 48 de fc ff f2 eb fc f0 c7 b4 6a 54 59 42 4a 59 41 d9 c2 98 88 87 64 41 46 2c 58 5f 53 54 44 3d 5b ba 4a 39 62 4b 3a 52 55 50 50 49 43 4e 5b 56 46 f0 68 3e 58 45 4d 66 4d 56 47 4f 5b 51 49 4b 49 ff dc 72 34 54 5f 45 46 4d 5c 4b 52 69 48 57 bd d5 f5 c1 62 44 4b 53 64 53 4f 49 49 40 3c 84 f2 e5 ea fe cc 61 42 52 3d 5d 71 ad ab 6d 88 e3 ff f1 d7 e7 ff e7 ab 74 4e 63 7f 7b 6c 98 e9 ff f0 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 11(4) 11(4) 31(5) 00(2) -- total 22 bits
[  bloc] fff8 0 ffff 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffa8 0 fff5 0 d 0 0 0 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffa8 0 0 0 0 0 0 0 fff5 d 0 0 0 0 0 0 0 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7a 79 77 74 72 6f 6d 6c 78 77 76 74 73 71 70 6f 74 74 74 74 74 74 74 74 72 72 73 74 75 76 77 78 71 72 73 75 76 78 79 7a 73 73 74 75 77 78 79 79 75 76 76 76 77 77 78 78 77 77 77 77 77 77 76 76 
* component mcu
[   mcu] 7a 7a 79 79 77 77 74 74 72 72 6f 6f 6d 6d 6c 6c 7a 7a 79 79 77 77 74 74 72 72 6f 6f 6d 6d 6c 6c 78 78 77 77 76 76 74 74 73 73 71 71 70 70 6f 6f 78 78 77 77 76 76 74 74 73 73 71 71 70 70 6f 6f 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 74 72 72 72 72 73 73 74 74 75 75 76 76 77 77 78 78 72 72 72 72 73 73 74 74 75 75 76 76 77 77 78 78 71 71 72 72 73 73 75 75 76 76 78 78 79 79 7a 7a 71 71 72 72 73 73 75 75 76 76 78 78 79 79 7a 7a 73 73 73 73 74 74 75 75 77 77 78 78 79 79 79 79 73 73 73 73 74 74 75 75 77 77 78 78 79 79 79 79 75 75 76 76 76 76 76 76 77 77 77 77 78 78 78 78 75 75 76 76 76 76 76 76 77 77 77 77 78 78 78 78 77 77 77 77 77 77 77 77 77 77 77 77 76 76 76 76 77 77 77 77 77 77 77 77 77 77 77 77 76 76 76 76 
** component Cr
* bloc 0
[ DC/AC] 04(4) / 02(3) 04(5) 01(2) 02(3) 01(2) 13(8) 03(4) 02(3) 21(5) 00(2) -- total 64 bits
[  bloc] fff3 3 b 1 fffd 1 0 fffc fffc fffd 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff71 21 79 f ffd9 f 0 ffc0 ffc0 ffa9 0 0 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff71 21 f 0 0 0 0 0 79 ffd9 ffc0 0 0 0 0 0 f ffc0 23 0 0 0 0 0 ffa9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 62 67 70 7a 81 85 86 86 75 7a 82 89 8c 8b 88 85 86 8a 8f 92 90 88 7f 79 83 85 86 84 7d 71 66 5e 73 71 6c 65 5d 53 4b 47 6b 64 59 4e 47 45 47 49 74 68 57 4a 47 4f 5b 65 81 73 5f 50 50 5e 72 80 
* component mcu
[   mcu] 62 62 67 67 70 70 7a 7a 81 81 85 85 86 86 86 86 62 62 67 67 70 70 7a 7a 81 81 85 85 86 86 86 86 75 75 7a 7a 82 82 89 89 8c 8c 8b 8b 88 88 85 85 75 75 7a 7a 82 82 89 89 8c 8c 8b 8b 88 88 85 85 86 86 8a 8a 8f 8f 92 92 90 90 88 88 7f 7f 79 79 86 86 8a 8a 8f 8f 92 92 90 90 88 88 7f 7f 79 79 83 83 85 85 86 86 84 84 7d 7d 71 71 66 66 5e 5e 83 83 85 85 86 86 84 84 7d 7d 71 71 66 66 5e 5e 73 73 71 71 6c 6c 65 65 5d 5d 53 53 4b 4b 47 47 73 73 71 71 6c 6c 65 65 5d 5d 53 53 4b 4b 47 47 6b 6b 64 64 59 59 4e 4e 47 47 45 45 47 47 49 49 6b 6b 64 64 59 59 4e 4e 47 47 45 45 47 47 49 49 74 74 68 68 57 57 4a 4a 47 47 4f 4f 5b 5b 65 65 74 74 68 68 57 57 4a 4a 47 47 4f 4f 5b 5b 65 65 81 81 73 73 5f 5f 50 50 50 50 5e 5e 72 72 80 80 81 81 73 73 5f 5f 50 50 50 50 5e 5e 72 72 80 80 

**************************************************************
*** mcu 178
** component Y
* bloc 0
[ DC/AC] 06(4) / 07(8) 05(5) 03(3) 03(3) 06(7) 04(4) 01(2) 03(3) 21(5) 03(3) 03(3) 12(5) 02(2) 02(2) 01(2) 41(6) 02(2) 02(2) 01(2) 02(2) 12(5) 01(2) 01(2) 91(9) 01(2) 01(2) 91(9) 00(4) -- total 178 bits
[  bloc] 17 ffbb 11 5 7 24 d 1 5 0 0 ffff fffb 7 0 3 2 fffd ffff 0 0 0 0 ffff fffe 2 1 2 0 2 1 ffff 0 0 0 0 0 0 0 0 0 ffff ffff 1 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 
[iquant] e6 fe1d 77 2d 31 d8 82 9 28 0 0 fff5 ffce 54 0 4b 20 ffd3 fff2 0 0 0 0 ffe9 ffdc 32 24 40 0 4a 23 ffe0 0 0 0 0 0 0 0 0 0 ffd5 ffde 23 0 0 0 0 0 0 0 0 0 ffda 0 0 0 0 0 0 0 0 0 0 
[   izz] e6 fe1d d8 82 0 4b 40 0 77 31 9 54 20 24 4a ffde 2d 28 ffce ffd3 32 23 ffd5 23 0 fff5 fff2 ffdc ffe0 0 0 ffda 0 0 ffe9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c1 51 7a ac a0 f8 fb fa cf 4a 64 80 9a f7 fb ff c6 41 4d 52 90 fb f7 ff 99 41 44 41 7f ff f1 fe 67 4a 46 44 69 f5 f1 ff 51 52 4b 4e 64 d2 f9 ff 55 4b 52 5c 81 a6 ff fd 5d 3f 57 6a a6 88 ff ef 
* bloc 1
[ DC/AC] 06(4) / 04(4) 03(3) 02(2) 03(3) 03(3) 01(2) 11(4) 21(5) 01(2) 02(2) 01(2) 21(5) 01(2) 01(2) 31(6) 81(9) 61(7) 00(4) -- total 105 bits
[  bloc] 56 f fffb 3 5 fffb ffff 0 ffff 0 0 ffff ffff fffe 1 0 0 1 ffff 1 0 0 0 ffff 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 35c 69 ffdd 1b 23 ffe2 fff6 0 fff8 0 0 fff5 fff6 ffe8 f 0 0 f fff2 e 0 0 0 ffe9 0 0 0 0 0 0 0 0 23 0 0 0 0 0 0 ffd6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 35c 69 ffe2 fff6 f 0 0 0 ffdd 23 0 ffe8 0 0 0 0 1b fff8 fff6 f 0 0 0 0 0 fff5 fff2 0 0 0 0 0 0 e ffe9 23 ffd6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f4 fc ff f8 f0 e7 d3 be fb f6 fa fc e6 ca cb e1 fe f7 f8 f6 df c4 ca e3 f7 fd fa ec e2 dc d2 c4 f2 f8 f8 f0 eb e6 d8 c8 f5 ed f3 fd f3 dc dc ed fd f1 f2 ff fa e7 e4 f1 ff fe f6 f6 ff ff ee d2 
* bloc 2
[ DC/AC] 06(4) / 02(2) 06(7) 03(3) 05(5) 13(7) 03(3) 05(5) 03(3) 02(2) 11(4) 03(3) 03(3) 02(2) 01(2) 01(2) 03(3) 03(3) 21(5) 12(5) 03(3) 02(2) 01(2) 01(2) 01(2) 02(2) 02(2) 21(5) 42(10) 01(2) 01(2) 12(5) 02(2) 01(2) 01(2) 62(12) 00(4) -- total 217 bits
[  bloc] 2f fffe ffdb fffa ffe1 0 fffb fffb ffee 7 2 0 1 7 5 fffe ffff ffff 4 4 0 0 1 0 fffd 7 fffe ffff 1 1 fffd 2 0 0 ffff 0 0 0 0 fffe 1 ffff 0 2 fffe 1 ffff 0 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 
[iquant] 1d6 fff2 fefd ffca ff27 0 ffce ffd3 ff70 3f 16 0 a 54 4b ffce fff0 fff1 38 38 0 0 16 0 ffca af ffb8 ffe0 26 25 ff97 40 0 0 ffd8 0 0 0 0 ffac 36 ffd5 0 46 ff9c 44 ffce 0 0 0 0 0 0 4c 0 0 0 0 0 0 0 0 0 0 
[   izz] 1d6 fff2 0 ffce 4b ffce ffe0 26 fefd ff27 ffd3 54 fff0 ffb8 25 0 ffca ff70 a fff1 af ff97 ffd5 46 3f 0 38 ffca 40 36 ff9c 4c 16 38 0 0 ffac 44 0 0 0 16 0 0 ffce 0 0 0 0 ffd8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 4e 52 4b 6b ff 68 ca ff 54 52 3f 75 fe a0 71 fa 5c 85 84 7f b5 fb 72 b5 b8 e6 fc b4 6a f8 b2 57 ff f9 ff f5 91 a2 eb 90 ff ef e3 ff e3 68 ec f8 ff ff e3 f0 f9 6b b5 f8 ed e3 de ef f5 97 a3 f7 
* bloc 3
[ DC/AC] 06(4) / 04(4) 05(5) 02(2) 04(4) 03(3) 02(2) 12(5) 02(2) 01(2) 03(3) 04(4) 03(3) 01(2) 01(2) 02(2) 04(4) 03(3) 01(2) 01(2) 11(4) 01(2) 03(3) 02(2) c1(10) 01(2) 01(2) 41(6) 01(2) 41(6) 01(2) 00(4) -- total 173 bits
[  bloc] 52 fff2 11 fffd e fffb 3 0 2 fffe 1 fffb 8 fffb 1 ffff fffe 8 fffa 1 1 0 1 1 fffc 2 0 0 0 0 0 0 0 0 0 0 0 0 1 ffff 1 0 0 0 0 ffff 1 0 0 0 0 1 ffff 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 334 ff9e 77 ffe5 62 ffe2 1e 0 10 ffee b ffc9 50 ffc4 f ffe7 ffe0 78 ffac e f 0 16 17 ffb8 32 0 0 0 0 0 0 0 0 0 0 0 0 28 ffd6 36 0 0 0 0 ffbc 32 0 0 0 0 40 ffc0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 334 ff9e ffe2 1e f ffe7 0 0 77 62 0 ffc4 ffe0 0 0 0 ffe5 10 50 78 32 0 0 0 ffee ffc9 ffac ffb8 0 36 0 0 b e 17 0 ffd6 ffbc ffc0 0 f 16 0 28 32 40 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ff fc e3 ff ff ee ff e9 ee f7 ff e1 f1 ff e2 ff ff f2 fb ed f5 ff e4 f7 d6 ff f6 f6 ff ee f7 f1 62 f4 ff ef f8 eb f5 ff 89 82 e4 ff ec f2 f1 f4 f3 71 97 e7 f2 fa ed e2 f2 e5 65 76 fd ff e0 f0 
* component mcu
[   mcu] c1 51 7a ac a0 f8 fb fa f4 fc ff f8 f0 e7 d3 be cf 4a 64 80 9a f7 fb ff fb f6 fa fc e6 ca cb e1 c6 41 4d 52 90 fb f7 ff fe f7 f8 f6 df c4 ca e3 99 41 44 41 7f ff f1 fe f7 fd fa ec e2 dc d2 c4 67 4a 46 44 69 f5 f1 ff f2 f8 f8 f0 eb e6 d8 c8 51 52 4b 4e 64 d2 f9 ff f5 ed f3 fd f3 dc dc ed 55 4b 52 5c 81 a6 ff fd fd f1 f2 ff fa e7 e4 f1 5d 3f 57 6a a6 88 ff ef ff fe f6 f6 ff ff ee d2 4e 52 4b 6b ff 68 ca ff ff fc e3 ff ff ee ff e9 54 52 3f 75 fe a0 71 fa ee f7 ff e1 f1 ff e2 ff 5c 85 84 7f b5 fb 72 b5 ff f2 fb ed f5 ff e4 f7 b8 e6 fc b4 6a f8 b2 57 d6 ff f6 f6 ff ee f7 f1 ff f9 ff f5 91 a2 eb 90 62 f4 ff ef f8 eb f5 ff ff ef e3 ff e3 68 ec f8 89 82 e4 ff ec f2 f1 f4 ff ff e3 f0 f9 6b b5 f8 f3 71 97 e7 f2 fa ed e2 ed e3 de ef f5 97 a3 f7 f2 e5 65 76 fd ff e0 f0 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 02(3) 01(2) 11(4) 02(3) 00(2) -- total 24 bits
[  bloc] fffb 2 ffff 0 1 fffe 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffc9 16 fff5 0 d ffe2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffc9 16 ffe2 0 0 0 0 0 fff5 d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 79 7b 7d 7d 7b 75 6f 6b 79 7b 7d 7e 7b 76 70 6c 79 7b 7d 7e 7c 77 71 6e 78 7a 7d 7f 7d 78 73 6f 78 7a 7d 7f 7e 7a 75 71 77 7a 7d 80 7f 7b 76 73 77 7a 7d 80 7f 7c 78 75 77 7a 7d 80 80 7d 78 75 
* component mcu
[   mcu] 79 79 7b 7b 7d 7d 7d 7d 7b 7b 75 75 6f 6f 6b 6b 79 79 7b 7b 7d 7d 7d 7d 7b 7b 75 75 6f 6f 6b 6b 79 79 7b 7b 7d 7d 7e 7e 7b 7b 76 76 70 70 6c 6c 79 79 7b 7b 7d 7d 7e 7e 7b 7b 76 76 70 70 6c 6c 79 79 7b 7b 7d 7d 7e 7e 7c 7c 77 77 71 71 6e 6e 79 79 7b 7b 7d 7d 7e 7e 7c 7c 77 77 71 71 6e 6e 78 78 7a 7a 7d 7d 7f 7f 7d 7d 78 78 73 73 6f 6f 78 78 7a 7a 7d 7d 7f 7f 7d 7d 78 78 73 73 6f 6f 78 78 7a 7a 7d 7d 7f 7f 7e 7e 7a 7a 75 75 71 71 78 78 7a 7a 7d 7d 7f 7f 7e 7e 7a 7a 75 75 71 71 77 77 7a 7a 7d 7d 80 80 7f 7f 7b 7b 76 76 73 73 77 77 7a 7a 7d 7d 80 80 7f 7f 7b 7b 76 76 73 73 77 77 7a 7a 7d 7d 80 80 7f 7f 7c 7c 78 78 75 75 77 77 7a 7a 7d 7d 80 80 7f 7f 7c 7c 78 78 75 75 77 77 7a 7a 7d 7d 80 80 80 80 7d 7d 78 78 75 75 77 77 7a 7a 7d 7d 80 80 80 80 7d 7d 78 78 75 75 
** component Cr
* bloc 0
[ DC/AC] 03(3) / 04(5) 12(6) 02(3) 01(2) 12(6) 02(3) 31(5) 00(2) -- total 52 bits
[  bloc] fff8 fff7 0 2 fffd ffff 0 fffd 2 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffa8 ff9d 0 1e ffd9 fff1 0 ffd0 20 0 0 0 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffa8 ff9d fff1 0 0 0 0 0 0 ffd9 ffd0 0 0 0 0 0 1e 20 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 61 67 71 7c 84 87 88 87 58 61 6e 7b 84 87 86 85 4e 59 69 7a 84 86 84 81 4a 55 66 77 81 84 81 7e 52 5a 67 73 7c 80 80 7f 65 67 6a 6f 75 7b 80 82 7b 76 6f 6c 6e 76 80 87 89 80 73 6a 6a 74 81 8a 
* component mcu
[   mcu] 61 61 67 67 71 71 7c 7c 84 84 87 87 88 88 87 87 61 61 67 67 71 71 7c 7c 84 84 87 87 88 88 87 87 58 58 61 61 6e 6e 7b 7b 84 84 87 87 86 86 85 85 58 58 61 61 6e 6e 7b 7b 84 84 87 87 86 86 85 85 4e 4e 59 59 69 69 7a 7a 84 84 86 86 84 84 81 81 4e 4e 59 59 69 69 7a 7a 84 84 86 86 84 84 81 81 4a 4a 55 55 66 66 77 77 81 81 84 84 81 81 7e 7e 4a 4a 55 55 66 66 77 77 81 81 84 84 81 81 7e 7e 52 52 5a 5a 67 67 73 73 7c 7c 80 80 80 80 7f 7f 52 52 5a 5a 67 67 73 73 7c 7c 80 80 80 80 7f 7f 65 65 67 67 6a 6a 6f 6f 75 75 7b 7b 80 80 82 82 65 65 67 67 6a 6a 6f 6f 75 75 7b 7b 80 80 82 82 7b 7b 76 76 6f 6f 6c 6c 6e 6e 76 76 80 80 87 87 7b 7b 76 76 6f 6f 6c 6c 6e 6e 76 76 80 80 87 87 89 89 80 80 73 73 6a 6a 6a 6a 74 74 81 81 8a 8a 89 89 80 80 73 73 6a 6a 6a 6a 74 74 81 81 8a 8a 

**************************************************************
*** mcu 179
** component Y
* bloc 0
[ DC/AC] 07(5) / 04(4) 06(7) 05(5) 04(4) 04(4) 03(3) 04(4) 03(3) 05(5) 04(4) 03(3) 03(3) 03(3) 02(2) 01(2) 02(2) 02(2) 01(2) 01(2) 01(2) 02(2) 01(2) 01(2) 01(2) 01(2) 01(2) 82(15) 00(4) -- total 179 bits
[  bloc] c b 3d 15 fff5 8 4 fff8 4 ffef fff5 fffb 6 fffc 2 1 fffd 3 ffff 1 ffff 3 1 1 ffff 1 ffff 0 0 0 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 78 4d 1ab bd ffb3 30 28 ffb8 20 ff67 ff87 ffc9 3c ffd0 1e 19 ffd0 2d fff2 e fff1 5a 16 17 ffee 19 ffdc 0 0 0 0 0 0 0 0 5a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 78 4d 30 28 1e 19 0 0 1ab ffb3 ffb8 ffd0 ffd0 ffdc 0 0 bd 20 3c 2d 19 0 0 0 ff67 ffc9 fff2 ffee 0 0 0 0 ff87 e 17 0 0 0 0 0 fff1 16 0 0 0 0 0 0 5a 0 0 0 0 0 0 0 5a 0 0 0 0 0 0 0 
[  idct] da de d3 cf da dd dc e3 d0 d9 d8 d8 e1 e3 db d9 f3 fb fd f7 f4 f1 e6 db 72 74 77 6f 60 5d 5b 53 51 49 52 57 49 49 53 50 68 43 45 57 4b 47 51 4d b9 67 49 59 4f 48 50 4a ff 88 4c 57 52 4f 5b 57 
* bloc 1
[ DC/AC] 05(3) / 03(3) 06(7) 05(5) 06(7) 03(3) 02(2) 05(5) 03(3) 03(3) 02(2) 01(2) 13(7) 22(8) 13(7) 04(4) 02(2) 01(2) 02(2) 12(5) 71(8) 41(6) 11(4) 81(9) 00(4) -- total 180 bits
[  bloc] fff8 7 26 1f 21 4 fffe fff0 fffc 4 2 1 0 5 0 0 fffe 0 fffa fff8 fffd ffff fffe 0 2 0 0 0 0 0 0 0 1 0 0 0 0 1 0 ffff 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffb0 31 10a 117 e7 18 ffec ff70 ffe0 24 16 b 0 3c 0 0 ffe0 0 ffac ff90 ffd3 ffe2 ffd4 0 24 0 0 0 0 0 0 0 23 0 0 0 0 30 0 ffd6 0 0 0 0 0 0 0 0 3b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffb0 31 18 ffec 0 0 0 0 10a e7 ff70 3c ffe0 0 0 0 117 ffe0 0 0 0 0 0 0 24 b ffac 24 0 0 0 0 16 ff90 0 23 ffd6 0 0 0 ffd3 ffd4 0 0 0 0 0 0 ffe2 0 30 0 0 0 0 0 0 0 3b 0 0 0 0 0 
[  idct] d9 e6 e9 e7 f6 f3 b7 6c e6 ee f5 ef cf 9a 63 41 bb a9 8c 67 45 36 44 59 3a 4c 54 4e 50 59 51 3f 52 51 48 3e 45 56 5a 53 50 47 4b 55 49 34 3c 57 4f 46 4b 53 49 47 75 b2 56 54 4a 3c 42 73 c3 ff 
* bloc 2
[ DC/AC] 07(5) / 05(5) 06(7) 05(5) 05(5) 03(3) 02(2) 03(3) 04(4) 04(4) 01(2) 13(7) 02(2) 01(2) 11(4) 02(2) 03(3) 02(2) 01(2) 11(4) 02(2) 11(4) 61(7) 41(6) 01(2) 81(9) 00(4) -- total 175 bits
[  bloc] 47 12 ffdf ffed 14 5 fffd 7 9 fff8 ffff 0 7 fffd ffff 0 ffff fffe 6 fffd 1 0 ffff 2 0 ffff 0 0 0 0 0 0 1 0 0 0 0 ffff 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2c6 7e ff19 ff55 8c 1e ffe2 3f 48 ffb8 fff5 0 46 ffdc fff1 0 fff0 ffe2 54 ffd6 f 0 ffea 2e 0 ffe7 0 0 0 0 0 0 23 0 0 0 0 ffd0 28 0 0 0 0 0 0 0 0 36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2c6 7e 1e ffe2 fff1 0 0 0 ff19 8c 3f ffdc fff0 0 0 0 ff55 48 46 ffe2 ffe7 0 0 0 ffb8 0 54 0 0 0 0 0 fff5 ffd6 2e 23 0 0 0 0 f ffea 0 28 0 0 0 0 0 0 ffd0 36 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f1 de a4 5b 3d 56 74 7d de ff fc b7 6a 56 78 9c e5 f3 ff ff f1 d4 af 93 f8 ef ed f7 ff fe f2 e8 f7 f1 ed ed ea ea f6 ff f3 ed ed f6 fc f6 e8 df ef f8 fa f0 e4 e5 f1 fb e4 ec f1 ef f2 f5 ed e0 
* bloc 3
[ DC/AC] 01(3) / 05(5) 05(5) 04(4) 05(5) 03(3) 02(2) 03(3) 04(4) 03(3) 01(2) 02(2) 04(4) 02(2) 02(2) 12(5) 01(2) 03(3) 02(2) 01(2) 01(2) 11(4) 12(5) 51(7) 01(2) 01(2) 01(2) 01(2) 01(2) 01(2) 01(2) 01(2) 71(8) 01(2) 00(4) -- total 181 bits
[  bloc] 48 fff0 ffeb fff2 ffeb 6 3 6 fff8 fffc 1 2 9 3 fffe 0 fffd 1 5 3 ffff ffff 0 1 0 fffe 0 0 0 0 0 ffff ffff ffff ffff ffff ffff ffff ffff ffff 0 0 0 0 0 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2d0 ff90 ff6d ff82 ff6d 24 1e 36 ffc0 ffdc b 16 5a 24 ffe2 0 ffd0 f 46 2a fff1 ffe2 0 17 0 ffce 0 0 0 0 0 ffe0 ffdd ffde ffd8 ffd3 ffc7 ffd0 ffd8 ffd6 0 0 0 0 0 0 0 ffca ffc5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2d0 ff90 24 1e ffe2 0 0 0 ff6d ff6d 36 24 ffd0 0 0 0 ff82 ffc0 5a f ffce 0 0 0 ffdc 16 46 0 ffe0 0 0 0 b 2a 17 ffdd ffd6 0 0 0 fff1 0 ffde ffd8 0 0 0 0 ffe2 ffd8 ffd0 ffca 0 0 0 0 ffd3 ffc7 ffc5 0 0 0 0 0 
[  idct] 71 9d 8a 4c 67 d4 ff ef df b1 79 74 b6 ff ff f6 6b 7f b0 eb ff fd f0 ef f7 fd ff ff f7 ec ea ed ef ef ed ee f5 f8 ed dd f8 f1 ef ee e5 dc e3 f3 eb db d7 e4 ed e7 df de e7 f1 f0 e0 d9 e1 e9 ea 
* component mcu
[   mcu] da de d3 cf da dd dc e3 d9 e6 e9 e7 f6 f3 b7 6c d0 d9 d8 d8 e1 e3 db d9 e6 ee f5 ef cf 9a 63 41 f3 fb fd f7 f4 f1 e6 db bb a9 8c 67 45 36 44 59 72 74 77 6f 60 5d 5b 53 3a 4c 54 4e 50 59 51 3f 51 49 52 57 49 49 53 50 52 51 48 3e 45 56 5a 53 68 43 45 57 4b 47 51 4d 50 47 4b 55 49 34 3c 57 b9 67 49 59 4f 48 50 4a 4f 46 4b 53 49 47 75 b2 ff 88 4c 57 52 4f 5b 57 56 54 4a 3c 42 73 c3 ff f1 de a4 5b 3d 56 74 7d 71 9d 8a 4c 67 d4 ff ef de ff fc b7 6a 56 78 9c df b1 79 74 b6 ff ff f6 e5 f3 ff ff f1 d4 af 93 6b 7f b0 eb ff fd f0 ef f8 ef ed f7 ff fe f2 e8 f7 fd ff ff f7 ec ea ed f7 f1 ed ed ea ea f6 ff ef ef ed ee f5 f8 ed dd f3 ed ed f6 fc f6 e8 df f8 f1 ef ee e5 dc e3 f3 ef f8 fa f0 e4 e5 f1 fb eb db d7 e4 ed e7 df de e4 ec f1 ef f2 f5 ed e0 e7 f1 f0 e0 d9 e1 e9 ea 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 12(6) 02(3) 01(2) 00(2) -- total 22 bits
[  bloc] fff8 0 2 fffe ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffa8 0 16 ffe2 fff3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffa8 0 0 0 0 0 0 0 16 fff3 0 0 0 0 0 0 ffe2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 71 71 72 73 75 76 77 77 74 74 75 76 77 78 78 79 77 78 78 79 7a 7a 7b 7b 7a 7a 7a 7b 7b 7b 7b 7b 7a 7a 79 79 79 79 79 79 77 76 76 75 75 74 73 73 72 72 71 70 6f 6e 6d 6d 6f 6f 6e 6d 6c 6a 6a 69 
* component mcu
[   mcu] 71 71 71 71 72 72 73 73 75 75 76 76 77 77 77 77 71 71 71 71 72 72 73 73 75 75 76 76 77 77 77 77 74 74 74 74 75 75 76 76 77 77 78 78 78 78 79 79 74 74 74 74 75 75 76 76 77 77 78 78 78 78 79 79 77 77 78 78 78 78 79 79 7a 7a 7a 7a 7b 7b 7b 7b 77 77 78 78 78 78 79 79 7a 7a 7a 7a 7b 7b 7b 7b 7a 7a 7a 7a 7a 7a 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7a 7a 7a 7a 7a 7a 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7a 7a 7a 7a 79 79 79 79 79 79 79 79 79 79 79 79 7a 7a 7a 7a 79 79 79 79 79 79 79 79 79 79 79 79 77 77 76 76 76 76 75 75 75 75 74 74 73 73 73 73 77 77 76 76 76 76 75 75 75 75 74 74 73 73 73 73 72 72 72 72 71 71 70 70 6f 6f 6e 6e 6d 6d 6d 6d 72 72 72 72 71 71 70 70 6f 6f 6e 6e 6d 6d 6d 6d 6f 6f 6f 6f 6e 6e 6d 6d 6c 6c 6a 6a 6a 6a 69 69 6f 6f 6f 6f 6e 6e 6d 6d 6c 6c 6a 6a 6a 6a 69 69 
** component Cr
* bloc 0
[ DC/AC] 03(3) / 02(3) 04(5) 03(4) 02(3) 02(3) 11(4) 01(2) 02(3) 21(5) 00(2) -- total 58 bits
[  bloc] fff3 2 fff7 7 3 2 0 ffff 1 3 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff71 16 ff9d 69 27 1e 0 fff0 10 57 0 0 ffdd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff71 16 1e 0 0 0 0 0 ff9d 27 fff0 0 0 0 0 0 69 10 ffdd 0 0 0 0 0 57 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 86 87 87 84 7e 74 6a 64 70 6e 6c 68 62 5d 58 55 5c 57 50 4a 47 47 4a 4d 5f 58 4d 46 45 4b 54 5b 74 6d 63 5b 5c 64 70 78 87 81 7a 75 76 7d 87 8d 89 87 83 81 82 86 8b 8e 83 82 82 82 83 84 86 87 
* component mcu
[   mcu] 86 86 87 87 87 87 84 84 7e 7e 74 74 6a 6a 64 64 86 86 87 87 87 87 84 84 7e 7e 74 74 6a 6a 64 64 70 70 6e 6e 6c 6c 68 68 62 62 5d 5d 58 58 55 55 70 70 6e 6e 6c 6c 68 68 62 62 5d 5d 58 58 55 55 5c 5c 57 57 50 50 4a 4a 47 47 47 47 4a 4a 4d 4d 5c 5c 57 57 50 50 4a 4a 47 47 47 47 4a 4a 4d 4d 5f 5f 58 58 4d 4d 46 46 45 45 4b 4b 54 54 5b 5b 5f 5f 58 58 4d 4d 46 46 45 45 4b 4b 54 54 5b 5b 74 74 6d 6d 63 63 5b 5b 5c 5c 64 64 70 70 78 78 74 74 6d 6d 63 63 5b 5b 5c 5c 64 64 70 70 78 78 87 87 81 81 7a 7a 75 75 76 76 7d 7d 87 87 8d 8d 87 87 81 81 7a 7a 75 75 76 76 7d 7d 87 87 8d 8d 89 89 87 87 83 83 81 81 82 82 86 86 8b 8b 8e 8e 89 89 87 87 83 83 81 81 82 82 86 86 8b 8b 8e 8e 83 83 82 82 82 82 82 82 83 83 84 84 86 86 87 87 83 83 82 82 82 82 82 82 83 83 84 84 86 86 87 87 

**************************************************************
*** mcu 180
** component Y
* bloc 0
[ DC/AC] 06(4) / 06(7) 05(5) 04(4) 05(5) 06(7) 06(7) 03(3) 04(4) 02(2) 13(7) 04(4) 01(2) 11(4) 12(5) 03(3) 21(5) 01(2) 01(2) 02(2) 01(2) 02(2) 02(2) 12(5) 01(2) 01(2) 21(5) 51(7) 11(4) 01(2) 11(4) 71(8) 00(4) -- total 214 bits
[  bloc] 1c ffdc ffe7 8 ffeb ffd8 20 fffc b fffe 0 fffc 9 ffff 0 ffff 0 2 fffb 0 0 ffff 1 1 fffe ffff fffe fffe 0 2 ffff 1 0 0 ffff 0 0 0 0 0 1 0 1 1 0 ffff 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 
[iquant] 118 ff04 ff51 48 ff6d ff10 140 ffdc 58 ffee 0 ffd4 5a fff4 0 ffe7 0 1e ffba 0 0 ffe2 16 17 ffdc ffe7 ffb8 ffc0 0 4a ffdd 20 0 0 ffd8 0 0 0 0 0 36 0 22 23 0 ffbc 0 0 0 0 0 0 0 ffda 0 0 0 0 0 0 0 0 0 0 
[   izz] 118 ff04 ff10 140 0 ffe7 ffc0 0 ff51 ff6d ffdc fff4 0 ffb8 4a 22 48 58 5a 1e ffe7 ffdd 0 23 ffee ffd4 ffba ffdc 20 36 0 ffda 0 0 17 0 0 ffbc 0 0 0 16 0 0 0 0 0 0 ffe2 ffd8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 41 4a 47 62 fd fb a0 91 5c 4b 57 72 fa fe ba 7b 48 3f 42 6b f4 fb c0 77 4d 61 47 90 ff fa ae 7a 46 52 46 d4 fd fe c3 7c 6a 4d 53 fe ec f9 e8 66 e0 ba 83 e6 f7 f2 eb 58 ff ff 7b 8e ff f7 e9 7c 
* bloc 1
[ DC/AC] 06(4) / 04(4) 02(2) 13(7) 03(3) 01(2) 02(2) 01(2) 01(2) 11(4) 01(2) 01(2) 01(2) 01(2) 02(2) 01(2) 01(2) 41(6) 21(5) 01(2) 01(2) 01(2) 00(4) -- total 104 bits
[  bloc] 5b 9 fffd 0 7 fffa ffff fffe ffff 1 0 ffff 1 1 ffff ffff 2 ffff 1 0 0 0 0 ffff 0 0 ffff 1 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 38e 3f ffeb 0 31 ffdc fff6 ffee fff8 9 0 fff5 a c fff1 ffe7 20 fff1 e 0 0 0 0 ffe9 0 0 ffdc 20 ffda 25 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 38e 3f ffdc fff6 fff1 ffe7 20 ffda ffeb 31 ffee c 20 ffdc 25 0 0 fff8 a fff1 0 0 0 0 9 fff5 e 0 0 0 0 0 0 0 ffe9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f8 fb ff f7 f6 f8 b9 e8 fd fe ff f3 f0 f6 bc e5 fb fe fd f6 f2 f7 c1 db f2 fb fe fe f7 fd cd d6 f0 fd fc fe f3 ff e1 e2 f3 ff f8 f6 e5 fc f5 f3 ec ff f9 f9 e0 f8 fd f5 df fd fe ff e5 f8 fb eb 
* bloc 2
[ DC/AC] 06(4) / 05(5) 05(5) 03(3) 03(3) 06(7) 03(3) 05(5) 02(2) 02(2) 12(5) 03(3) 04(4) 05(5) 02(2) 03(3) 02(2) 11(4) 41(6) 02(2) 22(8) 01(2) 02(2) 11(4) 61(7) 11(4) 01(2) 01(2) 91(9) 01(2) 00(4) -- total 198 bits
[  bloc] 30 16 16 fff9 fffc 24 5 ffee 2 3 0 2 5 c ffef 2 fffb 2 0 ffff 0 0 0 0 ffff 3 0 0 2 1 fffe 0 1 0 0 0 0 0 0 1 0 ffff 1 1 0 0 0 0 0 0 0 0 0 1 ffff 0 0 0 0 0 0 0 0 0 
[iquant] 1e0 9a 9a ffc1 ffe4 d8 32 ff5e 10 1b 0 16 32 90 ff01 32 ffb0 1e 0 fff2 0 0 0 0 ffee 4b 0 0 4c 25 ffba 0 23 0 0 0 0 0 0 2a 0 ffd5 22 23 0 0 0 0 0 0 0 0 0 26 ffd0 0 0 0 0 0 0 0 0 0 
[   izz] 1e0 9a d8 32 ff01 32 0 4c 9a ffe4 ff5e 90 ffb0 0 25 22 ffc1 10 32 1e 4b ffba ffd5 23 1b 16 0 ffee 0 0 0 26 0 fff2 0 23 2a 0 0 ffd0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ff f3 d9 70 e7 f7 ef 75 e9 f4 fd 6c c3 f5 ff 6e d8 ec ff 80 96 ff ff 74 e1 e5 ed 9e 75 ff f9 8a e8 ea f7 97 62 cd f1 9d e4 f6 ff 6b 55 7f e7 a9 e6 f6 cd 4f 48 4f c7 bb ef ec 76 4f 3f 49 a3 cc 
* bloc 3
[ DC/AC] 06(4) / 03(3) 03(3) 01(2) 02(2) 05(5) 03(3) 04(4) 02(2) 01(2) 11(4) 02(2) 02(2) 03(3) 02(2) 02(2) 01(2) 01(2) 31(6) 11(4) 11(4) 01(2) 01(2) 00(4) -- total 120 bits
[  bloc] 53 fffb 7 1 2 ffe5 fff9 8 fffe 1 0 ffff 3 2 fff9 fffd 2 ffff 1 0 0 0 1 0 ffff 0 1 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 33e ffdd 31 9 e ff5e ffba 48 fff0 9 0 fff5 1e 18 ff97 ffb5 20 fff1 e 0 0 0 16 0 ffee 0 24 ffe0 ffda 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 33e ffdd ff5e ffba ff97 ffb5 ffe0 ffda 31 e 48 18 20 24 0 0 9 fff0 1e fff1 0 0 0 0 9 fff5 e ffee 0 0 0 0 0 0 0 0 0 0 0 0 0 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d3 ff fa f8 e5 f2 f9 fd c5 fb f3 f8 ef fb f6 ef c0 fd f5 fb f8 fc e3 cf b2 ff fb fd fc fb d8 c1 96 f8 fb fb fc fe de d0 89 fc ff f9 f9 fa da d3 86 ff ff f6 f8 f7 d2 cb 79 f8 fd f1 fa fd d6 ce 
* component mcu
[   mcu] 41 4a 47 62 fd fb a0 91 f8 fb ff f7 f6 f8 b9 e8 5c 4b 57 72 fa fe ba 7b fd fe ff f3 f0 f6 bc e5 48 3f 42 6b f4 fb c0 77 fb fe fd f6 f2 f7 c1 db 4d 61 47 90 ff fa ae 7a f2 fb fe fe f7 fd cd d6 46 52 46 d4 fd fe c3 7c f0 fd fc fe f3 ff e1 e2 6a 4d 53 fe ec f9 e8 66 f3 ff f8 f6 e5 fc f5 f3 e0 ba 83 e6 f7 f2 eb 58 ec ff f9 f9 e0 f8 fd f5 ff ff 7b 8e ff f7 e9 7c df fd fe ff e5 f8 fb eb ff f3 d9 70 e7 f7 ef 75 d3 ff fa f8 e5 f2 f9 fd e9 f4 fd 6c c3 f5 ff 6e c5 fb f3 f8 ef fb f6 ef d8 ec ff 80 96 ff ff 74 c0 fd f5 fb f8 fc e3 cf e1 e5 ed 9e 75 ff f9 8a b2 ff fb fd fc fb d8 c1 e8 ea f7 97 62 cd f1 9d 96 f8 fb fb fc fe de d0 e4 f6 ff 6b 55 7f e7 a9 89 fc ff f9 f9 fa da d3 e6 f6 cd 4f 48 4f c7 bb 86 ff ff f6 f8 f7 d2 cb ef ec 76 4f 3f 49 a3 cc 79 f8 fd f1 fa fd d6 ce 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 01(2) 01(2) 11(4) 02(3) 00(2) -- total 22 bits
[  bloc] fffb 1 1 0 1 fffe 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffc9 b b 0 d ffe2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffc9 b ffe2 0 0 0 0 0 b d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7b 7d 80 81 7f 7a 75 71 7a 7d 7f 81 7f 7a 75 71 79 7b 7e 80 7e 7a 75 72 77 7a 7d 7f 7e 7a 75 72 75 78 7b 7e 7d 7a 76 73 73 76 7a 7d 7d 7a 76 73 72 75 79 7c 7d 7a 76 73 71 74 79 7c 7c 7a 76 74 
* component mcu
[   mcu] 7b 7b 7d 7d 80 80 81 81 7f 7f 7a 7a 75 75 71 71 7b 7b 7d 7d 80 80 81 81 7f 7f 7a 7a 75 75 71 71 7a 7a 7d 7d 7f 7f 81 81 7f 7f 7a 7a 75 75 71 71 7a 7a 7d 7d 7f 7f 81 81 7f 7f 7a 7a 75 75 71 71 79 79 7b 7b 7e 7e 80 80 7e 7e 7a 7a 75 75 72 72 79 79 7b 7b 7e 7e 80 80 7e 7e 7a 7a 75 75 72 72 77 77 7a 7a 7d 7d 7f 7f 7e 7e 7a 7a 75 75 72 72 77 77 7a 7a 7d 7d 7f 7f 7e 7e 7a 7a 75 75 72 72 75 75 78 78 7b 7b 7e 7e 7d 7d 7a 7a 76 76 73 73 75 75 78 78 7b 7b 7e 7e 7d 7d 7a 7a 76 76 73 73 73 73 76 76 7a 7a 7d 7d 7d 7d 7a 7a 76 76 73 73 73 73 76 76 7a 7a 7d 7d 7d 7d 7a 7a 76 76 73 73 72 72 75 75 79 79 7c 7c 7d 7d 7a 7a 76 76 73 73 72 72 75 75 79 79 7c 7c 7d 7d 7a 7a 76 76 73 73 71 71 74 74 79 79 7c 7c 7c 7c 7a 7a 76 76 74 74 71 71 74 74 79 79 7c 7c 7c 7c 7a 7a 76 76 74 74 
** component Cr
* bloc 0
[ DC/AC] 03(3) / 03(4) 01(2) 01(2) 02(3) 01(2) 12(6) 02(3) 41(6) 00(2) -- total 49 bits
[  bloc] fff9 fff9 ffff ffff fffd 1 0 fffd fffe 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffb3 ffb3 fff5 fff1 ffd9 f 0 ffd0 ffe0 0 0 0 0 ffd7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffb3 ffb3 f 0 0 0 0 0 fff5 ffd9 ffd0 ffd7 0 0 0 0 fff1 ffe0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 43 57 6e 7a 7b 7d 86 90 4e 5e 71 7a 7b 7c 84 8c 5e 69 75 7a 7a 7b 81 87 6f 72 76 78 79 7b 7f 82 7b 77 73 73 77 7c 7f 80 81 77 6c 6c 74 7d 81 81 81 73 65 65 72 7f 85 84 80 70 60 61 70 81 87 86 
* component mcu
[   mcu] 43 43 57 57 6e 6e 7a 7a 7b 7b 7d 7d 86 86 90 90 43 43 57 57 6e 6e 7a 7a 7b 7b 7d 7d 86 86 90 90 4e 4e 5e 5e 71 71 7a 7a 7b 7b 7c 7c 84 84 8c 8c 4e 4e 5e 5e 71 71 7a 7a 7b 7b 7c 7c 84 84 8c 8c 5e 5e 69 69 75 75 7a 7a 7a 7a 7b 7b 81 81 87 87 5e 5e 69 69 75 75 7a 7a 7a 7a 7b 7b 81 81 87 87 6f 6f 72 72 76 76 78 78 79 79 7b 7b 7f 7f 82 82 6f 6f 72 72 76 76 78 78 79 79 7b 7b 7f 7f 82 82 7b 7b 77 77 73 73 73 73 77 77 7c 7c 7f 7f 80 80 7b 7b 77 77 73 73 73 73 77 77 7c 7c 7f 7f 80 80 81 81 77 77 6c 6c 6c 6c 74 74 7d 7d 81 81 81 81 81 81 77 77 6c 6c 6c 6c 74 74 7d 7d 81 81 81 81 81 81 73 73 65 65 65 65 72 72 7f 7f 85 85 84 84 81 81 73 73 65 65 65 65 72 72 7f 7f 85 85 84 84 80 80 70 70 60 60 61 61 70 70 81 81 87 87 86 86 80 80 70 70 60 60 61 61 70 70 81 81 87 87 86 86 

**************************************************************
*** mcu 181
** component Y
* bloc 0
[ DC/AC] 05(3) / 05(5) 06(7) 04(4) 05(5) 03(3) 03(3) 03(3) 01(2) 03(3) 03(3) 03(3) 02(2) 02(2) 03(3) 01(2) 03(3) 01(2) 01(2) 03(3) 02(2) 01(2) 12(5) 02(2) 02(2) 01(2) 41(6) 01(2) 01(2) 51(7) 11(4) 21(5) 11(4) 01(2) 00(4) -- total 192 bits
[  bloc] 40 ffeb ffd8 fff3 ffe6 7 4 6 ffff 5 7 7 3 2 5 1 6 ffff ffff 5 2 ffff 0 fffd fffe 2 1 0 0 0 0 1 ffff ffff 0 0 0 0 0 1 0 ffff 0 0 ffff 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 280 ff6d fee8 ff8b ff4a 2a 28 36 fff8 2d 4d 4d 1e 18 4b 19 60 fff1 fff2 46 1e ffe2 0 ffbb ffdc 32 24 0 0 0 0 20 ffdd ffde 0 0 0 0 0 2a 0 ffd5 0 0 ffce 0 32 36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 280 ff6d 2a 28 4b 19 0 0 fee8 ff4a 36 18 60 24 0 0 ff8b fff8 1e fff1 32 0 ffd5 0 2d 4d fff2 ffdc 20 0 ffce 0 4d 46 ffbb ffdd 2a 0 0 0 1e 0 ffde 0 32 0 0 0 ffe2 0 0 36 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ab 50 40 d1 cd 6e b4 f1 83 4a 45 6f 82 a6 e9 ff a2 47 54 71 ad f8 f1 f6 d6 a1 d7 f6 fe ff e3 ff f3 f8 ff ff f7 f4 ee ed fd fe db db eb f1 f8 d8 f1 fe f1 f9 f5 e1 f1 fb f3 fc f3 e8 ee ee df d7 
* bloc 1
[ DC/AC] 03(3) / 06(7) 06(7) 03(3) 05(5) 05(5) 03(3) 03(3) 01(2) 02(2) 01(2) 01(2) 04(4) 03(3) 02(2) 01(2) 02(2) 04(4) 02(2) 41(6) 01(2) 01(2) 31(6) 12(5) 71(8) 01(2) d1(11) 00(4) -- total 175 bits
[  bloc] 3a 28 21 fffc ffe7 ffed 5 5 ffff 2 ffff 1 a 7 fffe 1 fffd fff8 fffd 0 0 0 0 1 1 1 0 0 0 ffff 0 2 0 0 0 0 0 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 
[iquant] 244 118 e7 ffdc ff51 ff8e 32 2d fff8 12 fff5 b 64 54 ffe2 19 ffd0 ff88 ffd6 0 0 0 0 17 12 19 0 0 0 ffdb 0 40 0 0 0 0 0 0 0 ffd6 ffca 0 0 0 0 0 0 0 0 0 0 0 0 0 ffd0 0 0 0 0 0 0 0 0 0 
[   izz] 244 118 ff8e 32 ffe2 19 0 0 e7 ff51 2d 54 ffd0 0 ffdb 0 ffdc fff8 64 ff88 19 0 0 0 12 b ffd6 12 40 ffca 0 0 fff5 0 17 0 ffd6 0 0 ffd0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f3 ff da e4 e2 ee ec e7 fa f0 ea e1 f1 e8 f9 c0 f7 e6 ee dd e6 f5 f6 85 ee f2 df e1 d7 ff ca 53 ed ec d8 eb ee e8 84 41 ef d3 e5 ed fd 9e 4f 48 e4 cd f5 dc b3 61 44 57 d2 dd fb c7 4a 4c 4f 5f 
* bloc 2
[ DC/AC] 06(4) / 05(5) 06(7) 03(3) 04(4) 04(4) 03(3) 04(4) 04(4) 04(4) 11(4) 03(3) 03(3) 02(2) 02(2) 03(3) 01(2) 03(3) 04(4) 02(2) 12(5) 01(2) 11(4) 01(2) 01(2) 01(2) 01(2) 11(4) 01(2) 02(2) 01(2) 11(4) 01(2) 91(9) 00(4) -- total 201 bits
[  bloc] 15 1a 3f 5 fff7 a 7 fff6 fff6 fff4 0 1 5 fffb 3 2 fffc 1 5 8 3 0 2 ffff 0 1 ffff 1 1 ffff 0 1 ffff fffe ffff 0 ffff ffff 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] d2 b6 1b9 2d ffc1 3c 46 ffa6 ffb0 ff94 0 b 32 ffc4 2d 32 ffc0 f 46 70 2d 0 2c ffe9 0 19 ffdc 20 26 ffdb 0 20 ffdd ffbc ffd8 0 ffc7 ffd0 0 0 0 0 0 0 0 0 0 36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] d2 b6 3c 46 2d 32 20 26 1b9 ffc1 ffa6 ffc4 ffc0 ffdc ffdb 0 2d ffb0 32 f 19 0 0 0 ff94 b 46 0 20 0 0 0 0 70 ffe9 ffdd 0 0 0 0 2d 2c ffbc 0 0 0 0 0 0 ffd8 ffd0 36 0 0 0 0 0 ffc7 0 0 0 0 0 0 
[  idct] f6 ee ee e8 ed cd d4 cd e9 e3 db bd c4 c8 ef f2 ba bd d8 dd ff ff e5 a5 f2 ec ff dd b4 86 65 3b d4 90 8e 6a 50 42 4f 58 d1 4c 3a 3c 50 51 48 41 d2 52 53 4e 4a 47 4e 60 dd 55 54 4e 50 50 48 48 
* bloc 3
[ DC/AC] 06(4) / 04(4) 04(4) 05(5) 06(7) 05(5) 01(2) 12(5) 01(2) 02(2) 03(3) 03(3) 02(2) 33(12) 03(3) 02(2) 32(9) 03(3) 01(2) 61(7) 01(2) 31(6) 01(2) 01(2) 61(7) 01(2) 00(4) -- total 176 bits
[  bloc] fff0 fff4 fff1 15 2f 15 1 0 fffe 1 3 7 5 2 0 0 0 4 6 3 0 0 0 fffe fffc ffff 0 0 0 0 0 0 1 1 0 0 0 ffff ffff ffff 0 0 0 0 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff60 ffac ff97 bd 149 7e a 0 fff0 9 21 4d 32 18 0 0 0 3c 54 2a 0 0 0 ffd2 ffb8 ffe7 0 0 0 0 0 0 23 22 0 0 0 ffd0 ffd8 ffd6 0 0 0 0 0 0 ffce ffca 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff60 ffac 7e a 0 0 0 0 ff97 149 0 18 0 0 0 0 bd fff0 32 3c ffe7 0 0 0 9 4d 54 ffb8 0 0 0 0 21 2a ffd2 23 ffd6 0 0 0 0 0 22 ffd8 ffce 0 0 0 0 0 ffd0 ffca 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ed e4 a9 57 38 4e 56 42 d3 81 43 48 5c 55 4a 4e 53 4e 53 5c 55 45 43 4d 4a 57 53 41 43 55 55 43 5b 4d 49 51 51 4d 5b 73 3d 4c 60 5f 43 43 8b e0 5b 57 46 3a 58 a0 e9 ff 4b 44 4a 76 c3 ff ff ea 
* component mcu
[   mcu] ab 50 40 d1 cd 6e b4 f1 f3 ff da e4 e2 ee ec e7 83 4a 45 6f 82 a6 e9 ff fa f0 ea e1 f1 e8 f9 c0 a2 47 54 71 ad f8 f1 f6 f7 e6 ee dd e6 f5 f6 85 d6 a1 d7 f6 fe ff e3 ff ee f2 df e1 d7 ff ca 53 f3 f8 ff ff f7 f4 ee ed ed ec d8 eb ee e8 84 41 fd fe db db eb f1 f8 d8 ef d3 e5 ed fd 9e 4f 48 f1 fe f1 f9 f5 e1 f1 fb e4 cd f5 dc b3 61 44 57 f3 fc f3 e8 ee ee df d7 d2 dd fb c7 4a 4c 4f 5f f6 ee ee e8 ed cd d4 cd ed e4 a9 57 38 4e 56 42 e9 e3 db bd c4 c8 ef f2 d3 81 43 48 5c 55 4a 4e ba bd d8 dd ff ff e5 a5 53 4e 53 5c 55 45 43 4d f2 ec ff dd b4 86 65 3b 4a 57 53 41 43 55 55 43 d4 90 8e 6a 50 42 4f 58 5b 4d 49 51 51 4d 5b 73 d1 4c 3a 3c 50 51 48 41 3d 4c 60 5f 43 43 8b e0 d2 52 53 4e 4a 47 4e 60 5b 57 46 3a 58 a0 e9 ff dd 55 54 4e 50 50 48 48 4b 44 4a 76 c3 ff ff ea 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 11(4) 01(2) 01(2) 31(5) 00(2) -- total 23 bits
[  bloc] fff8 0 ffff 1 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffa8 0 fff5 f d 0 0 0 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffa8 0 0 0 0 0 0 0 fff5 d 0 0 0 0 0 0 f 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7c 7b 79 77 74 72 70 6f 79 78 77 75 74 72 71 70 73 73 73 73 73 73 73 73 6f 70 70 72 73 74 75 75 6f 6f 71 72 74 75 77 77 72 72 73 74 76 77 78 78 76 77 77 77 78 78 79 79 7a 7a 7a 79 79 79 79 79 
* component mcu
[   mcu] 7c 7c 7b 7b 79 79 77 77 74 74 72 72 70 70 6f 6f 7c 7c 7b 7b 79 79 77 77 74 74 72 72 70 70 6f 6f 79 79 78 78 77 77 75 75 74 74 72 72 71 71 70 70 79 79 78 78 77 77 75 75 74 74 72 72 71 71 70 70 73 73 73 73 73 73 73 73 73 73 73 73 73 73 73 73 73 73 73 73 73 73 73 73 73 73 73 73 73 73 73 73 6f 6f 70 70 70 70 72 72 73 73 74 74 75 75 75 75 6f 6f 70 70 70 70 72 72 73 73 74 74 75 75 75 75 6f 6f 6f 6f 71 71 72 72 74 74 75 75 77 77 77 77 6f 6f 6f 6f 71 71 72 72 74 74 75 75 77 77 77 77 72 72 72 72 73 73 74 74 76 76 77 77 78 78 78 78 72 72 72 72 73 73 74 74 76 76 77 77 78 78 78 78 76 76 77 77 77 77 77 77 78 78 78 78 79 79 79 79 76 76 77 77 77 77 77 77 78 78 78 78 79 79 79 79 7a 7a 7a 7a 7a 7a 79 79 79 79 79 79 79 79 79 79 7a 7a 7a 7a 7a 7a 79 79 79 79 79 79 79 79 79 79 
** component Cr
* bloc 0
[ DC/AC] 03(3) / 03(4) 04(5) 02(3) 02(3) 01(2) 13(8) 03(4) 01(2) 11(4) 01(2) 00(2) -- total 66 bits
[  bloc] fff2 4 a fffd fffe ffff 0 fffc fff9 ffff 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff66 2c 6e ffd3 ffe6 fff1 0 ffc0 ff90 ffe3 0 29 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff66 2c fff1 0 0 0 0 0 6e ffe6 ffc0 0 0 0 0 0 ffd3 ff90 23 0 0 0 0 0 ffe3 29 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 5b 63 6f 7b 81 81 7e 7a 65 6d 7a 85 89 85 7f 79 77 7e 88 8e 8c 83 76 6d 88 8c 8f 8d 82 71 5f 54 8e 8c 87 7c 6d 5a 49 3f 82 7c 71 64 57 4d 46 43 6a 62 56 4c 4b 51 5a 61 56 4e 43 3f 47 5a 70 7e 
* component mcu
[   mcu] 5b 5b 63 63 6f 6f 7b 7b 81 81 81 81 7e 7e 7a 7a 5b 5b 63 63 6f 6f 7b 7b 81 81 81 81 7e 7e 7a 7a 65 65 6d 6d 7a 7a 85 85 89 89 85 85 7f 7f 79 79 65 65 6d 6d 7a 7a 85 85 89 89 85 85 7f 7f 79 79 77 77 7e 7e 88 88 8e 8e 8c 8c 83 83 76 76 6d 6d 77 77 7e 7e 88 88 8e 8e 8c 8c 83 83 76 76 6d 6d 88 88 8c 8c 8f 8f 8d 8d 82 82 71 71 5f 5f 54 54 88 88 8c 8c 8f 8f 8d 8d 82 82 71 71 5f 5f 54 54 8e 8e 8c 8c 87 87 7c 7c 6d 6d 5a 5a 49 49 3f 3f 8e 8e 8c 8c 87 87 7c 7c 6d 6d 5a 5a 49 49 3f 3f 82 82 7c 7c 71 71 64 64 57 57 4d 4d 46 46 43 43 82 82 7c 7c 71 71 64 64 57 57 4d 4d 46 46 43 43 6a 6a 62 62 56 56 4c 4c 4b 4b 51 51 5a 5a 61 61 6a 6a 62 62 56 56 4c 4c 4b 4b 51 51 5a 5a 61 61 56 56 4e 4e 43 43 3f 3f 47 47 5a 5a 70 70 7e 7e 56 56 4e 4e 43 43 3f 3f 47 47 5a 5a 70 70 7e 7e 

**************************************************************
*** mcu 182
** component Y
* bloc 0
[ DC/AC] 06(4) / 07(8) 03(3) 02(2) 02(2) 04(4) 05(5) 04(4) 02(2) 11(4) 12(5) 03(3) 03(3) 02(2) 02(2) 01(2) 01(2) 01(2) 41(6) 01(2) 02(2) 01(2) 01(2) 01(2) 01(2) b2(16) 01(2) 00(4) -- total 161 bits
[  bloc] 23 ffaa fff9 2 fffe fff5 12 9 2 0 1 0 fffe 4 4 fffd fffd ffff 1 1 0 0 0 0 1 1 fffe ffff 1 1 1 0 0 0 0 0 0 0 0 0 0 0 2 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 15e fda6 ffcf 12 fff2 ffbe b4 51 10 0 b 0 ffec 30 3c ffb5 ffd0 fff1 e e 0 0 0 0 12 19 ffb8 ffe0 26 25 23 0 0 0 0 0 0 0 0 0 0 0 44 ffdd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 15e fda6 ffbe b4 3c ffb5 ffe0 26 ffcf fff2 51 30 ffd0 ffb8 25 44 12 10 ffec fff1 19 23 0 ffdd 0 0 e 12 0 0 0 0 b e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 67 53 49 55 f2 ff f4 fd 54 4d 49 52 f5 fd f6 ff 48 4e 4d 54 fa fa f8 ff 4d 56 51 61 ff fa fb fb 53 55 4b 7a ff fc ff f9 50 4d 45 a0 f9 fc ff f8 4e 4a 4b d2 f5 f8 fd f7 52 4e 57 f8 f4 f5 f8 f4 
* bloc 1
[ DC/AC] 06(4) / 00(4) -- total 14 bits
[  bloc] 62 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 3d4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 3d4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb 
* bloc 2
[ DC/AC] 04(3) / 05(5) 05(5) 03(3) 05(5) 05(5) 03(3) 04(4) 04(4) 01(2) 01(2) 01(2) 02(2) 03(3) 02(2) 21(5) 02(2) 01(2) 31(6) 02(2) 01(2) 01(2) 31(6) 01(2) 01(2) 71(8) 01(2) 00(4) -- total 157 bits
[  bloc] 53 ffe7 ffea fff9 ffe5 ffed fff9 fff3 fff8 ffff 1 1 fffe fffb fffe 0 0 1 2 1 0 0 0 1 2 1 1 0 0 0 1 1 1 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 33e ff51 ff66 ffc1 ff43 ff8e ffba ff8b ffc0 fff7 b b ffec ffc4 ffe2 0 0 f 1c e 0 0 0 17 24 19 24 0 0 0 23 20 23 0 0 0 0 0 0 0 36 2b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 33e ff51 ff8e ffba ffe2 0 0 0 ff66 ff43 ff8b ffc4 0 24 0 0 ffc1 ffc0 ffec f 19 23 2b 0 fff7 b 1c 24 20 36 0 0 b e 17 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 55 42 b6 f8 e0 f9 ff f2 37 73 db ff ee f2 fb fe 4a be f9 fe fe f3 f7 ff 9e f8 fa f5 ff f8 fe fb e8 ff f4 f7 fa f4 ff f3 f9 f9 f9 ff f3 ef ff f6 f6 f8 ff f7 f6 fb f3 fc fa ff ff e4 fd ff eb fe 
* bloc 3
[ DC/AC] 04(3) / 02(2) 21(5) 00(4) -- total 21 bits
[  bloc] 61 2 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 3ca e 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 3ca e 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] fa fa fa f9 f9 f9 f9 f9 fa fa fa f9 f9 f9 f8 f8 fb fb fa fa f9 f8 f8 f8 fb fb fa fa f9 f8 f7 f7 fc fc fb fa f9 f8 f7 f6 fd fc fb fa f9 f7 f6 f6 fd fd fb fa f8 f7 f6 f5 fd fd fc fa f8 f7 f6 f5 
* component mcu
[   mcu] 67 53 49 55 f2 ff f4 fd fb fb fb fb fb fb fb fb 54 4d 49 52 f5 fd f6 ff fb fb fb fb fb fb fb fb 48 4e 4d 54 fa fa f8 ff fb fb fb fb fb fb fb fb 4d 56 51 61 ff fa fb fb fb fb fb fb fb fb fb fb 53 55 4b 7a ff fc ff f9 fb fb fb fb fb fb fb fb 50 4d 45 a0 f9 fc ff f8 fb fb fb fb fb fb fb fb 4e 4a 4b d2 f5 f8 fd f7 fb fb fb fb fb fb fb fb 52 4e 57 f8 f4 f5 f8 f4 fb fb fb fb fb fb fb fb 55 42 b6 f8 e0 f9 ff f2 fa fa fa f9 f9 f9 f9 f9 37 73 db ff ee f2 fb fe fa fa fa f9 f9 f9 f8 f8 4a be f9 fe fe f3 f7 ff fb fb fa fa f9 f8 f8 f8 9e f8 fa f5 ff f8 fe fb fb fb fa fa f9 f8 f7 f7 e8 ff f4 f7 fa f4 ff f3 fc fc fb fa f9 f8 f7 f6 f9 f9 f9 ff f3 ef ff f6 fd fc fb fa f9 f7 f6 f6 f6 f8 ff f7 f6 fb f3 fc fd fd fb fa f8 f7 f6 f5 fa ff ff e4 fd ff eb fe fd fd fc fa f8 f7 f6 f5 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 01(2) 00(2) -- total 11 bits
[  bloc] ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fff5 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fff5 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7d 7d 7e 7e 7f 80 80 81 7d 7d 7e 7e 7f 80 80 81 7d 7d 7e 7e 7f 80 80 81 7d 7d 7e 7e 7f 80 80 81 7d 7d 7e 7e 7f 80 80 81 7d 7d 7e 7e 7f 80 80 81 7d 7d 7e 7e 7f 80 80 81 7d 7d 7e 7e 7f 80 80 81 
* component mcu
[   mcu] 7d 7d 7d 7d 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 7d 7d 7d 7d 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 7d 7d 7d 7d 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 7d 7d 7d 7d 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 7d 7d 7d 7d 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 7d 7d 7d 7d 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 7d 7d 7d 7d 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 7d 7d 7d 7d 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 7d 7d 7d 7d 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 7d 7d 7d 7d 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 7d 7d 7d 7d 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 7d 7d 7d 7d 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 7d 7d 7d 7d 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 7d 7d 7d 7d 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 7d 7d 7d 7d 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 7d 7d 7d 7d 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 
** component Cr
* bloc 0
[ DC/AC] 04(4) / 03(4) 03(4) 13(8) 03(4) 01(2) 02(3) 01(2) 00(2) -- total 53 bits
[  bloc] fffb fffa fffc 0 fffc fffc ffff fffe 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffc9 ffbe ffd4 0 ffcc ffc4 ffe3 ffe0 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffc9 ffbe ffc4 ffe3 0 0 0 0 ffd4 ffcc ffe0 0 0 0 0 0 0 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 48 5a 72 81 84 7f 7b 79 4a 5c 73 81 84 80 7c 7c 4f 5f 74 82 84 81 7f 7f 57 65 77 82 83 81 81 82 61 6e 7c 83 83 80 81 83 6e 77 82 85 81 7e 7f 82 78 80 87 86 80 7c 7d 80 7f 85 8a 87 80 7a 7b 7e 
* component mcu
[   mcu] 48 48 5a 5a 72 72 81 81 84 84 7f 7f 7b 7b 79 79 48 48 5a 5a 72 72 81 81 84 84 7f 7f 7b 7b 79 79 4a 4a 5c 5c 73 73 81 81 84 84 80 80 7c 7c 7c 7c 4a 4a 5c 5c 73 73 81 81 84 84 80 80 7c 7c 7c 7c 4f 4f 5f 5f 74 74 82 82 84 84 81 81 7f 7f 7f 7f 4f 4f 5f 5f 74 74 82 82 84 84 81 81 7f 7f 7f 7f 57 57 65 65 77 77 82 82 83 83 81 81 81 81 82 82 57 57 65 65 77 77 82 82 83 83 81 81 81 81 82 82 61 61 6e 6e 7c 7c 83 83 83 83 80 80 81 81 83 83 61 61 6e 6e 7c 7c 83 83 83 83 80 80 81 81 83 83 6e 6e 77 77 82 82 85 85 81 81 7e 7e 7f 7f 82 82 6e 6e 77 77 82 82 85 85 81 81 7e 7e 7f 7f 82 82 78 78 80 80 87 87 86 86 80 80 7c 7c 7d 7d 80 80 78 78 80 80 87 87 86 86 80 80 7c 7c 7d 7d 80 80 7f 7f 85 85 8a 8a 87 87 80 80 7a 7a 7b 7b 7e 7e 7f 7f 85 85 8a 8a 87 87 80 80 7a 7a 7b 7b 7e 7e 

**************************************************************
*** mcu 183
** component Y
* bloc 0
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 61 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 3ca 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 3ca 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 
* bloc 1
[ DC/AC] 06(4) / 06(7) 05(5) 03(3) 05(5) 04(4) 03(3) 03(3) 03(3) 11(4) 41(6) 12(5) 02(2) 01(2) 31(6) 02(2) 01(2) f0(11) 01(2) 00(4) -- total 133 bits
[  bloc] 34 3b ffec fff9 15 fff8 fff9 fffb 7 0 1 0 0 0 0 1 0 fffe 2 ffff 0 0 0 1 fffe 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 208 19d ff74 ffc1 93 ffd0 ffba ffd3 38 0 b 0 0 0 0 19 0 ffe2 1c fff2 0 0 0 17 ffdc 19 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 208 19d ffd0 ffba 0 19 0 0 ff74 93 ffd3 0 0 0 0 22 ffc1 38 0 ffe2 19 0 0 0 0 0 1c ffdc 0 0 0 0 b fff2 17 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] fe f8 ff ce 8b 3b 38 38 f9 f3 ff d8 a4 5c 45 2d f8 f2 f9 dd bb 8a 6a 41 fc f9 f7 dc bf a9 97 78 fa ff fb e1 b7 af ae a4 f4 ff fe ec b3 a9 a8 ad f4 fa f7 f1 b5 a7 a1 ac fb f7 ec ef b8 ac a3 b0 
* bloc 2
[ DC/AC] 06(4) / 01(2) 01(2) 11(4) 00(4) -- total 25 bits
[  bloc] 60 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 3c0 7 7 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 3c0 7 0 0 0 0 0 0 7 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] fc fc fb fa f9 f8 f7 f6 fc fb fb fa f8 f8 f7 f6 fb fb fa f9 f8 f7 f7 f7 fa fa f9 f9 f8 f7 f7 f7 f9 f9 f8 f8 f8 f7 f7 f7 f8 f8 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f6 f6 f7 f7 f7 f7 f7 f7 
* bloc 3
[ DC/AC] 05(3) / 06(7) 01(2) 24(12) 03(3) 02(2) 01(2) 32(9) 02(2) 03(3) 01(2) 11(4) 01(2) 71(8) 01(2) 01(2) 00(4) -- total 104 bits
[  bloc] 46 27 ffff 0 0 fff1 fffc 2 ffff 0 0 0 2 fffe 4 ffff 0 ffff 1 0 0 0 0 0 0 0 1 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2bc 111 fff9 0 0 ffa6 ffd8 12 fff8 0 0 0 14 ffe8 3c ffe7 0 fff1 e 0 0 0 0 0 0 0 24 ffe0 26 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2bc 111 ffa6 ffd8 3c ffe7 ffe0 26 fff9 0 12 ffe8 0 24 0 0 0 fff8 14 fff1 0 0 0 0 0 0 e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] fc f4 fb f3 d4 9b b1 b4 f8 f3 fc f7 de a0 ad ab f5 f4 fb fa e9 a8 a7 a1 f6 f6 f8 f8 f1 ad a3 9c f8 fa f5 f3 f4 b0 a2 9e f8 fe f3 ee f5 b1 a1 a4 f4 ff f3 ed f7 b1 a0 a8 f0 ff f4 ee fa b2 9f a9 
* component mcu
[   mcu] f9 f9 f9 f9 f9 f9 f9 f9 fe f8 ff ce 8b 3b 38 38 f9 f9 f9 f9 f9 f9 f9 f9 f9 f3 ff d8 a4 5c 45 2d f9 f9 f9 f9 f9 f9 f9 f9 f8 f2 f9 dd bb 8a 6a 41 f9 f9 f9 f9 f9 f9 f9 f9 fc f9 f7 dc bf a9 97 78 f9 f9 f9 f9 f9 f9 f9 f9 fa ff fb e1 b7 af ae a4 f9 f9 f9 f9 f9 f9 f9 f9 f4 ff fe ec b3 a9 a8 ad f9 f9 f9 f9 f9 f9 f9 f9 f4 fa f7 f1 b5 a7 a1 ac f9 f9 f9 f9 f9 f9 f9 f9 fb f7 ec ef b8 ac a3 b0 fc fc fb fa f9 f8 f7 f6 fc f4 fb f3 d4 9b b1 b4 fc fb fb fa f8 f8 f7 f6 f8 f3 fc f7 de a0 ad ab fb fb fa f9 f8 f7 f7 f7 f5 f4 fb fa e9 a8 a7 a1 fa fa f9 f9 f8 f7 f7 f7 f6 f6 f8 f8 f1 ad a3 9c f9 f9 f8 f8 f8 f7 f7 f7 f8 fa f5 f3 f4 b0 a2 9e f8 f8 f7 f7 f7 f7 f7 f7 f8 fe f3 ee f5 b1 a1 a4 f7 f7 f7 f7 f7 f7 f7 f7 f4 ff f3 ed f7 b1 a0 a8 f6 f6 f7 f7 f7 f7 f7 f7 f0 ff f4 ee fa b2 9f a9 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 
* component mcu
[   mcu] 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 
** component Cr
* bloc 0
[ DC/AC] 03(3) / 00(2) -- total 8 bits
[  bloc] 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 
* component mcu
[   mcu] 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 

**************************************************************
*** mcu 184
** component Y
* bloc 0
[ DC/AC] 07(5) / 03(3) 06(7) 04(4) 03(3) 11(4) 02(2) 01(2) 04(4) 02(2) 02(2) 01(2) 51(7) 12(5) 01(2) 01(2) 00(4) -- total 101 bits
[  bloc] fff1 5 ffcd fff8 fffb 0 1 2 ffff 9 3 3 ffff 0 0 0 0 0 ffff 0 fffd ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff6a 23 fe9b ffb8 ffdd 0 a 12 fff8 51 21 21 fff6 0 0 0 0 0 fff2 0 ffd3 ffe2 ffea 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff6a 23 0 a 0 0 0 0 fe9b ffdd 12 0 0 0 0 0 ffb8 fff8 fff6 0 0 0 0 0 51 21 fff2 0 0 0 0 0 21 0 0 0 0 0 0 0 ffd3 ffea 0 0 0 0 0 0 ffe2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 2d 2c 2b 2d 2f 2f 2e 2b 40 3c 38 36 37 39 3a 3a 37 33 2e 2e 32 39 3f 42 68 64 5f 5e 61 66 69 6a ae a9 a3 9d 98 91 8a 86 ad ab a8 a3 9d 94 89 81 9e 9e 9e 9e 9d 97 8f 89 a1 a0 9f 9e 9d 98 91 8c 
* bloc 1
[ DC/AC] 02(3) / 02(2) 05(5) 04(4) 04(4) 01(2) 01(2) 02(2) 02(2) 03(3) 01(2) 01(2) 01(2) 51(7) 01(2) 21(5) 00(4) -- total 85 bits
[  bloc] ffef fffd ffea fff8 fff6 ffff ffff fffe fffe fffb ffff 1 1 0 0 0 0 0 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff56 ffeb ff66 ffb8 ffba fffa fff6 ffee fff0 ffd3 fff5 b a 0 0 0 0 0 e e 0 0 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff56 ffeb fffa fff6 0 0 0 0 ff66 ffba ffee 0 0 0 0 0 ffb8 fff0 a 0 0 0 0 0 ffd3 b e 0 0 0 0 0 fff5 e 0 0 0 0 0 0 0 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 2a 2f 35 3a 3f 44 4a 4e 31 39 46 52 5b 62 68 6b 51 5a 66 6f 73 74 74 73 6f 74 7a 7b 79 74 70 6e 77 79 7a 78 75 73 73 74 81 80 7c 77 72 71 74 77 8b 89 84 7c 75 72 73 75 87 86 83 7f 7a 78 7a 7c 
* bloc 2
[ DC/AC] 06(4) / 03(3) 03(3) 12(5) 41(6) 11(4) 11(4) 00(4) -- total 50 bits
[  bloc] 18 5 fffb 0 fffe 0 0 0 0 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] f0 23 ffdd 0 fff2 0 0 0 0 9 0 b 0 c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] f0 23 0 0 0 0 0 0 ffdd fff2 0 c 0 0 0 0 0 0 0 0 0 0 0 0 9 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] a1 9d 99 99 9a 99 96 92 9d 9a 98 98 99 99 97 94 9c 9a 98 98 9a 9a 98 96 a0 9f 9e 9c 9b 9a 99 98 a8 a7 a5 a2 9e 9b 99 98 ac ac ab a6 a0 9b 9a 9a ab ac ab a7 a0 9c 9b 9c a8 a9 aa a6 a0 9c 9c 9e 
* bloc 3
[ DC/AC] 03(3) / 14(9) 01(2) 03(3) 02(2) 01(2) 01(2) 01(2) 01(2) 31(6) 00(4) -- total 55 bits
[  bloc] 13 0 fff1 1 5 fffe 1 1 ffff ffff 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] be 0 ff97 9 23 fff4 a 9 fff8 fff7 0 0 0 fff4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] be 0 fff4 a 0 0 0 0 ff97 23 9 fff4 0 0 0 0 9 fff8 0 0 0 0 0 0 fff7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 8b 8c 8b 88 84 81 80 80 8f 8f 8e 8b 88 85 84 83 93 93 92 90 8e 8c 89 88 96 96 95 95 95 93 90 8e 99 98 98 9a 9d 9c 98 95 9c 9b 9c a0 a6 a7 a3 9e 9f 9e a0 a7 af b2 ad a8 a2 a2 a4 ac b5 b9 b5 af 
* component mcu
[   mcu] 2d 2c 2b 2d 2f 2f 2e 2b 2a 2f 35 3a 3f 44 4a 4e 40 3c 38 36 37 39 3a 3a 31 39 46 52 5b 62 68 6b 37 33 2e 2e 32 39 3f 42 51 5a 66 6f 73 74 74 73 68 64 5f 5e 61 66 69 6a 6f 74 7a 7b 79 74 70 6e ae a9 a3 9d 98 91 8a 86 77 79 7a 78 75 73 73 74 ad ab a8 a3 9d 94 89 81 81 80 7c 77 72 71 74 77 9e 9e 9e 9e 9d 97 8f 89 8b 89 84 7c 75 72 73 75 a1 a0 9f 9e 9d 98 91 8c 87 86 83 7f 7a 78 7a 7c a1 9d 99 99 9a 99 96 92 8b 8c 8b 88 84 81 80 80 9d 9a 98 98 99 99 97 94 8f 8f 8e 8b 88 85 84 83 9c 9a 98 98 9a 9a 98 96 93 93 92 90 8e 8c 89 88 a0 9f 9e 9c 9b 9a 99 98 96 96 95 95 95 93 90 8e a8 a7 a5 a2 9e 9b 99 98 99 98 98 9a 9d 9c 98 95 ac ac ab a6 a0 9b 9a 9a 9c 9b 9c a0 a6 a7 a3 9e ab ac ab a7 a0 9c 9b 9c 9f 9e a0 a7 af b2 ad a8 a8 a9 aa a6 a0 9c 9c 9e a2 a2 a4 ac b5 b9 b5 af 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 01(2) 01(2) 01(2) 00(2) -- total 17 bits
[  bloc] fffb 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffc9 b b f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffc9 b 0 0 0 0 0 0 b 0 0 0 0 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7f 7f 7f 7e 7d 7c 7c 7c 7e 7d 7d 7c 7b 7b 7a 7a 7b 7b 7a 7a 79 78 78 77 79 79 78 77 77 76 75 75 78 78 77 77 76 75 75 74 79 79 78 77 77 76 75 75 7a 7a 7a 79 78 77 77 77 7c 7b 7b 7a 79 79 78 78 
* component mcu
[   mcu] 7f 7f 7f 7f 7f 7f 7e 7e 7d 7d 7c 7c 7c 7c 7c 7c 7f 7f 7f 7f 7f 7f 7e 7e 7d 7d 7c 7c 7c 7c 7c 7c 7e 7e 7d 7d 7d 7d 7c 7c 7b 7b 7b 7b 7a 7a 7a 7a 7e 7e 7d 7d 7d 7d 7c 7c 7b 7b 7b 7b 7a 7a 7a 7a 7b 7b 7b 7b 7a 7a 7a 7a 79 79 78 78 78 78 77 77 7b 7b 7b 7b 7a 7a 7a 7a 79 79 78 78 78 78 77 77 79 79 79 79 78 78 77 77 77 77 76 76 75 75 75 75 79 79 79 79 78 78 77 77 77 77 76 76 75 75 75 75 78 78 78 78 77 77 77 77 76 76 75 75 75 75 74 74 78 78 78 78 77 77 77 77 76 76 75 75 75 75 74 74 79 79 79 79 78 78 77 77 77 77 76 76 75 75 75 75 79 79 79 79 78 78 77 77 77 77 76 76 75 75 75 75 7a 7a 7a 7a 7a 7a 79 79 78 78 77 77 77 77 77 77 7a 7a 7a 7a 7a 7a 79 79 78 78 77 77 77 77 77 77 7c 7c 7b 7b 7b 7b 7a 7a 79 79 79 79 78 78 78 78 7c 7c 7b 7b 7b 7b 7a 7a 79 79 79 79 78 78 78 78 
** component Cr
* bloc 0
[ DC/AC] 03(3) / 01(2) 01(2) 01(2) 00(2) -- total 17 bits
[  bloc] 5 ffff ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 37 fff5 fff5 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 37 fff5 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 81 81 81 82 83 84 84 84 82 83 83 84 85 85 86 86 85 85 86 86 87 88 88 89 87 87 88 89 89 8a 8b 8b 88 88 89 89 8a 8b 8b 8c 87 87 88 89 89 8a 8b 8b 86 86 86 87 88 89 89 89 84 85 85 86 87 87 88 88 
* component mcu
[   mcu] 81 81 81 81 81 81 82 82 83 83 84 84 84 84 84 84 81 81 81 81 81 81 82 82 83 83 84 84 84 84 84 84 82 82 83 83 83 83 84 84 85 85 85 85 86 86 86 86 82 82 83 83 83 83 84 84 85 85 85 85 86 86 86 86 85 85 85 85 86 86 86 86 87 87 88 88 88 88 89 89 85 85 85 85 86 86 86 86 87 87 88 88 88 88 89 89 87 87 87 87 88 88 89 89 89 89 8a 8a 8b 8b 8b 8b 87 87 87 87 88 88 89 89 89 89 8a 8a 8b 8b 8b 8b 88 88 88 88 89 89 89 89 8a 8a 8b 8b 8b 8b 8c 8c 88 88 88 88 89 89 89 89 8a 8a 8b 8b 8b 8b 8c 8c 87 87 87 87 88 88 89 89 89 89 8a 8a 8b 8b 8b 8b 87 87 87 87 88 88 89 89 89 89 8a 8a 8b 8b 8b 8b 86 86 86 86 86 86 87 87 88 88 89 89 89 89 89 89 86 86 86 86 86 86 87 87 88 88 89 89 89 89 89 89 84 84 85 85 85 85 86 86 87 87 87 87 88 88 88 88 84 84 85 85 85 85 86 86 87 87 87 87 88 88 88 88 

**************************************************************
*** mcu 185
** component Y
* bloc 0
[ DC/AC] 06(4) / 02(2) 04(4) 21(5) 11(4) 21(5) 11(4) 61(7) 01(2) 00(4) -- total 59 bits
[  bloc] fff1 2 fff8 0 0 ffff 0 ffff 0 0 ffff 0 ffff 0 0 0 0 0 0 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff6a e ffc8 0 0 fffa 0 fff7 0 0 fff5 0 fff6 0 0 0 0 0 0 e fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff6a e fffa 0 0 0 0 0 ffc8 0 fff7 0 0 0 0 0 0 0 fff6 0 0 0 0 0 0 0 0 0 0 0 0 0 fff5 e 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 60 63 66 67 65 60 5a 57 65 68 6a 6d 6d 6a 68 65 67 68 69 6a 6a 69 68 67 6d 6c 6a 68 66 65 64 64 76 75 72 6f 6d 6d 6d 6d 76 75 74 74 74 74 75 76 74 74 74 74 74 74 74 74 7b 7b 7a 79 77 75 72 71 
* bloc 1
[ DC/AC] 00(2) / 02(2) 04(4) 02(2) 02(2) 01(2) 32(9) 01(2) 91(9) 00(4) -- total 53 bits
[  bloc] fff1 2 fff3 fffd 3 ffff 0 0 0 fffd ffff 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff6a e ffa5 ffe5 15 fffa 0 0 0 ffe5 fff5 0 0 0 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff6a e fffa 0 0 0 0 0 ffa5 15 0 0 0 0 0 0 ffe5 0 0 0 0 0 0 0 ffe5 0 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 59 58 57 55 52 4e 4b 4a 69 68 67 65 63 60 5d 5b 70 70 6f 6e 6c 69 67 65 70 70 70 6f 6e 6c 6a 69 73 74 74 74 74 73 71 71 74 74 75 76 76 76 75 75 74 75 76 77 78 78 78 78 79 7a 7c 7d 7e 7f 7f 7e 
* bloc 2
[ DC/AC] 05(3) / 03(3) 05(5) 02(2) 03(3) 01(2) 12(5) 01(2) 41(6) 41(6) 00(4) -- total 65 bits
[  bloc] d 5 ffec 2 fffc ffff 0 3 1 0 0 0 0 ffff 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 82 23 ff74 12 ffe4 fffa 0 1b 8 0 0 0 0 fff4 0 0 0 0 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 82 23 fffa 0 0 0 0 0 ff74 ffe4 1b fff4 0 0 0 0 12 8 0 0 0 0 0 0 0 0 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7c 7d 7d 7a 77 76 7a 7f 81 80 7e 7a 76 78 7d 83 87 85 81 7d 7a 7c 82 87 8d 8c 8a 87 86 85 87 88 94 95 96 97 95 91 8c 88 a0 a1 a3 a5 a4 9c 92 8b ae ad ae ae ac a4 99 91 b8 b5 b3 b1 af a8 9e 96 
* bloc 3
[ DC/AC] 02(3) / 01(2) 04(4) 02(2) 01(2) 01(2) 02(2) 12(5) 01(2) 21(5) 01(2) 32(9) 01(2) 51(7) 00(4) -- total 75 bits
[  bloc] 10 ffff fff3 fffe ffff ffff fffd 0 2 1 0 0 ffff 1 0 0 0 2 ffff 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] a0 fff9 ffa5 ffee fff9 fffa ffe2 0 10 9 0 0 fff6 c 0 0 0 1e fff2 0 0 0 0 0 ffee 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] a0 fff9 fffa ffe2 0 0 0 0 ffa5 fff9 0 c 0 0 0 0 ffee 10 fff6 1e 0 0 0 0 9 0 fff2 ffee 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7e 81 85 88 89 85 80 7b 84 83 84 86 87 87 86 84 88 89 89 88 87 89 8f 93 89 92 98 94 8c 8c 97 a3 89 9a a8 a3 94 8f 9c ac 8f a0 ae ab 9b 94 9d aa 9b a2 a8 a7 9f 9b 9d a1 a5 a2 a0 9f a1 a0 9c 99 
* component mcu
[   mcu] 60 63 66 67 65 60 5a 57 59 58 57 55 52 4e 4b 4a 65 68 6a 6d 6d 6a 68 65 69 68 67 65 63 60 5d 5b 67 68 69 6a 6a 69 68 67 70 70 6f 6e 6c 69 67 65 6d 6c 6a 68 66 65 64 64 70 70 70 6f 6e 6c 6a 69 76 75 72 6f 6d 6d 6d 6d 73 74 74 74 74 73 71 71 76 75 74 74 74 74 75 76 74 74 75 76 76 76 75 75 74 74 74 74 74 74 74 74 74 75 76 77 78 78 78 78 7b 7b 7a 79 77 75 72 71 79 7a 7c 7d 7e 7f 7f 7e 7c 7d 7d 7a 77 76 7a 7f 7e 81 85 88 89 85 80 7b 81 80 7e 7a 76 78 7d 83 84 83 84 86 87 87 86 84 87 85 81 7d 7a 7c 82 87 88 89 89 88 87 89 8f 93 8d 8c 8a 87 86 85 87 88 89 92 98 94 8c 8c 97 a3 94 95 96 97 95 91 8c 88 89 9a a8 a3 94 8f 9c ac a0 a1 a3 a5 a4 9c 92 8b 8f a0 ae ab 9b 94 9d aa ae ad ae ae ac a4 99 91 9b a2 a8 a7 9f 9b 9d a1 b8 b5 b3 b1 af a8 9e 96 a5 a2 a0 9f a1 a0 9c 99 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 12(6) 21(5) 00(2) -- total 22 bits
[  bloc] fff7 0 fffe 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff9d 0 ffea 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff9d 0 f 0 0 0 0 0 ffea 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 72 71 6f 6d 6d 6f 71 72 73 71 6f 6e 6e 6f 71 73 74 72 70 6f 6f 70 72 74 75 74 72 70 70 72 74 75 77 75 73 72 72 73 75 77 78 77 75 73 73 75 77 78 79 78 76 74 74 76 78 79 7a 78 76 75 75 76 78 7a 
* component mcu
[   mcu] 72 72 71 71 6f 6f 6d 6d 6d 6d 6f 6f 71 71 72 72 72 72 71 71 6f 6f 6d 6d 6d 6d 6f 6f 71 71 72 72 73 73 71 71 6f 6f 6e 6e 6e 6e 6f 6f 71 71 73 73 73 73 71 71 6f 6f 6e 6e 6e 6e 6f 6f 71 71 73 73 74 74 72 72 70 70 6f 6f 6f 6f 70 70 72 72 74 74 74 74 72 72 70 70 6f 6f 6f 6f 70 70 72 72 74 74 75 75 74 74 72 72 70 70 70 70 72 72 74 74 75 75 75 75 74 74 72 72 70 70 70 70 72 72 74 74 75 75 77 77 75 75 73 73 72 72 72 72 73 73 75 75 77 77 77 77 75 75 73 73 72 72 72 72 73 73 75 75 77 77 78 78 77 77 75 75 73 73 73 73 75 75 77 77 78 78 78 78 77 77 75 75 73 73 73 73 75 75 77 77 78 78 79 79 78 78 76 76 74 74 74 74 76 76 78 78 79 79 79 79 78 78 76 76 74 74 74 74 76 76 78 78 79 79 7a 7a 78 78 76 76 75 75 75 75 76 76 78 78 7a 7a 7a 7a 78 78 76 76 75 75 75 75 76 76 78 78 7a 7a 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 00(2) -- total 5 bits
[  bloc] 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 42 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 42 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 
* component mcu
[   mcu] 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 

**************************************************************
*** mcu 186
** component Y
* bloc 0
[ DC/AC] 06(4) / 02(2) 05(5) 02(2) 11(4) 21(5) 03(3) 02(2) 11(4) 61(7) 02(2) 00(4) -- total 70 bits
[  bloc] ffef fffd ffef fffd 0 1 0 0 ffff fffc fffe 0 1 0 0 0 0 0 0 1 fffe 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff56 ffeb ff89 ffe5 0 6 0 0 fff8 ffdc ffea 0 a 0 0 0 0 0 0 e ffe2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff56 ffeb 6 0 0 0 0 0 ff89 0 0 0 0 0 0 0 ffe5 fff8 a 0 0 0 0 0 ffdc 0 0 0 0 0 0 0 ffea e 0 0 0 0 0 0 ffe2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 47 45 44 43 44 47 4b 4d 5c 5c 5c 5d 60 64 67 69 64 64 66 68 6a 6c 6d 6e 67 67 68 69 68 68 66 66 71 71 72 73 72 71 70 70 71 71 73 75 77 79 7a 7b 72 72 72 73 76 7a 7d 7f 81 7f 7d 7d 7e 81 84 87 
* bloc 1
[ DC/AC] 04(3) / 03(3) 04(4) 01(2) 31(6) 01(2) 01(2) 91(9) 01(2) 11(4) 00(4) -- total 59 bits
[  bloc] fffa fffc fff3 1 0 0 0 ffff ffff ffff 0 0 0 0 0 0 0 0 0 ffff ffff 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffc4 ffe4 ffa5 9 0 0 0 fff7 fff8 fff7 0 0 0 0 0 0 0 0 0 fff2 fff1 0 ffea 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffc4 ffe4 0 0 0 0 0 0 ffa5 0 fff7 0 0 0 0 0 9 fff8 0 0 0 0 0 0 fff7 0 0 0 0 0 0 0 0 fff2 0 0 0 0 0 0 fff1 ffea 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 59 5c 61 67 6c 6f 71 71 6f 70 71 71 70 6e 6c 6b 6c 6d 6f 71 72 72 72 72 68 6a 6d 71 75 78 7b 7c 7b 7b 7b 7b 7b 7c 7c 7d 80 80 7f 7e 7f 80 81 82 7d 7d 7e 80 84 88 8b 8e 89 88 88 89 8c 8f 93 95 
* bloc 2
[ DC/AC] 05(3) / 03(3) 04(4) 01(2) 03(3) 02(2) 02(2) 01(2) 03(3) 02(2) 11(4) 01(2) 01(2) 41(6) 00(4) -- total 74 bits
[  bloc] 16 7 fff2 ffff fffc 2 fffe 1 fffc fffe 0 1 1 1 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] dc 31 ff9e fff7 ffe4 c ffec 9 ffe0 ffee 0 b a c 0 0 0 0 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] dc 31 c ffec 0 0 0 0 ff9e ffe4 9 c 0 0 0 0 fff7 ffe0 a 0 0 0 0 0 ffee b fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 86 85 84 83 83 86 8a 8e 91 8f 8c 88 87 8a 90 94 9e 9d 98 92 8e 8f 93 97 a8 a8 a5 9e 95 90 91 93 ab ae ae a7 9b 91 8d 8d ad b2 b3 ac 9f 95 91 92 b0 b4 b5 ae a3 9c 9e a2 b3 b6 b5 ae a4 a2 aa b2 
* bloc 3
[ DC/AC] 04(3) / 04(4) 04(4) 02(2) 02(2) 11(4) 02(2) 02(2) 11(4) 01(2) 02(2) 01(2) 01(2) 11(4) 01(2) 02(2) 00(4) -- total 78 bits
[  bloc] 20 fff4 fff6 fffe 3 0 1 3 2 0 ffff ffff 2 ffff ffff 0 1 1 fffe 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 140 ffac ffba ffee 15 0 a 1b 10 0 fff5 fff5 14 fff4 fff1 0 10 f ffe4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 140 ffac 0 a fff1 0 0 0 ffba 15 1b fff4 10 0 0 0 ffee 10 14 f 0 0 0 0 0 fff5 ffe4 0 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 97 91 8e 91 96 9b a0 a4 9f 9a 95 94 98 9f a8 ae a0 9f 9c 9a 9d a5 b0 b7 95 9c a2 a3 a7 af b6 b8 8b 99 a8 af b6 bd bc b6 8f 9d ac b4 bf c8 c3 b6 9c a4 a9 ac ba c8 c5 b7 a8 a9 a3 a0 af c3 c3 b6 
* component mcu
[   mcu] 47 45 44 43 44 47 4b 4d 59 5c 61 67 6c 6f 71 71 5c 5c 5c 5d 60 64 67 69 6f 70 71 71 70 6e 6c 6b 64 64 66 68 6a 6c 6d 6e 6c 6d 6f 71 72 72 72 72 67 67 68 69 68 68 66 66 68 6a 6d 71 75 78 7b 7c 71 71 72 73 72 71 70 70 7b 7b 7b 7b 7b 7c 7c 7d 71 71 73 75 77 79 7a 7b 80 80 7f 7e 7f 80 81 82 72 72 72 73 76 7a 7d 7f 7d 7d 7e 80 84 88 8b 8e 81 7f 7d 7d 7e 81 84 87 89 88 88 89 8c 8f 93 95 86 85 84 83 83 86 8a 8e 97 91 8e 91 96 9b a0 a4 91 8f 8c 88 87 8a 90 94 9f 9a 95 94 98 9f a8 ae 9e 9d 98 92 8e 8f 93 97 a0 9f 9c 9a 9d a5 b0 b7 a8 a8 a5 9e 95 90 91 93 95 9c a2 a3 a7 af b6 b8 ab ae ae a7 9b 91 8d 8d 8b 99 a8 af b6 bd bc b6 ad b2 b3 ac 9f 95 91 92 8f 9d ac b4 bf c8 c3 b6 b0 b4 b5 ae a3 9c 9e a2 9c a4 a9 ac ba c8 c5 b7 b3 b6 b5 ae a4 a2 aa b2 a8 a9 a3 a0 af c3 c3 b6 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 12(6) 01(2) 00(2) -- total 16 bits
[  bloc] fff8 0 fffd ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffa8 0 ffdf fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffa8 0 0 0 0 0 0 0 ffdf 0 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 6d 6d 6d 6d 6d 6d 6d 6d 6f 6f 6f 6f 6f 6f 6f 6f 73 73 73 73 73 73 73 73 76 76 76 76 76 76 76 76 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 78 78 78 78 78 78 78 78 
* component mcu
[   mcu] 6d 6d 6d 6d 6d 6d 6d 6d 6d 6d 6d 6d 6d 6d 6d 6d 6d 6d 6d 6d 6d 6d 6d 6d 6d 6d 6d 6d 6d 6d 6d 6d 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 6f 73 73 73 73 73 73 73 73 73 73 73 73 73 73 73 73 73 73 73 73 73 73 73 73 73 73 73 73 73 73 73 73 76 76 76 76 76 76 76 76 76 76 76 76 76 76 76 76 76 76 76 76 76 76 76 76 76 76 76 76 76 76 76 76 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 78 78 78 78 78 78 78 78 78 78 78 78 78 78 78 78 78 78 78 78 78 78 78 78 78 78 78 78 78 78 78 78 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 12(6) 00(2) -- total 13 bits
[  bloc] 5 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 37 0 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 37 0 0 0 0 0 0 0 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 8b 8b 8b 8b 8b 8b 8b 8b 8a 8a 8a 8a 8a 8a 8a 8a 89 89 89 89 89 89 89 89 88 88 88 88 88 88 88 88 86 86 86 86 86 86 86 86 85 85 85 85 85 85 85 85 84 84 84 84 84 84 84 84 83 83 83 83 83 83 83 83 
* component mcu
[   mcu] 8b 8b 8b 8b 8b 8b 8b 8b 8b 8b 8b 8b 8b 8b 8b 8b 8b 8b 8b 8b 8b 8b 8b 8b 8b 8b 8b 8b 8b 8b 8b 8b 8a 8a 8a 8a 8a 8a 8a 8a 8a 8a 8a 8a 8a 8a 8a 8a 8a 8a 8a 8a 8a 8a 8a 8a 8a 8a 8a 8a 8a 8a 8a 8a 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 89 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 88 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 

**************************************************************
*** mcu 187
** component Y
* bloc 0
[ DC/AC] 05(3) / 03(3) 04(4) 02(2) 02(2) 03(3) 02(2) 01(2) 02(2) 01(2) 11(4) 11(4) 00(4) -- total 64 bits
[  bloc] 5 fffa fff6 2 fffd 4 fffe ffff 2 ffff 0 ffff 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 32 ffd6 ffba 12 ffeb 18 ffec fff7 10 fff7 0 fff5 0 c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 32 ffd6 18 ffec 0 0 0 0 ffba ffeb fff7 c 0 0 0 0 12 10 0 0 0 0 0 0 fff7 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 72 73 75 78 7c 81 86 89 75 77 78 7a 7d 81 86 8a 78 7a 7b 7c 7e 82 88 8d 78 7b 7d 7e 7f 83 8c 92 7a 7e 81 81 80 85 90 98 83 86 89 86 84 88 93 9c 90 93 94 8f 89 8a 94 9e 9b 9d 9d 95 8c 8c 95 9e 
* bloc 1
[ DC/AC] 06(4) / 06(7) 01(2) 01(2) 02(2) 03(3) 03(3) 02(2) 41(6) 01(2) 01(2) 02(2) 01(2) a1(9) 00(4) -- total 83 bits
[  bloc] 35 ffdf ffff ffff fffd fffa 7 fffd 0 0 0 0 1 1 1 fffe 1 0 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 212 ff19 fff9 fff7 ffeb ffdc 46 ffe5 0 0 0 0 a c f ffce 10 0 0 0 0 0 0 0 0 0 0 ffe0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 212 ff19 ffdc 46 f ffce ffe0 0 fff9 ffeb ffe5 c 10 0 0 0 fff7 0 a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 93 9b 90 b7 e9 e4 dd dd 94 9e 92 b9 ea e5 dd dd 95 a1 96 ba ea e6 de dd 97 a6 9a bb e8 e5 df de 9a aa 9d b9 e4 e4 e0 de 9d ae 9e b5 de e1 e0 e0 a0 b1 9e b0 d8 de e0 e1 a1 b2 9e ad d4 dc e0 e1 
* bloc 2
[ DC/AC] 05(3) / 03(3) 03(3) 02(2) 12(5) 01(2) 01(2) 02(2) 01(2) 71(8) 01(2) 00(4) -- total 60 bits
[  bloc] 21 6 fffa fffd 0 2 ffff ffff fffe ffff 0 0 0 0 0 0 0 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 14a 2a ffd6 ffe5 0 c fff6 fff7 fff0 fff7 0 0 0 0 0 0 0 f fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 14a 2a c fff6 0 0 0 0 ffd6 0 fff7 0 0 0 0 0 ffe5 fff0 0 f 0 0 0 0 fff7 0 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 9f 9e 9e 9f 9f 9d 98 94 a8 a7 a5 a2 9f 9e 9d 9d b3 b2 af a8 a1 9f a2 a6 b7 b9 b7 af a5 a0 a4 aa b5 b9 b9 b3 a9 a3 a4 a8 b4 b6 b6 b1 aa a6 a6 a7 b6 b4 b0 ac a9 a8 aa ab b9 b3 ab a7 a7 aa ad af 
* bloc 3
[ DC/AC] 05(3) / 05(5) 03(3) 13(7) 01(2) 04(4) 41(6) 01(2) 22(8) 01(2) 11(4) 91(9) 00(4) -- total 87 bits
[  bloc] 38 ffe6 fffc 0 fffc 1 8 0 0 0 0 1 1 0 0 fffe ffff 0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 230 ff4a ffe4 0 ffe4 6 50 0 0 0 0 b a 0 0 ffce fff0 0 e 0 0 0 0 0 0 0 0 0 26 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 230 ff4a 6 50 0 ffce 0 26 ffe4 ffe4 0 0 fff0 0 0 0 0 0 a 0 0 0 0 0 0 b e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] a8 aa a3 9c d6 e0 e3 e0 a3 a7 a4 a1 dc e3 e3 de a1 a6 a7 a7 e2 e6 e2 dc a7 a9 a9 ab e4 e4 df dc b4 b1 ac ab e2 e0 dd dd bd b5 ae ac e2 de dc df be b6 ae af e5 df dc e0 bb b4 af b2 e8 e1 dd e1 
* component mcu
[   mcu] 72 73 75 78 7c 81 86 89 93 9b 90 b7 e9 e4 dd dd 75 77 78 7a 7d 81 86 8a 94 9e 92 b9 ea e5 dd dd 78 7a 7b 7c 7e 82 88 8d 95 a1 96 ba ea e6 de dd 78 7b 7d 7e 7f 83 8c 92 97 a6 9a bb e8 e5 df de 7a 7e 81 81 80 85 90 98 9a aa 9d b9 e4 e4 e0 de 83 86 89 86 84 88 93 9c 9d ae 9e b5 de e1 e0 e0 90 93 94 8f 89 8a 94 9e a0 b1 9e b0 d8 de e0 e1 9b 9d 9d 95 8c 8c 95 9e a1 b2 9e ad d4 dc e0 e1 9f 9e 9e 9f 9f 9d 98 94 a8 aa a3 9c d6 e0 e3 e0 a8 a7 a5 a2 9f 9e 9d 9d a3 a7 a4 a1 dc e3 e3 de b3 b2 af a8 a1 9f a2 a6 a1 a6 a7 a7 e2 e6 e2 dc b7 b9 b7 af a5 a0 a4 aa a7 a9 a9 ab e4 e4 df dc b5 b9 b9 b3 a9 a3 a4 a8 b4 b1 ac ab e2 e0 dd dd b4 b6 b6 b1 aa a6 a6 a7 bd b5 ae ac e2 de dc df b6 b4 b0 ac a9 a8 aa ab be b6 ae af e5 df dc e0 b9 b3 ab a7 a7 aa ad af bb b4 af b2 e8 e1 dd e1 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 02(3) 01(2) 11(4) 00(2) -- total 21 bits
[  bloc] fffd fffe ffff 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffdf ffea fff5 0 fff3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffdf ffea 0 0 0 0 0 0 fff5 fff3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 73 74 76 79 7b 7e 80 81 74 75 77 79 7c 7e 80 81 75 76 78 7a 7c 7e 80 80 77 78 79 7b 7c 7e 7f 80 79 7a 7a 7c 7d 7e 7f 7f 7b 7b 7c 7d 7d 7e 7f 7f 7c 7c 7d 7d 7e 7e 7e 7f 7d 7d 7d 7e 7e 7e 7e 7e 
* component mcu
[   mcu] 73 73 74 74 76 76 79 79 7b 7b 7e 7e 80 80 81 81 73 73 74 74 76 76 79 79 7b 7b 7e 7e 80 80 81 81 74 74 75 75 77 77 79 79 7c 7c 7e 7e 80 80 81 81 74 74 75 75 77 77 79 79 7c 7c 7e 7e 80 80 81 81 75 75 76 76 78 78 7a 7a 7c 7c 7e 7e 80 80 80 80 75 75 76 76 78 78 7a 7a 7c 7c 7e 7e 80 80 80 80 77 77 78 78 79 79 7b 7b 7c 7c 7e 7e 7f 7f 80 80 77 77 78 78 79 79 7b 7b 7c 7c 7e 7e 7f 7f 80 80 79 79 7a 7a 7a 7a 7c 7c 7d 7d 7e 7e 7f 7f 7f 7f 79 79 7a 7a 7a 7a 7c 7c 7d 7d 7e 7e 7f 7f 7f 7f 7b 7b 7b 7b 7c 7c 7d 7d 7d 7d 7e 7e 7f 7f 7f 7f 7b 7b 7b 7b 7c 7c 7d 7d 7d 7d 7e 7e 7f 7f 7f 7f 7c 7c 7c 7c 7d 7d 7d 7d 7e 7e 7e 7e 7e 7e 7f 7f 7c 7c 7c 7c 7d 7d 7d 7d 7e 7e 7e 7e 7e 7e 7f 7f 7d 7d 7d 7d 7d 7d 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7d 7d 7d 7d 7d 7d 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 02(3) 01(2) 11(4) 00(2) -- total 19 bits
[  bloc] 2 2 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 16 16 b 0 d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 16 16 0 0 0 0 0 0 b d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 8c 8b 89 86 83 81 7f 7e 8b 8a 88 86 83 81 7f 7e 89 89 87 85 83 81 7f 7e 88 87 86 84 82 81 7f 7f 86 85 84 83 82 81 80 7f 84 83 83 82 81 81 80 80 82 82 82 81 81 80 80 80 82 81 81 81 81 80 80 80 
* component mcu
[   mcu] 8c 8c 8b 8b 89 89 86 86 83 83 81 81 7f 7f 7e 7e 8c 8c 8b 8b 89 89 86 86 83 83 81 81 7f 7f 7e 7e 8b 8b 8a 8a 88 88 86 86 83 83 81 81 7f 7f 7e 7e 8b 8b 8a 8a 88 88 86 86 83 83 81 81 7f 7f 7e 7e 89 89 89 89 87 87 85 85 83 83 81 81 7f 7f 7e 7e 89 89 89 89 87 87 85 85 83 83 81 81 7f 7f 7e 7e 88 88 87 87 86 86 84 84 82 82 81 81 7f 7f 7f 7f 88 88 87 87 86 86 84 84 82 82 81 81 7f 7f 7f 7f 86 86 85 85 84 84 83 83 82 82 81 81 80 80 7f 7f 86 86 85 85 84 84 83 83 82 82 81 81 80 80 7f 7f 84 84 83 83 83 83 82 82 81 81 81 81 80 80 80 80 84 84 83 83 83 83 82 82 81 81 81 81 80 80 80 80 82 82 82 82 82 82 81 81 81 81 80 80 80 80 80 80 82 82 82 82 82 82 81 81 81 81 80 80 80 80 80 80 82 82 81 81 81 81 81 81 81 81 80 80 80 80 80 80 82 82 81 81 81 81 81 81 81 81 80 80 80 80 80 80 

**************************************************************
*** mcu 188
** component Y
* bloc 0
[ DC/AC] 05(3) / 00(4) -- total 12 bits
[  bloc] 4b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2ee 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2ee 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de 
* bloc 1
[ DC/AC] 01(3) / 01(2) 00(4) -- total 11 bits
[  bloc] 4a 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2e4 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2e4 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] de de dd dd dc dc db db de de dd dd dc dc db db de de dd dd dc dc db db de de dd dd dc dc db db de de dd dd dc dc db db de de dd dd dc dc db db de de dd dd dc dc db db de de dd dd dc dc db db 
* bloc 2
[ DC/AC] 01(3) / 00(4) -- total 8 bits
[  bloc] 4b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2ee 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2ee 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de 
* bloc 3
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 49 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2da 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2da 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] dc dc dc dc db db da da dc dc dc dc db db da da dc dc dc dc db db da da dc dc dc dc db db da da dc dc dc dc db db da da dc dc dc dc db db da da dc dc dc dc db db da da dc dc dc dc db db da da 
* component mcu
[   mcu] de de de de de de de de de de dd dd dc dc db db de de de de de de de de de de dd dd dc dc db db de de de de de de de de de de dd dd dc dc db db de de de de de de de de de de dd dd dc dc db db de de de de de de de de de de dd dd dc dc db db de de de de de de de de de de dd dd dc dc db db de de de de de de de de de de dd dd dc dc db db de de de de de de de de de de dd dd dc dc db db de de de de de de de de dc dc dc dc db db da da de de de de de de de de dc dc dc dc db db da da de de de de de de de de dc dc dc dc db db da da de de de de de de de de dc dc dc dc db db da da de de de de de de de de dc dc dc dc db db da da de de de de de de de de dc dc dc dc db db da da de de de de de de de de dc dc dc dc db db da da de de de de de de de de dc dc dc dc db db da da 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 00(2) -- total 6 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 00(2) -- total 6 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 189
** component Y
* bloc 0
[ DC/AC] 02(3) / 00(4) -- total 9 bits
[  bloc] 47 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2c6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2c6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 
* bloc 1
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 47 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2c6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2c6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 
* bloc 2
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 47 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2c6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2c6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 
* bloc 3
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 47 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2c6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2c6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 
* component mcu
[   mcu] d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 190
** component Y
* bloc 0
[ DC/AC] 05(3) / 01(2) 00(4) -- total 15 bits
[  bloc] 35 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 212 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 212 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 
* bloc 1
[ DC/AC] 01(3) / 01(2) 00(4) -- total 11 bits
[  bloc] 36 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 21c fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 21c fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c2 c2 c3 c3 c4 c4 c5 c5 c2 c2 c3 c3 c4 c4 c5 c5 c2 c2 c3 c3 c4 c4 c5 c5 c2 c2 c3 c3 c4 c4 c5 c5 c2 c2 c3 c3 c4 c4 c5 c5 c2 c2 c3 c3 c4 c4 c5 c5 c2 c2 c3 c3 c4 c4 c5 c5 c2 c2 c3 c3 c4 c4 c5 c5 
* bloc 2
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 34 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 208 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 208 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c0 c0 c0 c1 c1 c2 c2 c2 c0 c0 c0 c1 c1 c2 c2 c2 c0 c0 c0 c1 c1 c2 c2 c2 c0 c0 c0 c1 c1 c2 c2 c2 c0 c0 c0 c1 c1 c2 c2 c2 c0 c0 c0 c1 c1 c2 c2 c2 c0 c0 c0 c1 c1 c2 c2 c2 c0 c0 c0 c1 c1 c2 c2 c2 
* bloc 3
[ DC/AC] 02(3) / 00(4) -- total 9 bits
[  bloc] 36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 21c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 21c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 c4 
* component mcu
[   mcu] c1 c1 c2 c2 c3 c3 c3 c3 c2 c2 c3 c3 c4 c4 c5 c5 c1 c1 c2 c2 c3 c3 c3 c3 c2 c2 c3 c3 c4 c4 c5 c5 c1 c1 c2 c2 c3 c3 c3 c3 c2 c2 c3 c3 c4 c4 c5 c5 c1 c1 c2 c2 c3 c3 c3 c3 c2 c2 c3 c3 c4 c4 c5 c5 c1 c1 c2 c2 c3 c3 c3 c3 c2 c2 c3 c3 c4 c4 c5 c5 c1 c1 c2 c2 c3 c3 c3 c3 c2 c2 c3 c3 c4 c4 c5 c5 c1 c1 c2 c2 c3 c3 c3 c3 c2 c2 c3 c3 c4 c4 c5 c5 c1 c1 c2 c2 c3 c3 c3 c3 c2 c2 c3 c3 c4 c4 c5 c5 c0 c0 c0 c1 c1 c2 c2 c2 c4 c4 c4 c4 c4 c4 c4 c4 c0 c0 c0 c1 c1 c2 c2 c2 c4 c4 c4 c4 c4 c4 c4 c4 c0 c0 c0 c1 c1 c2 c2 c2 c4 c4 c4 c4 c4 c4 c4 c4 c0 c0 c0 c1 c1 c2 c2 c2 c4 c4 c4 c4 c4 c4 c4 c4 c0 c0 c0 c1 c1 c2 c2 c2 c4 c4 c4 c4 c4 c4 c4 c4 c0 c0 c0 c1 c1 c2 c2 c2 c4 c4 c4 c4 c4 c4 c4 c4 c0 c0 c0 c1 c1 c2 c2 c2 c4 c4 c4 c4 c4 c4 c4 c4 c0 c0 c0 c1 c1 c2 c2 c2 c4 c4 c4 c4 c4 c4 c4 c4 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 191
** component Y
* bloc 0
[ DC/AC] 02(3) / 04(4) 03(3) 01(2) 04(4) 04(4) 02(2) 03(3) 02(2) 01(2) 01(2) 01(2) 02(2) 01(2) 11(4) 02(2) 02(2) 01(2) 01(2) 31(6) 01(2) 02(2) 01(2) 01(2) 01(2) 01(2) 01(2) 11(4) 61(7) 11(4) 01(2) 00(4) -- total 141 bits
[  bloc] 33 b fff9 1 9 fff6 3 fffb fffd 1 ffff ffff 3 1 0 ffff 2 fffe 1 1 0 0 0 ffff ffff 2 ffff 1 ffff 1 ffff 0 1 0 0 0 0 0 0 ffff 0 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1fe 4d ffcf 9 3f ffc4 1e ffd3 ffe8 9 fff5 fff5 1e c 0 ffe7 20 ffe2 e e 0 0 0 ffe9 ffee 32 ffdc 20 ffda 25 ffdd 0 23 0 0 0 0 0 0 ffd6 0 2b ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1fe 4d ffc4 1e 0 ffe7 20 ffda ffcf 3f ffd3 c 20 ffdc 25 ffde 9 ffe8 1e ffe2 32 ffdd 2b 0 9 fff5 e ffee 0 0 0 0 fff5 e ffe9 23 ffd6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c7 c4 c6 c6 c7 d4 63 b0 cc c1 c1 d3 c8 c4 6e b7 ca c7 be d5 c8 c7 88 97 c0 d3 c1 ca c4 db ab 6a be d6 c6 c8 bf d8 c4 7f c5 cb c9 cf bf c0 cc c4 c9 c3 c9 c9 c4 c0 c8 df c7 c3 c9 b9 ca d6 c4 c7 
* bloc 1
[ DC/AC] 03(3) / 03(3) 06(7) 05(5) 03(3) 03(3) 01(2) 03(3) 04(4) 03(3) 01(2) 04(4) 04(4) 01(2) 02(2) 01(2) 01(2) 02(2) 02(2) 03(3) 02(2) 01(2) 02(2) 02(2) 81(9) 02(2) 02(2) 41(6) 00(4) -- total 160 bits
[  bloc] 3a 5 35 fff0 fff9 5 ffff fffa f 4 1 fff2 8 ffff fffe ffff 1 2 fffd 5 fffd 1 3 fffe 0 0 0 0 0 0 0 0 ffff 2 fffe 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 244 23 173 ff70 ffcf 1e fff6 ffca 78 24 b ff66 50 fff4 ffe2 ffe7 10 1e ffd6 46 ffd3 1e 42 ffd2 0 0 0 0 0 0 0 0 ffdd 44 ffb0 0 0 0 0 ffd6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 244 23 1e fff6 ffe2 ffe7 0 0 173 ffcf ffca fff4 10 0 0 0 ff70 78 50 1e 0 0 0 0 24 ff66 ffd6 0 0 0 0 0 b 46 ffd2 ffdd ffd6 0 0 0 ffd3 42 44 0 0 0 0 0 1e ffb0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f0 ff ff ec ed f6 f5 f4 fb f7 f1 f8 ff f6 e8 ef fc f7 e9 e7 ee ed f1 ff e5 ff ff e8 d2 cc c8 c7 80 c2 ef f4 f9 fb ed df 74 82 8e a6 cd e4 f0 fd d5 b4 78 4e 50 5d 68 76 c9 cb 9a 57 44 4e 49 3a 
* bloc 2
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 38 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 230 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 230 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c5 c5 c5 c6 c6 c7 c7 c7 c5 c5 c5 c6 c6 c7 c7 c7 c5 c5 c5 c6 c6 c7 c7 c7 c5 c5 c5 c6 c6 c7 c7 c7 c5 c5 c5 c6 c6 c7 c7 c7 c5 c5 c5 c6 c6 c7 c7 c7 c5 c5 c5 c6 c6 c7 c7 c7 c5 c5 c5 c6 c6 c7 c7 c7 
* bloc 3
[ DC/AC] 05(3) / 05(5) 06(7) 04(4) 05(5) 01(2) 02(2) 02(2) 03(3) 02(2) 02(2) 02(2) 03(3) 02(2) 01(2) 12(5) 01(2) 02(2) 02(2) 41(6) 01(2) 51(7) 01(2) 01(2) 41(6) 00(4) -- total 144 bits
[  bloc] 25 17 ffde fff7 1a 1 fffe 3 5 2 2 fffd 6 fffe ffff 0 fffe ffff 3 fffd 0 0 0 0 1 ffff 0 0 0 0 0 ffff 1 ffff 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 172 a1 ff12 ffaf b6 6 ffec 1b 28 12 16 ffdf 3c ffe8 fff1 0 ffe0 fff1 2a ffd6 0 0 0 0 12 ffe7 0 0 0 0 0 ffe0 23 ffde 0 0 0 0 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 172 a1 6 ffec fff1 0 0 0 ff12 b6 1b ffe8 ffe0 0 0 0 ffaf 28 3c fff1 ffe7 0 0 0 12 ffdf 2a 12 ffe0 0 0 0 16 ffd6 0 23 0 0 0 0 0 0 ffde 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c9 cf a7 61 49 60 5f 40 c4 d8 c9 88 4c 3c 4a 55 c1 c8 cb b9 90 67 56 58 c4 ba bd ce d0 b6 94 80 c7 c6 c6 c8 cb cb c9 c8 c9 cf ce c7 c5 cb d0 d0 c9 c7 c7 cc d1 d0 c8 c1 c8 c2 c4 cc ca c4 cd dd 
* component mcu
[   mcu] c7 c4 c6 c6 c7 d4 63 b0 f0 ff ff ec ed f6 f5 f4 cc c1 c1 d3 c8 c4 6e b7 fb f7 f1 f8 ff f6 e8 ef ca c7 be d5 c8 c7 88 97 fc f7 e9 e7 ee ed f1 ff c0 d3 c1 ca c4 db ab 6a e5 ff ff e8 d2 cc c8 c7 be d6 c6 c8 bf d8 c4 7f 80 c2 ef f4 f9 fb ed df c5 cb c9 cf bf c0 cc c4 74 82 8e a6 cd e4 f0 fd c9 c3 c9 c9 c4 c0 c8 df d5 b4 78 4e 50 5d 68 76 c7 c3 c9 b9 ca d6 c4 c7 c9 cb 9a 57 44 4e 49 3a c5 c5 c5 c6 c6 c7 c7 c7 c9 cf a7 61 49 60 5f 40 c5 c5 c5 c6 c6 c7 c7 c7 c4 d8 c9 88 4c 3c 4a 55 c5 c5 c5 c6 c6 c7 c7 c7 c1 c8 cb b9 90 67 56 58 c5 c5 c5 c6 c6 c7 c7 c7 c4 ba bd ce d0 b6 94 80 c5 c5 c5 c6 c6 c7 c7 c7 c7 c6 c6 c8 cb cb c9 c8 c5 c5 c5 c6 c6 c7 c7 c7 c9 cf ce c7 c5 cb d0 d0 c5 c5 c5 c6 c6 c7 c7 c7 c9 c7 c7 cc d1 d0 c8 c1 c5 c5 c5 c6 c6 c7 c7 c7 c8 c2 c4 cc ca c4 cd dd 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 02(3) 01(2) 11(4) 01(2) 00(2) -- total 22 bits
[  bloc] fffe 2 ffff 0 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffea 16 fff5 0 d fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffea 16 fff1 0 0 0 0 0 fff5 d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 7f 7c 78 74 72 80 80 80 7f 7d 79 75 73 7f 80 80 80 7e 7a 76 74 7f 80 80 80 7e 7b 78 76 7e 7f 80 81 7f 7d 7a 78 7e 7f 81 81 80 7e 7c 7a 7e 7f 81 82 81 7f 7d 7b 7d 7f 81 82 81 80 7e 7c 
* component mcu
[   mcu] 80 80 80 80 80 80 7f 7f 7c 7c 78 78 74 74 72 72 80 80 80 80 80 80 7f 7f 7c 7c 78 78 74 74 72 72 80 80 80 80 80 80 7f 7f 7d 7d 79 79 75 75 73 73 80 80 80 80 80 80 7f 7f 7d 7d 79 79 75 75 73 73 7f 7f 80 80 80 80 80 80 7e 7e 7a 7a 76 76 74 74 7f 7f 80 80 80 80 80 80 7e 7e 7a 7a 76 76 74 74 7f 7f 80 80 80 80 80 80 7e 7e 7b 7b 78 78 76 76 7f 7f 80 80 80 80 80 80 7e 7e 7b 7b 78 78 76 76 7e 7e 7f 7f 80 80 81 81 7f 7f 7d 7d 7a 7a 78 78 7e 7e 7f 7f 80 80 81 81 7f 7f 7d 7d 7a 7a 78 78 7e 7e 7f 7f 81 81 81 81 80 80 7e 7e 7c 7c 7a 7a 7e 7e 7f 7f 81 81 81 81 80 80 7e 7e 7c 7c 7a 7a 7e 7e 7f 7f 81 81 82 82 81 81 7f 7f 7d 7d 7b 7b 7e 7e 7f 7f 81 81 82 82 81 81 7f 7f 7d 7d 7b 7b 7d 7d 7f 7f 81 81 82 82 81 81 80 80 7e 7e 7c 7c 7d 7d 7f 7f 81 81 82 82 81 81 80 80 7e 7e 7c 7c 
** component Cr
* bloc 0
[ DC/AC] 03(3) / 03(4) 12(6) 01(2) 01(2) 12(6) 03(4) 31(5) 00(2) -- total 50 bits
[  bloc] fffc 4 0 3 ffff ffff 0 2 fffc 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffd4 2c 0 2d fff3 fff1 0 20 ffc0 0 0 0 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffd4 2c fff1 0 0 0 0 0 0 fff3 20 0 0 0 0 0 2d ffc0 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 84 7e 77 74 78 82 8f 98 83 7f 7a 77 77 7b 81 85 82 81 7f 7b 77 71 6d 6a 80 82 83 80 77 6b 5d 55 7f 82 85 83 7a 6b 5b 51 7d 81 84 84 7e 73 66 5e 7c 7f 82 84 82 7d 78 74 7c 7e 81 83 85 85 84 83 
* component mcu
[   mcu] 84 84 7e 7e 77 77 74 74 78 78 82 82 8f 8f 98 98 84 84 7e 7e 77 77 74 74 78 78 82 82 8f 8f 98 98 83 83 7f 7f 7a 7a 77 77 77 77 7b 7b 81 81 85 85 83 83 7f 7f 7a 7a 77 77 77 77 7b 7b 81 81 85 85 82 82 81 81 7f 7f 7b 7b 77 77 71 71 6d 6d 6a 6a 82 82 81 81 7f 7f 7b 7b 77 77 71 71 6d 6d 6a 6a 80 80 82 82 83 83 80 80 77 77 6b 6b 5d 5d 55 55 80 80 82 82 83 83 80 80 77 77 6b 6b 5d 5d 55 55 7f 7f 82 82 85 85 83 83 7a 7a 6b 6b 5b 5b 51 51 7f 7f 82 82 85 85 83 83 7a 7a 6b 6b 5b 5b 51 51 7d 7d 81 81 84 84 84 84 7e 7e 73 73 66 66 5e 5e 7d 7d 81 81 84 84 84 84 7e 7e 73 73 66 66 5e 5e 7c 7c 7f 7f 82 82 84 84 82 82 7d 7d 78 78 74 74 7c 7c 7f 7f 82 82 84 84 82 82 7d 7d 78 78 74 74 7c 7c 7e 7e 81 81 83 83 85 85 85 85 84 84 83 83 7c 7c 7e 7e 81 81 83 83 85 85 85 85 84 84 83 83 

**************************************************************
*** mcu 192
** component Y
* bloc 0
[ DC/AC] 04(3) / 04(4) 06(7) 05(5) 04(4) 03(3) 01(2) 02(2) 02(2) 04(4) 01(2) 04(4) 02(2) 42(10) 02(2) 03(3) 02(2) 01(2) 21(5) 01(2) 71(8) 01(2) 11(4) 01(2) 01(2) 00(4) -- total 151 bits
[  bloc] 30 f 3d ffe8 fff8 fff9 1 2 fffd a ffff 9 2 0 0 0 0 fffe fffd fff9 fffd 1 0 0 1 1 0 0 0 0 0 0 0 1 1 0 ffff ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1e0 69 1ab ff28 ffc8 ffd6 a 12 ffe8 5a fff5 63 14 0 0 0 0 ffe2 ffd6 ff9e ffd3 1e 0 0 12 19 0 0 0 0 0 0 0 22 28 0 ffc7 ffd0 ffd8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1e0 69 ffd6 a 0 0 0 0 1ab ffc8 12 0 0 0 0 0 ff28 ffe8 14 ffe2 19 0 0 0 5a 63 ffd6 12 0 0 0 0 fff5 ff9e 0 0 0 0 0 0 ffd3 0 22 ffd8 0 0 0 0 1e 28 ffd0 0 0 0 0 0 0 ffc7 0 0 0 0 0 0 
[  idct] e8 ea f4 fb f2 e2 e1 ec ff f8 ec eb ee e9 e1 dc e4 ec f1 ef ec ea e6 e0 dc e2 df d3 d0 da e1 de db d9 d9 e2 f6 f9 d8 af f9 f6 ef e2 cb 9f 63 33 88 85 7e 6d 55 45 4a 58 3c 3c 46 53 51 45 43 4b 
* bloc 1
[ DC/AC] 06(4) / 05(5) 05(5) 04(4) 06(7) 05(5) 03(3) 01(2) 01(2) 02(2) 41(6) 01(2) 02(2) 03(3) 04(4) 03(3) 21(5) 01(2) 02(2) 11(4) b1(10) 01(2) 51(7) 01(2) c1(10) 00(4) -- total 169 bits
[  bloc] fff1 16 19 f 29 12 fffc ffff 1 fffd 0 0 0 0 1 1 fffe fff9 fff8 fffc 0 0 1 ffff fffe 0 1 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 
[iquant] ff6a 9a af 87 11f 6c ffd8 fff7 8 ffe5 0 0 0 0 f 19 ffe0 ff97 ff90 ffc8 0 0 16 ffe9 ffdc 0 24 0 0 0 0 0 0 0 0 0 0 0 28 2a 0 0 0 0 0 44 32 0 0 0 0 0 0 0 0 0 0 0 0 ffb6 0 0 0 0 
[   izz] ff6a 9a 6c ffd8 f 19 0 0 af 11f fff7 0 ffe0 24 0 0 87 8 0 ff97 0 0 0 0 ffe5 0 ff90 ffdc 0 0 0 0 0 ffc8 ffe9 0 2a 44 0 0 0 16 0 28 32 0 0 0 0 0 0 0 0 0 ffb6 0 0 0 0 0 0 0 0 0 
[  idct] e5 d4 ee ea 77 3c 5f 4b e5 ee f3 81 41 5b 4b 5a f2 e2 79 53 49 3f 61 46 d1 5c 46 54 4a 55 53 47 5a 35 52 56 43 57 59 4a 31 69 44 4f 5d 3f 55 55 5e 4c 57 42 58 5d 46 9e 4a 48 4b 5a 42 4b a6 dd 
* bloc 2
[ DC/AC] 05(3) / 01(2) 07(8) 02(2) 12(5) 11(4) 01(2) 04(4) 01(2) 01(2) 02(2) 51(7) 13(7) e1(16) 00(4) -- total 102 bits
[  bloc] c ffff ffbe fffe 0 2 0 1 1 f 1 1 fffe 0 0 0 0 0 ffff 0 fffb 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 78 fff9 fe32 ffee 0 c 0 9 8 87 b b ffec 0 0 0 0 0 fff2 0 ffb5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 78 fff9 c 0 0 0 0 0 fe32 0 9 0 0 0 0 0 ffee 8 ffec 0 0 0 0 0 87 b fff2 0 0 0 0 0 b 0 0 0 0 0 0 0 ffb5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2d 0 0 0 0 0 0 0 
[  idct] 4b 4d 4e 4f 4e 4b 48 46 4e 4d 4b 4a 4a 4c 4e 50 52 4e 48 45 47 4d 55 5b 67 63 5d 5a 5c 62 6b 70 c6 c4 c1 bf c0 c3 c6 c9 d0 d0 d0 d0 d0 cf cf ce ca cc cd cf cf cd cb ca cc cd cf d1 d2 d1 d0 cf 
* bloc 3
[ DC/AC] 06(4) / 05(5) 05(5) 04(4) 05(5) 02(2) 11(4) 04(4) 02(2) 11(4) 03(3) 01(2) 21(5) 02(2) 03(3) 02(2) 21(5) 02(2) 01(2) d1(11) 01(2) 61(7) 01(2) 00(4) -- total 146 bits
[  bloc] 2d ffe8 ffe2 fff4 ffe6 fffe 0 1 fff8 fffd 0 1 6 1 0 0 ffff 2 5 2 0 0 1 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 ffff ffff 0 0 0 0 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1c2 ff58 ff2e ff94 ff4a fff4 0 9 ffc0 ffe5 0 b 3c c 0 0 fff0 1e 46 1c 0 0 16 2e 12 0 0 0 0 0 0 0 0 0 0 0 0 0 ffd8 ffd6 0 0 0 0 0 0 ffce ffca 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1c2 ff58 fff4 0 0 0 0 0 ff2e ff4a 9 c fff0 0 0 0 ff94 ffc0 3c 1e 0 0 0 0 ffe5 b 46 12 0 0 0 0 0 1c 2e 0 ffd6 0 0 0 0 16 0 ffd8 ffce 0 0 0 0 0 0 ffca 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 48 57 4f 3e 60 ac db de 5c 3a 41 85 c4 d3 d1 d6 4d 77 af cf cf c5 cc db 8f c1 dc cc c4 d6 d7 c2 d5 c7 c1 ca d5 d6 d1 d0 ce c8 d1 de d3 bd c6 e2 d1 d1 cf cf d2 d3 cd c5 d5 cd cb ce cf cc ce d4 
* component mcu
[   mcu] e8 ea f4 fb f2 e2 e1 ec e5 d4 ee ea 77 3c 5f 4b ff f8 ec eb ee e9 e1 dc e5 ee f3 81 41 5b 4b 5a e4 ec f1 ef ec ea e6 e0 f2 e2 79 53 49 3f 61 46 dc e2 df d3 d0 da e1 de d1 5c 46 54 4a 55 53 47 db d9 d9 e2 f6 f9 d8 af 5a 35 52 56 43 57 59 4a f9 f6 ef e2 cb 9f 63 33 31 69 44 4f 5d 3f 55 55 88 85 7e 6d 55 45 4a 58 5e 4c 57 42 58 5d 46 9e 3c 3c 46 53 51 45 43 4b 4a 48 4b 5a 42 4b a6 dd 4b 4d 4e 4f 4e 4b 48 46 48 57 4f 3e 60 ac db de 4e 4d 4b 4a 4a 4c 4e 50 5c 3a 41 85 c4 d3 d1 d6 52 4e 48 45 47 4d 55 5b 4d 77 af cf cf c5 cc db 67 63 5d 5a 5c 62 6b 70 8f c1 dc cc c4 d6 d7 c2 c6 c4 c1 bf c0 c3 c6 c9 d5 c7 c1 ca d5 d6 d1 d0 d0 d0 d0 d0 d0 cf cf ce ce c8 d1 de d3 bd c6 e2 ca cc cd cf cf cd cb ca d1 d1 cf cf d2 d3 cd c5 cc cd cf d1 d2 d1 d0 cf d5 cd cb ce cf cc ce d4 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 02(3) 02(3) 11(4) 00(2) -- total 21 bits
[  bloc] fffb fffe fffd 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffc9 ffea ffdf 0 fff3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffc9 ffea 0 0 0 0 0 0 ffdf fff3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 6c 6e 6f 72 75 77 79 7a 6e 6f 71 73 76 78 7a 7b 70 71 73 75 77 79 7b 7b 74 74 75 77 79 7b 7c 7c 77 78 78 7a 7b 7c 7d 7d 7a 7b 7b 7c 7d 7e 7e 7e 7d 7d 7d 7e 7e 7f 7f 7f 7e 7e 7e 7f 7f 7f 7f 80 
* component mcu
[   mcu] 6c 6c 6e 6e 6f 6f 72 72 75 75 77 77 79 79 7a 7a 6c 6c 6e 6e 6f 6f 72 72 75 75 77 77 79 79 7a 7a 6e 6e 6f 6f 71 71 73 73 76 76 78 78 7a 7a 7b 7b 6e 6e 6f 6f 71 71 73 73 76 76 78 78 7a 7a 7b 7b 70 70 71 71 73 73 75 75 77 77 79 79 7b 7b 7b 7b 70 70 71 71 73 73 75 75 77 77 79 79 7b 7b 7b 7b 74 74 74 74 75 75 77 77 79 79 7b 7b 7c 7c 7c 7c 74 74 74 74 75 75 77 77 79 79 7b 7b 7c 7c 7c 7c 77 77 78 78 78 78 7a 7a 7b 7b 7c 7c 7d 7d 7d 7d 77 77 78 78 78 78 7a 7a 7b 7b 7c 7c 7d 7d 7d 7d 7a 7a 7b 7b 7b 7b 7c 7c 7d 7d 7e 7e 7e 7e 7e 7e 7a 7a 7b 7b 7b 7b 7c 7c 7d 7d 7e 7e 7e 7e 7e 7e 7d 7d 7d 7d 7d 7d 7e 7e 7e 7e 7f 7f 7f 7f 7f 7f 7d 7d 7d 7d 7d 7d 7e 7e 7e 7e 7f 7f 7f 7f 7f 7f 7e 7e 7e 7e 7e 7e 7f 7f 7f 7f 7f 7f 7f 7f 80 80 7e 7e 7e 7e 7e 7e 7f 7f 7f 7f 7f 7f 7f 7f 80 80 
** component Cr
* bloc 0
[ DC/AC] 04(4) / 02(3) 02(3) 04(5) 04(5) 22(8) 02(3) 21(5) 01(2) 00(2) -- total 62 bits
[  bloc] fff0 3 fffd 8 8 0 0 fffe 3 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff50 21 ffdf 78 68 0 0 ffe0 30 0 0 ffd7 ffdd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff50 21 0 0 0 0 0 0 ffdf 68 ffe0 0 0 0 0 0 78 30 ffdd 0 0 0 0 0 0 ffd7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 8a 8e 91 8d 80 6b 56 48 85 86 84 7d 70 5e 4d 43 77 74 6d 65 5b 51 49 44 61 5c 56 50 4e 50 53 56 51 4e 4b 4b 52 5d 69 70 56 55 55 59 62 6f 7b 83 6d 6d 6e 71 76 7d 83 87 83 83 83 84 84 83 83 83 
* component mcu
[   mcu] 8a 8a 8e 8e 91 91 8d 8d 80 80 6b 6b 56 56 48 48 8a 8a 8e 8e 91 91 8d 8d 80 80 6b 6b 56 56 48 48 85 85 86 86 84 84 7d 7d 70 70 5e 5e 4d 4d 43 43 85 85 86 86 84 84 7d 7d 70 70 5e 5e 4d 4d 43 43 77 77 74 74 6d 6d 65 65 5b 5b 51 51 49 49 44 44 77 77 74 74 6d 6d 65 65 5b 5b 51 51 49 49 44 44 61 61 5c 5c 56 56 50 50 4e 4e 50 50 53 53 56 56 61 61 5c 5c 56 56 50 50 4e 4e 50 50 53 53 56 56 51 51 4e 4e 4b 4b 4b 4b 52 52 5d 5d 69 69 70 70 51 51 4e 4e 4b 4b 4b 4b 52 52 5d 5d 69 69 70 70 56 56 55 55 55 55 59 59 62 62 6f 6f 7b 7b 83 83 56 56 55 55 55 55 59 59 62 62 6f 6f 7b 7b 83 83 6d 6d 6d 6d 6e 6e 71 71 76 76 7d 7d 83 83 87 87 6d 6d 6d 6d 6e 6e 71 71 76 76 7d 7d 83 83 87 87 83 83 83 83 83 83 84 84 84 84 83 83 83 83 83 83 83 83 83 83 83 83 84 84 84 84 83 83 83 83 83 83 

**************************************************************
*** mcu 193
** component Y
* bloc 0
[ DC/AC] 02(3) / 06(7) 05(5) 15(11) 04(4) 05(5) 04(4) 21(5) 01(2) 02(2) 01(2) 03(3) 03(3) 02(2) 03(3) 02(2) 51(7) 02(2) 01(2) 12(5) 01(2) 01(2) d1(11) 81(9) 00(4) -- total 166 bits
[  bloc] 30 ffdb ffee 0 ffe8 b ffea fff6 0 0 ffff 1 2 ffff fffb 6 2 4 2 0 0 0 0 0 1 2 1 0 fffe 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 
[iquant] 1e0 fefd ff82 0 ff58 42 ff24 ffa6 0 0 fff5 b 14 fff4 ffb5 96 20 3c 1c 0 0 0 0 0 12 32 24 0 ffb4 25 23 0 0 0 0 0 0 0 0 0 0 0 0 0 ffce 0 0 0 0 0 0 0 0 ffda 0 0 0 0 0 0 0 0 0 0 
[   izz] 1e0 fefd 42 ff24 ffb5 96 0 ffb4 ff82 ff58 ffa6 fff4 20 24 25 0 0 0 14 3c 32 23 0 0 0 b 1c 12 0 0 ffce ffda fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 55 41 7f e0 74 c0 ff fc 4c 46 ac db 7d c4 fb ff 43 5c da d3 80 c2 f2 ff 4d 8c e4 d1 77 ba f1 ff 70 c5 d4 d6 6d b3 fa fe a0 e7 ca dd 6f b3 ff fc c7 e1 d3 da 7a b5 ff fa d9 cc e2 d3 83 b6 f9 f7 
* bloc 1
[ DC/AC] 03(3) / 06(7) 03(3) 02(2) 16(16) 04(4) 12(5) 02(2) 01(2) 01(2) 23(10) 01(2) 02(2) 31(6) 41(6) 01(2) 03(3) 02(2) 00(4) -- total 127 bits
[  bloc] 36 3d 6 fffe 0 ffde e 0 fffe 2 ffff 1 0 0 fffb ffff fffe 0 0 0 1 0 0 0 0 1 1 4 fffe 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 21c 1ab 2a ffee 0 ff34 8c 0 fff0 12 fff5 b 0 0 ffb5 ffe7 ffe0 0 0 0 f 0 0 0 0 19 24 80 ffb4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 21c 1ab ff34 8c ffb5 ffe7 80 ffb4 2a 0 0 0 ffe0 24 0 0 ffee fff0 0 0 19 0 0 0 12 b 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ff ef ff ea c7 f2 77 4a fd ed fc e3 c3 f0 74 46 fc f3 fe e0 c4 f3 73 46 fc f9 ff dd c5 f1 6d 43 fc f9 fa da c5 ea 61 40 ff f8 f6 dc ce e8 5c 49 fa ed ea da d2 e3 55 51 ea da d7 cf cb d6 47 4d 
* bloc 2
[ DC/AC] 03(3) / 03(3) 03(3) 01(2) 03(3) 03(3) 03(3) 03(3) 03(3) 03(3) 02(2) 03(3) 03(3) 03(3) 01(2) 01(2) 13(7) 03(3) 02(2) 11(4) 11(4) 02(2) 11(4) 21(5) 01(2) 21(5) 01(2) 11(4) 01(2) 01(2) 01(2) 01(2) 51(7) 00(4) -- total 171 bits
[  bloc] 3d 5 fff9 1 5 5 fffb 5 fffc 6 3 fff9 6 fffb 1 1 0 fffc 4 fffd 0 ffff 0 1 fffe 0 1 0 0 ffff 1 0 0 ffff 1 0 1 ffff 1 ffff 1 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 262 23 ffcf 9 23 1e ffce 2d ffe0 36 21 ffb3 3c ffc4 f 19 0 ffc4 38 ffd6 0 ffe2 0 17 ffdc 0 24 0 0 ffdb 23 0 0 ffde 28 0 39 ffd0 28 ffd6 36 0 0 0 0 0 ffce 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 262 23 1e ffce f 19 0 0 ffcf 23 2d ffc4 0 24 ffdb 0 9 ffe0 3c ffc4 0 23 0 0 36 ffb3 38 ffdc 0 36 0 0 21 ffd6 17 0 ffd6 0 0 0 0 0 ffde 28 ffce 0 0 0 ffe2 28 ffd0 0 0 0 0 0 0 39 0 0 0 0 0 0 
[  idct] cd ce e9 d8 7a 99 ff fd de c7 c8 d8 9a 7a ca ff d9 e5 d5 d9 cc 92 70 69 bb d8 c7 bb dc e8 cb ab e9 d9 d9 d5 ca c9 d5 e8 cd b1 d1 e7 d5 cd d1 df e0 cd d8 ce d1 e4 d8 d6 cd cf db cb d1 d3 be df 
* bloc 3
[ DC/AC] 07(5) / 06(7) 05(5) 05(5) 05(5) 04(4) 03(3) 04(4) 04(4) 02(2) 02(2) 01(2) 02(2) 02(2) 03(3) 01(2) 01(2) 01(2) 03(3) 03(3) 03(3) 12(5) 12(5) 01(2) 01(2) 01(2) 11(4) 01(2) 01(2) 01(2) 01(2) 01(2) 01(2) 21(5) 00(4) -- total 193 bits
[  bloc] fff5 20 1a 17 12 9 4 fff3 b 3 2 1 fffd fffd 6 1 ffff ffff fffb fffc fffb 0 fffd 0 3 1 ffff 1 0 ffff ffff 1 1 ffff ffff ffff 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff92 e0 b6 cf 7e 36 28 ff8b 58 1b 16 b ffe2 ffdc 5a 19 fff0 fff1 ffba ffc8 ffb5 0 ffbe 0 36 19 ffdc 20 0 ffdb ffdd 20 23 ffde ffd8 ffd3 0 0 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff92 e0 36 28 5a 19 20 0 b6 7e ff8b ffdc fff0 ffdc ffdb 0 cf 58 ffe2 fff1 19 ffdd 0 0 1b b ffba 36 20 0 0 0 16 ffc8 0 23 0 0 0 0 ffb5 ffbe ffde 28 0 0 0 0 0 ffd8 0 0 0 0 0 0 ffd3 0 0 0 0 0 0 0 
[  idct] e4 d5 c1 e7 f4 9b 4f 4b ff ff ef d4 9d 50 3a 56 93 8b 85 6f 4a 39 43 52 7c 47 43 4a 48 5a 5c 4e 9f 4a 45 4f 42 49 47 46 a9 49 4d 62 5a 56 47 54 a7 46 44 4d 4a 4a 34 4c d8 82 75 5d 4e 5e 68 a4 
* component mcu
[   mcu] 55 41 7f e0 74 c0 ff fc ff ef ff ea c7 f2 77 4a 4c 46 ac db 7d c4 fb ff fd ed fc e3 c3 f0 74 46 43 5c da d3 80 c2 f2 ff fc f3 fe e0 c4 f3 73 46 4d 8c e4 d1 77 ba f1 ff fc f9 ff dd c5 f1 6d 43 70 c5 d4 d6 6d b3 fa fe fc f9 fa da c5 ea 61 40 a0 e7 ca dd 6f b3 ff fc ff f8 f6 dc ce e8 5c 49 c7 e1 d3 da 7a b5 ff fa fa ed ea da d2 e3 55 51 d9 cc e2 d3 83 b6 f9 f7 ea da d7 cf cb d6 47 4d cd ce e9 d8 7a 99 ff fd e4 d5 c1 e7 f4 9b 4f 4b de c7 c8 d8 9a 7a ca ff ff ff ef d4 9d 50 3a 56 d9 e5 d5 d9 cc 92 70 69 93 8b 85 6f 4a 39 43 52 bb d8 c7 bb dc e8 cb ab 7c 47 43 4a 48 5a 5c 4e e9 d9 d9 d5 ca c9 d5 e8 9f 4a 45 4f 42 49 47 46 cd b1 d1 e7 d5 cd d1 df a9 49 4d 62 5a 56 47 54 e0 cd d8 ce d1 e4 d8 d6 a7 46 44 4d 4a 4a 34 4c cd cf db cb d1 d3 be df d8 82 75 5d 4e 5e 68 a4 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 02(3) 01(2) 00(2) -- total 13 bits
[  bloc] fffc 2 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffd4 16 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffd4 16 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7c 7c 7b 79 78 76 75 75 7d 7c 7b 7a 78 77 76 75 7d 7d 7c 7a 79 77 76 76 7e 7d 7c 7b 79 78 77 76 7f 7e 7d 7c 7a 79 78 77 7f 7f 7e 7c 7b 79 78 78 80 7f 7e 7d 7b 7a 79 78 80 80 7f 7d 7c 7a 79 79 
* component mcu
[   mcu] 7c 7c 7c 7c 7b 7b 79 79 78 78 76 76 75 75 75 75 7c 7c 7c 7c 7b 7b 79 79 78 78 76 76 75 75 75 75 7d 7d 7c 7c 7b 7b 7a 7a 78 78 77 77 76 76 75 75 7d 7d 7c 7c 7b 7b 7a 7a 78 78 77 77 76 76 75 75 7d 7d 7d 7d 7c 7c 7a 7a 79 79 77 77 76 76 76 76 7d 7d 7d 7d 7c 7c 7a 7a 79 79 77 77 76 76 76 76 7e 7e 7d 7d 7c 7c 7b 7b 79 79 78 78 77 77 76 76 7e 7e 7d 7d 7c 7c 7b 7b 79 79 78 78 77 77 76 76 7f 7f 7e 7e 7d 7d 7c 7c 7a 7a 79 79 78 78 77 77 7f 7f 7e 7e 7d 7d 7c 7c 7a 7a 79 79 78 78 77 77 7f 7f 7f 7f 7e 7e 7c 7c 7b 7b 79 79 78 78 78 78 7f 7f 7f 7f 7e 7e 7c 7c 7b 7b 79 79 78 78 78 78 80 80 7f 7f 7e 7e 7d 7d 7b 7b 7a 7a 79 79 78 78 80 80 7f 7f 7e 7e 7d 7d 7b 7b 7a 7a 79 79 78 78 80 80 80 80 7f 7f 7d 7d 7c 7c 7a 7a 79 79 79 79 80 80 80 80 7f 7f 7d 7d 7c 7c 7a 7a 79 79 79 79 
** component Cr
* bloc 0
[ DC/AC] 03(3) / 03(4) 02(3) 01(2) 03(4) 03(4) 01(2) 02(3) 11(4) 31(5) 21(5) 01(2) 91(9) 11(4) 00(2) -- total 80 bits
[  bloc] fff5 7 3 ffff fffa fffc 1 fffe 0 ffff 0 0 0 1 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 ffff 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff87 4d 21 fff1 ffb2 ffc4 1d ffe0 0 ffe3 0 0 0 29 0 0 ffc3 ffc3 0 0 0 0 0 0 0 0 0 ffc3 0 ffc3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff87 4d ffc4 1d 0 0 ffc3 0 21 ffb2 ffe0 29 ffc3 0 ffc3 0 fff1 0 0 ffc3 0 0 0 0 ffe3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 46 86 66 7f 82 6e 90 4f 58 8a 66 81 8b 79 91 50 6f 8b 65 81 92 83 8d 4e 80 85 62 7c 90 81 7d 49 86 7c 62 77 83 71 66 47 85 77 6c 78 74 5b 50 4d 86 78 7e 81 6b 4b 43 5a 87 7c 8c 89 68 42 3f 66 
* component mcu
[   mcu] 46 46 86 86 66 66 7f 7f 82 82 6e 6e 90 90 4f 4f 46 46 86 86 66 66 7f 7f 82 82 6e 6e 90 90 4f 4f 58 58 8a 8a 66 66 81 81 8b 8b 79 79 91 91 50 50 58 58 8a 8a 66 66 81 81 8b 8b 79 79 91 91 50 50 6f 6f 8b 8b 65 65 81 81 92 92 83 83 8d 8d 4e 4e 6f 6f 8b 8b 65 65 81 81 92 92 83 83 8d 8d 4e 4e 80 80 85 85 62 62 7c 7c 90 90 81 81 7d 7d 49 49 80 80 85 85 62 62 7c 7c 90 90 81 81 7d 7d 49 49 86 86 7c 7c 62 62 77 77 83 83 71 71 66 66 47 47 86 86 7c 7c 62 62 77 77 83 83 71 71 66 66 47 47 85 85 77 77 6c 6c 78 78 74 74 5b 5b 50 50 4d 4d 85 85 77 77 6c 6c 78 78 74 74 5b 5b 50 50 4d 4d 86 86 78 78 7e 7e 81 81 6b 6b 4b 4b 43 43 5a 5a 86 86 78 78 7e 7e 81 81 6b 6b 4b 4b 43 43 5a 5a 87 87 7c 7c 8c 8c 89 89 68 68 42 42 3f 3f 66 66 87 87 7c 7c 8c 8c 89 89 68 68 42 42 3f 3f 66 66 

**************************************************************
*** mcu 194
** component Y
* bloc 0
[ DC/AC] 06(4) / 05(5) 22(8) 05(5) 05(5) 03(3) 01(2) 01(2) 21(5) 02(2) 03(3) 03(3) 01(2) 11(4) 71(8) 11(4) 01(2) c1(10) 00(4) -- total 124 bits
[  bloc] 2c ffe9 0 0 3 ffe2 ffe2 fffc 1 1 0 0 ffff 2 6 fffa 1 0 ffff 0 0 0 0 0 0 0 ffff 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1b8 ff5f 0 0 15 ff4c fed4 ffdc 8 9 0 0 fff6 18 5a ff6a 10 0 fff2 0 0 0 0 0 0 0 ffdc 0 26 25 0 0 0 0 0 0 0 0 0 0 0 0 ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1b8 ff5f ff4c fed4 5a ff6a 0 26 0 15 ffdc 18 10 ffdc 25 ffde 0 8 fff6 0 0 0 0 0 9 0 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 4f ab de e7 f3 aa 75 f0 51 aa db e0 ec a4 7b f4 52 a9 d7 d9 e4 9c 86 fb 51 a8 d8 d7 e2 96 93 fe 4f a8 dd da e3 91 9f fe 4d a7 e0 db e3 8b a9 fd 4e a7 e0 d8 df 82 b0 fd 4f a7 df d3 d9 7c b3 fd 
* bloc 1
[ DC/AC] 06(4) / 04(4) 03(3) 02(2) 02(2) 03(3) 01(2) 02(2) 01(2) 01(2) 01(2) 12(5) 11(4) 01(2) 11(4) 01(2) 01(2) 21(5) 00(4) -- total 90 bits
[  bloc] 55 9 4 fffe fffe 7 1 fffe ffff 1 ffff 0 2 0 ffff ffff 0 ffff ffff ffff 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 352 3f 1c ffee fff2 2a a ffee fff8 9 fff5 0 14 0 fff1 ffe7 0 fff1 fff2 fff2 0 0 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 352 3f 2a a fff1 ffe7 0 0 1c fff2 ffee 0 0 0 0 0 ffee fff8 14 fff1 0 0 0 0 9 0 fff2 0 0 0 0 0 fff5 fff2 0 0 0 0 0 0 0 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f1 fa f1 e4 e7 e8 e6 ec f4 fb ef e4 e9 ec ea f0 ff ff f1 e3 e9 ea e3 e5 fe ff ee e3 ea ea e0 de f4 f7 eb e3 ee ef e5 e3 fd ff f0 e3 e8 e7 df df ff ff ee da d9 d9 d7 de f3 f4 df cb cd d5 de ed 
* bloc 2
[ DC/AC] 06(4) / 05(5) 05(5) 02(2) 02(2) 05(5) 04(4) 04(4) 02(2) 02(2) 02(2) 03(3) 03(3) 03(3) 02(2) 03(3) 02(2) 02(2) 02(2) 11(4) 01(2) 11(4) 02(2) 02(2) 01(2) 01(2) 11(4) 71(8) 41(6) 01(2) 01(2) 11(4) 00(4) -- total 179 bits
[  bloc] 35 ffef fff0 3 fffe ffe1 fff1 fff7 2 3 2 fffa 6 fff9 fffd fffc 2 fffe 2 0 ffff ffff 0 1 fffd 3 ffff ffff 0 1 0 0 0 0 0 0 0 ffff 0 0 0 0 1 1 ffff 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 212 ff89 ff90 1b fff2 ff46 ff6a ffaf 10 1b 16 ffbe 3c ffac ffd3 ff9c 20 ffe2 1c 0 fff1 ffe2 0 17 ffca 4b ffdc ffe0 0 25 0 0 0 0 0 0 0 ffd0 0 0 0 0 22 23 ffce 0 ffce 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 212 ff89 ff46 ff6a ffd3 ff9c ffe0 0 ff90 fff2 ffaf ffac 20 ffdc 25 22 1b 10 3c ffe2 4b 0 0 23 1b ffbe 1c ffca 0 0 ffce 0 16 0 17 0 0 0 0 0 fff1 0 0 0 ffce 0 0 0 ffe2 0 ffd0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 38 aa eb d7 e8 80 a8 ff 5f a3 e2 dc f0 99 8c e6 3a 9e e6 d4 e7 ca 79 88 4f ca e4 c7 cf e9 b1 a2 60 d7 ce e4 df dc db dd 51 d4 c9 eb e2 d2 e6 d5 99 ef d3 ce cf d7 f2 e5 d1 dd d0 df eb d1 cb de 
* bloc 3
[ DC/AC] 06(4) / 06(7) 05(5) 05(5) 01(2) 05(5) 04(4) 05(5) 02(2) 04(4) 01(2) 01(2) 02(2) 01(2) 02(2) 12(5) 11(4) 03(3) 03(3) 01(2) 03(3) 01(2) 03(3) 01(2) 01(2) 01(2) 01(2) 31(6) 11(4) 21(5) 01(2) 91(9) 00(4) -- total 192 bits
[  bloc] 3 2b 1f 19 ffff 16 9 ffef 3 b 1 ffff fffd ffff 2 0 fffe 0 1 fffa fffc ffff fffc 1 4 ffff 1 ffff ffff 0 0 0 1 0 ffff 0 0 1 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1e 12d d9 e1 fff9 84 5a ff67 18 63 b fff5 ffe2 fff4 1e 0 ffe0 0 e ffac ffc4 ffe2 ffa8 17 48 ffe7 24 ffe0 ffda 0 0 0 23 0 ffd8 0 0 30 28 0 0 0 0 0 0 0 0 0 3b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1e 12d 84 5a 1e 0 ffe0 ffda d9 fff9 ff67 fff4 ffe0 24 0 0 e1 18 ffe2 0 ffe7 0 0 0 63 fff5 e 48 0 0 0 0 b ffac 17 23 0 0 0 0 ffc4 ffa8 0 28 0 0 0 0 ffe2 ffd8 30 0 0 0 0 0 0 0 3b 0 0 0 0 0 
[  idct] ff e6 bc d5 dc f7 d8 8c f8 ff ff ff ba 8f 67 38 b4 a8 82 7b 48 40 4e 54 85 67 3b 5c 5a 57 4a 3e ec ac 4b 49 45 4b 51 5f e9 af 4d 4c 4e 4d 46 50 e8 b7 53 4c 50 51 49 55 e6 ca 6d 54 45 46 55 7c 
* component mcu
[   mcu] 4f ab de e7 f3 aa 75 f0 f1 fa f1 e4 e7 e8 e6 ec 51 aa db e0 ec a4 7b f4 f4 fb ef e4 e9 ec ea f0 52 a9 d7 d9 e4 9c 86 fb ff ff f1 e3 e9 ea e3 e5 51 a8 d8 d7 e2 96 93 fe fe ff ee e3 ea ea e0 de 4f a8 dd da e3 91 9f fe f4 f7 eb e3 ee ef e5 e3 4d a7 e0 db e3 8b a9 fd fd ff f0 e3 e8 e7 df df 4e a7 e0 d8 df 82 b0 fd ff ff ee da d9 d9 d7 de 4f a7 df d3 d9 7c b3 fd f3 f4 df cb cd d5 de ed 38 aa eb d7 e8 80 a8 ff ff e6 bc d5 dc f7 d8 8c 5f a3 e2 dc f0 99 8c e6 f8 ff ff ff ba 8f 67 38 3a 9e e6 d4 e7 ca 79 88 b4 a8 82 7b 48 40 4e 54 4f ca e4 c7 cf e9 b1 a2 85 67 3b 5c 5a 57 4a 3e 60 d7 ce e4 df dc db dd ec ac 4b 49 45 4b 51 5f 51 d4 c9 eb e2 d2 e6 d5 e9 af 4d 4c 4e 4d 46 50 99 ef d3 ce cf d7 f2 e5 e8 b7 53 4c 50 51 49 55 d1 dd d0 df eb d1 cb de e6 ca 6d 54 45 46 55 7c 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 03(4) 02(3) 12(6) 01(2) 01(2) 01(2) 00(2) -- total 35 bits
[  bloc] fffa 4 fffe 0 2 ffff ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffbe 2c ffea 0 1a fff1 ffe3 fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffbe 2c fff1 ffe3 0 0 0 0 ffea 1a fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 77 7e 83 80 74 6a 65 64 78 7e 83 7f 75 6a 66 66 78 7e 83 7f 75 6c 69 6a 78 7e 82 7f 76 6e 6d 6f 79 7e 82 7e 76 71 71 75 79 7e 81 7e 77 73 75 7a 7a 7e 81 7e 77 74 78 7e 7a 7e 81 7e 77 75 7a 80 
* component mcu
[   mcu] 77 77 7e 7e 83 83 80 80 74 74 6a 6a 65 65 64 64 77 77 7e 7e 83 83 80 80 74 74 6a 6a 65 65 64 64 78 78 7e 7e 83 83 7f 7f 75 75 6a 6a 66 66 66 66 78 78 7e 7e 83 83 7f 7f 75 75 6a 6a 66 66 66 66 78 78 7e 7e 83 83 7f 7f 75 75 6c 6c 69 69 6a 6a 78 78 7e 7e 83 83 7f 7f 75 75 6c 6c 69 69 6a 6a 78 78 7e 7e 82 82 7f 7f 76 76 6e 6e 6d 6d 6f 6f 78 78 7e 7e 82 82 7f 7f 76 76 6e 6e 6d 6d 6f 6f 79 79 7e 7e 82 82 7e 7e 76 76 71 71 71 71 75 75 79 79 7e 7e 82 82 7e 7e 76 76 71 71 71 71 75 75 79 79 7e 7e 81 81 7e 7e 77 77 73 73 75 75 7a 7a 79 79 7e 7e 81 81 7e 7e 77 77 73 73 75 75 7a 7a 7a 7a 7e 7e 81 81 7e 7e 77 77 74 74 78 78 7e 7e 7a 7a 7e 7e 81 81 7e 7e 77 77 74 74 78 78 7e 7e 7a 7a 7e 7e 81 81 7e 7e 77 77 75 75 7a 7a 80 80 7a 7a 7e 7e 81 81 7e 7e 77 77 75 75 7a 7a 80 80 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 01(2) 03(4) 14(9) 02(3) 01(2) 02(3) 02(3) 01(2) 51(6) 00(2) -- total 57 bits
[  bloc] fff7 1 6 0 fff8 fffd ffff 2 2 ffff 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff9d b 42 0 ff98 ffd3 ffe3 20 20 ffe3 0 0 0 0 0 ffc3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff9d b ffd3 ffe3 0 ffc3 0 0 42 ff98 20 0 0 0 0 0 0 20 0 0 0 0 0 0 ffe3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 61 79 75 72 84 81 7d 95 63 7c 78 76 89 85 80 98 62 7c 7b 79 8c 86 7f 95 5e 79 78 76 87 7e 73 87 5b 76 75 71 7d 6f 60 70 5f 7a 77 70 77 63 4d 5a 6b 85 80 75 77 5d 42 4c 76 8f 89 7c 7a 5c 3e 46 
* component mcu
[   mcu] 61 61 79 79 75 75 72 72 84 84 81 81 7d 7d 95 95 61 61 79 79 75 75 72 72 84 84 81 81 7d 7d 95 95 63 63 7c 7c 78 78 76 76 89 89 85 85 80 80 98 98 63 63 7c 7c 78 78 76 76 89 89 85 85 80 80 98 98 62 62 7c 7c 7b 7b 79 79 8c 8c 86 86 7f 7f 95 95 62 62 7c 7c 7b 7b 79 79 8c 8c 86 86 7f 7f 95 95 5e 5e 79 79 78 78 76 76 87 87 7e 7e 73 73 87 87 5e 5e 79 79 78 78 76 76 87 87 7e 7e 73 73 87 87 5b 5b 76 76 75 75 71 71 7d 7d 6f 6f 60 60 70 70 5b 5b 76 76 75 75 71 71 7d 7d 6f 6f 60 60 70 70 5f 5f 7a 7a 77 77 70 70 77 77 63 63 4d 4d 5a 5a 5f 5f 7a 7a 77 77 70 70 77 77 63 63 4d 4d 5a 5a 6b 6b 85 85 80 80 75 75 77 77 5d 5d 42 42 4c 4c 6b 6b 85 85 80 80 75 75 77 77 5d 5d 42 42 4c 4c 76 76 8f 8f 89 89 7c 7c 7a 7a 5c 5c 3e 3e 46 46 76 76 8f 8f 89 89 7c 7c 7a 7a 5c 5c 3e 3e 46 46 

**************************************************************
*** mcu 195
** component Y
* bloc 0
[ DC/AC] 05(3) / 04(4) 03(3) 03(3) 05(5) 07(8) 04(4) 02(2) 11(4) 01(2) 03(3) 03(3) 01(2) 03(3) 02(2) 03(3) 01(2) 21(5) 11(4) 01(2) 02(2) 01(2) 01(2) 02(2) 01(2) 02(2) 01(2) 00(4) -- total 149 bits
[  bloc] 14 fff4 4 fffb 12 4e e 3 0 1 ffff 5 fffa ffff fffc 3 fffc 1 0 0 ffff 0 1 ffff 2 ffff ffff fffd ffff fffe 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] c8 ffac 1c ffd3 7e 1d4 8c 1b 0 9 fff5 37 ffc4 fff4 ffc4 4b ffc0 f 0 0 fff1 0 16 ffe9 24 ffe7 ffdc ffa0 ffda ffb6 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] c8 ffac 1d4 8c ffc4 4b ffa0 ffda 1c 7e 1b fff4 ffc0 ffdc ffb6 0 ffd3 0 ffc4 f ffe7 23 0 0 9 37 0 24 0 0 0 0 fff5 0 ffe9 0 0 0 0 0 fff1 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f2 f2 5e 4e 45 82 dd 74 e8 e9 5a 4a 45 89 f6 b6 e3 dd 56 45 42 83 f4 de e8 cd 51 47 4a 86 e6 e4 f6 ba 4a 4b 57 9c e9 e8 fc a2 45 4a 51 a3 e6 dd db 7a 41 4f 49 a3 e4 d1 a9 51 3e 5c 4e af f2 d9 
* bloc 1
[ DC/AC] 06(4) / 03(3) 05(5) 02(2) 05(5) 04(4) 03(3) 05(5) 05(5) 03(3) 01(2) 02(2) 03(3) 03(3) 34(16) 04(4) 03(3) 31(6) 02(2) 01(2) 52(11) 02(2) 01(2) 41(6) 02(2) 01(2) 51(7) 41(6) 01(2) 61(7) 00(4) -- total 211 bits
[  bloc] 3f fffa 1b fffd ffe8 9 fffb ffee 15 6 1 fffe fffc 4 0 0 0 fff6 a 4 0 0 0 ffff 3 ffff 0 0 0 0 0 fffd 3 1 0 0 0 0 ffff 2 ffff 0 0 0 0 0 1 0 0 0 0 1 ffff 0 0 0 0 0 0 1 0 0 0 0 
[iquant] 276 ffd6 bd ffe5 ff58 36 ffce ff5e a8 36 b ffea ffd8 30 0 0 0 ff6a 8c 38 0 0 0 ffe9 36 ffe7 0 0 0 0 0 ffa0 69 22 0 0 0 0 ffd8 54 ffca 0 0 0 0 0 32 0 0 0 0 40 ffc0 0 0 0 0 0 0 4a 0 0 0 0 
[   izz] 276 ffd6 36 ffce 0 0 0 0 bd ff58 ff5e 30 0 0 0 0 ffe5 a8 ffd8 ff6a ffe7 0 0 0 36 ffea 8c 36 ffa0 ffca 0 0 b 38 ffe9 69 54 0 ffc0 0 0 0 22 ffd8 32 40 0 0 0 0 0 0 0 0 4a 0 0 0 0 0 0 0 0 0 
[  idct] db f7 fb fe fb f3 f7 f3 70 e2 ff f6 fe ff f9 ec 8f 70 f3 ff ea fc dd ff e5 88 76 f9 ff d9 ff ec f0 e3 69 80 ef ff ff e4 dd e7 d8 4f 6b e7 df ff d5 ee eb a9 45 4e ba e8 e6 e6 e9 dd 88 34 4a 80 
* bloc 2
[ DC/AC] 06(4) / 06(7) 05(5) 04(4) 04(4) 04(4) 03(3) 05(5) 04(4) 03(3) 02(2) 03(3) 03(3) 02(2) 03(3) 12(5) 03(3) 02(2) 02(2) 32(9) 01(2) 11(4) 01(2) 01(2) 01(2) 01(2) 01(2) 11(4) 31(6) 01(2) 31(6) 00(4) -- total 194 bits
[  bloc] 16 ffc3 ffe2 b fff4 8 6 10 b fffb 2 fffb fffc 3 fffc 0 fffd fffb fffe 2 0 0 0 2 1 0 1 1 ffff 1 1 1 0 ffff 0 0 0 1 ffff 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] dc fe55 ff2e 63 ffac 30 3c 90 58 ffd3 16 ffc9 ffd8 24 ffc4 0 ffd0 ffb5 ffe4 1c 0 0 0 2e 12 0 24 20 ffda 25 23 20 0 ffde 0 0 0 30 ffd8 0 0 0 ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] dc fe55 30 3c ffc4 0 20 ffda ff2e ffac 90 24 ffd0 24 25 ffde 63 58 ffd8 ffb5 0 23 0 0 ffd3 ffc9 ffe4 12 20 0 0 0 16 1c 2e 0 0 0 0 0 0 0 ffde ffd8 0 0 0 0 0 0 30 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 56 42 57 5d 44 c5 dc ea 4d 40 47 51 5c e2 de d0 54 56 48 3c 57 db e3 e6 4e 59 4a 4c 7d e0 dc e4 5b 4d 32 52 a7 ef e0 e4 4b 52 58 89 cc e9 de e7 45 80 bb e9 f8 e3 d3 d0 ab cf e4 e5 e1 da e8 e6 
* bloc 3
[ DC/AC] 06(4) / 04(4) 05(5) 04(4) 05(5) 04(4) 02(2) 04(4) 04(4) 03(3) 01(2) 02(2) 03(3) 02(2) 21(5) 21(5) 21(5) 01(2) 02(2) 01(2) 41(6) 01(2) 01(2) 01(2) 41(6) 01(2) 00(4) -- total 155 bits
[  bloc] 45 f ffef fff8 15 fff2 3 fff4 c fffc ffff 3 fffa 3 0 0 1 0 0 ffff 0 0 ffff 1 fffe 1 0 0 0 0 ffff 1 ffff 1 0 0 0 0 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2b2 69 ff89 ffb8 93 ffac 1e ff94 60 ffdc fff5 21 ffc4 24 0 0 10 0 0 fff2 0 0 ffea 17 ffdc 19 0 0 0 0 ffdd 20 ffdd 22 0 0 0 0 ffd8 2a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2b2 69 ffac 1e 0 0 0 0 ff89 93 ff94 24 10 0 0 0 ffb8 60 ffc4 0 19 ffdd 0 0 ffdc 21 0 ffdc 20 0 0 0 fff5 fff2 17 ffdd 2a 0 0 0 0 ffea 22 ffd8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d9 d6 df f6 e0 81 43 51 e4 e3 df ec fb d5 7d 36 e0 e3 e3 df ea f6 cc 88 de d5 df e1 d4 e0 f2 e9 e7 d2 dc e9 de de e9 e5 e1 e2 e6 e2 dc e3 e8 dd d8 ec ea d9 d8 e1 e9 f0 df e6 dd df f0 e8 da e5 
* component mcu
[   mcu] f2 f2 5e 4e 45 82 dd 74 db f7 fb fe fb f3 f7 f3 e8 e9 5a 4a 45 89 f6 b6 70 e2 ff f6 fe ff f9 ec e3 dd 56 45 42 83 f4 de 8f 70 f3 ff ea fc dd ff e8 cd 51 47 4a 86 e6 e4 e5 88 76 f9 ff d9 ff ec f6 ba 4a 4b 57 9c e9 e8 f0 e3 69 80 ef ff ff e4 fc a2 45 4a 51 a3 e6 dd dd e7 d8 4f 6b e7 df ff db 7a 41 4f 49 a3 e4 d1 d5 ee eb a9 45 4e ba e8 a9 51 3e 5c 4e af f2 d9 e6 e6 e9 dd 88 34 4a 80 56 42 57 5d 44 c5 dc ea d9 d6 df f6 e0 81 43 51 4d 40 47 51 5c e2 de d0 e4 e3 df ec fb d5 7d 36 54 56 48 3c 57 db e3 e6 e0 e3 e3 df ea f6 cc 88 4e 59 4a 4c 7d e0 dc e4 de d5 df e1 d4 e0 f2 e9 5b 4d 32 52 a7 ef e0 e4 e7 d2 dc e9 de de e9 e5 4b 52 58 89 cc e9 de e7 e1 e2 e6 e2 dc e3 e8 dd 45 80 bb e9 f8 e3 d3 d0 d8 ec ea d9 d8 e1 e9 f0 ab cf e4 e5 e1 da e8 e6 df e6 dd df f0 e8 da e5 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 01(2) 02(3) 21(5) 11(4) 00(2) -- total 25 bits
[  bloc] fffd ffff fffe 0 0 ffff 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffdf fff5 ffea 0 0 fff1 0 fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffdf fff5 fff1 0 0 0 0 0 ffea 0 fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 70 74 79 7e 7f 7c 77 74 71 75 7a 7e 7f 7c 78 75 73 76 7a 7e 7f 7d 79 77 76 78 7b 7e 7f 7d 7b 7a 79 7a 7c 7e 7f 7e 7e 7d 7c 7c 7d 7e 7f 7f 7f 80 7e 7e 7e 7e 7f 80 81 82 7f 7f 7e 7e 7f 80 82 83 
* component mcu
[   mcu] 70 70 74 74 79 79 7e 7e 7f 7f 7c 7c 77 77 74 74 70 70 74 74 79 79 7e 7e 7f 7f 7c 7c 77 77 74 74 71 71 75 75 7a 7a 7e 7e 7f 7f 7c 7c 78 78 75 75 71 71 75 75 7a 7a 7e 7e 7f 7f 7c 7c 78 78 75 75 73 73 76 76 7a 7a 7e 7e 7f 7f 7d 7d 79 79 77 77 73 73 76 76 7a 7a 7e 7e 7f 7f 7d 7d 79 79 77 77 76 76 78 78 7b 7b 7e 7e 7f 7f 7d 7d 7b 7b 7a 7a 76 76 78 78 7b 7b 7e 7e 7f 7f 7d 7d 7b 7b 7a 7a 79 79 7a 7a 7c 7c 7e 7e 7f 7f 7e 7e 7e 7e 7d 7d 79 79 7a 7a 7c 7c 7e 7e 7f 7f 7e 7e 7e 7e 7d 7d 7c 7c 7c 7c 7d 7d 7e 7e 7f 7f 7f 7f 7f 7f 80 80 7c 7c 7c 7c 7d 7d 7e 7e 7f 7f 7f 7f 7f 7f 80 80 7e 7e 7e 7e 7e 7e 7e 7e 7f 7f 80 80 81 81 82 82 7e 7e 7e 7e 7e 7e 7e 7e 7f 7f 80 80 81 81 82 82 7f 7f 7f 7f 7e 7e 7e 7e 7f 7f 80 80 82 82 83 83 7f 7f 7f 7f 7e 7e 7e 7e 7f 7f 80 80 82 82 83 83 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 04(5) 02(3) 02(3) 12(6) 12(6) 31(5) 01(2) 01(2) 01(2) 01(2) 01(2) 00(2) -- total 62 bits
[  bloc] fff5 fff8 fffe 3 0 fffd 0 2 0 0 0 ffff 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff87 ffa8 ffea 2d 0 ffd3 0 20 0 0 0 ffd7 23 29 3d 3d 3d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff87 ffa8 ffd3 0 3d 3d 0 0 ffea 0 20 29 3d 0 0 0 2d 0 23 0 0 0 0 0 0 ffd7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 85 45 4a 7e 81 74 86 97 83 49 52 81 7e 6d 78 83 78 4b 5a 84 7b 67 6c 6e 63 46 5f 86 7a 6a 6d 67 4f 42 64 86 7a 73 7a 70 4b 4a 6e 87 79 7b 87 7b 59 5d 7e 8a 76 7c 8c 7e 69 6e 8a 8d 73 7a 8a 7b 
* component mcu
[   mcu] 85 85 45 45 4a 4a 7e 7e 81 81 74 74 86 86 97 97 85 85 45 45 4a 4a 7e 7e 81 81 74 74 86 86 97 97 83 83 49 49 52 52 81 81 7e 7e 6d 6d 78 78 83 83 83 83 49 49 52 52 81 81 7e 7e 6d 6d 78 78 83 83 78 78 4b 4b 5a 5a 84 84 7b 7b 67 67 6c 6c 6e 6e 78 78 4b 4b 5a 5a 84 84 7b 7b 67 67 6c 6c 6e 6e 63 63 46 46 5f 5f 86 86 7a 7a 6a 6a 6d 6d 67 67 63 63 46 46 5f 5f 86 86 7a 7a 6a 6a 6d 6d 67 67 4f 4f 42 42 64 64 86 86 7a 7a 73 73 7a 7a 70 70 4f 4f 42 42 64 64 86 86 7a 7a 73 73 7a 7a 70 70 4b 4b 4a 4a 6e 6e 87 87 79 79 7b 7b 87 87 7b 7b 4b 4b 4a 4a 6e 6e 87 87 79 79 7b 7b 87 87 7b 7b 59 59 5d 5d 7e 7e 8a 8a 76 76 7c 7c 8c 8c 7e 7e 59 59 5d 5d 7e 7e 8a 8a 76 76 7c 7c 8c 8c 7e 7e 69 69 6e 6e 8a 8a 8d 8d 73 73 7a 7a 8a 8a 7b 7b 69 69 6e 6e 8a 8a 8d 8d 73 73 7a 7a 8a 8a 7b 7b 

**************************************************************
*** mcu 196
** component Y
* bloc 0
[ DC/AC] 05(3) / 01(2) 03(3) 12(5) 21(5) 01(2) 11(4) 01(2) 02(2) 01(2) 01(2) 21(5) 01(2) 11(4) 11(4) 02(2) 01(2) 01(2) 00(4) -- total 84 bits
[  bloc] 58 1 5 0 fffe 0 0 ffff 1 0 1 ffff fffe 1 ffff 0 0 ffff 1 0 ffff 0 1 fffe 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 370 7 23 0 fff2 0 0 fff7 8 0 b fff5 ffec c fff1 0 0 fff1 e 0 fff1 0 16 ffd2 12 ffe7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 370 7 0 0 fff1 0 0 0 23 fff2 fff7 c 0 0 0 0 0 8 ffec fff1 ffe7 0 0 0 0 fff5 e 12 0 0 0 0 b 0 ffd2 0 0 0 0 0 fff1 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e6 f5 fc f7 fb ff f6 e0 ef f5 f3 ec ef fa fe fa f5 f4 f0 ec e9 eb f0 f3 f1 ee f0 f6 f6 ed e6 e5 f0 e8 e6 f0 f8 f7 f4 f3 f9 ee df d9 de e9 f1 f5 f0 f5 ee dd d6 dd e3 e2 d6 f2 ff f8 eb e9 e5 db 
* bloc 1
[ DC/AC] 03(3) / 02(2) 02(2) 02(2) 02(2) 01(2) 01(2) 02(2) 03(3) 02(2) 02(2) 02(2) 12(5) 31(6) 12(5) 02(2) 01(2) 01(2) 11(4) 00(4) -- total 90 bits
[  bloc] 54 fffd 3 fffd fffe ffff 1 fffd fffa fffe fffd fffe 0 2 0 0 0 1 0 fffd fffe ffff ffff 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 348 ffeb 15 ffe5 fff2 fffa a ffe5 ffd0 ffee ffdf ffea 0 18 0 0 0 f 0 ffd6 ffe2 ffe2 ffea 0 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 348 ffeb fffa a 0 0 0 0 15 fff2 ffe5 18 0 0 0 0 ffe5 ffd0 0 f 0 0 0 0 ffee ffea 0 12 0 0 0 0 ffdf ffd6 0 0 0 0 0 0 ffe2 ffea 0 0 0 0 0 0 ffe2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c1 bb be d5 f2 ff f8 ea fc f7 f6 fc ff ff f6 ea f4 f5 f7 f5 f0 e9 e3 e0 e2 e7 ec ed ea e9 ea ec ef ef ef ee ec ec ec ec ef ec e7 e4 e3 e3 e2 e1 e6 e6 e4 e3 e3 e7 ed f1 d7 da dc dc db e0 eb f4 
* bloc 2
[ DC/AC] 07(5) / 04(4) 05(5) 06(7) 06(7) 02(2) 02(2) 01(2) 05(5) 04(4) 04(4) 03(3) 04(4) 31(6) 02(2) 01(2) 03(3) 02(2) 01(2) 11(4) 02(2) 01(2) 61(7) 02(2) 01(2) c1(10) 00(4) -- total 176 bits
[  bloc] e b ffe2 27 ffdf 2 2 ffff ffe6 d 9 7 fff4 0 0 0 1 fffe ffff fffb 2 1 0 1 fffe ffff 0 0 0 0 0 0 1 fffd 1 0 0 0 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 8c 4d ff2e 15f ff19 c 14 fff7 ff30 75 63 4d ff88 0 0 0 10 ffe2 fff2 ffba 1e 1e 0 17 ffdc ffe7 0 0 0 0 0 0 23 ff9a 28 0 0 0 0 0 0 0 0 0 0 0 0 ffca 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 8c 4d c 14 0 0 0 0 ff2e ff19 fff7 0 10 0 0 0 15f ff30 ff88 ffe2 ffe7 0 0 0 75 4d fff2 ffdc 0 0 0 0 63 ffba 17 23 0 0 0 0 1e 0 ff9a 0 0 0 0 0 1e 28 0 ffca 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 48 77 b5 e3 f8 ff fe fc 4b 44 44 57 76 92 a3 a9 55 4e 4a 4a 45 3f 46 53 93 63 3d 41 56 57 47 39 f6 b7 6e 47 3f 44 4d 56 fc fb e5 af 6e 46 42 4f ce dd e8 e5 d8 bc 8e 66 e3 ed eb e1 e8 f8 f2 df 
* bloc 3
[ DC/AC] 05(3) / 04(4) 05(5) 06(7) 04(4) 23(10) 04(4) 03(3) 05(5) 02(2) 01(2) 01(2) 21(5) 01(2) 02(2) 01(2) 03(3) 02(2) 02(2) 11(4) 71(8) 01(2) 01(2) 01(2) 01(2) 00(4) -- total 154 bits
[  bloc] fff5 c 14 27 e 0 0 fff9 a 4 10 3 ffff 1 0 0 ffff 1 fffd ffff fffc 2 fffe 0 1 0 0 0 0 0 0 0 1 ffff ffff ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff92 54 8c 15f 62 0 0 ffc1 50 24 b0 21 fff6 c 0 0 fff0 f ffd6 fff2 ffc4 3c ffd4 0 12 0 0 0 0 0 0 0 23 ffde ffd8 ffd3 ffc7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff92 54 0 0 0 0 0 0 8c 62 ffc1 c fff0 0 0 0 15f 50 fff6 f 0 0 0 0 24 21 ffd6 12 0 0 0 0 b0 fff2 0 23 0 0 0 0 ffc4 ffd4 ffde 0 0 0 0 0 3c ffd8 0 0 0 0 0 0 ffd3 ffc7 0 0 0 0 0 0 
[  idct] fa f8 f6 f6 f5 df ad 7e ca ca bb 9d 7e 65 51 43 3c 4a 54 4f 47 49 54 5d 4c 4d 4d 4d 4c 4c 49 45 4e 46 3f 41 49 50 54 55 57 57 57 55 4c 44 46 4d 44 45 49 4c 46 41 48 55 d2 bb a2 99 9a a3 b3 c3 
* component mcu
[   mcu] e6 f5 fc f7 fb ff f6 e0 c1 bb be d5 f2 ff f8 ea ef f5 f3 ec ef fa fe fa fc f7 f6 fc ff ff f6 ea f5 f4 f0 ec e9 eb f0 f3 f4 f5 f7 f5 f0 e9 e3 e0 f1 ee f0 f6 f6 ed e6 e5 e2 e7 ec ed ea e9 ea ec f0 e8 e6 f0 f8 f7 f4 f3 ef ef ef ee ec ec ec ec f9 ee df d9 de e9 f1 f5 ef ec e7 e4 e3 e3 e2 e1 f0 f5 ee dd d6 dd e3 e2 e6 e6 e4 e3 e3 e7 ed f1 d6 f2 ff f8 eb e9 e5 db d7 da dc dc db e0 eb f4 48 77 b5 e3 f8 ff fe fc fa f8 f6 f6 f5 df ad 7e 4b 44 44 57 76 92 a3 a9 ca ca bb 9d 7e 65 51 43 55 4e 4a 4a 45 3f 46 53 3c 4a 54 4f 47 49 54 5d 93 63 3d 41 56 57 47 39 4c 4d 4d 4d 4c 4c 49 45 f6 b7 6e 47 3f 44 4d 56 4e 46 3f 41 49 50 54 55 fc fb e5 af 6e 46 42 4f 57 57 57 55 4c 44 46 4d ce dd e8 e5 d8 bc 8e 66 44 45 49 4c 46 41 48 55 e3 ed eb e1 e8 f8 f2 df d2 bb a2 99 9a a3 b3 c3 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 01(2) 02(3) 01(2) 51(6) 00(2) -- total 26 bits
[  bloc] fff8 1 fffd 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffa8 b ffdf f 0 0 0 0 0 1d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffa8 b 0 0 0 0 0 0 ffdf 0 0 0 0 0 0 0 f 0 0 0 0 0 0 0 1d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 78 78 77 76 76 75 74 74 72 72 71 71 70 6f 6f 6e 6e 6d 6d 6c 6b 6b 6a 6a 70 70 70 6f 6e 6d 6d 6d 78 78 78 77 76 75 75 75 7e 7e 7d 7d 7c 7b 7b 7a 7e 7d 7d 7c 7b 7b 7a 7a 7b 7b 7a 79 79 78 77 77 
* component mcu
[   mcu] 78 78 78 78 77 77 76 76 76 76 75 75 74 74 74 74 78 78 78 78 77 77 76 76 76 76 75 75 74 74 74 74 72 72 72 72 71 71 71 71 70 70 6f 6f 6f 6f 6e 6e 72 72 72 72 71 71 71 71 70 70 6f 6f 6f 6f 6e 6e 6e 6e 6d 6d 6d 6d 6c 6c 6b 6b 6b 6b 6a 6a 6a 6a 6e 6e 6d 6d 6d 6d 6c 6c 6b 6b 6b 6b 6a 6a 6a 6a 70 70 70 70 70 70 6f 6f 6e 6e 6d 6d 6d 6d 6d 6d 70 70 70 70 70 70 6f 6f 6e 6e 6d 6d 6d 6d 6d 6d 78 78 78 78 78 78 77 77 76 76 75 75 75 75 75 75 78 78 78 78 78 78 77 77 76 76 75 75 75 75 75 75 7e 7e 7e 7e 7d 7d 7d 7d 7c 7c 7b 7b 7b 7b 7a 7a 7e 7e 7e 7e 7d 7d 7d 7d 7c 7c 7b 7b 7b 7b 7a 7a 7e 7e 7d 7d 7d 7d 7c 7c 7b 7b 7b 7b 7a 7a 7a 7a 7e 7e 7d 7d 7d 7d 7c 7c 7b 7b 7b 7b 7a 7a 7a 7a 7b 7b 7b 7b 7a 7a 79 79 79 79 78 78 77 77 77 77 7b 7b 7b 7b 7a 7a 79 79 79 79 78 78 77 77 77 77 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 02(3) 04(5) 12(6) 32(8) 02(3) 01(2) 11(4) 00(2) -- total 49 bits
[  bloc] fff5 2 d 0 fffd 0 0 0 2 fffd 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff87 16 8f 0 ffd9 0 0 0 20 ffa9 3d 0 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff87 16 0 0 0 0 0 0 8f ffd9 0 0 0 0 0 0 0 20 23 0 0 0 0 0 ffa9 0 0 0 0 0 0 0 3d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 8e 89 82 7d 7d 80 86 8a 83 82 7f 7e 7e 81 84 85 7f 81 85 89 8a 8a 89 88 79 7e 86 8c 8f 8c 87 84 62 67 6d 72 73 6f 69 65 4f 50 51 50 4e 4a 46 43 63 5f 58 51 4b 48 46 46 88 81 75 69 61 5e 5e 60 
* component mcu
[   mcu] 8e 8e 89 89 82 82 7d 7d 7d 7d 80 80 86 86 8a 8a 8e 8e 89 89 82 82 7d 7d 7d 7d 80 80 86 86 8a 8a 83 83 82 82 7f 7f 7e 7e 7e 7e 81 81 84 84 85 85 83 83 82 82 7f 7f 7e 7e 7e 7e 81 81 84 84 85 85 7f 7f 81 81 85 85 89 89 8a 8a 8a 8a 89 89 88 88 7f 7f 81 81 85 85 89 89 8a 8a 8a 8a 89 89 88 88 79 79 7e 7e 86 86 8c 8c 8f 8f 8c 8c 87 87 84 84 79 79 7e 7e 86 86 8c 8c 8f 8f 8c 8c 87 87 84 84 62 62 67 67 6d 6d 72 72 73 73 6f 6f 69 69 65 65 62 62 67 67 6d 6d 72 72 73 73 6f 6f 69 69 65 65 4f 4f 50 50 51 51 50 50 4e 4e 4a 4a 46 46 43 43 4f 4f 50 50 51 51 50 50 4e 4e 4a 4a 46 46 43 43 63 63 5f 5f 58 58 51 51 4b 4b 48 48 46 46 46 46 63 63 5f 5f 58 58 51 51 4b 4b 48 48 46 46 46 46 88 88 81 81 75 75 69 69 61 61 5e 5e 5e 5e 60 60 88 88 81 81 75 75 69 69 61 61 5e 5e 5e 5e 60 60 

**************************************************************
*** mcu 197
** component Y
* bloc 0
[ DC/AC] 06(4) / 06(7) 06(7) 03(3) 03(3) 01(2) 03(3) 04(4) 05(5) 03(3) 01(2) 02(2) 04(4) 03(3) 03(3) 02(2) 03(3) 03(3) 03(3) 02(2) 01(2) 11(4) 01(2) 02(2) 01(2) 02(2) 31(6) 01(2) 11(4) 41(6) 61(7) 00(4) -- total 190 bits
[  bloc] 1b 37 2b fffb fff9 ffff fffa fff2 ffed 5 ffff 3 8 fffa 6 fffe 5 4 4 fffd 1 0 1 ffff fffd 1 fffe 0 0 0 ffff ffff 0 1 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 10e 181 12d ffd3 ffcf fffa ffc4 ff82 ff68 2d fff5 21 50 ffb8 5a ffce 50 3c 38 ffd6 f 0 16 ffe9 ffca 19 ffb8 0 0 0 ffdd ffe0 0 22 0 0 0 0 28 0 0 0 0 0 0 44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 10e 181 fffa ffc4 5a ffce 0 0 12d ffcf ff82 ffb8 50 ffb8 0 0 ffd3 ff68 50 3c 19 ffdd 0 0 2d 21 38 ffca ffe0 0 0 0 fff5 ffd6 ffe9 0 0 44 0 0 f 16 22 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e6 ea da ec f2 a1 8f f3 c8 f4 e4 f2 ff 8d 54 cb e6 f5 e2 f1 f5 83 3c 82 f7 e0 f0 f9 ba 6d 4f 4b db e2 ff e4 7c 47 4e 47 f3 ff d8 8f 5b 3d 3b 53 fa d1 7e 4a 4e 4d 44 4e b5 66 44 4a 48 54 5c 44 
* bloc 1
[ DC/AC] 05(3) / 05(5) 05(5) 04(4) 05(5) 04(4) 04(4) 05(5) 05(5) 03(3) 02(2) 04(4) 05(5) 02(2) 03(3) 02(2) 01(2) 02(2) 01(2) 01(2) 01(2) 11(4) 01(2) 03(3) 02(2) 01(2) 01(2) 11(4) 12(5) 02(2) 41(6) 41(6) 21(5) 11(4) 00(4) -- total 209 bits
[  bloc] 36 15 ffec 8 15 fff8 fff6 18 ffe9 5 3 fff5 14 fffe fffa fffe 1 fffe 1 ffff 1 0 ffff ffff 5 fffe 1 ffff 0 1 0 fffd 2 0 0 0 0 ffff 0 0 0 0 1 0 0 ffff 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 21c 93 ff74 48 93 ffd0 ff9c d8 ff48 2d 21 ff87 c8 ffe8 ffa6 ffce 10 ffe2 e fff2 f 0 ffea ffe9 5a ffce 24 ffe0 0 25 0 ffa0 46 0 0 0 0 ffd0 0 0 0 0 22 0 0 ffbc 0 36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 21c 93 ffd0 ff9c ffa6 ffce ffe0 0 ff74 93 d8 ffe8 10 24 25 22 48 ff48 c8 ffe2 ffce 0 0 0 2d ff87 e 5a ffa0 0 0 0 21 fff2 ffe9 46 0 ffbc 0 0 f ffea 0 0 0 0 0 0 0 0 ffd0 36 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e9 fc bd 3d 6c cc ff ff f1 f6 f7 8c 36 41 a5 d7 ea e5 ff e3 8c 3c 4c 67 cb fc fa f0 df 7e 44 55 a2 fb eb e5 ff d7 83 50 7d dc e7 ef f6 ff dc 75 72 ec f7 f0 ce e1 ff f3 80 fe e0 ef ff f0 e0 fa 
* bloc 2
[ DC/AC] 06(4) / 06(7) 06(7) 04(4) 04(4) 04(4) 02(2) 03(3) 05(5) 03(3) 01(2) 04(4) 04(4) 01(2) 01(2) 01(2) 01(2) 01(2) 03(3) 01(2) 21(5) 02(2) 03(3) 01(2) 51(7) 11(4) 31(6) 01(2) 01(2) 71(8) 00(4) -- total 187 bits
[  bloc] 8 ffde ffc3 b e 8 fffd 6 16 fffc 1 fff8 fff6 ffff 1 ffff 1 1 fffc 1 0 0 ffff 3 4 ffff 0 0 0 0 0 ffff 0 ffff 0 0 0 1 ffff ffff 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 50 ff12 fe55 63 62 30 ffe2 36 b0 ffdc b ffa8 ff9c fff4 f ffe7 10 f ffc8 e 0 0 ffea 45 48 ffe7 0 0 0 0 0 ffe0 0 ffde 0 0 0 30 ffd8 ffd6 0 0 0 0 0 0 0 36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 50 ff12 30 ffe2 f ffe7 0 0 fe55 62 36 fff4 10 0 0 0 63 b0 ff9c f ffe7 0 0 0 ffdc ffa8 ffc8 48 ffe0 0 0 0 b e 45 0 ffd6 0 0 0 0 ffea ffde ffd8 0 0 0 0 0 0 30 36 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 4b 5b 4e 3b 4c 5e 50 39 4e 51 56 60 59 3d 3f 63 66 4d 40 4c 4d 41 6c ba 3b 4e 55 4e 4c 62 aa fc 4b 4d 42 4a 7b b5 e1 fe 5b 53 55 84 cf f5 f3 ef 58 91 d0 f6 fe ea e1 f0 e4 f6 f0 de e3 ed ef f1 
* bloc 3
[ DC/AC] 07(5) / 02(2) 11(4) 02(2) 01(2) 01(2) 02(2) 02(2) 01(2) 11(4) 02(2) 02(2) 21(5) 01(2) 01(2) 51(7) 00(4) -- total 79 bits
[  bloc] 55 fffe 0 ffff fffe ffff ffff fffe fffd ffff 0 ffff fffe fffe 0 0 ffff ffff ffff 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 352 fff2 0 fff7 fff2 fffa fff6 ffee ffe8 fff7 0 fff5 ffec ffe8 0 0 fff0 fff1 fff2 0 0 0 0 0 ffee 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 352 fff2 fffa fff6 0 0 0 0 0 fff2 ffee ffe8 fff0 0 0 0 fff7 ffe8 ffec fff1 0 0 0 0 fff7 fff5 fff2 ffee 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] bf dd f6 f6 eb e8 ee f3 d5 e5 f2 f0 eb eb ef ef ee ef ed e9 ea ee ee eb f7 f2 eb e7 e9 ec ec ea f0 ed ea e9 e9 e8 e9 eb e9 e7 e9 ec ea e7 e8 ed ea e5 e5 eb ed e9 e9 ed f0 e5 e1 e8 ee ec eb ed 
* component mcu
[   mcu] e6 ea da ec f2 a1 8f f3 e9 fc bd 3d 6c cc ff ff c8 f4 e4 f2 ff 8d 54 cb f1 f6 f7 8c 36 41 a5 d7 e6 f5 e2 f1 f5 83 3c 82 ea e5 ff e3 8c 3c 4c 67 f7 e0 f0 f9 ba 6d 4f 4b cb fc fa f0 df 7e 44 55 db e2 ff e4 7c 47 4e 47 a2 fb eb e5 ff d7 83 50 f3 ff d8 8f 5b 3d 3b 53 7d dc e7 ef f6 ff dc 75 fa d1 7e 4a 4e 4d 44 4e 72 ec f7 f0 ce e1 ff f3 b5 66 44 4a 48 54 5c 44 80 fe e0 ef ff f0 e0 fa 4b 5b 4e 3b 4c 5e 50 39 bf dd f6 f6 eb e8 ee f3 4e 51 56 60 59 3d 3f 63 d5 e5 f2 f0 eb eb ef ef 66 4d 40 4c 4d 41 6c ba ee ef ed e9 ea ee ee eb 3b 4e 55 4e 4c 62 aa fc f7 f2 eb e7 e9 ec ec ea 4b 4d 42 4a 7b b5 e1 fe f0 ed ea e9 e9 e8 e9 eb 5b 53 55 84 cf f5 f3 ef e9 e7 e9 ec ea e7 e8 ed 58 91 d0 f6 fe ea e1 f0 ea e5 e5 eb ed e9 e9 ed e4 f6 f0 de e3 ed ef f1 f0 e5 e1 e8 ee ec eb ed 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 02(3) 02(3) 11(4) 01(2) 11(4) 00(2) -- total 31 bits
[  bloc] fffd fffd fffe 0 ffff ffff 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffdf ffdf ffea 0 fff3 fff1 0 fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffdf ffdf fff1 0 0 0 0 0 ffea fff3 fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 69 6e 76 7c 80 80 7d 7b 6b 6f 76 7d 80 80 7d 7b 6e 72 77 7d 80 80 7e 7d 72 74 79 7d 80 80 7f 7e 76 78 7a 7d 7f 80 80 80 7a 7b 7c 7e 7f 80 81 82 7d 7d 7d 7e 7f 81 82 83 7e 7e 7e 7e 7f 81 82 83 
* component mcu
[   mcu] 69 69 6e 6e 76 76 7c 7c 80 80 80 80 7d 7d 7b 7b 69 69 6e 6e 76 76 7c 7c 80 80 80 80 7d 7d 7b 7b 6b 6b 6f 6f 76 76 7d 7d 80 80 80 80 7d 7d 7b 7b 6b 6b 6f 6f 76 76 7d 7d 80 80 80 80 7d 7d 7b 7b 6e 6e 72 72 77 77 7d 7d 80 80 80 80 7e 7e 7d 7d 6e 6e 72 72 77 77 7d 7d 80 80 80 80 7e 7e 7d 7d 72 72 74 74 79 79 7d 7d 80 80 80 80 7f 7f 7e 7e 72 72 74 74 79 79 7d 7d 80 80 80 80 7f 7f 7e 7e 76 76 78 78 7a 7a 7d 7d 7f 7f 80 80 80 80 80 80 76 76 78 78 7a 7a 7d 7d 7f 7f 80 80 80 80 80 80 7a 7a 7b 7b 7c 7c 7e 7e 7f 7f 80 80 81 81 82 82 7a 7a 7b 7b 7c 7c 7e 7e 7f 7f 80 80 81 81 82 82 7d 7d 7d 7d 7d 7d 7e 7e 7f 7f 81 81 82 82 83 83 7d 7d 7d 7d 7d 7d 7e 7e 7f 7f 81 81 82 82 83 83 7e 7e 7e 7e 7e 7e 7e 7e 7f 7f 81 81 82 82 83 83 7e 7e 7e 7e 7e 7e 7e 7e 7f 7f 81 81 82 82 83 83 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 03(4) 01(2) 03(4) 03(4) 12(6) 02(3) 03(4) 21(5) 01(2) 01(2) 31(5) 00(2) -- total 67 bits
[  bloc] fff4 fffa ffff 4 5 0 2 2 4 0 0 ffff ffff 1 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff7c ffbe fff5 3c 41 0 3a 20 40 0 0 ffd7 ffdd 29 0 0 0 ffc3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff7c ffbe 0 3a 0 0 0 0 fff5 41 20 29 0 0 0 0 3c 40 ffdd ffc3 0 0 0 0 0 ffd7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 87 7f 77 76 79 78 70 68 8a 79 6a 6a 74 78 6d 60 85 6a 53 57 6f 7c 71 5e 73 55 3e 4a 6e 85 7d 6a 5c 47 3a 4d 73 8d 8a 7c 50 4b 4e 61 7a 8c 8d 87 54 61 71 7d 80 81 82 84 5d 74 8d 91 83 76 76 7c 
* component mcu
[   mcu] 87 87 7f 7f 77 77 76 76 79 79 78 78 70 70 68 68 87 87 7f 7f 77 77 76 76 79 79 78 78 70 70 68 68 8a 8a 79 79 6a 6a 6a 6a 74 74 78 78 6d 6d 60 60 8a 8a 79 79 6a 6a 6a 6a 74 74 78 78 6d 6d 60 60 85 85 6a 6a 53 53 57 57 6f 6f 7c 7c 71 71 5e 5e 85 85 6a 6a 53 53 57 57 6f 6f 7c 7c 71 71 5e 5e 73 73 55 55 3e 3e 4a 4a 6e 6e 85 85 7d 7d 6a 6a 73 73 55 55 3e 3e 4a 4a 6e 6e 85 85 7d 7d 6a 6a 5c 5c 47 47 3a 3a 4d 4d 73 73 8d 8d 8a 8a 7c 7c 5c 5c 47 47 3a 3a 4d 4d 73 73 8d 8d 8a 8a 7c 7c 50 50 4b 4b 4e 4e 61 61 7a 7a 8c 8c 8d 8d 87 87 50 50 4b 4b 4e 4e 61 61 7a 7a 8c 8c 8d 8d 87 87 54 54 61 61 71 71 7d 7d 80 80 81 81 82 82 84 84 54 54 61 61 71 71 7d 7d 80 80 81 81 82 82 84 84 5d 5d 74 74 8d 8d 91 91 83 83 76 76 76 76 7c 7c 5d 5d 74 74 8d 8d 91 91 83 83 76 76 76 76 7c 7c 

**************************************************************
*** mcu 198
** component Y
* bloc 0
[ DC/AC] 07(5) / 01(2) 07(8) 04(4) 05(5) 03(3) 02(2) 04(4) 05(5) 05(5) 02(2) 01(2) 04(4) 02(2) 21(5) 02(2) 12(5) 02(2) 01(2) 03(3) 02(2) 11(4) 61(7) 01(2) 11(4) 01(2) 00(4) -- total 167 bits
[  bloc] 14 ffff 43 e fff0 6 2 fff8 16 ffea fffd ffff 8 fffd 0 0 ffff 3 0 fffd 2 1 fffb 2 0 1 0 0 0 0 0 0 1 ffff 0 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] c8 fff9 1d5 7e ff90 24 14 ffb8 b0 ff3a ffdf fff5 50 ffdc 0 0 fff0 2d 0 ffd6 1e 1e ff92 2e 0 19 0 0 0 0 0 0 23 ffde 0 ffd3 39 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] c8 fff9 24 14 0 0 0 0 1d5 ff90 ffb8 ffdc fff0 0 0 0 7e b0 50 2d 19 0 0 0 ff3a fff5 0 0 0 0 0 0 ffdf ffd6 2e 23 0 0 0 0 1e ff92 ffde 0 0 0 0 0 1e 0 0 0 0 0 0 0 ffd3 39 0 0 0 0 0 0 
[  idct] eb d9 cb d0 e1 ed ef ed f8 fd fd f3 e5 dc db dc b3 d4 f2 f8 f1 ed eb e8 42 63 89 a7 c7 e8 f8 f6 49 4d 4a 43 47 55 5c 58 4b 4d 4d 4d 4c 4e 53 56 87 6b 53 4e 4e 47 42 44 ff bc 67 48 4b 4d 4c 4f 
* bloc 1
[ DC/AC] 04(3) / 04(4) 07(8) 04(4) 03(3) 02(2) 01(2) 01(2) 05(5) 04(4) 02(2) 04(4) 01(2) 01(2) 21(5) 13(7) 03(3) 02(2) 13(7) 02(2) 01(2) 71(8) 31(6) 01(2) 01(2) a1(9) 00(4) -- total 169 bits
[  bloc] a f 48 d 6 fffd 1 ffff fff0 fff6 fffd fff7 1 1 0 0 ffff 0 4 4 3 0 4 2 ffff 0 0 0 0 0 0 0 ffff 0 0 0 ffff ffff ffff 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 64 69 1f8 75 2a ffee a fff7 ff80 ffa6 ffdf ff9d a c 0 0 fff0 0 38 38 2d 0 58 2e ffee 0 0 0 0 0 0 0 ffdd 0 0 0 ffc7 ffd0 ffd8 0 0 0 0 0 0 0 0 0 0 3d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 64 69 ffee a 0 0 0 0 1f8 2a fff7 c fff0 0 0 0 75 ff80 a 0 0 0 0 0 ffa6 ff9d 38 ffee 0 0 0 0 ffdf 38 2e ffdd 0 0 0 0 2d 58 0 ffd8 0 0 0 0 0 0 ffd0 0 0 0 0 0 0 ffc7 0 3d 0 0 0 0 
[  idct] ea f1 ef e0 d8 e2 f2 fb df d9 d3 d7 e7 f0 e4 d1 e6 de db e8 f3 dc 9f 67 e8 f3 ea b9 74 44 39 41 7a 5f 44 40 4e 58 55 4c 37 42 4f 54 4b 40 41 49 5a 4f 4a 4e 53 54 56 5b 48 48 4e 56 55 4c 48 4b 
* bloc 2
[ DC/AC] 07(5) / 04(4) 05(5) 04(4) 05(5) 02(2) 12(5) 04(4) 04(4) 03(3) 04(4) 02(2) 41(6) 13(7) 02(2) 11(4) 01(2) 01(2) 71(8) 01(2) 00(4) -- total 141 bits
[  bloc] 50 c ffee fff4 12 fffd 0 fffd e fff6 fffa 8 fffe 0 0 0 0 ffff 0 4 fffd 0 1 1 ffff 0 0 0 0 0 0 0 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 320 54 ff82 ff94 7e ffee 0 ffe5 70 ffa6 ffbe 58 ffec 0 0 0 0 fff1 0 38 ffd3 0 16 17 ffee 0 0 0 0 0 0 0 ffdd 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 320 54 ffee 0 0 0 0 0 ff82 7e ffe5 0 0 0 0 0 ff94 70 ffec fff1 0 0 0 0 ffa6 58 0 ffee 0 0 0 0 ffbe 38 17 ffdd 0 0 0 0 ffd3 16 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f7 f9 eb c3 8c 5e 48 44 ec ee f3 f6 ef da bb a4 f0 e9 e7 f4 ff ff fc ed f3 ed e6 e0 e1 e8 f2 f8 eb f1 f5 f3 ed ea ee f3 ef ee ee f3 f7 f8 f4 ef f3 ed e7 e6 ea ef f0 ef e9 f1 f7 f6 f0 ed f1 f6 
* bloc 3
[ DC/AC] 05(3) / 03(3) 06(7) 06(7) 03(3) 02(2) 01(2) 02(2) 01(2) 05(5) 03(3) 01(2) 01(2) 01(2) 01(2) 11(4) 11(4) 02(2) 02(2) 02(2) 01(2) 01(2) 91(9) 01(2) 01(2) 00(4) -- total 136 bits
[  bloc] 3f fffc ffcd ffe0 fffb 3 ffff 2 ffff ffed fffc 1 1 ffff 1 0 1 0 ffff 2 2 2 1 ffff 0 0 0 0 0 0 0 0 0 ffff 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 276 ffe4 fe9b fee0 ffdd 12 fff6 12 fff8 ff55 ffd4 b a fff4 f 0 10 0 fff2 1c 1e 3c 16 ffe9 0 0 0 0 0 0 0 0 0 ffde 28 2d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 276 ffe4 12 fff6 f 0 0 0 fe9b ffdd 12 fff4 10 0 0 0 fee0 fff8 a 0 0 0 0 0 ff55 b fff2 0 0 0 0 0 ffd4 1c ffe9 0 0 0 0 0 1e 16 ffde 0 0 0 0 0 3c 28 0 0 0 0 0 0 2d 0 0 0 0 0 0 0 
[  idct] 4a 46 4c 54 50 44 47 54 72 68 64 6c 74 81 9d ba f8 f0 ec ee ed ec f9 ff ee f0 f8 ff fd f4 f0 f3 f1 f0 f1 f4 f3 f2 f5 fa f8 f5 f2 ef ec ea ea eb e5 e8 ed f1 f5 f6 f4 f0 fa f8 f2 ec eb ee ef ee 
* component mcu
[   mcu] eb d9 cb d0 e1 ed ef ed ea f1 ef e0 d8 e2 f2 fb f8 fd fd f3 e5 dc db dc df d9 d3 d7 e7 f0 e4 d1 b3 d4 f2 f8 f1 ed eb e8 e6 de db e8 f3 dc 9f 67 42 63 89 a7 c7 e8 f8 f6 e8 f3 ea b9 74 44 39 41 49 4d 4a 43 47 55 5c 58 7a 5f 44 40 4e 58 55 4c 4b 4d 4d 4d 4c 4e 53 56 37 42 4f 54 4b 40 41 49 87 6b 53 4e 4e 47 42 44 5a 4f 4a 4e 53 54 56 5b ff bc 67 48 4b 4d 4c 4f 48 48 4e 56 55 4c 48 4b f7 f9 eb c3 8c 5e 48 44 4a 46 4c 54 50 44 47 54 ec ee f3 f6 ef da bb a4 72 68 64 6c 74 81 9d ba f0 e9 e7 f4 ff ff fc ed f8 f0 ec ee ed ec f9 ff f3 ed e6 e0 e1 e8 f2 f8 ee f0 f8 ff fd f4 f0 f3 eb f1 f5 f3 ed ea ee f3 f1 f0 f1 f4 f3 f2 f5 fa ef ee ee f3 f7 f8 f4 ef f8 f5 f2 ef ec ea ea eb f3 ed e7 e6 ea ef f0 ef e5 e8 ed f1 f5 f6 f4 f0 e9 f1 f7 f6 f0 ed f1 f6 fa f8 f2 ec eb ee ef ee 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 01(2) 02(3) 01(2) 00(2) -- total 16 bits
[  bloc] fffc 1 fffd ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffd4 b ffdf fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffd4 b 0 0 0 0 0 0 ffdf 0 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 74 74 73 73 72 71 71 70 77 76 76 75 74 74 73 73 7a 7a 79 79 78 77 77 76 7e 7d 7d 7c 7b 7b 7a 7a 80 80 7f 7e 7e 7d 7c 7c 81 80 80 7f 7e 7e 7d 7d 80 80 7f 7f 7e 7d 7d 7c 80 7f 7f 7e 7d 7d 7c 7c 
* component mcu
[   mcu] 74 74 74 74 73 73 73 73 72 72 71 71 71 71 70 70 74 74 74 74 73 73 73 73 72 72 71 71 71 71 70 70 77 77 76 76 76 76 75 75 74 74 74 74 73 73 73 73 77 77 76 76 76 76 75 75 74 74 74 74 73 73 73 73 7a 7a 7a 7a 79 79 79 79 78 78 77 77 77 77 76 76 7a 7a 7a 7a 79 79 79 79 78 78 77 77 77 77 76 76 7e 7e 7d 7d 7d 7d 7c 7c 7b 7b 7b 7b 7a 7a 7a 7a 7e 7e 7d 7d 7d 7d 7c 7c 7b 7b 7b 7b 7a 7a 7a 7a 80 80 80 80 7f 7f 7e 7e 7e 7e 7d 7d 7c 7c 7c 7c 80 80 80 80 7f 7f 7e 7e 7e 7e 7d 7d 7c 7c 7c 7c 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 7d 7d 7d 7d 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 7d 7d 7d 7d 80 80 80 80 7f 7f 7f 7f 7e 7e 7d 7d 7d 7d 7c 7c 80 80 80 80 7f 7f 7f 7f 7e 7e 7d 7d 7d 7d 7c 7c 80 80 7f 7f 7f 7f 7e 7e 7d 7d 7d 7d 7c 7c 7c 7c 80 80 7f 7f 7f 7f 7e 7e 7d 7d 7d 7d 7c 7c 7c 7c 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 02(3) 03(4) 04(5) 31(5) 02(3) 02(3) 21(5) a1(9) 00(2) -- total 57 bits
[  bloc] fff4 2 fffb 8 0 0 0 ffff fffe 3 0 0 ffff 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff7c 16 ffc9 78 0 0 0 fff0 ffe0 57 0 0 ffdd 0 0 0 0 0 0 0 0 0 0 3d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff7c 16 0 0 0 0 0 0 ffc9 0 fff0 0 0 0 0 0 78 ffe0 ffdd 0 0 0 0 0 57 0 0 0 0 0 0 0 0 0 3d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 82 83 85 87 88 89 89 89 5d 67 74 7d 7d 73 65 5c 51 55 5a 5d 5a 53 49 43 6d 62 51 43 3f 44 4f 57 84 77 65 56 52 59 64 6d 7e 80 82 82 7f 7a 74 70 79 7f 87 8d 8d 86 7e 78 83 7f 7b 79 7a 7f 85 89 
* component mcu
[   mcu] 82 82 83 83 85 85 87 87 88 88 89 89 89 89 89 89 82 82 83 83 85 85 87 87 88 88 89 89 89 89 89 89 5d 5d 67 67 74 74 7d 7d 7d 7d 73 73 65 65 5c 5c 5d 5d 67 67 74 74 7d 7d 7d 7d 73 73 65 65 5c 5c 51 51 55 55 5a 5a 5d 5d 5a 5a 53 53 49 49 43 43 51 51 55 55 5a 5a 5d 5d 5a 5a 53 53 49 49 43 43 6d 6d 62 62 51 51 43 43 3f 3f 44 44 4f 4f 57 57 6d 6d 62 62 51 51 43 43 3f 3f 44 44 4f 4f 57 57 84 84 77 77 65 65 56 56 52 52 59 59 64 64 6d 6d 84 84 77 77 65 65 56 56 52 52 59 59 64 64 6d 6d 7e 7e 80 80 82 82 82 82 7f 7f 7a 7a 74 74 70 70 7e 7e 80 80 82 82 82 82 7f 7f 7a 7a 74 74 70 70 79 79 7f 7f 87 87 8d 8d 8d 8d 86 86 7e 7e 78 78 79 79 7f 7f 87 87 8d 8d 8d 8d 86 86 7e 7e 78 78 83 83 7f 7f 7b 7b 79 79 7a 7a 7f 7f 85 85 89 89 83 83 7f 7f 7b 7b 79 79 7a 7a 7f 7f 85 85 89 89 

**************************************************************
*** mcu 199
** component Y
* bloc 0
[ DC/AC] 06(4) / 06(7) 05(5) 04(4) 05(5) 06(7) 02(2) 04(4) 03(3) 01(2) 03(3) 02(2) 03(3) 03(3) 02(2) 13(7) 03(3) 03(3) 02(2) 42(10) 02(2) 41(6) 02(2) 01(2) 01(2) 41(6) 01(2) 01(2) 00(4) -- total 187 bits
[  bloc] 0 ffce ffe9 d 1b 22 fffd f 6 ffff 5 2 fffa fffb 3 0 4 5 7 3 0 0 0 0 3 2 0 0 0 0 ffff fffe ffff 1 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 fea2 ff5f 75 bd cc ffe2 87 30 fff7 37 16 ffc4 ffc4 2d 0 40 4b 62 2a 0 0 0 0 36 32 0 0 0 0 ffdd ffc0 ffdd 22 0 0 0 0 28 2a 36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 fea2 cc ffe2 2d 0 0 0 ff5f bd 87 ffc4 40 0 0 0 75 30 ffc4 4b 32 ffdd 0 0 fff7 16 62 36 ffc0 36 0 0 37 2a 0 ffdd 2a 0 0 0 0 0 22 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] eb 88 46 47 48 4c 85 cc 78 5f 4a 4e 50 48 79 ce 46 46 40 4a 52 4c 81 e4 55 4b 4e 52 46 53 a3 fc 4d 4c 60 52 37 76 d7 f5 4c 44 44 35 4d c1 ff de 55 4b 41 5b a9 f4 ff e9 43 5c 78 c5 ff ef d4 ff 
* bloc 1
[ DC/AC] 07(5) / 05(5) 02(2) 12(5) 06(7) 04(4) 01(2) 01(2) 42(10) 04(4) 02(2) 01(2) 91(9) 01(2) 01(2) 01(2) c1(10) 00(4) -- total 121 bits
[  bloc] 4b fff0 2 0 3 ffd3 fff6 1 ffff 0 0 0 0 fffe fff8 fffd ffff 0 0 0 0 0 0 0 0 0 ffff ffff ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2ee ff90 e 0 15 fef2 ff9c 9 fff8 0 0 0 0 ffe8 ff88 ffb5 fff0 0 0 0 0 0 0 0 0 0 ffdc ffe0 ffda ffdb 0 0 0 0 0 0 0 0 0 0 0 0 ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2ee ff90 fef2 ff9c ff88 ffb5 ffe0 ffda e 15 9 ffe8 fff0 ffdc ffdb ffde 0 fff8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 6c ff f3 ff f8 f9 d9 d2 6e ff f4 ff f8 f9 d9 d0 72 f7 f6 ff f9 f9 d9 cd 76 ec f8 ff fa fa da ca 79 de fa fe fc fb db c9 7b d1 fb fb fe fd de c8 7c c7 fb f9 ff ff e0 c8 7c c1 fb f8 ff ff e2 c8 
* bloc 2
[ DC/AC] 04(3) / 03(3) 02(2) 03(3) 03(3) 03(3) 02(2) 02(2) 03(3) 02(2) 02(2) 02(2) 02(2) 02(2) 11(4) 01(2) 01(2) 02(2) 02(2) 01(2) 11(4) 01(2) 01(2) 01(2) 61(7) 01(2) 00(4) -- total 120 bits
[  bloc] 59 fffb fffd fffc fffa fffb fffe fffd fffc fffd fffe fffe fffd fffd 0 ffff ffff ffff fffd fffe ffff 0 ffff ffff ffff ffff 0 0 0 0 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 37a ffdd ffeb ffdc ffd6 ffe2 ffec ffe5 ffe0 ffe5 ffea ffea ffe2 ffdc 0 ffe7 fff0 fff1 ffd6 ffe4 fff1 0 ffea ffe9 ffee ffe7 0 0 0 0 0 0 ffdd ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 37a ffdd ffe2 ffec 0 ffe7 0 0 ffeb ffd6 ffe5 ffdc fff0 0 0 0 ffdc ffe0 ffe2 fff1 ffe7 0 0 0 ffe5 ffea ffd6 ffee 0 0 0 0 ffea ffe4 ffe9 ffdd 0 0 0 0 fff1 ffea ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 79 c2 f6 fc f5 ee eb f1 df f4 f5 e9 ed f3 f4 fa fd fd f0 eb f6 f8 f5 fc e3 ec f1 f8 fc f0 ed ff ef f4 f4 f7 f7 e8 e9 ff f7 f4 ed f3 fe f4 e8 ee ea ec e8 f0 ff fc ea e6 ee f6 ef e7 ee f0 ee f5 
* bloc 3
[ DC/AC] 06(4) / 04(4) 05(5) 02(2) 06(7) 05(5) 14(9) 05(5) 03(3) 03(3) 01(2) 03(3) 01(2) 03(3) 02(2) 02(2) 03(3) 03(3) 03(3) 01(2) 02(2) 02(2) 02(2) 03(3) 01(2) 01(2) 02(2) 01(2) 02(2) 01(2) 01(2) 11(4) 11(4) 11(4) 02(2) 01(2) 11(4) 51(7) 51(7) 00(4) -- total 225 bits
[  bloc] 35 d 17 fffe ffd9 ffe6 0 fff6 10 fffa 7 ffff fffc ffff 4 3 fffe fffb 5 fffb ffff fffe 3 fffe 5 ffff 1 2 1 2 ffff ffff 0 1 0 1 0 1 fffe 1 0 ffff 0 0 0 0 0 1 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 
[iquant] 212 5b a1 ffee feef ff64 0 ffa6 80 ffca 4d fff5 ffd8 fff4 3c 4b ffe0 ffb5 46 ffba fff1 ffc4 42 ffd2 5a ffe7 24 40 26 4a ffdd ffe0 0 22 0 2d 0 30 ffb0 2a 0 ffd5 0 0 0 0 0 36 0 0 0 0 0 ffda 0 0 0 0 0 0 0 0 0 0 
[   izz] 212 5b ff64 0 3c 4b 40 26 a1 feef ffa6 fff4 ffe0 24 4a 0 ffee 80 ffd8 ffb5 ffe7 ffdd ffd5 0 ffca fff5 46 5a ffe0 0 0 ffda 4d ffba ffd2 0 2a 0 0 0 fff1 42 22 ffb0 0 0 0 0 ffc4 0 30 36 0 0 0 0 2d 0 0 0 0 0 0 0 
[  idct] 9e 96 f7 ff ec ff da d0 89 7f ff ff ff ff dd bc ba 7b fe ee e6 dd ce c8 b6 6e f9 ff f4 d4 c9 e4 e4 76 a9 e2 fe ff dd bf ff a8 78 76 7f 9e 7f 4d fd ff ff da 8f 3c 4c 51 e9 eb ed f7 e3 4d 53 4c 
* component mcu
[   mcu] eb 88 46 47 48 4c 85 cc 6c ff f3 ff f8 f9 d9 d2 78 5f 4a 4e 50 48 79 ce 6e ff f4 ff f8 f9 d9 d0 46 46 40 4a 52 4c 81 e4 72 f7 f6 ff f9 f9 d9 cd 55 4b 4e 52 46 53 a3 fc 76 ec f8 ff fa fa da ca 4d 4c 60 52 37 76 d7 f5 79 de fa fe fc fb db c9 4c 44 44 35 4d c1 ff de 7b d1 fb fb fe fd de c8 55 4b 41 5b a9 f4 ff e9 7c c7 fb f9 ff ff e0 c8 43 5c 78 c5 ff ef d4 ff 7c c1 fb f8 ff ff e2 c8 79 c2 f6 fc f5 ee eb f1 9e 96 f7 ff ec ff da d0 df f4 f5 e9 ed f3 f4 fa 89 7f ff ff ff ff dd bc fd fd f0 eb f6 f8 f5 fc ba 7b fe ee e6 dd ce c8 e3 ec f1 f8 fc f0 ed ff b6 6e f9 ff f4 d4 c9 e4 ef f4 f4 f7 f7 e8 e9 ff e4 76 a9 e2 fe ff dd bf f7 f4 ed f3 fe f4 e8 ee ff a8 78 76 7f 9e 7f 4d ea ec e8 f0 ff fc ea e6 fd ff ff da 8f 3c 4c 51 ee f6 ef e7 ee f0 ee f5 e9 eb ed f7 e3 4d 53 4c 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 02(3) 01(2) 11(4) 02(3) 00(2) -- total 23 bits
[  bloc] fffd 2 ffff 0 ffff fffe 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffdf 16 fff5 0 fff3 ffe2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffdf 16 ffe2 0 0 0 0 0 fff5 fff3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 76 79 7c 7f 7f 7c 77 74 77 79 7d 7f 7f 7c 77 74 78 7a 7e 80 7f 7c 77 74 7a 7c 7f 81 80 7c 77 73 7c 7e 81 82 80 7c 76 73 7e 80 82 83 81 7c 76 72 7f 81 83 84 81 7c 76 72 80 82 84 84 81 7c 76 72 
* component mcu
[   mcu] 76 76 79 79 7c 7c 7f 7f 7f 7f 7c 7c 77 77 74 74 76 76 79 79 7c 7c 7f 7f 7f 7f 7c 7c 77 77 74 74 77 77 79 79 7d 7d 7f 7f 7f 7f 7c 7c 77 77 74 74 77 77 79 79 7d 7d 7f 7f 7f 7f 7c 7c 77 77 74 74 78 78 7a 7a 7e 7e 80 80 7f 7f 7c 7c 77 77 74 74 78 78 7a 7a 7e 7e 80 80 7f 7f 7c 7c 77 77 74 74 7a 7a 7c 7c 7f 7f 81 81 80 80 7c 7c 77 77 73 73 7a 7a 7c 7c 7f 7f 81 81 80 80 7c 7c 77 77 73 73 7c 7c 7e 7e 81 81 82 82 80 80 7c 7c 76 76 73 73 7c 7c 7e 7e 81 81 82 82 80 80 7c 7c 76 76 73 73 7e 7e 80 80 82 82 83 83 81 81 7c 7c 76 76 72 72 7e 7e 80 80 82 82 83 83 81 81 7c 7c 76 76 72 72 7f 7f 81 81 83 83 84 84 81 81 7c 7c 76 76 72 72 7f 7f 81 81 83 83 84 84 81 81 7c 7c 76 76 72 72 80 80 82 82 84 84 84 84 81 81 7c 7c 76 76 72 72 80 80 82 82 84 84 84 84 81 81 7c 7c 76 76 72 72 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 03(4) 03(4) 02(3) 04(5) 21(5) 01(2) 01(2) 71(7) 01(2) 00(2) -- total 57 bits
[  bloc] fff7 fffa fffc fffe fff8 0 0 1 1 1 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff9d ffbe ffd4 ffe2 ff98 0 0 10 10 1d 0 0 0 0 0 0 0 3d 3d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff9d ffbe 0 0 0 0 0 0 ffd4 ff98 10 0 0 0 0 0 ffe2 10 0 3d 0 0 0 0 1d 0 3d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 66 53 45 4e 6a 85 90 90 50 4f 53 60 73 81 86 85 41 52 68 76 7a 7b 7d 80 4d 63 7a 7f 77 75 7f 8d 6e 7a 82 7c 70 72 86 9a 87 86 81 77 70 74 82 8e 89 81 7a 78 7a 79 71 69 80 78 74 7d 86 7d 60 46 
* component mcu
[   mcu] 66 66 53 53 45 45 4e 4e 6a 6a 85 85 90 90 90 90 66 66 53 53 45 45 4e 4e 6a 6a 85 85 90 90 90 90 50 50 4f 4f 53 53 60 60 73 73 81 81 86 86 85 85 50 50 4f 4f 53 53 60 60 73 73 81 81 86 86 85 85 41 41 52 52 68 68 76 76 7a 7a 7b 7b 7d 7d 80 80 41 41 52 52 68 68 76 76 7a 7a 7b 7b 7d 7d 80 80 4d 4d 63 63 7a 7a 7f 7f 77 77 75 75 7f 7f 8d 8d 4d 4d 63 63 7a 7a 7f 7f 77 77 75 75 7f 7f 8d 8d 6e 6e 7a 7a 82 82 7c 7c 70 70 72 72 86 86 9a 9a 6e 6e 7a 7a 82 82 7c 7c 70 70 72 72 86 86 9a 9a 87 87 86 86 81 81 77 77 70 70 74 74 82 82 8e 8e 87 87 86 86 81 81 77 77 70 70 74 74 82 82 8e 8e 89 89 81 81 7a 7a 78 78 7a 7a 79 79 71 71 69 69 89 89 81 81 7a 7a 78 78 7a 7a 79 79 71 71 69 69 80 80 78 78 74 74 7d 7d 86 86 7d 7d 60 60 46 46 80 80 78 78 74 74 7d 7d 86 86 7d 7d 60 60 46 46 

**************************************************************
*** mcu 200
** component Y
* bloc 0
[ DC/AC] 05(3) / 06(7) 05(5) 05(5) 05(5) 06(7) 05(5) 01(2) 05(5) 04(4) 01(2) 03(3) 13(7) 04(4) 01(2) 01(2) 02(2) 11(4) 02(2) 01(2) 01(2) 01(2) 01(2) 11(4) 02(2) 02(2) 11(4) 11(4) 01(2) 01(2) 01(2) 21(5) 31(6) 01(2) 00(4) -- total 205 bits
[  bloc] 19 ffdb ffe4 fff0 17 28 1f ffff 11 fff8 ffff 7 0 fff9 9 1 1 fffd 0 1 2 1 ffff ffff ffff 0 1 2 2 0 1 0 1 ffff ffff 1 0 0 1 0 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fa fefd ff3c ff70 a1 f0 136 fff7 88 ffb8 fff5 4d 0 ffac 87 19 10 ffd3 0 e 1e 1e ffea ffe9 ffee 0 24 40 4c 0 23 0 23 ffde ffd8 2d 0 0 28 0 0 0 ffde ffdd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fa fefd f0 136 87 19 40 4c ff3c a1 fff7 ffac 10 24 0 ffde ff70 88 0 ffd3 0 23 0 ffdd ffb8 4d 0 ffee 0 0 0 0 fff5 e ffe9 23 0 0 0 0 1e ffea ffde 28 0 0 0 0 1e ffd8 0 0 0 0 0 0 2d 0 0 0 0 0 0 0 
[  idct] df 53 42 5d 48 54 49 4c d7 58 4a 4e 4a 58 71 96 da 55 4e 67 c5 e1 f2 ff d9 47 36 51 f1 ff fa ec ee 64 4f 4d e4 ef f6 fd db 57 46 45 d3 e7 f8 ff f0 62 4a 57 df fb f7 eb e8 58 3e 52 cf f9 fb f1 
* bloc 1
[ DC/AC] 07(5) / 04(4) 04(4) 04(4) 04(4) 03(3) 02(2) 03(3) 04(4) 03(3) 03(3) 03(3) 03(3) 02(2) 01(2) 11(4) 01(2) 02(2) 03(3) 02(2) 01(2) 02(2) 01(2) 91(9) 00(4) -- total 145 bits
[  bloc] 5a fff7 fff6 fff8 fff4 fffb fffe fffa fff7 fffa fffc fffa fffb fffe ffff 0 ffff ffff fffd fffc fffe ffff fffe ffff 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 384 ffc1 ffba ffb8 ffac ffe2 ffec ffca ffb8 ffca ffd4 ffbe ffce ffe8 fff1 0 fff0 fff1 ffd6 ffc8 ffe2 ffe2 ffd4 ffe9 0 0 0 0 0 0 0 0 0 ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 384 ffc1 ffe2 ffec fff1 0 0 0 ffba ffac ffca ffe8 fff0 0 0 0 ffb8 ffb8 ffce fff1 0 0 0 0 ffca ffbe ffd6 0 0 0 0 0 ffd4 ffc8 ffe9 0 0 0 0 0 ffe2 ffd4 ffde 0 0 0 0 0 ffe2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 3e 7a be e5 f6 fc f7 ed d5 ed fd f8 f2 f6 fc fc fc ff ff f4 eb ef f5 f5 ea f2 f7 f5 f7 fe ff fd ff fd f8 f3 f4 fb fe fe fb f8 f4 f2 f2 f3 f3 f2 f0 f3 f8 fe ff fd fb fa fc f8 f4 f1 ef ef f3 f9 
* bloc 2
[ DC/AC] 06(4) / 07(8) 04(4) 14(9) 05(5) 05(5) 04(4) 12(5) 01(2) 02(2) 13(7) 02(2) 02(2) 03(3) 12(5) 01(2) 01(2) 31(6) 11(4) 02(2) 02(2) 01(2) 11(4) 00(4) -- total 157 bits
[  bloc] 1f ffb9 a 0 d 18 1c 8 0 fffe ffff fffd 0 6 2 fffe 4 0 fffe ffff 1 0 0 0 ffff 0 1 2 2 1 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 136 fe0f 46 0 5b 90 118 48 0 ffee fff5 ffdf 0 48 1e ffce 40 0 ffe4 fff2 f 0 0 0 ffee 0 24 40 4c 25 0 ffe0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 136 fe0f 90 118 1e ffce 40 4c 46 5b 48 48 40 24 25 0 0 0 0 0 0 0 0 0 ffee ffdf ffe4 ffee ffe0 0 0 0 fff5 fff2 0 0 0 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d3 50 4e 51 cf ff f4 f7 e5 58 4b 52 d0 fd e9 f4 e6 5e 4a 54 d5 fa ea f9 b5 54 48 50 d3 fc f2 fb 71 47 4a 48 cb fb f7 f2 50 4a 53 4a cc fd fc f0 51 51 53 4d d1 fa fd f5 54 4b 44 46 cf f0 f5 f7 
* bloc 3
[ DC/AC] 06(4) / 11(4) 00(4) -- total 19 bits
[  bloc] 5e 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 3ac 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 3ac 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 
* component mcu
[   mcu] df 53 42 5d 48 54 49 4c 3e 7a be e5 f6 fc f7 ed d7 58 4a 4e 4a 58 71 96 d5 ed fd f8 f2 f6 fc fc da 55 4e 67 c5 e1 f2 ff fc ff ff f4 eb ef f5 f5 d9 47 36 51 f1 ff fa ec ea f2 f7 f5 f7 fe ff fd ee 64 4f 4d e4 ef f6 fd ff fd f8 f3 f4 fb fe fe db 57 46 45 d3 e7 f8 ff fb f8 f4 f2 f2 f3 f3 f2 f0 62 4a 57 df fb f7 eb f0 f3 f8 fe ff fd fb fa e8 58 3e 52 cf f9 fb f1 fc f8 f4 f1 ef ef f3 f9 d3 50 4e 51 cf ff f4 f7 f7 f7 f7 f7 f7 f7 f7 f7 e5 58 4b 52 d0 fd e9 f4 f7 f7 f7 f7 f7 f7 f7 f7 e6 5e 4a 54 d5 fa ea f9 f6 f6 f6 f6 f6 f6 f6 f6 b5 54 48 50 d3 fc f2 fb f6 f6 f6 f6 f6 f6 f6 f6 71 47 4a 48 cb fb f7 f2 f5 f5 f5 f5 f5 f5 f5 f5 50 4a 53 4a cc fd fc f0 f5 f5 f5 f5 f5 f5 f5 f5 51 51 53 4d d1 fa fd f5 f4 f4 f4 f4 f4 f4 f4 f4 54 4b 44 46 cf f0 f5 f7 f4 f4 f4 f4 f4 f4 f4 f4 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 02(3) 31(5) 00(2) -- total 16 bits
[  bloc] fffe fffe 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffea ffea 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffea ffea fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 77 79 7c 7f 80 80 7f 7f 77 79 7c 7f 80 80 7f 7f 77 79 7c 7f 80 80 7f 7f 77 79 7c 7f 80 80 7f 7f 77 79 7c 7f 80 80 7f 7f 77 79 7c 7f 80 80 7f 7f 77 79 7c 7f 80 80 7f 7f 77 79 7c 7f 80 80 7f 7f 
* component mcu
[   mcu] 77 77 79 79 7c 7c 7f 7f 80 80 80 80 7f 7f 7f 7f 77 77 79 79 7c 7c 7f 7f 80 80 80 80 7f 7f 7f 7f 77 77 79 79 7c 7c 7f 7f 80 80 80 80 7f 7f 7f 7f 77 77 79 79 7c 7c 7f 7f 80 80 80 80 7f 7f 7f 7f 77 77 79 79 7c 7c 7f 7f 80 80 80 80 7f 7f 7f 7f 77 77 79 79 7c 7c 7f 7f 80 80 80 80 7f 7f 7f 7f 77 77 79 79 7c 7c 7f 7f 80 80 80 80 7f 7f 7f 7f 77 77 79 79 7c 7c 7f 7f 80 80 80 80 7f 7f 7f 7f 77 77 79 79 7c 7c 7f 7f 80 80 80 80 7f 7f 7f 7f 77 77 79 79 7c 7c 7f 7f 80 80 80 80 7f 7f 7f 7f 77 77 79 79 7c 7c 7f 7f 80 80 80 80 7f 7f 7f 7f 77 77 79 79 7c 7c 7f 7f 80 80 80 80 7f 7f 7f 7f 77 77 79 79 7c 7c 7f 7f 80 80 80 80 7f 7f 7f 7f 77 77 79 79 7c 7c 7f 7f 80 80 80 80 7f 7f 7f 7f 77 77 79 79 7c 7c 7f 7f 80 80 80 80 7f 7f 7f 7f 77 77 79 79 7c 7c 7f 7f 80 80 80 80 7f 7f 7f 7f 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 04(5) 01(2) 02(3) 12(6) 12(6) 01(2) 01(2) 51(6) b1(9) 00(2) -- total 60 bits
[  bloc] fff7 fff6 ffff fffe 0 fffd 0 2 ffff ffff 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff9d ff92 fff5 ffe2 0 ffd3 0 20 fff0 ffe3 0 0 0 0 0 3d 0 0 0 0 0 0 0 0 0 0 0 3d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff9d ff92 ffd3 0 0 3d 3d 0 fff5 0 20 0 0 0 0 0 ffe2 fff0 0 0 0 0 0 0 ffe3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 5c 41 68 69 60 7d 7c 7d 65 4a 72 73 69 85 83 82 6f 55 7d 7e 73 8d 88 86 70 57 81 83 77 8e 86 83 68 51 7d 81 75 8a 80 7b 5f 4a 79 7e 74 88 7c 76 5a 47 78 80 77 8b 7f 77 5a 47 7a 84 7b 90 83 7b 
* component mcu
[   mcu] 5c 5c 41 41 68 68 69 69 60 60 7d 7d 7c 7c 7d 7d 5c 5c 41 41 68 68 69 69 60 60 7d 7d 7c 7c 7d 7d 65 65 4a 4a 72 72 73 73 69 69 85 85 83 83 82 82 65 65 4a 4a 72 72 73 73 69 69 85 85 83 83 82 82 6f 6f 55 55 7d 7d 7e 7e 73 73 8d 8d 88 88 86 86 6f 6f 55 55 7d 7d 7e 7e 73 73 8d 8d 88 88 86 86 70 70 57 57 81 81 83 83 77 77 8e 8e 86 86 83 83 70 70 57 57 81 81 83 83 77 77 8e 8e 86 86 83 83 68 68 51 51 7d 7d 81 81 75 75 8a 8a 80 80 7b 7b 68 68 51 51 7d 7d 81 81 75 75 8a 8a 80 80 7b 7b 5f 5f 4a 4a 79 79 7e 7e 74 74 88 88 7c 7c 76 76 5f 5f 4a 4a 79 79 7e 7e 74 74 88 88 7c 7c 76 76 5a 5a 47 47 78 78 80 80 77 77 8b 8b 7f 7f 77 77 5a 5a 47 47 78 78 80 80 77 77 8b 8b 7f 7f 77 77 5a 5a 47 47 7a 7a 84 84 7b 7b 90 90 83 83 7b 7b 5a 5a 47 47 7a 7a 84 84 7b 7b 90 90 83 83 7b 7b 

**************************************************************
*** mcu 201
** component Y
* bloc 0
[ DC/AC] 02(3) / 11(4) 00(4) -- total 14 bits
[  bloc] 60 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 3c0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 3c0 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 
* bloc 1
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 60 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 3c0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 3c0 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 
* bloc 2
[ DC/AC] 02(3) / 11(4) 00(4) -- total 14 bits
[  bloc] 5e 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 3ac 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 3ac 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 
* bloc 3
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 5e 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 3ac 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 3ac 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 
* component mcu
[   mcu] f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 00(2) -- total 6 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 04(4) / 00(2) -- total 10 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 202
** component Y
* bloc 0
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 5e 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 3ac 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 3ac 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f7 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f6 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f5 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 
* bloc 1
[ DC/AC] 05(3) / 05(5) 03(3) 12(5) 05(5) 02(2) 01(2) 52(11) 02(2) 02(2) 01(2) c1(10) c1(10) 00(4) -- total 98 bits
[  bloc] 4c 1f fffb 0 3 ffef 2 1 0 0 0 0 0 fffe 2 fffe 1 0 0 0 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2f8 d9 ffdd 0 15 ff9a 14 9 0 0 0 0 0 ffe8 1e ffce 10 0 0 0 0 0 0 0 0 0 0 0 0 ffdb 0 0 0 0 0 0 0 0 0 0 0 0 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2f8 d9 ff9a 14 1e ffce 0 0 ffdd 15 9 ffe8 10 0 ffdb 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f3 fd f0 ec f7 b0 ac a8 f3 fd f0 ed f7 b6 ac a9 f4 fd f1 ee f6 bf ac ab f5 fc f2 f0 f6 cb ac ad f6 fc f3 f3 f5 d9 ad b0 f7 fc f4 f5 f4 e5 ad b2 f8 fb f4 f6 f4 ef ad b4 f9 fb f5 f7 f3 f4 ad b5 
* bloc 2
[ DC/AC] 05(3) / 01(2) 01(2) 00(4) -- total 18 bits
[  bloc] 5c 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 398 7 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 398 7 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f5 f5 f5 f4 f4 f4 f3 f3 f5 f5 f5 f4 f4 f3 f3 f3 f5 f5 f4 f4 f3 f3 f3 f2 f4 f4 f4 f4 f3 f3 f2 f2 f4 f4 f3 f3 f3 f2 f2 f2 f4 f3 f3 f3 f2 f2 f1 f1 f3 f3 f3 f2 f2 f1 f1 f1 f3 f3 f2 f2 f2 f1 f1 f1 
* bloc 3
[ DC/AC] 03(3) / 04(4) 02(2) 01(2) 03(3) 04(4) 03(3) 03(3) 02(2) 01(2) 11(4) 01(2) 02(2) 02(2) 01(2) 01(2) 01(2) 11(4) 31(6) 11(4) 00(4) -- total 100 bits
[  bloc] 56 b fffd 1 7 fff6 5 fffb fffe 1 0 ffff 1 3 fffe 1 ffff ffff 0 1 0 0 0 ffff 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 35c 4d ffeb 9 31 ffc4 32 ffd3 fff0 9 0 fff5 a 24 ffe2 19 fff0 fff1 0 e 0 0 0 ffe9 0 19 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 35c 4d ffc4 32 ffe2 19 0 0 ffeb 31 ffd3 24 fff0 0 0 0 9 fff0 a fff1 19 0 0 0 9 fff5 0 0 0 0 0 0 0 e ffe9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f7 ef f5 fe fe f7 d9 af f9 f1 f0 f1 f3 f5 de b4 f8 f4 f2 ec ed f5 de af f4 f6 f8 f2 f1 f8 dd a9 f1 f4 f8 f3 f1 f9 e6 bc f3 ef f0 ed ea f5 f5 e0 f5 eb ee f0 e9 ed f6 f2 f3 ea f2 fa ed e7 ed ef 
* component mcu
[   mcu] f7 f7 f7 f7 f7 f7 f7 f7 f3 fd f0 ec f7 b0 ac a8 f7 f7 f7 f7 f7 f7 f7 f7 f3 fd f0 ed f7 b6 ac a9 f6 f6 f6 f6 f6 f6 f6 f6 f4 fd f1 ee f6 bf ac ab f6 f6 f6 f6 f6 f6 f6 f6 f5 fc f2 f0 f6 cb ac ad f5 f5 f5 f5 f5 f5 f5 f5 f6 fc f3 f3 f5 d9 ad b0 f5 f5 f5 f5 f5 f5 f5 f5 f7 fc f4 f5 f4 e5 ad b2 f4 f4 f4 f4 f4 f4 f4 f4 f8 fb f4 f6 f4 ef ad b4 f4 f4 f4 f4 f4 f4 f4 f4 f9 fb f5 f7 f3 f4 ad b5 f5 f5 f5 f4 f4 f4 f3 f3 f7 ef f5 fe fe f7 d9 af f5 f5 f5 f4 f4 f3 f3 f3 f9 f1 f0 f1 f3 f5 de b4 f5 f5 f4 f4 f3 f3 f3 f2 f8 f4 f2 ec ed f5 de af f4 f4 f4 f4 f3 f3 f2 f2 f4 f6 f8 f2 f1 f8 dd a9 f4 f4 f3 f3 f3 f2 f2 f2 f1 f4 f8 f3 f1 f9 e6 bc f4 f3 f3 f3 f2 f2 f1 f1 f3 ef f0 ed ea f5 f5 e0 f3 f3 f3 f2 f2 f1 f1 f1 f5 eb ee f0 e9 ed f6 f2 f3 f3 f2 f2 f2 f1 f1 f1 f3 ea f2 fa ed e7 ed ef 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 203
** component Y
* bloc 0
[ DC/AC] 06(4) / 02(2) 03(3) 11(4) 02(2) 11(4) 01(2) 01(2) 00(4) -- total 44 bits
[  bloc] 22 fffe fffa 0 1 2 0 ffff 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 154 fff2 ffd6 0 7 c 0 fff7 8 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 154 fff2 c 0 0 0 0 0 ffd6 7 fff7 0 0 0 0 0 0 8 0 0 0 0 0 0 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] a6 a5 a5 a5 a4 a4 a4 a3 a4 a4 a4 a4 a4 a4 a4 a4 a3 a3 a3 a4 a4 a6 a7 a8 a6 a6 a5 a6 a7 aa ac ae ab aa a9 aa ab ae b2 b4 af ae ad ac ae b1 b5 b7 b2 b0 ae ad ae b1 b5 b8 b2 b0 ae ac ad b0 b4 b7 
* bloc 1
[ DC/AC] 02(3) / 03(3) 01(2) 01(2) 11(4) 01(2) 01(2) 01(2) 01(2) 01(2) 01(2) 71(8) 00(4) -- total 53 bits
[  bloc] 24 fff9 1 ffff 0 1 1 ffff 1 1 ffff ffff 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 168 ffcf 7 fff7 0 6 a fff7 8 9 fff5 fff5 0 0 0 0 0 0 0 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 168 ffcf 6 a 0 0 0 0 7 0 fff7 0 0 0 0 0 fff7 8 0 0 0 0 0 0 9 fff5 0 0 0 0 0 0 fff5 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] a2 a2 a5 aa b1 b5 b6 b6 aa aa aa ad b1 b3 b3 b1 ab aa aa ac b0 b2 b2 b1 a3 a3 a4 a9 af b4 b7 b7 a2 a2 a3 a9 b0 b7 bb bc aa a8 a8 ab b1 b6 b9 ba ab a9 a7 a8 ac b1 b3 b4 a5 a3 a1 a2 a7 ac af b0 
* bloc 2
[ DC/AC] 02(3) / 01(2) 02(2) 01(2) 01(2) 03(3) 21(5) 11(4) 01(2) 01(2) 01(2) 41(6) 01(2) 01(2) 00(4) -- total 61 bits
[  bloc] 27 1 fffd 1 1 6 0 0 1 0 ffff ffff 1 ffff 0 0 0 0 ffff 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 186 7 ffeb 9 7 24 0 0 8 0 fff5 fff5 a fff4 0 0 0 0 fff2 e fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 186 7 24 0 0 0 0 0 ffeb 7 0 fff4 0 0 0 0 9 8 a 0 0 0 0 0 0 fff5 fff2 0 0 0 0 0 fff5 e 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] b4 b3 af a9 a4 a4 a9 af b9 b7 b2 ad a9 ac b4 ba b7 b4 ae a8 a6 a9 b1 b7 b4 b1 ab a7 a4 a6 aa ad b3 b2 af af af b1 b2 b2 b2 b0 af b0 b4 b8 ba ba b9 b3 ad ab af b4 b8 ba c9 bf b2 ab ac b1 b6 b8 
* bloc 3
[ DC/AC] 02(3) / 03(3) 02(2) 12(5) 11(4) 21(5) 01(2) 01(2) 01(2) 11(4) 41(6) 00(4) -- total 58 bits
[  bloc] 25 6 fffd 0 fffe 0 ffff 0 0 1 ffff ffff 1 0 1 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 172 2a ffeb 0 fff2 0 fff6 0 0 9 fff5 fff5 a 0 f 0 0 0 0 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 172 2a 0 fff6 f 0 0 0 ffeb fff2 0 0 0 0 0 0 0 0 a 0 0 0 0 0 9 fff5 0 0 0 0 0 0 fff5 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ac a9 a9 ab a9 a7 aa b1 b5 b1 b0 b0 ab a4 a4 a9 b6 b3 b2 b2 ac a3 a1 a4 af ae af b1 ad a5 a3 a7 b1 b0 b1 b4 b1 a9 a8 ac bc b9 b9 b9 b3 ab a9 ad c0 bc b9 b7 b1 a8 a7 ab bc b7 b4 b2 ac a5 a5 aa 
* component mcu
[   mcu] a6 a5 a5 a5 a4 a4 a4 a3 a2 a2 a5 aa b1 b5 b6 b6 a4 a4 a4 a4 a4 a4 a4 a4 aa aa aa ad b1 b3 b3 b1 a3 a3 a3 a4 a4 a6 a7 a8 ab aa aa ac b0 b2 b2 b1 a6 a6 a5 a6 a7 aa ac ae a3 a3 a4 a9 af b4 b7 b7 ab aa a9 aa ab ae b2 b4 a2 a2 a3 a9 b0 b7 bb bc af ae ad ac ae b1 b5 b7 aa a8 a8 ab b1 b6 b9 ba b2 b0 ae ad ae b1 b5 b8 ab a9 a7 a8 ac b1 b3 b4 b2 b0 ae ac ad b0 b4 b7 a5 a3 a1 a2 a7 ac af b0 b4 b3 af a9 a4 a4 a9 af ac a9 a9 ab a9 a7 aa b1 b9 b7 b2 ad a9 ac b4 ba b5 b1 b0 b0 ab a4 a4 a9 b7 b4 ae a8 a6 a9 b1 b7 b6 b3 b2 b2 ac a3 a1 a4 b4 b1 ab a7 a4 a6 aa ad af ae af b1 ad a5 a3 a7 b3 b2 af af af b1 b2 b2 b1 b0 b1 b4 b1 a9 a8 ac b2 b0 af b0 b4 b8 ba ba bc b9 b9 b9 b3 ab a9 ad b9 b3 ad ab af b4 b8 ba c0 bc b9 b7 b1 a8 a7 ab c9 bf b2 ab ac b1 b6 b8 bc b7 b4 b2 ac a5 a5 aa 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 01(2) 00(2) -- total 11 bits
[  bloc] fffb 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffc9 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffc9 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7b 7b 7a 79 79 78 78 77 7b 7b 7a 79 79 78 78 77 7b 7b 7a 79 79 78 78 77 7b 7b 7a 79 79 78 78 77 7b 7b 7a 79 79 78 78 77 7b 7b 7a 79 79 78 78 77 7b 7b 7a 79 79 78 78 77 7b 7b 7a 79 79 78 78 77 
* component mcu
[   mcu] 7b 7b 7b 7b 7a 7a 79 79 79 79 78 78 78 78 77 77 7b 7b 7b 7b 7a 7a 79 79 79 79 78 78 78 78 77 77 7b 7b 7b 7b 7a 7a 79 79 79 79 78 78 78 78 77 77 7b 7b 7b 7b 7a 7a 79 79 79 79 78 78 78 78 77 77 7b 7b 7b 7b 7a 7a 79 79 79 79 78 78 78 78 77 77 7b 7b 7b 7b 7a 7a 79 79 79 79 78 78 78 78 77 77 7b 7b 7b 7b 7a 7a 79 79 79 79 78 78 78 78 77 77 7b 7b 7b 7b 7a 7a 79 79 79 79 78 78 78 78 77 77 7b 7b 7b 7b 7a 7a 79 79 79 79 78 78 78 78 77 77 7b 7b 7b 7b 7a 7a 79 79 79 79 78 78 78 78 77 77 7b 7b 7b 7b 7a 7a 79 79 79 79 78 78 78 78 77 77 7b 7b 7b 7b 7a 7a 79 79 79 79 78 78 78 78 77 77 7b 7b 7b 7b 7a 7a 79 79 79 79 78 78 78 78 77 77 7b 7b 7b 7b 7a 7a 79 79 79 79 78 78 78 78 77 77 7b 7b 7b 7b 7a 7a 79 79 79 79 78 78 78 78 77 77 7b 7b 7b 7b 7a 7a 79 79 79 79 78 78 78 78 77 77 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 01(2) 00(2) -- total 9 bits
[  bloc] 3 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 21 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 21 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 82 83 83 84 85 85 86 86 82 83 83 84 85 85 86 86 82 83 83 84 85 85 86 86 82 83 83 84 85 85 86 86 82 83 83 84 85 85 86 86 82 83 83 84 85 85 86 86 82 83 83 84 85 85 86 86 82 83 83 84 85 85 86 86 
* component mcu
[   mcu] 82 82 83 83 83 83 84 84 85 85 85 85 86 86 86 86 82 82 83 83 83 83 84 84 85 85 85 85 86 86 86 86 82 82 83 83 83 83 84 84 85 85 85 85 86 86 86 86 82 82 83 83 83 83 84 84 85 85 85 85 86 86 86 86 82 82 83 83 83 83 84 84 85 85 85 85 86 86 86 86 82 82 83 83 83 83 84 84 85 85 85 85 86 86 86 86 82 82 83 83 83 83 84 84 85 85 85 85 86 86 86 86 82 82 83 83 83 83 84 84 85 85 85 85 86 86 86 86 82 82 83 83 83 83 84 84 85 85 85 85 86 86 86 86 82 82 83 83 83 83 84 84 85 85 85 85 86 86 86 86 82 82 83 83 83 83 84 84 85 85 85 85 86 86 86 86 82 82 83 83 83 83 84 84 85 85 85 85 86 86 86 86 82 82 83 83 83 83 84 84 85 85 85 85 86 86 86 86 82 82 83 83 83 83 84 84 85 85 85 85 86 86 86 86 82 82 83 83 83 83 84 84 85 85 85 85 86 86 86 86 82 82 83 83 83 83 84 84 85 85 85 85 86 86 86 86 

**************************************************************
*** mcu 204
** component Y
* bloc 0
[ DC/AC] 03(3) / 13(7) 01(2) 02(2) 02(2) 01(2) 01(2) 03(3) 01(2) 11(4) 01(2) 01(2) 31(6) 11(4) 01(2) 00(4) -- total 72 bits
[  bloc] 2c 0 fffc ffff 2 2 ffff 1 6 1 0 1 ffff ffff 0 0 0 ffff 0 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1b8 0 ffe4 fff7 e c fff6 9 30 9 0 b fff6 fff4 0 0 0 fff1 0 e fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1b8 0 c fff6 0 0 0 0 ffe4 e 9 fff4 0 0 0 0 fff7 30 fff6 fff1 0 0 0 0 9 b 0 0 0 0 0 0 0 e 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] be c3 c2 b7 a6 9d a0 a6 b7 bb bc b6 ae ab b1 b8 ad ae af ae af b4 bb c0 b1 ae ac ad b2 b9 be c1 bb b7 b4 b6 bc c2 c5 c6 b9 b8 b7 b9 bd c1 c3 c3 b7 b8 b9 b9 b9 b8 b8 b8 be c1 c2 c0 ba b5 b3 b3 
* bloc 1
[ DC/AC] 02(3) / 03(3) 03(3) 03(3) 02(2) 02(2) 01(2) 01(2) 01(2) 02(2) 01(2) 01(2) 01(2) 01(2) 31(6) 21(5) 00(4) -- total 73 bits
[  bloc] 2a 5 fff9 fffc 3 fffe 1 1 ffff fffe ffff 1 1 ffff 0 0 0 ffff 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1a4 23 ffcf ffdc 15 fff4 a 9 fff8 ffee fff5 b a fff4 0 0 0 fff1 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1a4 23 fff4 a 0 0 0 0 ffcf 15 9 fff4 0 0 0 0 ffdc fff8 a fff1 0 0 0 0 ffee b 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ab ac ab a3 9a 95 97 9b b7 b8 b6 b2 ac a8 a8 a9 bd bb b9 b8 b7 b4 b0 ac be bb b8 b9 bc b9 b0 a8 c4 bf bc be c1 be b3 a9 c1 be bb bd c0 bd b4 ac b9 b7 b7 b9 bb ba b5 b1 b6 b6 b8 ba bd be bc ba 
* bloc 2
[ DC/AC] 03(3) / 04(4) 03(3) 01(2) 01(2) 11(4) 01(2) 02(2) 01(2) 12(5) 51(7) 00(4) -- total 60 bits
[  bloc] 25 fff7 5 1 ffff 0 1 ffff 3 ffff 0 2 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 172 ffc1 23 9 fff9 0 a fff7 18 fff7 0 16 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 172 ffc1 0 a 0 0 0 0 23 fff9 fff7 0 0 0 0 0 9 18 0 fff1 0 0 0 0 fff7 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ae b2 b6 b7 b6 b5 b6 b7 a8 aa ae b4 b8 bc bd bd a1 a1 a5 ae b9 c1 c3 c2 9f 9d 9f a8 b6 bf c0 be a2 9f 9e a5 b0 b7 b7 b4 a6 a3 a1 a4 ab af b0 ae a5 a5 a5 a6 a9 ad af b1 a3 a5 a7 a8 aa ad b3 b7 
* bloc 3
[ DC/AC] 02(3) / 03(3) 13(7) 02(2) 03(3) 02(2) 03(3) 03(3) 02(2) 02(2) 22(8) 41(6) 01(2) 01(2) 00(4) -- total 82 bits
[  bloc] 28 4 0 7 2 5 fffd fffc fffb 2 fffe 0 0 2 0 0 0 0 ffff 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 190 1c 0 3f e 1e ffe2 ffdc ffd8 12 ffea 0 0 18 0 0 0 0 fff2 e fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 190 1c 1e ffe2 0 0 0 0 0 e ffdc 18 0 0 0 0 3f ffd8 0 0 0 0 0 0 12 0 fff2 0 0 0 0 0 ffea e 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] b7 b9 bd c1 c1 bd b7 b3 bb bc bd bd bc ba b9 b8 b7 b6 b2 ac a7 a5 a7 aa b4 b2 ad a2 96 91 94 98 b8 b9 b6 ab 9e 98 9c a3 b8 bc bc b3 a8 a7 b1 bd b5 ba ba b1 a7 ab bd cf ba bd ba ae a3 aa c1 d7 
* component mcu
[   mcu] be c3 c2 b7 a6 9d a0 a6 ab ac ab a3 9a 95 97 9b b7 bb bc b6 ae ab b1 b8 b7 b8 b6 b2 ac a8 a8 a9 ad ae af ae af b4 bb c0 bd bb b9 b8 b7 b4 b0 ac b1 ae ac ad b2 b9 be c1 be bb b8 b9 bc b9 b0 a8 bb b7 b4 b6 bc c2 c5 c6 c4 bf bc be c1 be b3 a9 b9 b8 b7 b9 bd c1 c3 c3 c1 be bb bd c0 bd b4 ac b7 b8 b9 b9 b9 b8 b8 b8 b9 b7 b7 b9 bb ba b5 b1 be c1 c2 c0 ba b5 b3 b3 b6 b6 b8 ba bd be bc ba ae b2 b6 b7 b6 b5 b6 b7 b7 b9 bd c1 c1 bd b7 b3 a8 aa ae b4 b8 bc bd bd bb bc bd bd bc ba b9 b8 a1 a1 a5 ae b9 c1 c3 c2 b7 b6 b2 ac a7 a5 a7 aa 9f 9d 9f a8 b6 bf c0 be b4 b2 ad a2 96 91 94 98 a2 9f 9e a5 b0 b7 b7 b4 b8 b9 b6 ab 9e 98 9c a3 a6 a3 a1 a4 ab af b0 ae b8 bc bc b3 a8 a7 b1 bd a5 a5 a5 a6 a9 ad af b1 b5 ba ba b1 a7 ab bd cf a3 a5 a7 a8 aa ad b3 b7 ba bd ba ae a3 aa c1 d7 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 41(6) 00(2) -- total 11 bits
[  bloc] fffb 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffc9 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffc9 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 77 78 7a 7c 7c 7a 78 77 77 78 7a 7c 7c 7a 78 77 77 78 7a 7c 7c 7a 78 77 77 78 7a 7c 7c 7a 78 77 77 78 7a 7c 7c 7a 78 77 77 78 7a 7c 7c 7a 78 77 77 78 7a 7c 7c 7a 78 77 77 78 7a 7c 7c 7a 78 77 
* component mcu
[   mcu] 77 77 78 78 7a 7a 7c 7c 7c 7c 7a 7a 78 78 77 77 77 77 78 78 7a 7a 7c 7c 7c 7c 7a 7a 78 78 77 77 77 77 78 78 7a 7a 7c 7c 7c 7c 7a 7a 78 78 77 77 77 77 78 78 7a 7a 7c 7c 7c 7c 7a 7a 78 78 77 77 77 77 78 78 7a 7a 7c 7c 7c 7c 7a 7a 78 78 77 77 77 77 78 78 7a 7a 7c 7c 7c 7c 7a 7a 78 78 77 77 77 77 78 78 7a 7a 7c 7c 7c 7c 7a 7a 78 78 77 77 77 77 78 78 7a 7a 7c 7c 7c 7c 7a 7a 78 78 77 77 77 77 78 78 7a 7a 7c 7c 7c 7c 7a 7a 78 78 77 77 77 77 78 78 7a 7a 7c 7c 7c 7c 7a 7a 78 78 77 77 77 77 78 78 7a 7a 7c 7c 7c 7c 7a 7a 78 78 77 77 77 77 78 78 7a 7a 7c 7c 7c 7c 7a 7a 78 78 77 77 77 77 78 78 7a 7a 7c 7c 7c 7c 7a 7a 78 78 77 77 77 77 78 78 7a 7a 7c 7c 7c 7c 7a 7a 78 78 77 77 77 77 78 78 7a 7a 7c 7c 7c 7c 7a 7a 78 78 77 77 77 77 78 78 7a 7a 7c 7c 7c 7c 7a 7a 78 78 77 77 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 41(6) 00(2) -- total 12 bits
[  bloc] 4 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2c 0 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2c 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 88 87 84 83 83 84 87 88 88 87 84 83 83 84 87 88 88 87 84 83 83 84 87 88 88 87 84 83 83 84 87 88 88 87 84 83 83 84 87 88 88 87 84 83 83 84 87 88 88 87 84 83 83 84 87 88 88 87 84 83 83 84 87 88 
* component mcu
[   mcu] 88 88 87 87 84 84 83 83 83 83 84 84 87 87 88 88 88 88 87 87 84 84 83 83 83 83 84 84 87 87 88 88 88 88 87 87 84 84 83 83 83 83 84 84 87 87 88 88 88 88 87 87 84 84 83 83 83 83 84 84 87 87 88 88 88 88 87 87 84 84 83 83 83 83 84 84 87 87 88 88 88 88 87 87 84 84 83 83 83 83 84 84 87 87 88 88 88 88 87 87 84 84 83 83 83 83 84 84 87 87 88 88 88 88 87 87 84 84 83 83 83 83 84 84 87 87 88 88 88 88 87 87 84 84 83 83 83 83 84 84 87 87 88 88 88 88 87 87 84 84 83 83 83 83 84 84 87 87 88 88 88 88 87 87 84 84 83 83 83 83 84 84 87 87 88 88 88 88 87 87 84 84 83 83 83 83 84 84 87 87 88 88 88 88 87 87 84 84 83 83 83 83 84 84 87 87 88 88 88 88 87 87 84 84 83 83 83 83 84 84 87 87 88 88 88 88 87 87 84 84 83 83 83 83 84 84 87 87 88 88 88 88 87 87 84 84 83 83 83 83 84 84 87 87 88 88 

**************************************************************
*** mcu 205
** component Y
* bloc 0
[ DC/AC] 02(3) / 02(2) 03(3) 03(3) 02(2) 12(5) 11(4) 02(2) 01(2) 12(5) 01(2) 31(6) 11(4) 21(5) 11(4) 01(2) 00(4) -- total 84 bits
[  bloc] 25 fffd fffa 4 fffe 0 fffe 0 1 2 1 0 2 1 0 0 0 ffff 0 1 0 0 1 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 172 ffeb ffd6 24 fff2 0 ffec 0 8 12 b 0 14 c 0 0 0 fff1 0 e 0 0 16 0 ffee ffe7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 172 ffeb 0 ffec 0 0 0 0 ffd6 fff2 0 c 0 0 0 0 24 8 14 fff1 ffe7 0 0 0 12 0 0 ffee 0 0 0 0 b e 0 0 0 0 0 0 0 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ab b8 bb ad a4 ab b5 b7 9a a0 a3 a3 a7 b0 b6 b7 9f 99 9a a3 aa ab a8 a7 aa a1 a2 ad b0 a7 a1 a3 a3 a2 aa b6 b5 ab ac b6 a5 ac b5 b9 b2 ac b3 be b2 bd c1 b8 ad ad b5 ba b6 c2 c3 b5 ae b6 be bf 
* bloc 1
[ DC/AC] 03(3) / 02(2) 02(2) 03(3) 04(4) 04(4) 02(2) 12(5) 02(2) 11(4) 02(2) 01(2) 21(5) 51(7) 01(2) 01(2) 01(2) 00(4) -- total 90 bits
[  bloc] 20 2 fffe 7 fff8 b fffe 0 fffd 3 0 ffff 2 1 0 0 ffff 0 0 0 0 0 1 ffff 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 140 e fff2 3f ffc8 42 ffec 0 ffe8 1b 0 fff5 14 c 0 0 fff0 0 0 0 0 0 16 ffe9 12 ffe7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 140 e 42 ffec 0 0 0 0 fff2 ffc8 0 c fff0 0 0 0 3f ffe8 14 0 ffe7 0 0 0 1b fff5 0 12 0 0 0 0 0 0 ffe9 0 0 0 0 0 0 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ab b1 aa 9d a7 c2 cd c5 a4 a7 9f 93 97 ae c1 c7 a6 a5 9f 95 8d 92 a1 af a8 a3 a2 a1 96 8a 8e 9a ab a2 9f a5 a1 97 99 a5 c2 b3 a7 a2 9e 9c a4 b2 cc c4 b6 a6 9a 99 a6 b4 bc c1 bd ac 9d 9e ad ba 
* bloc 2
[ DC/AC] 04(3) / 03(3) 02(2) 01(2) 03(3) 01(2) 01(2) 01(2) 02(2) 02(2) 01(2) 02(2) 02(2) 02(2) 41(6) 00(4) -- total 69 bits
[  bloc] 2f fffb fffe 1 fffb ffff 1 ffff 3 2 ffff 2 2 fffe 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1d6 ffdd fff2 9 ffdd fffa a fff7 18 12 fff5 16 14 ffe8 0 0 0 0 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1d6 ffdd fffa a 0 0 0 0 fff2 ffdd fff7 ffe8 0 0 0 0 9 18 14 0 0 0 0 0 12 16 fff2 0 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] b2 b7 bd be bb ba be c2 ab b0 b7 ba bb be c4 c8 a3 a7 ae b5 bb c0 c6 ca a2 a6 ae b6 bd c1 c2 c2 af b1 b6 be c4 c4 be b8 c1 bf be c2 c7 c6 be b5 cb c3 bb bb c0 c3 be b7 cc bf b2 af b6 bd bd b9 
* bloc 3
[ DC/AC] 03(3) / 03(3) 03(3) 02(2) 02(2) 04(4) 03(3) 12(5) 01(2) 01(2) 01(2) 02(2) 02(2) 01(2) 01(2) 01(2) 01(2) 12(5) 01(2) 31(6) 01(2) 01(2) 00(4) -- total 103 bits
[  bloc] 28 5 4 fffd fffd b fffc 0 2 1 ffff ffff 3 2 1 1 1 ffff 0 2 1 0 0 0 ffff ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 190 23 1c ffe5 ffeb 42 ffd8 0 10 9 fff5 fff5 1e 18 f 19 10 fff1 0 1c f 0 0 0 ffee ffe7 ffdc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 190 23 42 ffd8 f 19 0 0 1c ffeb 0 18 10 ffdc 0 0 ffe5 10 1e fff1 ffe7 0 0 0 9 fff5 0 ffee 0 0 0 0 fff5 1c 0 0 0 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c3 c7 b8 a6 a1 a1 ae c8 be b8 ac a7 a9 a9 b3 c8 c5 b5 ac b2 b6 b1 b5 c3 cc b7 b4 bd b6 aa af b9 c1 b0 b8 be a9 9f ae b8 b8 ae bd bd 9e 9f bc c4 bd b5 c1 b4 8e 99 bb ba c3 b9 be a5 78 87 a9 9e 
* component mcu
[   mcu] ab b8 bb ad a4 ab b5 b7 ab b1 aa 9d a7 c2 cd c5 9a a0 a3 a3 a7 b0 b6 b7 a4 a7 9f 93 97 ae c1 c7 9f 99 9a a3 aa ab a8 a7 a6 a5 9f 95 8d 92 a1 af aa a1 a2 ad b0 a7 a1 a3 a8 a3 a2 a1 96 8a 8e 9a a3 a2 aa b6 b5 ab ac b6 ab a2 9f a5 a1 97 99 a5 a5 ac b5 b9 b2 ac b3 be c2 b3 a7 a2 9e 9c a4 b2 b2 bd c1 b8 ad ad b5 ba cc c4 b6 a6 9a 99 a6 b4 b6 c2 c3 b5 ae b6 be bf bc c1 bd ac 9d 9e ad ba b2 b7 bd be bb ba be c2 c3 c7 b8 a6 a1 a1 ae c8 ab b0 b7 ba bb be c4 c8 be b8 ac a7 a9 a9 b3 c8 a3 a7 ae b5 bb c0 c6 ca c5 b5 ac b2 b6 b1 b5 c3 a2 a6 ae b6 bd c1 c2 c2 cc b7 b4 bd b6 aa af b9 af b1 b6 be c4 c4 be b8 c1 b0 b8 be a9 9f ae b8 c1 bf be c2 c7 c6 be b5 b8 ae bd bd 9e 9f bc c4 cb c3 bb bb c0 c3 be b7 bd b5 c1 b4 8e 99 bb ba cc bf b2 af b6 bd bd b9 c3 b9 be a5 78 87 a9 9e 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 11(4) 00(2) -- total 10 bits
[  bloc] fffc 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffd4 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffd4 0 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 7a 7a 7a 7a 7a 7a 7a 7a 7b 7b 7b 7b 7b 7b 7b 7b 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 
* component mcu
[   mcu] 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 79 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7a 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7b 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 7c 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 11(4) 00(2) -- total 10 bits
[  bloc] 3 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 21 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 21 0 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 84 84 84 84 84 84 84 84 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 82 82 82 82 82 82 82 82 
* component mcu
[   mcu] 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 86 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 85 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 84 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 

**************************************************************
*** mcu 206
** component Y
* bloc 0
[ DC/AC] 01(3) / 02(2) 01(2) 02(2) 01(2) 02(2) 02(2) 03(3) 02(2) 01(2) 11(4) 02(2) 01(2) 01(2) 11(4) 31(6) 31(6) 00(4) -- total 77 bits
[  bloc] 29 3 ffff 2 ffff fffe 2 5 2 1 0 1 2 1 ffff 0 ffff 0 0 0 ffff 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 19a 15 fff9 12 fff9 fff4 14 2d 10 9 0 b 14 c fff1 0 fff0 0 0 0 fff1 0 0 0 ffee 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 19a 15 fff4 14 fff1 0 0 0 fff9 fff9 2d c fff0 0 0 0 12 10 14 0 0 0 0 0 9 b 0 ffee 0 0 0 0 0 0 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c7 c5 b6 a4 a4 b3 b9 b3 c3 bf b1 a6 ac bb bc b1 b4 b0 a8 a4 af bc b7 a7 aa ab aa ab b3 b9 b0 a3 ac b3 b9 bb ba b8 b0 a8 af b7 bf c1 bb b3 ac a7 b2 b5 ba be bb b3 a9 a4 bb b8 b9 bf c1 ba af a6 
* bloc 1
[ DC/AC] 05(3) / 05(5) 02(2) 24(12) 01(2) 03(3) 02(2) 32(9) 03(3) 01(2) 11(4) 01(2) 01(2) 61(7) 01(2) 00(4) -- total 97 bits
[  bloc] 3d ffe9 fffe 0 0 fff8 1 5 fffe 0 0 0 fffe 4 1 0 1 ffff ffff 0 0 0 0 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 262 ff5f fff2 0 0 ffd0 a 2d fff0 0 0 0 ffec 30 f 0 10 fff1 fff2 0 0 0 0 0 0 ffe7 ffdc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 262 ff5f ffd0 a f 0 0 0 fff2 0 2d 30 10 ffdc 0 0 0 fff0 ffec fff1 ffe7 0 0 0 0 0 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] aa b3 ae bc e2 e9 db e2 b3 b4 ac bb df e4 db e5 be b4 ab be dc de da e8 c0 b1 b0 c8 dd db da e5 b6 ad ba d5 df db db e0 a6 ab c7 df de dc e0 db 98 aa d3 e5 d9 de e7 db 90 ab d9 e6 d5 df ec dc 
* bloc 2
[ DC/AC] 05(3) / 03(3) 04(4) 01(2) 04(4) 02(2) 01(2) 02(2) 02(2) 01(2) 01(2) 01(2) 02(2) 01(2) 31(6) 01(2) 11(4) 31(6) 00(4) -- total 90 bits
[  bloc] 27 fffc 9 ffff b 3 1 fffe fffd ffff ffff 1 fffd ffff 0 0 0 ffff 1 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 186 ffe4 3f fff7 4d 12 a ffee ffe8 fff7 fff5 b ffe2 fff4 0 0 0 fff1 e 0 f 0 0 0 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 186 ffe4 12 a 0 0 0 0 3f 4d ffee fff4 0 0 0 0 fff7 ffe8 ffe2 fff1 0 0 0 0 fff7 b e 12 0 0 0 0 fff5 0 0 0 0 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] be c0 c2 c0 bb b4 ae aa ba be c2 c0 b9 b3 af af be c0 c1 be b8 b5 b6 b8 c1 bb b3 af b0 b4 b7 b8 bd ae 9e 9b a5 b0 b4 b2 b3 a4 97 98 a7 b5 ba b8 9c 99 98 a0 ad b9 c0 c2 80 88 95 a0 aa b3 bc c2 
* bloc 3
[ DC/AC] 05(3) / 05(5) 01(2) 01(2) 02(2) 03(3) 02(2) 03(3) 02(2) 32(9) 01(2) 01(2) 11(4) 01(2) 61(7) 00(4) -- total 85 bits
[  bloc] 3f fff0 ffff 1 fffd fffc 2 fffc fffe 0 0 0 fffe ffff ffff 0 1 ffff 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 276 ff90 fff9 9 ffeb ffe8 14 ffdc fff0 0 0 0 ffec fff4 fff1 0 10 fff1 0 0 0 0 0 0 ffee 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 276 ff90 ffe8 14 fff1 0 0 0 fff9 ffeb ffdc fff4 10 0 0 0 9 fff0 ffec fff1 0 0 0 0 0 0 0 ffee 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 9e b1 cc de e2 de de e1 a9 b3 c4 d6 e1 e2 de db b8 b8 bd cb dc e4 de d5 c1 be bd c5 d5 e1 de d4 c3 c3 c2 c3 cf dc de d8 c1 c6 c7 c5 cd dc e0 db c0 c6 c7 c6 d0 e1 e4 db c0 c5 c5 c6 d4 e7 e7 d9 
* component mcu
[   mcu] c7 c5 b6 a4 a4 b3 b9 b3 aa b3 ae bc e2 e9 db e2 c3 bf b1 a6 ac bb bc b1 b3 b4 ac bb df e4 db e5 b4 b0 a8 a4 af bc b7 a7 be b4 ab be dc de da e8 aa ab aa ab b3 b9 b0 a3 c0 b1 b0 c8 dd db da e5 ac b3 b9 bb ba b8 b0 a8 b6 ad ba d5 df db db e0 af b7 bf c1 bb b3 ac a7 a6 ab c7 df de dc e0 db b2 b5 ba be bb b3 a9 a4 98 aa d3 e5 d9 de e7 db bb b8 b9 bf c1 ba af a6 90 ab d9 e6 d5 df ec dc be c0 c2 c0 bb b4 ae aa 9e b1 cc de e2 de de e1 ba be c2 c0 b9 b3 af af a9 b3 c4 d6 e1 e2 de db be c0 c1 be b8 b5 b6 b8 b8 b8 bd cb dc e4 de d5 c1 bb b3 af b0 b4 b7 b8 c1 be bd c5 d5 e1 de d4 bd ae 9e 9b a5 b0 b4 b2 c3 c3 c2 c3 cf dc de d8 b3 a4 97 98 a7 b5 ba b8 c1 c6 c7 c5 cd dc e0 db 9c 99 98 a0 ad b9 c0 c2 c0 c6 c7 c6 d0 e1 e4 db 80 88 95 a0 aa b3 bc c2 c0 c5 c5 c6 d4 e7 e7 d9 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 01(2) 01(2) 00(2) -- total 12 bits
[  bloc] ffff ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fff5 fff5 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fff5 fff5 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7b 7b 7c 7c 7d 7e 7e 7f 7b 7b 7c 7d 7d 7e 7f 7f 7c 7c 7c 7d 7e 7f 7f 7f 7c 7d 7d 7e 7f 7f 80 80 7d 7d 7e 7f 7f 80 81 81 7e 7e 7f 7f 80 81 81 82 7e 7f 7f 80 81 81 82 82 7f 7f 7f 80 81 82 82 82 
* component mcu
[   mcu] 7b 7b 7b 7b 7c 7c 7c 7c 7d 7d 7e 7e 7e 7e 7f 7f 7b 7b 7b 7b 7c 7c 7c 7c 7d 7d 7e 7e 7e 7e 7f 7f 7b 7b 7b 7b 7c 7c 7d 7d 7d 7d 7e 7e 7f 7f 7f 7f 7b 7b 7b 7b 7c 7c 7d 7d 7d 7d 7e 7e 7f 7f 7f 7f 7c 7c 7c 7c 7c 7c 7d 7d 7e 7e 7f 7f 7f 7f 7f 7f 7c 7c 7c 7c 7c 7c 7d 7d 7e 7e 7f 7f 7f 7f 7f 7f 7c 7c 7d 7d 7d 7d 7e 7e 7f 7f 7f 7f 80 80 80 80 7c 7c 7d 7d 7d 7d 7e 7e 7f 7f 7f 7f 80 80 80 80 7d 7d 7d 7d 7e 7e 7f 7f 7f 7f 80 80 81 81 81 81 7d 7d 7d 7d 7e 7e 7f 7f 7f 7f 80 80 81 81 81 81 7e 7e 7e 7e 7f 7f 7f 7f 80 80 81 81 81 81 82 82 7e 7e 7e 7e 7f 7f 7f 7f 80 80 81 81 81 81 82 82 7e 7e 7f 7f 7f 7f 80 80 81 81 81 81 82 82 82 82 7e 7e 7f 7f 7f 7f 80 80 81 81 81 81 82 82 82 82 7f 7f 7f 7f 7f 7f 80 80 81 81 82 82 82 82 82 82 7f 7f 7f 7f 7f 7f 80 80 81 81 82 82 82 82 82 82 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 01(2) 01(2) 00(2) -- total 12 bits
[  bloc] 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] b b b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] b b 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 85 85 84 84 83 82 82 81 85 85 84 83 83 82 81 81 84 84 84 83 82 81 81 81 84 83 83 82 81 81 80 80 83 83 82 81 81 80 7f 7f 82 82 81 81 80 7f 7f 7e 82 81 81 80 7f 7f 7e 7e 81 81 81 80 7f 7e 7e 7e 
* component mcu
[   mcu] 85 85 85 85 84 84 84 84 83 83 82 82 82 82 81 81 85 85 85 85 84 84 84 84 83 83 82 82 82 82 81 81 85 85 85 85 84 84 83 83 83 83 82 82 81 81 81 81 85 85 85 85 84 84 83 83 83 83 82 82 81 81 81 81 84 84 84 84 84 84 83 83 82 82 81 81 81 81 81 81 84 84 84 84 84 84 83 83 82 82 81 81 81 81 81 81 84 84 83 83 83 83 82 82 81 81 81 81 80 80 80 80 84 84 83 83 83 83 82 82 81 81 81 81 80 80 80 80 83 83 83 83 82 82 81 81 81 81 80 80 7f 7f 7f 7f 83 83 83 83 82 82 81 81 81 81 80 80 7f 7f 7f 7f 82 82 82 82 81 81 81 81 80 80 7f 7f 7f 7f 7e 7e 82 82 82 82 81 81 81 81 80 80 7f 7f 7f 7f 7e 7e 82 82 81 81 81 81 80 80 7f 7f 7f 7f 7e 7e 7e 7e 82 82 81 81 81 81 80 80 7f 7f 7f 7f 7e 7e 7e 7e 81 81 81 81 81 81 80 80 7f 7f 7e 7e 7e 7e 7e 7e 81 81 81 81 81 81 80 80 7f 7f 7e 7e 7e 7e 7e 7e 

**************************************************************
*** mcu 207
** component Y
* bloc 0
[ DC/AC] 04(3) / 01(2) 00(4) -- total 14 bits
[  bloc] 4a 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2e4 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2e4 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] de de dd dd dc dc db db de de dd dd dc dc db db de de dd dd dc dc db db de de dd dd dc dc db db de de dd dd dc dc db db de de dd dd dc dc db db de de dd dd dc dc db db de de dd dd dc dc db db 
* bloc 1
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 48 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2d0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2d0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] db db db da da d9 d9 d9 db db db da da d9 d9 d9 db db db da da d9 d9 d9 db db db da da d9 d9 d9 db db db da da d9 d9 d9 db db db da da d9 d9 d9 db db db da da d9 d9 d9 db db db da da d9 d9 d9 
* bloc 2
[ DC/AC] 01(3) / 01(2) 00(4) -- total 11 bits
[  bloc] 49 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2da 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2da 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] dc dc dc dc db db da da dc dc dc dc db db da da dc dc dc dc db db da da dc dc dc dc db db da da dc dc dc dc db db da da dc dc dc dc db db da da dc dc dc dc db db da da dc dc dc dc db db da da 
* bloc 3
[ DC/AC] 01(3) / 01(2) 00(4) -- total 11 bits
[  bloc] 48 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2d0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2d0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] db db db da da d9 d9 d9 db db db da da d9 d9 d9 db db db da da d9 d9 d9 db db db da da d9 d9 d9 db db db da da d9 d9 d9 db db db da da d9 d9 d9 db db db da da d9 d9 d9 db db db da da d9 d9 d9 
* component mcu
[   mcu] de de dd dd dc dc db db db db db da da d9 d9 d9 de de dd dd dc dc db db db db db da da d9 d9 d9 de de dd dd dc dc db db db db db da da d9 d9 d9 de de dd dd dc dc db db db db db da da d9 d9 d9 de de dd dd dc dc db db db db db da da d9 d9 d9 de de dd dd dc dc db db db db db da da d9 d9 d9 de de dd dd dc dc db db db db db da da d9 d9 d9 de de dd dd dc dc db db db db db da da d9 d9 d9 dc dc dc dc db db da da db db db da da d9 d9 d9 dc dc dc dc db db da da db db db da da d9 d9 d9 dc dc dc dc db db da da db db db da da d9 d9 d9 dc dc dc dc db db da da db db db da da d9 d9 d9 dc dc dc dc db db da da db db db da da d9 d9 d9 dc dc dc dc db db da da db db db da da d9 d9 d9 dc dc dc dc db db da da db db db da da d9 d9 d9 dc dc dc dc db db da da db db db da da d9 d9 d9 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 00(2) -- total 5 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 00(2) -- total 5 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 208
** component Y
* bloc 0
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 45 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2b2 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2b2 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d7 d7 d7 d7 d6 d6 d5 d5 d7 d7 d7 d7 d6 d6 d5 d5 d7 d7 d7 d7 d6 d6 d5 d5 d7 d7 d7 d7 d6 d6 d5 d5 d7 d7 d7 d7 d6 d6 d5 d5 d7 d7 d7 d7 d6 d6 d5 d5 d7 d7 d7 d7 d6 d6 d5 d5 d7 d7 d7 d7 d6 d6 d5 d5 
* bloc 1
[ DC/AC] 01(3) / 00(4) -- total 8 bits
[  bloc] 44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2a8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2a8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 
* bloc 2
[ DC/AC] 00(2) / 01(2) 00(4) -- total 9 bits
[  bloc] 44 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2a8 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2a8 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d6 d6 d6 d5 d5 d4 d4 d4 d6 d6 d6 d5 d5 d4 d4 d4 d6 d6 d6 d5 d5 d4 d4 d4 d6 d6 d6 d5 d5 d4 d4 d4 d6 d6 d6 d5 d5 d4 d4 d4 d6 d6 d6 d5 d5 d4 d4 d4 d6 d6 d6 d5 d5 d4 d4 d4 d6 d6 d6 d5 d5 d4 d4 d4 
* bloc 3
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2a8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2a8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 
* component mcu
[   mcu] d7 d7 d7 d7 d6 d6 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d7 d7 d7 d7 d6 d6 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d7 d7 d7 d7 d6 d6 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d7 d7 d7 d7 d6 d6 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d7 d7 d7 d7 d6 d6 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d7 d7 d7 d7 d6 d6 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d7 d7 d7 d7 d6 d6 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d7 d7 d7 d7 d6 d6 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d6 d6 d6 d5 d5 d4 d4 d4 d5 d5 d5 d5 d5 d5 d5 d5 d6 d6 d6 d5 d5 d4 d4 d4 d5 d5 d5 d5 d5 d5 d5 d5 d6 d6 d6 d5 d5 d4 d4 d4 d5 d5 d5 d5 d5 d5 d5 d5 d6 d6 d6 d5 d5 d4 d4 d4 d5 d5 d5 d5 d5 d5 d5 d5 d6 d6 d6 d5 d5 d4 d4 d4 d5 d5 d5 d5 d5 d5 d5 d5 d6 d6 d6 d5 d5 d4 d4 d4 d5 d5 d5 d5 d5 d5 d5 d5 d6 d6 d6 d5 d5 d4 d4 d4 d5 d5 d5 d5 d5 d5 d5 d5 d6 d6 d6 d5 d5 d4 d4 d4 d5 d5 d5 d5 d5 d5 d5 d5 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 209
** component Y
* bloc 0
[ DC/AC] 05(3) / 00(4) -- total 12 bits
[  bloc] 33 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1fe 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1fe 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 
* bloc 1
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 35 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 212 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 212 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 
* bloc 2
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 33 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1fe fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1fe fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 
* bloc 3
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 35 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 212 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 212 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 
* component mcu
[   mcu] c0 c0 c0 c0 c0 c0 c0 c0 c1 c1 c2 c2 c3 c3 c3 c3 c0 c0 c0 c0 c0 c0 c0 c0 c1 c1 c2 c2 c3 c3 c3 c3 c0 c0 c0 c0 c0 c0 c0 c0 c1 c1 c2 c2 c3 c3 c3 c3 c0 c0 c0 c0 c0 c0 c0 c0 c1 c1 c2 c2 c3 c3 c3 c3 c0 c0 c0 c0 c0 c0 c0 c0 c1 c1 c2 c2 c3 c3 c3 c3 c0 c0 c0 c0 c0 c0 c0 c0 c1 c1 c2 c2 c3 c3 c3 c3 c0 c0 c0 c0 c0 c0 c0 c0 c1 c1 c2 c2 c3 c3 c3 c3 c0 c0 c0 c0 c0 c0 c0 c0 c1 c1 c2 c2 c3 c3 c3 c3 bf bf bf c0 c0 c0 c1 c1 c1 c1 c2 c2 c3 c3 c3 c3 bf bf bf c0 c0 c0 c1 c1 c1 c1 c2 c2 c3 c3 c3 c3 bf bf bf c0 c0 c0 c1 c1 c1 c1 c2 c2 c3 c3 c3 c3 bf bf bf c0 c0 c0 c1 c1 c1 c1 c2 c2 c3 c3 c3 c3 bf bf bf c0 c0 c0 c1 c1 c1 c1 c2 c2 c3 c3 c3 c3 bf bf bf c0 c0 c0 c1 c1 c1 c1 c2 c2 c3 c3 c3 c3 bf bf bf c0 c0 c0 c1 c1 c1 c1 c2 c2 c3 c3 c3 c3 bf bf bf c0 c0 c0 c1 c1 c1 c1 c2 c2 c3 c3 c3 c3 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 210
** component Y
* bloc 0
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 37 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 226 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 226 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 
* bloc 1
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 39 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 23a fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 23a fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c6 c6 c7 c7 c8 c8 c8 c8 c6 c6 c7 c7 c8 c8 c8 c8 c6 c6 c7 c7 c8 c8 c8 c8 c6 c6 c7 c7 c8 c8 c8 c8 c6 c6 c7 c7 c8 c8 c8 c8 c6 c6 c7 c7 c8 c8 c8 c8 c6 c6 c7 c7 c8 c8 c8 c8 c6 c6 c7 c7 c8 c8 c8 c8 
* bloc 2
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 37 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 226 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 226 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 
* bloc 3
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 39 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 23a fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 23a fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c6 c6 c7 c7 c8 c8 c8 c8 c6 c6 c7 c7 c8 c8 c8 c8 c6 c6 c7 c7 c8 c8 c8 c8 c6 c6 c7 c7 c8 c8 c8 c8 c6 c6 c7 c7 c8 c8 c8 c8 c6 c6 c7 c7 c8 c8 c8 c8 c6 c6 c7 c7 c8 c8 c8 c8 c6 c6 c7 c7 c8 c8 c8 c8 
* component mcu
[   mcu] c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 211
** component Y
* bloc 0
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 3c ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 258 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 258 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ca ca ca cb cb cc cc cc ca ca ca cb cb cc cc cc ca ca ca cb cb cc cc cc ca ca ca cb cb cc cc cc ca ca ca cb cb cc cc cc ca ca ca cb cb cc cc cc ca ca ca cb cb cc cc cc ca ca ca cb cb cc cc cc 
* bloc 1
[ DC/AC] 02(3) / 00(4) -- total 9 bits
[  bloc] 3e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 26c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 26c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce 
* bloc 2
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 3c ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 258 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 258 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ca ca ca cb cb cc cc cc ca ca ca cb cb cc cc cc ca ca ca cb cb cc cc cc ca ca ca cb cb cc cc cc ca ca ca cb cb cc cc cc ca ca ca cb cb cc cc cc ca ca ca cb cb cc cc cc ca ca ca cb cb cc cc cc 
* bloc 3
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 3e ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 26c fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 26c fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cc cc cd cd ce ce cf cf cc cc cd cd ce ce cf cf cc cc cd cd ce ce cf cf cc cc cd cd ce ce cf cf cc cc cd cd ce ce cf cf cc cc cd cd ce ce cf cf cc cc cd cd ce ce cf cf cc cc cd cd ce ce cf cf 
* component mcu
[   mcu] ca ca ca cb cb cc cc cc ce ce ce ce ce ce ce ce ca ca ca cb cb cc cc cc ce ce ce ce ce ce ce ce ca ca ca cb cb cc cc cc ce ce ce ce ce ce ce ce ca ca ca cb cb cc cc cc ce ce ce ce ce ce ce ce ca ca ca cb cb cc cc cc ce ce ce ce ce ce ce ce ca ca ca cb cb cc cc cc ce ce ce ce ce ce ce ce ca ca ca cb cb cc cc cc ce ce ce ce ce ce ce ce ca ca ca cb cb cc cc cc ce ce ce ce ce ce ce ce ca ca ca cb cb cc cc cc cc cc cd cd ce ce cf cf ca ca ca cb cb cc cc cc cc cc cd cd ce ce cf cf ca ca ca cb cb cc cc cc cc cc cd cd ce ce cf cf ca ca ca cb cb cc cc cc cc cc cd cd ce ce cf cf ca ca ca cb cb cc cc cc cc cc cd cd ce ce cf cf ca ca ca cb cb cc cc cc cc cc cd cd ce ce cf cf ca ca ca cb cb cc cc cc cc cc cd cd ce ce cf cf ca ca ca cb cb cc cc cc cc cc cd cd ce ce cf cf 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 212
** component Y
* bloc 0
[ DC/AC] 02(3) / 02(2) 00(4) -- total 13 bits
[  bloc] 41 fffe 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 28a fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 28a fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cf cf d0 d1 d2 d3 d3 d4 cf cf d0 d1 d2 d3 d3 d4 cf cf d0 d1 d2 d3 d3 d4 cf cf d0 d1 d2 d3 d3 d4 cf cf d0 d1 d2 d3 d3 d4 cf cf d0 d1 d2 d3 d3 d4 cf cf d0 d1 d2 d3 d3 d4 cf cf d0 d1 d2 d3 d3 d4 
* bloc 1
[ DC/AC] 02(3) / 01(2) 02(2) 02(2) 01(2) 01(2) 12(5) 12(5) 21(5) 51(7) 41(6) 00(4) -- total 61 bits
[  bloc] 44 ffff fffe fffe 1 1 0 2 0 fffe 0 0 1 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2a8 fff9 fff2 ffee 7 6 0 12 0 ffee 0 0 a 0 0 0 0 0 e 0 0 0 0 17 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2a8 fff9 6 0 0 0 0 0 fff2 7 12 0 0 0 0 0 ffee 0 a 0 0 0 0 0 ffee 0 e 0 0 0 0 0 0 0 17 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] db d3 c8 bf bf c7 d2 da d4 d3 d2 d1 d1 d2 d3 d3 d3 d6 da dc dd da d6 d4 da d9 d8 d7 d8 d9 db dc d9 d7 d4 d3 d3 d6 d9 dc d0 d1 d4 d7 d8 d7 d5 d4 ce d1 d6 d9 da d9 d6 d3 d4 d5 d5 d6 d8 d9 da da 
* bloc 2
[ DC/AC] 02(3) / 02(2) 21(5) 00(4) -- total 19 bits
[  bloc] 41 fffe 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 28a fff2 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 28a fff2 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cd ce cf d0 d2 d4 d5 d5 cd ce cf d0 d2 d3 d5 d5 ce ce cf d1 d2 d3 d4 d5 ce cf d0 d1 d2 d3 d4 d4 cf cf d0 d1 d2 d2 d3 d3 d0 d0 d0 d1 d2 d2 d3 d3 d0 d0 d1 d1 d1 d2 d2 d2 d1 d1 d1 d1 d1 d2 d2 d2 
* bloc 3
[ DC/AC] 02(3) / 01(2) 01(2) 11(4) 00(4) -- total 20 bits
[  bloc] 43 ffff 1 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 29e fff9 7 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 29e fff9 0 0 0 0 0 0 7 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d2 d3 d3 d4 d6 d7 d7 d8 d2 d3 d3 d4 d5 d6 d7 d7 d2 d3 d3 d4 d5 d6 d6 d7 d2 d3 d3 d4 d4 d5 d5 d6 d3 d3 d3 d3 d4 d4 d4 d4 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d2 d2 d2 d2 
* component mcu
[   mcu] cf cf d0 d1 d2 d3 d3 d4 db d3 c8 bf bf c7 d2 da cf cf d0 d1 d2 d3 d3 d4 d4 d3 d2 d1 d1 d2 d3 d3 cf cf d0 d1 d2 d3 d3 d4 d3 d6 da dc dd da d6 d4 cf cf d0 d1 d2 d3 d3 d4 da d9 d8 d7 d8 d9 db dc cf cf d0 d1 d2 d3 d3 d4 d9 d7 d4 d3 d3 d6 d9 dc cf cf d0 d1 d2 d3 d3 d4 d0 d1 d4 d7 d8 d7 d5 d4 cf cf d0 d1 d2 d3 d3 d4 ce d1 d6 d9 da d9 d6 d3 cf cf d0 d1 d2 d3 d3 d4 d4 d5 d5 d6 d8 d9 da da cd ce cf d0 d2 d4 d5 d5 d2 d3 d3 d4 d6 d7 d7 d8 cd ce cf d0 d2 d3 d5 d5 d2 d3 d3 d4 d5 d6 d7 d7 ce ce cf d1 d2 d3 d4 d5 d2 d3 d3 d4 d5 d6 d6 d7 ce cf d0 d1 d2 d3 d4 d4 d2 d3 d3 d4 d4 d5 d5 d6 cf cf d0 d1 d2 d2 d3 d3 d3 d3 d3 d3 d4 d4 d4 d4 d0 d0 d0 d1 d2 d2 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d0 d0 d1 d1 d1 d2 d2 d2 d3 d3 d3 d3 d3 d3 d3 d3 d1 d1 d1 d1 d1 d2 d2 d2 d3 d3 d3 d3 d2 d2 d2 d2 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 213
** component Y
* bloc 0
[ DC/AC] 03(3) / 02(2) 01(2) 11(4) 00(4) -- total 22 bits
[  bloc] 47 fffe 1 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2c6 fff2 7 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2c6 fff2 0 0 0 0 0 0 7 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d6 d6 d8 d9 db dc dd de d6 d7 d8 d9 db dc dd de d6 d7 d8 d9 da db dc dd d6 d7 d7 d8 da db db dc d6 d7 d7 d8 d9 da da db d7 d7 d7 d8 d8 d9 d9 da d7 d7 d7 d8 d8 d8 d9 d9 d7 d7 d7 d7 d8 d8 d8 d8 
* bloc 1
[ DC/AC] 00(2) / 12(5) 02(2) 01(2) 03(3) 12(5) 12(5) 02(2) 12(5) 41(6) 01(2) 01(2) 02(2) 01(2) 01(2) 01(2) 91(9) 00(4) -- total 87 bits
[  bloc] 47 0 fffd fffe 1 5 0 3 0 fffe fffe 0 2 0 0 0 0 ffff 1 1 fffe ffff 1 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2c6 0 ffeb ffee 7 1e 0 1b 0 ffee ffea 0 14 0 0 0 0 fff1 e e ffe2 ffe2 16 17 0 0 0 0 0 0 0 0 0 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2c6 0 1e 0 0 0 0 0 ffeb 7 1b 0 0 0 0 0 ffee 0 14 fff1 0 0 0 0 ffee 0 e 0 0 0 0 0 ffea e 17 0 0 0 0 0 ffe2 16 22 0 0 0 0 0 ffe2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e6 d9 c4 b1 aa b6 cc de da dd e0 e2 e3 e4 e7 e9 da d8 d6 d6 d8 d9 d9 d8 ec e1 d4 cd ce d3 d6 d8 dd db da de e2 e4 e0 dc d2 d3 d5 d9 dc dd db d9 e3 e0 dc d7 d5 d8 dd e2 d5 d9 dc dc d9 d8 db df 
* bloc 2
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 45 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2b2 fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2b2 fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d6 d6 d7 d7 d8 d8 d9 d9 d6 d6 d7 d7 d8 d8 d8 d9 d6 d6 d6 d7 d7 d8 d8 d8 d5 d5 d6 d6 d7 d7 d8 d8 d5 d5 d5 d6 d6 d7 d7 d7 d4 d5 d5 d5 d6 d6 d7 d7 d4 d4 d5 d5 d5 d6 d6 d6 d4 d4 d4 d5 d5 d6 d6 d6 
* bloc 3
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 47 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2c6 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2c6 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d8 d8 d8 d9 d9 d9 da da d8 d8 d8 d9 d9 d9 da da d8 d8 d8 d9 d9 d9 da da d8 d8 d8 d9 d9 d9 da da d8 d8 d8 d9 d9 d9 da da d8 d8 d8 d9 d9 d9 da da d8 d8 d8 d9 d9 d9 da da d8 d8 d8 d9 d9 d9 da da 
* component mcu
[   mcu] d6 d6 d8 d9 db dc dd de e6 d9 c4 b1 aa b6 cc de d6 d7 d8 d9 db dc dd de da dd e0 e2 e3 e4 e7 e9 d6 d7 d8 d9 da db dc dd da d8 d6 d6 d8 d9 d9 d8 d6 d7 d7 d8 da db db dc ec e1 d4 cd ce d3 d6 d8 d6 d7 d7 d8 d9 da da db dd db da de e2 e4 e0 dc d7 d7 d7 d8 d8 d9 d9 da d2 d3 d5 d9 dc dd db d9 d7 d7 d7 d8 d8 d8 d9 d9 e3 e0 dc d7 d5 d8 dd e2 d7 d7 d7 d7 d8 d8 d8 d8 d5 d9 dc dc d9 d8 db df d6 d6 d7 d7 d8 d8 d9 d9 d8 d8 d8 d9 d9 d9 da da d6 d6 d7 d7 d8 d8 d8 d9 d8 d8 d8 d9 d9 d9 da da d6 d6 d6 d7 d7 d8 d8 d8 d8 d8 d8 d9 d9 d9 da da d5 d5 d6 d6 d7 d7 d8 d8 d8 d8 d8 d9 d9 d9 da da d5 d5 d5 d6 d6 d7 d7 d7 d8 d8 d8 d9 d9 d9 da da d4 d5 d5 d5 d6 d6 d7 d7 d8 d8 d8 d9 d9 d9 da da d4 d4 d5 d5 d5 d6 d6 d6 d8 d8 d8 d9 d9 d9 da da d4 d4 d4 d5 d5 d6 d6 d6 d8 d8 d8 d9 d9 d9 da da 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 11(4) 00(2) -- total 9 bits
[  bloc] 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7f 7f 7f 7f 7f 7f 7f 7f 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 81 81 81 81 81 81 81 81 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 
* component mcu
[   mcu] 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 

**************************************************************
*** mcu 214
** component Y
* bloc 0
[ DC/AC] 03(3) / 31(6) 01(2) 21(5) a1(9) 00(4) -- total 36 bits
[  bloc] 4c 0 0 0 ffff ffff 0 0 ffff 0 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2f8 0 0 0 fff9 fffa 0 0 fff8 0 0 0 0 0 0 0 0 0 0 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2f8 0 fffa 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 fff8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d8 da dc df e1 e3 e4 e4 de df e0 e0 e0 df de de e0 e0 e1 e0 e0 de dd dc dd de df e0 e0 e0 df df de de df e0 e0 e0 df de e2 e2 e2 e1 df dd db da e1 e1 e1 e1 df de dc db db dc de e0 e0 e1 e1 e1 
* bloc 1
[ DC/AC] 01(3) / 02(2) 00(4) -- total 12 bits
[  bloc] 4d fffe 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 302 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 302 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] de de df e0 e1 e2 e2 e3 de de df e0 e1 e2 e2 e3 de de df e0 e1 e2 e2 e3 de de df e0 e1 e2 e2 e3 de de df e0 e1 e2 e2 e3 de de df e0 e1 e2 e2 e3 de de df e0 e1 e2 e2 e3 de de df e0 e1 e2 e2 e3 
* bloc 2
[ DC/AC] 02(3) / 00(4) -- total 9 bits
[  bloc] 4b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2ee 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2ee 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de 
* bloc 3
[ DC/AC] 01(3) / 01(2) 01(2) 00(4) -- total 14 bits
[  bloc] 4c ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2f8 fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2f8 fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] df df e0 e0 e0 e1 e1 e1 df df df e0 e0 e1 e1 e1 de df df df e0 e0 e1 e1 de de df df e0 e0 e0 e0 de de de df df df e0 e0 dd dd de de df df df e0 dd dd dd de de df df df dd dd dd de de de df df 
* component mcu
[   mcu] d8 da dc df e1 e3 e4 e4 de de df e0 e1 e2 e2 e3 de df e0 e0 e0 df de de de de df e0 e1 e2 e2 e3 e0 e0 e1 e0 e0 de dd dc de de df e0 e1 e2 e2 e3 dd de df e0 e0 e0 df df de de df e0 e1 e2 e2 e3 de de df e0 e0 e0 df de de de df e0 e1 e2 e2 e3 e2 e2 e2 e1 df dd db da de de df e0 e1 e2 e2 e3 e1 e1 e1 e1 df de dc db de de df e0 e1 e2 e2 e3 db dc de e0 e0 e1 e1 e1 de de df e0 e1 e2 e2 e3 de de de de de de de de df df e0 e0 e0 e1 e1 e1 de de de de de de de de df df df e0 e0 e1 e1 e1 de de de de de de de de de df df df e0 e0 e1 e1 de de de de de de de de de de df df e0 e0 e0 e0 de de de de de de de de de de de df df df e0 e0 de de de de de de de de dd dd de de df df df e0 de de de de de de de de dd dd dd de de df df df de de de de de de de de dd dd dd de de de df df 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 215
** component Y
* bloc 0
[ DC/AC] 03(3) / 02(2) 00(4) -- total 14 bits
[  bloc] 50 fffe 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 320 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 320 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e2 e2 e3 e4 e4 e5 e6 e6 e2 e2 e3 e4 e4 e5 e6 e6 e2 e2 e3 e4 e4 e5 e6 e6 e2 e2 e3 e4 e4 e5 e6 e6 e2 e2 e3 e4 e4 e5 e6 e6 e2 e2 e3 e4 e4 e5 e6 e6 e2 e2 e3 e4 e4 e5 e6 e6 e2 e2 e3 e4 e4 e5 e6 e6 
* bloc 1
[ DC/AC] 02(3) / 12(5) 02(2) 11(4) 11(4) 12(5) 21(5) 00(4) -- total 43 bits
[  bloc] 53 0 2 2 0 ffff 0 ffff 0 2 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 33e 0 e 12 0 fffa 0 fff7 0 12 0 0 fff6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 33e 0 fffa 0 0 0 0 0 e 0 fff7 0 0 0 0 0 12 0 fff6 0 0 0 0 0 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] eb ee f2 f5 f5 f2 ee eb e7 e9 ec ee ee ec e9 e7 e4 e4 e5 e6 e6 e5 e4 e4 e4 e4 e3 e3 e3 e3 e4 e4 e8 e7 e5 e5 e5 e5 e7 e8 e9 e9 e8 e7 e7 e8 e9 e9 e7 e7 e8 e8 e8 e8 e7 e7 e5 e5 e6 e7 e7 e6 e5 e5 
* bloc 2
[ DC/AC] 03(3) / 01(2) 01(2) 00(4) -- total 16 bits
[  bloc] 4e ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 30c fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 30c fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e2 e2 e2 e2 e3 e3 e4 e4 e1 e2 e2 e2 e3 e3 e4 e4 e1 e1 e2 e2 e2 e3 e3 e3 e1 e1 e1 e2 e2 e2 e3 e3 e0 e0 e1 e1 e2 e2 e2 e2 e0 e0 e0 e1 e1 e2 e2 e2 df df e0 e0 e1 e1 e2 e2 df df e0 e0 e1 e1 e1 e2 
* bloc 3
[ DC/AC] 02(3) / 11(4) 00(4) -- total 14 bits
[  bloc] 50 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 320 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 320 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 
* component mcu
[   mcu] e2 e2 e3 e4 e4 e5 e6 e6 eb ee f2 f5 f5 f2 ee eb e2 e2 e3 e4 e4 e5 e6 e6 e7 e9 ec ee ee ec e9 e7 e2 e2 e3 e4 e4 e5 e6 e6 e4 e4 e5 e6 e6 e5 e4 e4 e2 e2 e3 e4 e4 e5 e6 e6 e4 e4 e3 e3 e3 e3 e4 e4 e2 e2 e3 e4 e4 e5 e6 e6 e8 e7 e5 e5 e5 e5 e7 e8 e2 e2 e3 e4 e4 e5 e6 e6 e9 e9 e8 e7 e7 e8 e9 e9 e2 e2 e3 e4 e4 e5 e6 e6 e7 e7 e8 e8 e8 e8 e7 e7 e2 e2 e3 e4 e4 e5 e6 e6 e5 e5 e6 e7 e7 e6 e5 e5 e2 e2 e2 e2 e3 e3 e4 e4 e5 e5 e5 e5 e5 e5 e5 e5 e1 e2 e2 e2 e3 e3 e4 e4 e5 e5 e5 e5 e5 e5 e5 e5 e1 e1 e2 e2 e2 e3 e3 e3 e5 e5 e5 e5 e5 e5 e5 e5 e1 e1 e1 e2 e2 e2 e3 e3 e4 e4 e4 e4 e4 e4 e4 e4 e0 e0 e1 e1 e2 e2 e2 e2 e4 e4 e4 e4 e4 e4 e4 e4 e0 e0 e0 e1 e1 e2 e2 e2 e3 e3 e3 e3 e3 e3 e3 e3 df df e0 e0 e1 e1 e2 e2 e3 e3 e3 e3 e3 e3 e3 e3 df df e0 e0 e1 e1 e1 e2 e3 e3 e3 e3 e3 e3 e3 e3 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 216
** component Y
* bloc 0
[ DC/AC] 03(3) / 01(2) 21(5) 00(4) -- total 19 bits
[  bloc] 54 ffff 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 348 fff9 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 348 fff9 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e6 e7 e7 e8 ea eb eb ec e6 e7 e8 e8 ea eb eb ec e7 e7 e8 e9 e9 ea eb eb e7 e8 e8 e9 e9 ea ea eb e8 e8 e9 e9 e9 e9 ea ea e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 
* bloc 1
[ DC/AC] 00(2) / 01(2) 00(4) -- total 9 bits
[  bloc] 54 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 348 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 348 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e8 e8 e8 e9 e9 ea ea ea e8 e8 e8 e9 e9 ea ea ea e8 e8 e8 e9 e9 ea ea ea e8 e8 e8 e9 e9 ea ea ea e8 e8 e8 e9 e9 ea ea ea e8 e8 e8 e9 e9 ea ea ea e8 e8 e8 e9 e9 ea ea ea e8 e8 e8 e9 e9 ea ea ea 
* bloc 2
[ DC/AC] 01(3) / 01(2) 01(2) 00(4) -- total 14 bits
[  bloc] 53 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 33e fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 33e fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e8 e8 e8 e9 e9 ea ea ea e8 e8 e8 e9 e9 e9 ea ea e7 e7 e8 e8 e9 e9 e9 ea e7 e7 e7 e8 e8 e9 e9 e9 e6 e6 e7 e7 e8 e8 e9 e9 e6 e6 e6 e7 e7 e8 e8 e8 e6 e6 e6 e6 e7 e7 e8 e8 e5 e6 e6 e6 e7 e7 e8 e8 
* bloc 3
[ DC/AC] 01(3) / 00(4) -- total 8 bits
[  bloc] 54 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 348 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 
* component mcu
[   mcu] e6 e7 e7 e8 ea eb eb ec e8 e8 e8 e9 e9 ea ea ea e6 e7 e8 e8 ea eb eb ec e8 e8 e8 e9 e9 ea ea ea e7 e7 e8 e9 e9 ea eb eb e8 e8 e8 e9 e9 ea ea ea e7 e8 e8 e9 e9 ea ea eb e8 e8 e8 e9 e9 ea ea ea e8 e8 e9 e9 e9 e9 ea ea e8 e8 e8 e9 e9 ea ea ea e9 e9 e9 e9 e9 e9 e9 e9 e8 e8 e8 e9 e9 ea ea ea e9 e9 e9 e9 e9 e9 e9 e9 e8 e8 e8 e9 e9 ea ea ea e9 e9 e9 e9 e9 e9 e9 e9 e8 e8 e8 e9 e9 ea ea ea e8 e8 e8 e9 e9 ea ea ea e9 e9 e9 e9 e9 e9 e9 e9 e8 e8 e8 e9 e9 e9 ea ea e9 e9 e9 e9 e9 e9 e9 e9 e7 e7 e8 e8 e9 e9 e9 ea e9 e9 e9 e9 e9 e9 e9 e9 e7 e7 e7 e8 e8 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e6 e6 e7 e7 e8 e8 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e6 e6 e6 e7 e7 e8 e8 e8 e9 e9 e9 e9 e9 e9 e9 e9 e6 e6 e6 e6 e7 e7 e8 e8 e9 e9 e9 e9 e9 e9 e9 e9 e5 e6 e6 e6 e7 e7 e8 e8 e9 e9 e9 e9 e9 e9 e9 e9 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 217
** component Y
* bloc 0
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 57 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 366 fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 366 fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ed ed ed ee ee ef ef ef ed ed ed ee ee ee ef ef ec ec ed ed ee ee ee ef ec ec ec ed ed ee ee ee eb eb ec ec ed ed ee ee eb eb eb ec ec ed ed ed eb eb eb eb ec ec ed ed ea eb eb eb ec ec ed ed 
* bloc 1
[ DC/AC] 02(3) / 11(4) 00(4) -- total 14 bits
[  bloc] 59 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 37a 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 37a 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee 
* bloc 2
[ DC/AC] 03(3) / 01(2) 01(2) 00(4) -- total 16 bits
[  bloc] 55 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 352 fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 352 fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ea ea eb eb ec ec ed ed ea ea eb eb ec ec ec ed ea ea ea eb eb ec ec ec e9 e9 ea ea eb eb ec ec e9 e9 e9 ea ea eb eb eb e8 e9 e9 e9 ea ea eb eb e8 e8 e9 e9 e9 ea ea ea e8 e8 e8 e9 e9 ea ea ea 
* bloc 3
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 57 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 366 fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 366 fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ed ed ed ee ee ef ef ef ed ed ed ee ee ee ef ef ec ec ed ed ee ee ee ef ec ec ec ed ed ee ee ee eb eb ec ec ed ed ee ee eb eb eb ec ec ed ed ed eb eb eb eb ec ec ed ed ea eb eb eb ec ec ed ed 
* component mcu
[   mcu] ed ed ed ee ee ef ef ef f0 f0 f0 f0 f0 f0 f0 f0 ed ed ed ee ee ee ef ef f0 f0 f0 f0 f0 f0 f0 f0 ec ec ed ed ee ee ee ef f0 f0 f0 f0 f0 f0 f0 f0 ec ec ec ed ed ee ee ee f0 f0 f0 f0 f0 f0 f0 f0 eb eb ec ec ed ed ee ee ef ef ef ef ef ef ef ef eb eb eb ec ec ed ed ed ef ef ef ef ef ef ef ef eb eb eb eb ec ec ed ed ee ee ee ee ee ee ee ee ea eb eb eb ec ec ed ed ee ee ee ee ee ee ee ee ea ea eb eb ec ec ed ed ed ed ed ee ee ef ef ef ea ea eb eb ec ec ec ed ed ed ed ee ee ee ef ef ea ea ea eb eb ec ec ec ec ec ed ed ee ee ee ef e9 e9 ea ea eb eb ec ec ec ec ec ed ed ee ee ee e9 e9 e9 ea ea eb eb eb eb eb ec ec ed ed ee ee e8 e9 e9 e9 ea ea eb eb eb eb eb ec ec ed ed ed e8 e8 e9 e9 e9 ea ea ea eb eb eb eb ec ec ed ed e8 e8 e8 e9 e9 ea ea ea ea eb eb eb ec ec ed ed 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 218
** component Y
* bloc 0
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 5a ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 384 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 384 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ef ef f0 f0 f1 f1 f2 f2 ef ef f0 f0 f1 f1 f2 f2 ef ef f0 f0 f1 f1 f2 f2 ef ef f0 f0 f1 f1 f2 f2 ef ef f0 f0 f1 f1 f2 f2 ef ef f0 f0 f1 f1 f2 f2 ef ef f0 f0 f1 f1 f2 f2 ef ef f0 f0 f1 f1 f2 f2 
* bloc 1
[ DC/AC] 04(3) / 05(5) 05(5) 04(4) 05(5) 05(5) 14(9) 04(4) 13(7) 01(2) 02(2) 01(2) 02(2) 01(2) 02(2) 02(2) 02(2) 03(3) 01(2) 11(4) 02(2) 02(2) 02(2) 51(7) 01(2) 91(9) 01(2) 00(4) -- total 169 bits
[  bloc] 4b 1b ffe5 fff5 1e fff0 0 fff5 c 0 4 ffff fffe ffff 3 ffff 3 fffe 2 fffc 1 0 ffff 2 fffe 2 0 0 0 0 0 1 ffff 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2ee bd ff43 ff9d d2 ffa0 0 ff9d 60 0 2c fff5 ffec fff4 2d ffe7 30 ffe2 1c ffc8 f 0 ffea 2e ffdc 32 0 0 0 0 0 20 ffdd 0 0 0 0 0 0 0 0 0 22 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2ee bd ffa0 0 2d ffe7 0 0 ff43 d2 ff9d fff4 30 0 0 22 ff9d 60 ffec ffe2 32 0 0 23 0 fff5 1c ffdc 20 0 0 0 2c ffc8 2e ffdd 0 0 0 0 f ffea 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f8 d9 fc f7 e1 4e 41 6a fb e4 f5 f4 eb 79 3f 2f f1 f1 f1 f5 f8 c8 84 5b e8 fc f2 f8 f6 ff e0 d6 ee ff ee f9 ec ff f5 ff f3 f8 e7 fa f3 f6 e2 f1 f1 f3 e8 f6 f9 f5 e3 eb f3 f8 f1 ec f1 ee ef fd 
* bloc 2
[ DC/AC] 04(3) / 01(2) 01(2) 00(4) -- total 17 bits
[  bloc] 58 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 370 fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 370 fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ee ee ef ef ef f0 f0 f0 ee ee ee ef ef f0 f0 f0 ed ee ee ee ef ef f0 f0 ed ed ee ee ef ef ef ef ed ed ed ee ee ee ef ef ec ec ed ed ee ee ee ef ec ec ec ed ed ee ee ee ec ec ec ed ed ed ee ee 
* bloc 3
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 5a ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 384 fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 384 fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f1 f1 f1 f1 f2 f2 f3 f3 f0 f1 f1 f1 f2 f2 f3 f3 f0 f0 f1 f1 f1 f2 f2 f2 f0 f0 f0 f1 f1 f1 f2 f2 ef ef f0 f0 f1 f1 f1 f1 ef ef ef f0 f0 f1 f1 f1 ee ee ef ef f0 f0 f1 f1 ee ee ef ef f0 f0 f0 f1 
* component mcu
[   mcu] ef ef f0 f0 f1 f1 f2 f2 f8 d9 fc f7 e1 4e 41 6a ef ef f0 f0 f1 f1 f2 f2 fb e4 f5 f4 eb 79 3f 2f ef ef f0 f0 f1 f1 f2 f2 f1 f1 f1 f5 f8 c8 84 5b ef ef f0 f0 f1 f1 f2 f2 e8 fc f2 f8 f6 ff e0 d6 ef ef f0 f0 f1 f1 f2 f2 ee ff ee f9 ec ff f5 ff ef ef f0 f0 f1 f1 f2 f2 f3 f8 e7 fa f3 f6 e2 f1 ef ef f0 f0 f1 f1 f2 f2 f1 f3 e8 f6 f9 f5 e3 eb ef ef f0 f0 f1 f1 f2 f2 f3 f8 f1 ec f1 ee ef fd ee ee ef ef ef f0 f0 f0 f1 f1 f1 f1 f2 f2 f3 f3 ee ee ee ef ef f0 f0 f0 f0 f1 f1 f1 f2 f2 f3 f3 ed ee ee ee ef ef f0 f0 f0 f0 f1 f1 f1 f2 f2 f2 ed ed ee ee ef ef ef ef f0 f0 f0 f1 f1 f1 f2 f2 ed ed ed ee ee ee ef ef ef ef f0 f0 f1 f1 f1 f1 ec ec ed ed ee ee ee ef ef ef ef f0 f0 f1 f1 f1 ec ec ec ed ed ee ee ee ee ee ef ef f0 f0 f1 f1 ec ec ec ed ed ed ee ee ee ee ef ef f0 f0 f0 f1 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 31(5) 00(2) -- total 10 bits
[  bloc] 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 83 83 82 81 7f 7e 7d 7d 83 82 82 81 7f 7e 7e 7d 82 82 81 80 80 7f 7e 7e 81 81 80 80 80 80 7f 7f 7f 7f 80 80 80 80 81 81 7e 7e 7f 80 80 81 82 82 7d 7e 7e 7f 81 82 82 83 7d 7d 7e 7f 81 82 83 83 
* component mcu
[   mcu] 83 83 83 83 82 82 81 81 7f 7f 7e 7e 7d 7d 7d 7d 83 83 83 83 82 82 81 81 7f 7f 7e 7e 7d 7d 7d 7d 83 83 82 82 82 82 81 81 7f 7f 7e 7e 7e 7e 7d 7d 83 83 82 82 82 82 81 81 7f 7f 7e 7e 7e 7e 7d 7d 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 81 81 81 81 80 80 80 80 80 80 80 80 7f 7f 7f 7f 81 81 81 81 80 80 80 80 80 80 80 80 7f 7f 7f 7f 7f 7f 7f 7f 80 80 80 80 80 80 80 80 81 81 81 81 7f 7f 7f 7f 80 80 80 80 80 80 80 80 81 81 81 81 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7d 7d 7e 7e 7e 7e 7f 7f 81 81 82 82 82 82 83 83 7d 7d 7e 7e 7e 7e 7f 7f 81 81 82 82 82 82 83 83 7d 7d 7d 7d 7e 7e 7f 7f 81 81 82 82 83 83 83 83 7d 7d 7d 7d 7e 7e 7f 7f 81 81 82 82 83 83 83 83 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 02(3) 02(3) 01(2) 02(3) 01(2) 11(4) 01(2) 00(2) -- total 34 bits
[  bloc] ffff 2 fffe ffff 2 ffff 0 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fff5 16 ffea fff1 1a fff1 0 fff0 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fff5 16 fff1 0 0 0 0 0 ffea 1a fff0 0 0 0 0 0 fff1 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 81 83 81 7c 73 6a 65 7f 81 83 82 7e 77 6f 6a 7f 81 83 83 81 7c 77 73 7f 80 82 84 83 81 7e 7c 7f 80 82 83 84 83 82 81 80 81 81 82 82 83 83 83 81 81 81 80 80 81 81 81 82 81 80 7f 7f 7f 7f 80 
* component mcu
[   mcu] 80 80 81 81 83 83 81 81 7c 7c 73 73 6a 6a 65 65 80 80 81 81 83 83 81 81 7c 7c 73 73 6a 6a 65 65 7f 7f 81 81 83 83 82 82 7e 7e 77 77 6f 6f 6a 6a 7f 7f 81 81 83 83 82 82 7e 7e 77 77 6f 6f 6a 6a 7f 7f 81 81 83 83 83 83 81 81 7c 7c 77 77 73 73 7f 7f 81 81 83 83 83 83 81 81 7c 7c 77 77 73 73 7f 7f 80 80 82 82 84 84 83 83 81 81 7e 7e 7c 7c 7f 7f 80 80 82 82 84 84 83 83 81 81 7e 7e 7c 7c 7f 7f 80 80 82 82 83 83 84 84 83 83 82 82 81 81 7f 7f 80 80 82 82 83 83 84 84 83 83 82 82 81 81 80 80 81 81 81 81 82 82 82 82 83 83 83 83 83 83 80 80 81 81 81 81 82 82 82 82 83 83 83 83 83 83 81 81 81 81 81 81 80 80 80 80 81 81 81 81 81 81 81 81 81 81 81 81 80 80 80 80 81 81 81 81 81 81 82 82 81 81 80 80 7f 7f 7f 7f 7f 7f 7f 7f 80 80 82 82 81 81 80 80 7f 7f 7f 7f 7f 7f 7f 7f 80 80 

**************************************************************
*** mcu 219
** component Y
* bloc 0
[ DC/AC] 05(3) / 06(7) 06(7) 04(4) 06(7) 03(3) 03(3) 02(2) 04(4) 12(5) 02(2) 02(2) 03(3) 01(2) 01(2) 01(2) 03(3) 02(2) 03(3) 01(2) 22(8) 01(2) 11(4) 31(6) 31(6) 21(5) 01(2) 31(6) 00(4) -- total 180 bits
[  bloc] 46 ffe0 ffdc fff1 ffde fffa 5 fffe fff5 0 3 3 3 5 1 ffff 1 4 3 4 1 0 0 2 1 0 ffff 0 0 0 ffff 0 0 0 ffff 0 0 ffff ffff 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2bc ff20 ff04 ff79 ff12 ffdc 32 ffee ffa8 0 21 21 1e 3c f ffe7 10 3c 2a 38 f 0 0 2e 12 0 ffdc 0 0 0 ffdd 0 0 0 ffd8 0 0 ffd0 ffd8 0 0 0 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2bc ff20 ffdc 32 f ffe7 0 0 ff04 ff12 ffee 3c 10 ffdc 0 22 ff79 ffa8 1e 3c 0 ffdd 0 0 0 21 2a 12 0 0 0 0 21 38 2e 0 0 0 0 0 f 0 0 ffd8 0 0 0 0 0 ffd8 ffd0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 54 4c 39 56 da ee e8 fc 56 4d 49 72 e8 f9 eb ec 4a 67 9c cf ff ff fb fa c8 d4 ee f7 f1 e9 f8 ff ff fd f7 fa ed f2 f5 f0 e0 e5 f1 ff fe ff f8 ed f1 fc f2 f8 e2 ee ed fb f1 f5 de ee f0 ff ec ed 
* bloc 1
[ DC/AC] 05(3) / 11(4) 00(4) -- total 17 bits
[  bloc] 5c 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 398 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 398 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 
* bloc 2
[ DC/AC] 02(3) / 11(4) 11(4) 00(4) -- total 19 bits
[  bloc] 5a 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 384 0 7 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 384 0 0 0 0 0 0 0 7 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f3 f3 f3 f2 f1 f1 f0 f0 f3 f3 f2 f2 f1 f1 f0 f0 f2 f2 f2 f1 f1 f1 f0 f0 f1 f1 f1 f1 f1 f1 f0 f0 f0 f0 f0 f0 f0 f0 f1 f1 ef ef ef f0 f0 f0 f1 f1 ee ee ef ef f0 f0 f1 f1 ee ee ee ef f0 f0 f1 f1 
* bloc 3
[ DC/AC] 01(3) / 01(2) 00(4) -- total 11 bits
[  bloc] 59 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 37a 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 37a 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f0 f0 f0 f0 ef ef ee ee f0 f0 f0 f0 ef ef ee ee f0 f0 f0 f0 ef ef ee ee f0 f0 f0 f0 ef ef ee ee f0 f0 f0 f0 ef ef ee ee f0 f0 f0 f0 ef ef ee ee f0 f0 f0 f0 ef ef ee ee f0 f0 f0 f0 ef ef ee ee 
* component mcu
[   mcu] 54 4c 39 56 da ee e8 fc f4 f4 f4 f4 f4 f4 f4 f4 56 4d 49 72 e8 f9 eb ec f4 f4 f4 f4 f4 f4 f4 f4 4a 67 9c cf ff ff fb fa f4 f4 f4 f4 f4 f4 f4 f4 c8 d4 ee f7 f1 e9 f8 ff f3 f3 f3 f3 f3 f3 f3 f3 ff fd f7 fa ed f2 f5 f0 f3 f3 f3 f3 f3 f3 f3 f3 e0 e5 f1 ff fe ff f8 ed f2 f2 f2 f2 f2 f2 f2 f2 f1 fc f2 f8 e2 ee ed fb f2 f2 f2 f2 f2 f2 f2 f2 f1 f5 de ee f0 ff ec ed f2 f2 f2 f2 f2 f2 f2 f2 f3 f3 f3 f2 f1 f1 f0 f0 f0 f0 f0 f0 ef ef ee ee f3 f3 f2 f2 f1 f1 f0 f0 f0 f0 f0 f0 ef ef ee ee f2 f2 f2 f1 f1 f1 f0 f0 f0 f0 f0 f0 ef ef ee ee f1 f1 f1 f1 f1 f1 f0 f0 f0 f0 f0 f0 ef ef ee ee f0 f0 f0 f0 f0 f0 f1 f1 f0 f0 f0 f0 ef ef ee ee ef ef ef f0 f0 f0 f1 f1 f0 f0 f0 f0 ef ef ee ee ee ee ef ef f0 f0 f1 f1 f0 f0 f0 f0 ef ef ee ee ee ee ee ef f0 f0 f1 f1 f0 f0 f0 f0 ef ef ee ee 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 01(2) 01(2) 00(2) -- total 10 bits
[  bloc] 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 fff5 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 fff5 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7c 7c 7d 7e 7e 7f 80 80 7c 7d 7d 7e 7f 7f 80 80 7d 7d 7e 7f 7f 80 81 81 7e 7e 7f 7f 80 81 81 82 7e 7f 7f 80 81 81 82 82 7f 7f 80 81 81 82 83 83 80 80 81 81 82 83 83 84 80 80 81 82 82 83 84 84 
* component mcu
[   mcu] 7c 7c 7c 7c 7d 7d 7e 7e 7e 7e 7f 7f 80 80 80 80 7c 7c 7c 7c 7d 7d 7e 7e 7e 7e 7f 7f 80 80 80 80 7c 7c 7d 7d 7d 7d 7e 7e 7f 7f 7f 7f 80 80 80 80 7c 7c 7d 7d 7d 7d 7e 7e 7f 7f 7f 7f 80 80 80 80 7d 7d 7d 7d 7e 7e 7f 7f 7f 7f 80 80 81 81 81 81 7d 7d 7d 7d 7e 7e 7f 7f 7f 7f 80 80 81 81 81 81 7e 7e 7e 7e 7f 7f 7f 7f 80 80 81 81 81 81 82 82 7e 7e 7e 7e 7f 7f 7f 7f 80 80 81 81 81 81 82 82 7e 7e 7f 7f 7f 7f 80 80 81 81 81 81 82 82 82 82 7e 7e 7f 7f 7f 7f 80 80 81 81 81 81 82 82 82 82 7f 7f 7f 7f 80 80 81 81 81 81 82 82 83 83 83 83 7f 7f 7f 7f 80 80 81 81 81 81 82 82 83 83 83 83 80 80 80 80 81 81 81 81 82 82 83 83 83 83 84 84 80 80 80 80 81 81 81 81 82 82 83 83 83 83 84 84 80 80 80 80 81 81 82 82 82 82 83 83 84 84 84 84 80 80 80 80 81 81 82 82 82 82 83 83 84 84 84 84 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 02(3) 02(3) 02(3) 02(3) 01(2) 11(4) 02(3) 31(5) 00(2) -- total 43 bits
[  bloc] ffff fffe fffe fffe fffe ffff 0 ffff fffe 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fff5 ffea ffea ffe2 ffe6 fff1 0 fff0 ffe0 0 0 0 ffdd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fff5 ffea fff1 0 0 0 0 0 ffea ffe6 fff0 0 0 0 0 0 ffe2 ffe0 ffdd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 57 62 72 80 87 85 7f 7a 65 6b 76 80 84 84 80 7d 79 7a 7d 7f 81 82 82 81 89 86 82 7f 7e 80 83 85 8f 8b 85 7f 7e 7f 83 85 88 86 83 81 80 80 82 83 7c 7e 80 82 83 82 80 7f 72 77 7d 83 85 83 7f 7c 
* component mcu
[   mcu] 57 57 62 62 72 72 80 80 87 87 85 85 7f 7f 7a 7a 57 57 62 62 72 72 80 80 87 87 85 85 7f 7f 7a 7a 65 65 6b 6b 76 76 80 80 84 84 84 84 80 80 7d 7d 65 65 6b 6b 76 76 80 80 84 84 84 84 80 80 7d 7d 79 79 7a 7a 7d 7d 7f 7f 81 81 82 82 82 82 81 81 79 79 7a 7a 7d 7d 7f 7f 81 81 82 82 82 82 81 81 89 89 86 86 82 82 7f 7f 7e 7e 80 80 83 83 85 85 89 89 86 86 82 82 7f 7f 7e 7e 80 80 83 83 85 85 8f 8f 8b 8b 85 85 7f 7f 7e 7e 7f 7f 83 83 85 85 8f 8f 8b 8b 85 85 7f 7f 7e 7e 7f 7f 83 83 85 85 88 88 86 86 83 83 81 81 80 80 80 80 82 82 83 83 88 88 86 86 83 83 81 81 80 80 80 80 82 82 83 83 7c 7c 7e 7e 80 80 82 82 83 83 82 82 80 80 7f 7f 7c 7c 7e 7e 80 80 82 82 83 83 82 82 80 80 7f 7f 72 72 77 77 7d 7d 83 83 85 85 83 83 7f 7f 7c 7c 72 72 77 77 7d 7d 83 83 85 85 83 83 7f 7f 7c 7c 

**************************************************************
*** mcu 220
** component Y
* bloc 0
[ DC/AC] 02(3) / 11(4) 00(4) -- total 14 bits
[  bloc] 5b 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 38e 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 38e 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 
* bloc 1
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 5b 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 38e 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 38e 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 
* bloc 2
[ DC/AC] 02(3) / 11(4) 00(4) -- total 14 bits
[  bloc] 59 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 37a 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 37a 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee 
* bloc 3
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 59 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 37a 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 37a 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee 
* component mcu
[   mcu] f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f3 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f2 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 00(2) -- total 5 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 221
** component Y
* bloc 0
[ DC/AC] 01(3) / 00(4) -- total 8 bits
[  bloc] 5a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 384 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 384 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 
* bloc 1
[ DC/AC] 00(2) / 01(2) 11(4) 01(2) 31(6) 00(4) -- total 24 bits
[  bloc] 5a 1 0 ffff 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 384 7 0 fff7 7 0 0 0 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 384 7 0 0 0 0 0 0 0 7 0 0 0 0 0 0 fff7 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f4 f3 f2 f0 ee ec eb ea f3 f3 f2 f1 ef ee ed ec f3 f2 f2 f1 f1 f0 f0 f0 f2 f2 f2 f2 f2 f2 f2 f2 f1 f1 f1 f2 f2 f3 f3 f3 f1 f1 f1 f1 f1 f1 f2 f2 f0 f0 f0 f0 f0 f0 ef ef f0 f0 f0 ef ef ee ee ee 
* bloc 2
[ DC/AC] 02(3) / 11(4) 00(4) -- total 14 bits
[  bloc] 58 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 370 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 370 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed 
* bloc 3
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 58 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 370 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 370 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed 
* component mcu
[   mcu] f1 f1 f1 f1 f1 f1 f1 f1 f4 f3 f2 f0 ee ec eb ea f1 f1 f1 f1 f1 f1 f1 f1 f3 f3 f2 f1 ef ee ed ec f1 f1 f1 f1 f1 f1 f1 f1 f3 f2 f2 f1 f1 f0 f0 f0 f1 f1 f1 f1 f1 f1 f1 f1 f2 f2 f2 f2 f2 f2 f2 f2 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f2 f2 f3 f3 f3 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f1 f2 f2 f1 f1 f1 f1 f1 f1 f1 f1 f0 f0 f0 f0 f0 f0 ef ef f1 f1 f1 f1 f1 f1 f1 f1 f0 f0 f0 ef ef ee ee ee ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ef ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 222
** component Y
* bloc 0
[ DC/AC] 06(4) / 06(7) 04(4) 04(4) 05(5) 05(5) 04(4) 02(2) 04(4) 03(3) 01(2) 03(3) 01(2) 04(4) 12(5) 01(2) 02(2) 01(2) 01(2) 01(2) 01(2) 11(4) 12(5) 01(2) 11(4) 41(6) 81(9) 01(2) 00(4) -- total 175 bits
[  bloc] 2d 2a d fff2 ffea 11 fff7 2 9 5 ffff fffb ffff b 0 2 ffff fffe 1 1 ffff 1 0 ffff 0 2 ffff 0 ffff 0 0 0 0 1 0 0 0 0 0 0 0 0 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1c2 126 5b ff82 ff66 66 ffa6 12 48 2d fff5 ffc9 fff6 84 0 32 fff0 ffe2 e e fff1 1e 0 ffe9 0 32 ffdc 0 ffda 0 0 0 0 22 0 0 0 0 0 0 0 0 22 ffdd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1c2 126 66 ffa6 0 32 0 ffda 5b ff66 12 84 fff0 ffdc 0 22 ff82 48 fff6 ffe2 32 0 0 ffdd 2d ffc9 e 0 0 0 0 0 fff5 e ffe9 0 0 0 0 0 fff1 0 22 0 0 0 0 0 1e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f1 d1 a8 ae a3 ad a9 b8 ec d5 b8 b2 a8 af ab a8 ff ed d3 b2 a7 b4 be b0 f9 ef e2 b4 9d ab c0 aa ed f1 f6 d5 a3 ab c0 b1 f7 f8 f6 df 81 89 aa bc ef ec e0 d4 42 3c 58 89 e7 ef ee f6 3f 1b 1a 4d 
* bloc 1
[ DC/AC] 05(3) / 02(2) 03(3) 02(2) 04(4) 03(3) 13(7) 02(2) 02(2) 02(2) 13(7) 01(2) 01(2) 31(6) 01(2) 01(2) 21(5) 00(4) -- total 97 bits
[  bloc] 1b 2 6 fffd fff8 4 0 5 3 3 fffe 0 fffc 1 1 0 0 0 1 1 1 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 10e e 2a ffe5 ffc8 18 0 2d 18 1b ffea 0 ffd8 c f 0 0 0 e e f 0 0 ffe9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 10e e 18 0 f 0 0 0 2a ffc8 2d c 0 0 0 0 ffe5 18 ffd8 0 0 0 0 0 1b 0 e 0 0 0 0 0 ffea e ffe9 0 0 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ad a4 9f a2 a7 a8 ab ae ac a0 97 98 9e a6 b1 ba ad a1 97 97 9d a6 b3 be ac a3 9c 9c 9e a1 a9 b2 ae a6 9f 9d 9b 9b a2 ab b5 ad a6 a2 9e 9c a3 ad aa a9 aa aa a2 96 91 92 90 98 a5 ab 9f 84 6e 65 
* bloc 2
[ DC/AC] 03(3) / 07(8) 03(3) 11(4) 05(5) 05(5) 03(3) 01(2) 31(6) 03(3) 04(4) 01(2) 02(2) 11(4) 71(8) 02(2) 01(2) d1(11) 00(4) -- total 126 bits
[  bloc] 15 61 fffb 0 1 ffe5 ffef 5 ffff 0 0 0 1 fffc a 1 fffe 0 1 0 0 0 0 0 0 0 1 fffe 1 0 0 0 0 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] d2 2a7 ffdd 0 7 ff5e ff56 2d fff8 0 0 0 a ffd0 96 19 ffe0 0 e 0 0 0 0 0 0 0 24 ffc0 26 0 0 0 0 0 0 0 0 0 0 0 0 0 ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] d2 2a7 ff5e ff56 96 19 ffc0 26 ffdd 7 2d ffd0 ffe0 24 0 ffde 0 fff8 a 0 0 0 0 0 0 0 e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] eb ec ee ec 76 14 2d 38 e9 eb f0 f1 81 18 2a 32 e8 e9 f2 f6 91 1c 25 2b eb e9 f2 f5 a1 20 23 29 f1 e9 ef f2 af 23 23 2b f5 e8 ed ef bd 27 23 2d f5 e6 eb ef cb 2b 23 2d f3 e3 eb f1 d4 2f 23 2c 
* bloc 3
[ DC/AC] 07(5) / 04(4) 04(4) 03(3) 02(2) 01(2) 12(5) 13(7) 03(3) 12(5) 01(2) 01(2) 21(5) 02(2) 12(5) 01(2) 11(4) 91(9) 00(4) -- total 116 bits
[  bloc] ffaa a 8 5 fffe ffff 0 fffd 0 5 4 0 fffd 1 1 0 0 1 fffe 0 2 1 0 ffff 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fca4 46 38 2d fff2 fffa 0 ffe5 0 2d 2c 0 ffe2 c f 0 0 f ffe4 0 1e 1e 0 ffe9 0 0 0 0 0 0 0 0 0 ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fca4 46 fffa 0 f 0 0 0 38 fff2 ffe5 c 0 0 0 0 2d 0 ffe2 f 0 0 0 0 2d 0 ffe4 0 0 0 0 0 2c 0 ffe9 0 0 0 0 0 1e 0 ffde 0 0 0 0 0 1e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 2c 30 3f 52 55 41 23 f 21 15 d c d a 7 8 23 19 10 d 9 5 8 e 1b 1a 1b 1b 13 8 5 9 20 1b 16 10 6 0 4 d 24 1e 1a 14 b 4 5 d 18 15 15 15 e 2 0 0 27 1d 15 10 a 4 3 7 
* component mcu
[   mcu] f1 d1 a8 ae a3 ad a9 b8 ad a4 9f a2 a7 a8 ab ae ec d5 b8 b2 a8 af ab a8 ac a0 97 98 9e a6 b1 ba ff ed d3 b2 a7 b4 be b0 ad a1 97 97 9d a6 b3 be f9 ef e2 b4 9d ab c0 aa ac a3 9c 9c 9e a1 a9 b2 ed f1 f6 d5 a3 ab c0 b1 ae a6 9f 9d 9b 9b a2 ab f7 f8 f6 df 81 89 aa bc b5 ad a6 a2 9e 9c a3 ad ef ec e0 d4 42 3c 58 89 aa a9 aa aa a2 96 91 92 e7 ef ee f6 3f 1b 1a 4d 90 98 a5 ab 9f 84 6e 65 eb ec ee ec 76 14 2d 38 2c 30 3f 52 55 41 23 f e9 eb f0 f1 81 18 2a 32 21 15 d c d a 7 8 e8 e9 f2 f6 91 1c 25 2b 23 19 10 d 9 5 8 e eb e9 f2 f5 a1 20 23 29 1b 1a 1b 1b 13 8 5 9 f1 e9 ef f2 af 23 23 2b 20 1b 16 10 6 0 4 d f5 e8 ed ef bd 27 23 2d 24 1e 1a 14 b 4 5 d f5 e6 eb ef cb 2b 23 2d 18 15 15 15 e 2 0 0 f3 e3 eb f1 d4 2f 23 2c 27 1d 15 10 a 4 3 7 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 01(2) 02(3) 11(4) 00(2) -- total 17 bits
[  bloc] 0 1 fffe 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 b ffea 0 d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 b 0 0 0 0 0 0 ffea d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 81 80 7f 7d 7b 79 78 77 81 81 7f 7e 7c 7a 79 78 82 81 80 7f 7d 7c 7b 7a 82 81 81 80 7f 7e 7d 7d 82 82 81 81 81 80 80 7f 82 82 82 82 82 82 82 82 82 83 83 83 83 84 84 84 83 83 83 84 84 85 85 85 
* component mcu
[   mcu] 81 81 80 80 7f 7f 7d 7d 7b 7b 79 79 78 78 77 77 81 81 80 80 7f 7f 7d 7d 7b 7b 79 79 78 78 77 77 81 81 81 81 7f 7f 7e 7e 7c 7c 7a 7a 79 79 78 78 81 81 81 81 7f 7f 7e 7e 7c 7c 7a 7a 79 79 78 78 82 82 81 81 80 80 7f 7f 7d 7d 7c 7c 7b 7b 7a 7a 82 82 81 81 80 80 7f 7f 7d 7d 7c 7c 7b 7b 7a 7a 82 82 81 81 81 81 80 80 7f 7f 7e 7e 7d 7d 7d 7d 82 82 81 81 81 81 80 80 7f 7f 7e 7e 7d 7d 7d 7d 82 82 82 82 81 81 81 81 81 81 80 80 80 80 7f 7f 82 82 82 82 81 81 81 81 81 81 80 80 80 80 7f 7f 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 82 83 83 83 83 83 83 83 83 84 84 84 84 84 84 82 82 83 83 83 83 83 83 83 83 84 84 84 84 84 84 83 83 83 83 83 83 84 84 84 84 85 85 85 85 85 85 83 83 83 83 83 83 84 84 84 84 85 85 85 85 85 85 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 01(2) 01(2) 00(2) -- total 12 bits
[  bloc] 2 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 16 fff5 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 16 fff5 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 83 83 84 84 85 86 86 87 82 83 83 84 85 85 86 86 82 82 83 83 84 85 85 86 81 82 82 83 84 84 85 85 80 81 81 82 83 83 84 84 80 80 81 81 82 83 83 84 7f 80 80 81 82 82 83 83 7f 7f 80 80 81 82 82 83 
* component mcu
[   mcu] 83 83 83 83 84 84 84 84 85 85 86 86 86 86 87 87 83 83 83 83 84 84 84 84 85 85 86 86 86 86 87 87 82 82 83 83 83 83 84 84 85 85 85 85 86 86 86 86 82 82 83 83 83 83 84 84 85 85 85 85 86 86 86 86 82 82 82 82 83 83 83 83 84 84 85 85 85 85 86 86 82 82 82 82 83 83 83 83 84 84 85 85 85 85 86 86 81 81 82 82 82 82 83 83 84 84 84 84 85 85 85 85 81 81 82 82 82 82 83 83 84 84 84 84 85 85 85 85 80 80 81 81 81 81 82 82 83 83 83 83 84 84 84 84 80 80 81 81 81 81 82 82 83 83 83 83 84 84 84 84 80 80 80 80 81 81 81 81 82 82 83 83 83 83 84 84 80 80 80 80 81 81 81 81 82 82 83 83 83 83 84 84 7f 7f 80 80 80 80 81 81 82 82 82 82 83 83 83 83 7f 7f 80 80 80 80 81 81 82 82 82 82 83 83 83 83 7f 7f 7f 7f 80 80 80 80 81 81 82 82 82 82 83 83 7f 7f 7f 7f 80 80 80 80 81 81 82 82 82 82 83 83 

**************************************************************
*** mcu 223
** component Y
* bloc 0
[ DC/AC] 07(5) / 03(3) 03(3) 03(3) 11(4) 02(2) 03(3) 03(3) 12(5) 12(5) 11(4) 32(9) 31(6) 11(4) 00(4) -- total 97 bits
[  bloc] 25 4 7 fffa 0 ffff fffd 4 fffc 0 fffe 0 fffd 0 ffff 0 0 0 2 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 172 1c 31 ffca 0 fffa ffe2 24 ffe0 0 ffea 0 ffe2 0 fff1 0 0 0 1c 0 0 0 16 0 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 172 1c fffa ffe2 fff1 0 0 0 31 0 24 0 0 0 0 0 ffca ffe0 ffe2 0 0 0 0 0 0 0 1c 12 0 0 0 0 ffea 0 0 0 0 0 0 0 0 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] af b0 ac a4 a2 a9 af b0 ac b6 ba b3 ae b2 b9 bd b8 c5 ca bf b1 ad b2 b7 c2 c9 c8 b8 a9 a5 aa ae bd bf b8 ac a6 aa b1 b3 b7 b9 b5 ac a9 ac ad ab 9e ab b4 b1 aa a3 9d 98 76 91 ab b1 a9 9f 96 90 
* bloc 1
[ DC/AC] 02(3) / 03(3) 04(4) 02(2) 02(2) 01(2) 01(2) 04(4) 04(4) 02(2) 12(5) 02(2) 01(2) 01(2) 11(4) 02(2) 12(5) 21(5) 11(4) 01(2) 00(4) -- total 104 bits
[  bloc] 23 fffa 8 fffd fffd 1 1 8 8 2 0 fffd fffe ffff 1 0 ffff fffd 0 2 0 0 ffff 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 15e ffd6 38 ffe5 ffeb 6 a 48 40 12 0 ffdf ffec fff4 f 0 fff0 ffd3 0 1c 0 0 ffea 0 12 19 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 15e ffd6 6 a f 0 0 0 38 ffeb 48 fff4 fff0 0 0 0 ffe5 40 ffec ffd3 19 0 0 0 12 ffdf 0 12 0 0 0 0 0 1c 0 0 0 0 0 0 0 ffea 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] bb b5 b1 ae a6 a5 b7 cd b7 b4 af a8 a3 a7 b8 c8 ac aa a4 a0 a5 b4 c2 c9 ac a6 9d 9d ae c3 c8 c0 ad a2 99 a1 b8 c9 c3 b4 9a 92 94 a8 bf c5 bc b3 92 8f 9d b5 b9 a8 9e a2 a3 a3 b3 c2 ad 82 72 7d 
* bloc 2
[ DC/AC] 00(2) / 07(8) 02(2) 03(3) 04(4) 06(7) 05(5) 03(3) 03(3) 03(3) 02(2) 02(2) 02(2) 02(2) 13(7) 02(2) 11(4) 02(2) 01(2) 01(2) 01(2) 01(2) 11(4) 01(2) 02(2) 01(2) 11(4) 00(4) -- total 151 bits
[  bloc] 23 ffb5 fffe fffb d ffc2 ffee 4 6 fffb fffe 3 3 fffd 0 4 fffd 0 1 2 ffff ffff 1 1 0 ffff ffff 3 1 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 15e fdf3 fff2 ffd3 5b fe8c ff4c 24 30 ffd3 ffea 21 1e ffdc 0 64 ffd0 0 e 1c fff1 ffe2 16 17 0 ffe7 ffdc 60 26 0 ffdd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 15e fdf3 fe8c ff4c 0 64 60 26 fff2 5b 24 ffdc ffd0 ffdc 0 0 ffd3 30 1e 0 ffe7 ffdd 0 0 ffd3 21 e 0 0 0 0 0 ffea 1c 17 0 0 0 0 0 fff1 16 0 0 0 0 0 0 ffe2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 1c 60 d7 b2 a2 ad a3 b3 d 4e e2 e0 d6 e2 db e4 1 2e d8 f3 e2 e9 e7 e8 13 24 d2 fd e2 e5 eb e7 10 12 c4 fc e2 e6 f0 eb 0 2 b5 f4 e2 e3 e6 df 8 11 bc f6 ed ed e9 e4 5 11 b2 e6 e5 ec e9 ea 
* bloc 3
[ DC/AC] 00(2) / 06(7) 01(2) 01(2) 01(2) 04(4) 04(4) 01(2) 01(2) 01(2) 01(2) 01(2) 02(2) 02(2) 02(2) 02(2) 11(4) 01(2) 11(4) 21(5) 11(4) 41(6) 01(2) 00(4) -- total 109 bits
[  bloc] 23 38 1 ffff 1 9 fff5 ffff ffff 1 ffff 1 2 fffe fffd 2 0 1 ffff 0 ffff 0 0 1 0 ffff 0 0 0 0 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 15e 188 7 fff7 7 36 ff92 fff7 fff8 9 fff5 b 14 ffe8 ffd3 32 0 f fff2 0 fff1 0 0 17 0 ffe7 0 0 0 0 ffdd 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 15e 188 36 ff92 ffd3 32 0 0 7 7 fff7 ffe8 0 0 0 0 fff7 fff8 14 f ffe7 ffdd 0 0 9 b fff2 0 20 0 0 0 fff5 0 17 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e5 f3 e7 b4 7e 6d 75 7d e1 f3 f4 c1 83 78 82 79 de ea f4 c2 79 74 86 72 e8 e0 eb c4 72 68 83 74 f6 e0 eb d2 81 69 80 79 f1 e1 e8 d1 8e 72 7b 73 e5 e8 e0 b4 82 79 7d 70 e5 f5 db 96 71 80 89 79 
* component mcu
[   mcu] af b0 ac a4 a2 a9 af b0 bb b5 b1 ae a6 a5 b7 cd ac b6 ba b3 ae b2 b9 bd b7 b4 af a8 a3 a7 b8 c8 b8 c5 ca bf b1 ad b2 b7 ac aa a4 a0 a5 b4 c2 c9 c2 c9 c8 b8 a9 a5 aa ae ac a6 9d 9d ae c3 c8 c0 bd bf b8 ac a6 aa b1 b3 ad a2 99 a1 b8 c9 c3 b4 b7 b9 b5 ac a9 ac ad ab 9a 92 94 a8 bf c5 bc b3 9e ab b4 b1 aa a3 9d 98 92 8f 9d b5 b9 a8 9e a2 76 91 ab b1 a9 9f 96 90 a3 a3 b3 c2 ad 82 72 7d 1c 60 d7 b2 a2 ad a3 b3 e5 f3 e7 b4 7e 6d 75 7d d 4e e2 e0 d6 e2 db e4 e1 f3 f4 c1 83 78 82 79 1 2e d8 f3 e2 e9 e7 e8 de ea f4 c2 79 74 86 72 13 24 d2 fd e2 e5 eb e7 e8 e0 eb c4 72 68 83 74 10 12 c4 fc e2 e6 f0 eb f6 e0 eb d2 81 69 80 79 0 2 b5 f4 e2 e3 e6 df f1 e1 e8 d1 8e 72 7b 73 8 11 bc f6 ed ed e9 e4 e5 e8 e0 b4 82 79 7d 70 5 11 b2 e6 e5 ec e9 ea e5 f5 db 96 71 80 89 79 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 01(2) 01(2) 11(4) 00(2) -- total 16 bits
[  bloc] ffff 1 ffff 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fff5 b fff5 0 fff3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fff5 b 0 0 0 0 0 0 fff5 fff3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7b 7c 7c 7c 7d 7d 7e 7e 7c 7c 7d 7d 7d 7d 7e 7e 7e 7e 7e 7e 7e 7d 7d 7d 80 7f 7f 7e 7e 7e 7d 7d 82 81 80 7f 7f 7e 7d 7c 83 83 82 80 7f 7e 7d 7c 85 84 83 81 7f 7e 7c 7c 86 85 83 82 80 7e 7c 7b 
* component mcu
[   mcu] 7b 7b 7c 7c 7c 7c 7c 7c 7d 7d 7d 7d 7e 7e 7e 7e 7b 7b 7c 7c 7c 7c 7c 7c 7d 7d 7d 7d 7e 7e 7e 7e 7c 7c 7c 7c 7d 7d 7d 7d 7d 7d 7d 7d 7e 7e 7e 7e 7c 7c 7c 7c 7d 7d 7d 7d 7d 7d 7d 7d 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7d 7d 7d 7d 7d 7d 7e 7e 7e 7e 7e 7e 7e 7e 7e 7e 7d 7d 7d 7d 7d 7d 80 80 7f 7f 7f 7f 7e 7e 7e 7e 7e 7e 7d 7d 7d 7d 80 80 7f 7f 7f 7f 7e 7e 7e 7e 7e 7e 7d 7d 7d 7d 82 82 81 81 80 80 7f 7f 7f 7f 7e 7e 7d 7d 7c 7c 82 82 81 81 80 80 7f 7f 7f 7f 7e 7e 7d 7d 7c 7c 83 83 83 83 82 82 80 80 7f 7f 7e 7e 7d 7d 7c 7c 83 83 83 83 82 82 80 80 7f 7f 7e 7e 7d 7d 7c 7c 85 85 84 84 83 83 81 81 7f 7f 7e 7e 7c 7c 7c 7c 85 85 84 84 83 83 81 81 7f 7f 7e 7e 7c 7c 7c 7c 86 86 85 85 83 83 82 82 80 80 7e 7e 7c 7c 7b 7b 86 86 85 85 83 83 82 82 80 80 7e 7e 7c 7c 7b 7b 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 01(2) 01(2) 00(2) -- total 10 bits
[  bloc] 2 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 16 fff5 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 16 fff5 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 83 83 84 84 85 86 86 87 82 83 83 84 85 85 86 86 82 82 83 83 84 85 85 86 81 82 82 83 84 84 85 85 80 81 81 82 83 83 84 84 80 80 81 81 82 83 83 84 7f 80 80 81 82 82 83 83 7f 7f 80 80 81 82 82 83 
* component mcu
[   mcu] 83 83 83 83 84 84 84 84 85 85 86 86 86 86 87 87 83 83 83 83 84 84 84 84 85 85 86 86 86 86 87 87 82 82 83 83 83 83 84 84 85 85 85 85 86 86 86 86 82 82 83 83 83 83 84 84 85 85 85 85 86 86 86 86 82 82 82 82 83 83 83 83 84 84 85 85 85 85 86 86 82 82 82 82 83 83 83 83 84 84 85 85 85 85 86 86 81 81 82 82 82 82 83 83 84 84 84 84 85 85 85 85 81 81 82 82 82 82 83 83 84 84 84 84 85 85 85 85 80 80 81 81 81 81 82 82 83 83 83 83 84 84 84 84 80 80 81 81 81 81 82 82 83 83 83 83 84 84 84 84 80 80 80 80 81 81 81 81 82 82 83 83 83 83 84 84 80 80 80 80 81 81 81 81 82 82 83 83 83 83 84 84 7f 7f 80 80 80 80 81 81 82 82 82 82 83 83 83 83 7f 7f 80 80 80 80 81 81 82 82 82 82 83 83 83 83 7f 7f 7f 7f 80 80 80 80 81 81 82 82 82 82 83 83 7f 7f 7f 7f 80 80 80 80 81 81 82 82 82 82 83 83 

**************************************************************
*** mcu 224
** component Y
* bloc 0
[ DC/AC] 04(3) / 04(4) 05(5) 04(4) 02(2) 03(3) 02(2) 01(2) 02(2) 02(2) 01(2) 01(2) 03(3) 01(2) 01(2) 31(6) 01(2) 01(2) 11(4) 11(4) 00(4) -- total 103 bits
[  bloc] 1a f 14 fff8 fffd fffc 2 1 fffe 2 ffff 1 4 1 ffff 0 0 0 ffff ffff 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 104 69 8c ffb8 ffeb ffe8 14 9 fff0 12 fff5 b 28 c fff1 0 0 0 fff2 fff2 f 0 16 0 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 104 69 ffe8 14 fff1 0 0 0 8c ffeb 9 c 0 0 0 0 ffb8 fff0 28 0 0 0 0 0 12 b fff2 12 0 0 0 0 fff5 fff2 0 0 0 0 0 0 f 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c7 bc ad a7 ad b3 ab 9d bc b8 af a9 ac af aa a1 bf c1 be b6 b0 ac a4 9b bb c0 c1 bc b5 ac 9c 8d ab af b2 b3 b2 a9 94 7f ae ae ab a7 a4 99 83 6e a6 a5 9d 91 88 80 74 68 84 86 81 74 6c 6d 70 71 
* bloc 1
[ DC/AC] 07(5) / 04(4) 05(5) 04(4) 04(4) 04(4) 02(2) 01(2) 03(3) 02(2) 01(2) 02(2) 11(4) 11(4) 02(2) 11(4) 02(2) 41(6) 01(2) 51(7) 00(4) -- total 123 bits
[  bloc] ffcb e 1f e d c 3 1 6 3 ffff fffe 0 1 0 1 fffe 0 ffff fffe 0 0 0 0 ffff ffff 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fdee 62 d9 7e 5b 48 1e 9 30 1b fff5 ffea 0 c 0 19 ffe0 0 fff2 ffe4 0 0 0 0 ffee ffe7 0 0 0 0 0 ffe0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fdee 62 48 1e 0 19 0 0 d9 5b 9 c ffe0 0 0 0 7e 30 0 0 ffe7 0 0 0 1b ffea fff2 ffee ffe0 0 0 0 fff5 ffe4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] a6 ab 98 6a 58 71 70 49 a7 93 78 5b 4b 54 51 38 8a 61 46 40 37 33 33 2c 53 2e 1e 25 24 23 2b 2f 2d 1b 18 1d 1a 22 2f 30 2e 25 25 22 1a 22 2e 2b 3f 2c 26 25 1d 20 2a 29 47 26 1a 23 20 1e 27 2d 
* bloc 2
[ DC/AC] 06(4) / 02(2) 01(2) 11(4) 01(2) 11(4) 00(4) -- total 34 bits
[  bloc] fff6 2 ffff 0 ffff 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff9c e fff9 0 fff9 6 0 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff9c e 6 0 0 0 0 0 fff9 fff9 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 76 74 71 6f 6f 71 73 75 76 74 72 70 70 71 73 74 76 75 73 71 70 71 72 73 77 76 74 72 71 71 72 73 77 76 75 74 73 72 72 72 77 77 76 75 74 72 71 71 78 77 77 76 74 73 71 70 78 78 77 77 75 73 71 70 
* bloc 3
[ DC/AC] 06(4) / 04(4) 03(3) 11(4) 04(4) 03(3) 72(12) 01(2) b1(10) 00(4) -- total 75 bits
[  bloc] ffbe 8 fffc 0 ffff b 6 0 0 0 0 0 0 0 3 1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd6c 38 ffe4 0 fff9 42 3c 0 0 0 0 0 0 0 2d 19 0 0 0 0 0 0 0 0 0 0 0 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd6c 38 42 3c 2d 19 20 0 ffe4 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 4f 23 1f 21 22 29 22 28 50 24 20 21 23 29 22 28 51 25 21 23 24 2a 23 29 54 28 23 25 26 2c 25 2a 56 2a 26 27 27 2d 26 2c 59 2c 28 29 29 2f 27 2d 5b 2e 29 2a 2a 30 28 2e 5c 2f 2a 2b 2b 31 29 2e 
* component mcu
[   mcu] c7 bc ad a7 ad b3 ab 9d a6 ab 98 6a 58 71 70 49 bc b8 af a9 ac af aa a1 a7 93 78 5b 4b 54 51 38 bf c1 be b6 b0 ac a4 9b 8a 61 46 40 37 33 33 2c bb c0 c1 bc b5 ac 9c 8d 53 2e 1e 25 24 23 2b 2f ab af b2 b3 b2 a9 94 7f 2d 1b 18 1d 1a 22 2f 30 ae ae ab a7 a4 99 83 6e 2e 25 25 22 1a 22 2e 2b a6 a5 9d 91 88 80 74 68 3f 2c 26 25 1d 20 2a 29 84 86 81 74 6c 6d 70 71 47 26 1a 23 20 1e 27 2d 76 74 71 6f 6f 71 73 75 4f 23 1f 21 22 29 22 28 76 74 72 70 70 71 73 74 50 24 20 21 23 29 22 28 76 75 73 71 70 71 72 73 51 25 21 23 24 2a 23 29 77 76 74 72 71 71 72 73 54 28 23 25 26 2c 25 2a 77 76 75 74 73 72 72 72 56 2a 26 27 27 2d 26 2c 77 77 76 75 74 72 71 71 59 2c 28 29 29 2f 27 2d 78 77 77 76 74 73 71 70 5b 2e 29 2a 2a 30 28 2e 78 78 77 77 75 73 71 70 5c 2f 2a 2b 2b 31 29 2e 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 02(3) 01(2) 11(4) 01(2) 00(2) -- total 21 bits
[  bloc] fffe fffd 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffea ffdf b 0 d f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffea ffdf f 0 0 0 0 0 b d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7f 7e 7d 7c 7d 80 82 84 7e 7d 7c 7c 7d 80 82 84 7d 7c 7b 7b 7d 80 83 85 7b 7a 7a 7a 7c 80 83 85 79 79 78 79 7c 7f 83 86 77 77 77 78 7b 7f 84 86 76 76 76 78 7b 7f 84 86 75 75 75 77 7b 7f 84 87 
* component mcu
[   mcu] 7f 7f 7e 7e 7d 7d 7c 7c 7d 7d 80 80 82 82 84 84 7f 7f 7e 7e 7d 7d 7c 7c 7d 7d 80 80 82 82 84 84 7e 7e 7d 7d 7c 7c 7c 7c 7d 7d 80 80 82 82 84 84 7e 7e 7d 7d 7c 7c 7c 7c 7d 7d 80 80 82 82 84 84 7d 7d 7c 7c 7b 7b 7b 7b 7d 7d 80 80 83 83 85 85 7d 7d 7c 7c 7b 7b 7b 7b 7d 7d 80 80 83 83 85 85 7b 7b 7a 7a 7a 7a 7a 7a 7c 7c 80 80 83 83 85 85 7b 7b 7a 7a 7a 7a 7a 7a 7c 7c 80 80 83 83 85 85 79 79 79 79 78 78 79 79 7c 7c 7f 7f 83 83 86 86 79 79 79 79 78 78 79 79 7c 7c 7f 7f 83 83 86 86 77 77 77 77 77 77 78 78 7b 7b 7f 7f 84 84 86 86 77 77 77 77 77 77 78 78 7b 7b 7f 7f 84 84 86 86 76 76 76 76 76 76 78 78 7b 7b 7f 7f 84 84 86 86 76 76 76 76 76 76 78 78 7b 7b 7f 7f 84 84 86 86 75 75 75 75 75 75 77 77 7b 7b 7f 7f 84 84 87 87 75 75 75 75 75 75 77 77 7b 7b 7f 7f 84 84 87 87 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 01(2) 01(2) 11(4) 00(2) -- total 16 bits
[  bloc] 3 1 ffff 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 21 b fff5 0 fff3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 21 b 0 0 0 0 0 0 fff5 fff3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 81 81 82 82 82 83 83 83 82 82 82 82 83 83 83 83 83 83 83 83 83 83 83 83 85 85 84 84 83 83 83 82 87 87 86 85 84 83 82 82 89 88 87 86 84 83 82 82 8a 8a 88 87 85 83 82 81 8b 8a 89 87 85 83 82 81 
* component mcu
[   mcu] 81 81 81 81 82 82 82 82 82 82 83 83 83 83 83 83 81 81 81 81 82 82 82 82 82 82 83 83 83 83 83 83 82 82 82 82 82 82 82 82 83 83 83 83 83 83 83 83 82 82 82 82 82 82 82 82 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 83 85 85 85 85 84 84 84 84 83 83 83 83 83 83 82 82 85 85 85 85 84 84 84 84 83 83 83 83 83 83 82 82 87 87 87 87 86 86 85 85 84 84 83 83 82 82 82 82 87 87 87 87 86 86 85 85 84 84 83 83 82 82 82 82 89 89 88 88 87 87 86 86 84 84 83 83 82 82 82 82 89 89 88 88 87 87 86 86 84 84 83 83 82 82 82 82 8a 8a 8a 8a 88 88 87 87 85 85 83 83 82 82 81 81 8a 8a 8a 8a 88 88 87 87 85 85 83 83 82 82 81 81 8b 8b 8a 8a 89 89 87 87 85 85 83 83 82 82 81 81 8b 8b 8a 8a 89 89 87 87 85 85 83 83 82 82 81 81 

**************************************************************
*** mcu 225
** component Y
* bloc 0
[ DC/AC] 06(4) / 06(7) 05(5) 03(3) 03(3) 05(5) 01(2) 04(4) 03(3) 02(2) 01(2) 02(2) 02(2) 01(2) 02(2) 01(2) 01(2) 11(4) 71(8) 00(4) -- total 118 bits
[  bloc] ffea ffd0 19 7 6 13 ffff fff6 6 3 1 2 fffd ffff fffd 1 1 0 1 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ff24 feb0 af 3f 2a 72 fff6 ffa6 30 1b b 16 ffe2 fff4 ffd3 19 10 0 e 0 0 0 0 0 0 0 ffdc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ff24 feb0 72 fff6 ffd3 19 0 0 af 2a ffa6 fff4 10 ffdc 0 0 3f 30 ffe2 0 0 0 0 0 1b 16 e 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 63 7c 89 8e 9d a6 aa b1 47 5f 6e 75 88 9b a6 ae 2c 3f 4d 56 6c 8d a6 af 27 2e 37 3c 51 81 aa b4 2f 2c 2d 2b 3b 76 ab b3 35 2a 29 22 2c 6c a7 a9 32 25 27 22 27 6a a4 9f 2e 21 28 26 29 6c a4 99 
* bloc 1
[ DC/AC] 07(5) / 03(3) 03(3) 02(2) 01(2) 01(2) 11(4) 02(2) 02(2) 02(2) 01(2) 12(5) 51(7) 51(7) 00(4) -- total 81 bits
[  bloc] 2f fffa 5 3 ffff ffff 0 1 fffe 2 2 ffff 0 2 0 0 0 0 0 ffff 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1d6 ffd6 23 1b fff9 fffa 0 9 fff0 12 16 fff5 0 18 0 0 0 0 0 fff2 0 0 0 0 0 ffe7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1d6 ffd6 fffa 0 0 0 0 0 23 fff9 9 18 0 0 0 0 1b fff0 0 0 ffe7 0 0 0 12 fff5 0 0 0 0 0 0 16 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] bb bf bf bf cc de df d4 ba b9 b7 b8 c0 c9 c8 c1 b9 b3 b1 b6 ba b9 b7 b7 b8 b0 b1 bc bf b9 b9 c0 b4 af b3 be c0 b9 bb c5 ae b0 b5 bb b9 b5 b7 bd a7 b2 ba b8 b5 b6 ba bb a4 b5 bf ba b7 be c3 c0 
* bloc 2
[ DC/AC] 07(5) / 06(7) 02(2) 11(4) 06(7) 02(2) 01(2) 11(4) 31(6) 02(2) 02(2) 00(4) -- total 78 bits
[  bloc] ffdb ffcc fffe 0 1 20 fffd 1 0 1 0 0 0 ffff fffd 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fe8e fe94 fff2 0 7 c0 ffe2 9 0 9 0 0 0 fff4 ffd3 4b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fe8e fe94 c0 ffe2 ffd3 4b 0 0 fff2 7 9 fff4 0 0 0 0 0 0 0 0 0 0 0 0 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 2f 25 30 2d 26 61 a4 a9 2e 23 2f 2c 26 60 a3 a8 2d 22 2d 2b 26 61 a2 a6 2e 22 2e 2d 29 64 a4 a7 30 24 2f 30 2e 69 a7 a8 32 24 30 31 31 6c a9 a9 31 23 2e 31 31 6d a9 a8 2f 21 2d 2f 30 6c a8 a6 
* bloc 3
[ DC/AC] 07(5) / 03(3) 01(2) 01(2) 11(4) 00(4) -- total 33 bits
[  bloc] 30 fff9 ffff ffff 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1e0 ffcf fff9 fff7 0 fffa 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1e0 ffcf fffa 0 0 0 0 0 fff9 0 0 0 0 0 0 0 fff7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] b0 b2 b5 b9 bc bf c0 c1 b1 b3 b6 ba bd c0 c1 c2 b2 b4 b8 bb bf c1 c3 c3 b4 b6 b9 bd c0 c2 c4 c5 b4 b6 b9 bd c0 c3 c5 c5 b4 b6 b9 bd c0 c3 c4 c5 b3 b5 b8 bc bf c2 c3 c4 b2 b4 b7 bb be c1 c3 c3 
* component mcu
[   mcu] 63 7c 89 8e 9d a6 aa b1 bb bf bf bf cc de df d4 47 5f 6e 75 88 9b a6 ae ba b9 b7 b8 c0 c9 c8 c1 2c 3f 4d 56 6c 8d a6 af b9 b3 b1 b6 ba b9 b7 b7 27 2e 37 3c 51 81 aa b4 b8 b0 b1 bc bf b9 b9 c0 2f 2c 2d 2b 3b 76 ab b3 b4 af b3 be c0 b9 bb c5 35 2a 29 22 2c 6c a7 a9 ae b0 b5 bb b9 b5 b7 bd 32 25 27 22 27 6a a4 9f a7 b2 ba b8 b5 b6 ba bb 2e 21 28 26 29 6c a4 99 a4 b5 bf ba b7 be c3 c0 2f 25 30 2d 26 61 a4 a9 b0 b2 b5 b9 bc bf c0 c1 2e 23 2f 2c 26 60 a3 a8 b1 b3 b6 ba bd c0 c1 c2 2d 22 2d 2b 26 61 a2 a6 b2 b4 b8 bb bf c1 c3 c3 2e 22 2e 2d 29 64 a4 a7 b4 b6 b9 bd c0 c2 c4 c5 30 24 2f 30 2e 69 a7 a8 b4 b6 b9 bd c0 c3 c5 c5 32 24 30 31 31 6c a9 a9 b4 b6 b9 bd c0 c3 c4 c5 31 23 2e 31 31 6d a9 a8 b3 b5 b8 bc bf c2 c3 c4 2f 21 2d 2f 30 6c a8 a6 b2 b4 b7 bb be c1 c3 c3 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 02(3) 31(5) 00(2) -- total 15 bits
[  bloc] fffe 2 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffea 16 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffea 16 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 84 82 7e 7c 7a 7a 7b 7c 84 82 7e 7c 7a 7a 7b 7c 84 82 7e 7c 7a 7a 7b 7c 84 82 7e 7c 7a 7a 7b 7c 84 82 7e 7c 7a 7a 7b 7c 84 82 7e 7c 7a 7a 7b 7c 84 82 7e 7c 7a 7a 7b 7c 84 82 7e 7c 7a 7a 7b 7c 
* component mcu
[   mcu] 84 84 82 82 7e 7e 7c 7c 7a 7a 7a 7a 7b 7b 7c 7c 84 84 82 82 7e 7e 7c 7c 7a 7a 7a 7a 7b 7b 7c 7c 84 84 82 82 7e 7e 7c 7c 7a 7a 7a 7a 7b 7b 7c 7c 84 84 82 82 7e 7e 7c 7c 7a 7a 7a 7a 7b 7b 7c 7c 84 84 82 82 7e 7e 7c 7c 7a 7a 7a 7a 7b 7b 7c 7c 84 84 82 82 7e 7e 7c 7c 7a 7a 7a 7a 7b 7b 7c 7c 84 84 82 82 7e 7e 7c 7c 7a 7a 7a 7a 7b 7b 7c 7c 84 84 82 82 7e 7e 7c 7c 7a 7a 7a 7a 7b 7b 7c 7c 84 84 82 82 7e 7e 7c 7c 7a 7a 7a 7a 7b 7b 7c 7c 84 84 82 82 7e 7e 7c 7c 7a 7a 7a 7a 7b 7b 7c 7c 84 84 82 82 7e 7e 7c 7c 7a 7a 7a 7a 7b 7b 7c 7c 84 84 82 82 7e 7e 7c 7c 7a 7a 7a 7a 7b 7b 7c 7c 84 84 82 82 7e 7e 7c 7c 7a 7a 7a 7a 7b 7b 7c 7c 84 84 82 82 7e 7e 7c 7c 7a 7a 7a 7a 7b 7b 7c 7c 84 84 82 82 7e 7e 7c 7c 7a 7a 7a 7a 7b 7b 7c 7c 84 84 82 82 7e 7e 7c 7c 7a 7a 7a 7a 7b 7b 7c 7c 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 41(6) 00(2) -- total 12 bits
[  bloc] 2 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 16 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 16 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 82 84 85 85 84 82 80 80 82 84 85 85 84 82 80 80 82 84 85 85 84 82 80 80 82 84 85 85 84 82 80 80 82 84 85 85 84 82 80 80 82 84 85 85 84 82 80 80 82 84 85 85 84 82 80 80 82 84 85 85 84 82 80 
* component mcu
[   mcu] 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 

**************************************************************
*** mcu 226
** component Y
* bloc 0
[ DC/AC] 05(3) / 03(3) 04(4) 02(2) 03(3) 02(2) 11(4) 01(2) 01(2) 01(2) 12(5) 01(2) 01(2) 31(6) 01(2) 41(6) 00(4) -- total 84 bits
[  bloc] 42 fffa 8 fffe 6 fffe 0 ffff ffff 1 1 0 2 ffff ffff 0 0 0 ffff 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 294 ffd6 38 ffee 2a fff4 0 fff7 fff8 9 b 0 14 fff4 fff1 0 0 0 fff2 e 0 0 0 0 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 294 ffd6 fff4 0 fff1 0 0 0 38 2a fff7 fff4 0 0 0 0 ffee fff8 14 0 0 0 0 0 9 0 fff2 12 0 0 0 0 b e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] dc e0 e0 dd dc de da d4 d0 d8 dc d9 d6 d8 da d9 ca d6 dd d9 d3 d5 d9 db ce d7 de dc d9 d9 d8 d5 ca d0 d5 d9 de e1 d9 cf bd c0 c4 cc d9 e1 dc d0 b7 b9 bb c0 cb d8 db d7 ba bd bc ba c0 ce d9 dd 
* bloc 1
[ DC/AC] 03(3) / 11(4) 00(4) -- total 15 bits
[  bloc] 46 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2bc 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2bc 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d9 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 
* bloc 2
[ DC/AC] 05(3) / 02(2) 03(3) 01(2) 22(8) 01(2) 03(3) 01(2) 01(2) 01(2) 01(2) 01(2) 01(2) 31(6) 01(2) 00(4) -- total 72 bits
[  bloc] 33 2 fffb ffff 0 0 2 ffff fffc 1 1 ffff 1 ffff ffff 0 0 0 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1fe e ffdd fff7 0 0 14 fff7 ffe0 9 b fff5 a fff4 fff1 0 0 0 e fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1fe e 0 14 fff1 0 0 0 ffdd 0 fff7 fff4 0 0 0 0 fff7 ffe0 a 0 0 0 0 0 9 fff5 e 0 0 0 0 0 b fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] b3 b6 b6 b4 b8 c2 c6 c5 b8 bb bb b8 b8 ba b8 b2 bf c2 c2 be bc ba b1 a7 c5 c7 c6 c3 c3 c2 ba af cc cb c6 c2 c4 c7 c3 ba cf cb c2 bd c1 c7 c4 bc cb c6 bf bb c1 c9 c6 be c4 c1 bc bc c6 cf cc c4 
* bloc 3
[ DC/AC] 04(3) / 04(4) 03(3) 02(2) 03(3) 03(3) 01(2) 01(2) 02(2) 32(9) 02(2) 21(5) 01(2) 00(4) -- total 75 bits
[  bloc] 3e fff7 5 2 5 fffb ffff ffff 3 0 0 0 3 fffe 0 0 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 26c ffc1 23 12 23 ffe2 fff6 fff7 18 0 0 0 1e ffe8 0 0 fff0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 26c ffc1 ffe2 fff6 0 0 0 0 23 23 fff7 ffe8 fff0 0 0 0 12 18 1e f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d3 dc df d7 d1 d4 d6 d4 c8 d4 dc d8 d3 d4 d5 d3 b8 c8 d7 d9 d5 d3 d4 d3 ab bc cf d8 d6 d3 d3 d4 aa b6 c7 d3 d6 d4 d3 d4 b2 b5 c0 cd d4 d4 d4 d6 bf b9 ba c7 d2 d5 d5 d7 c9 bc b7 c3 d1 d5 d6 d8 
* component mcu
[   mcu] dc e0 e0 dd dc de da d4 d9 d9 d9 d9 d9 d9 d9 d9 d0 d8 dc d9 d6 d8 da d9 d9 d9 d9 d9 d9 d9 d9 d9 ca d6 dd d9 d3 d5 d9 db d8 d8 d8 d8 d8 d8 d8 d8 ce d7 de dc d9 d9 d8 d5 d8 d8 d8 d8 d8 d8 d8 d8 ca d0 d5 d9 de e1 d9 cf d7 d7 d7 d7 d7 d7 d7 d7 bd c0 c4 cc d9 e1 dc d0 d7 d7 d7 d7 d7 d7 d7 d7 b7 b9 bb c0 cb d8 db d7 d6 d6 d6 d6 d6 d6 d6 d6 ba bd bc ba c0 ce d9 dd d6 d6 d6 d6 d6 d6 d6 d6 b3 b6 b6 b4 b8 c2 c6 c5 d3 dc df d7 d1 d4 d6 d4 b8 bb bb b8 b8 ba b8 b2 c8 d4 dc d8 d3 d4 d5 d3 bf c2 c2 be bc ba b1 a7 b8 c8 d7 d9 d5 d3 d4 d3 c5 c7 c6 c3 c3 c2 ba af ab bc cf d8 d6 d3 d3 d4 cc cb c6 c2 c4 c7 c3 ba aa b6 c7 d3 d6 d4 d3 d4 cf cb c2 bd c1 c7 c4 bc b2 b5 c0 cd d4 d4 d4 d6 cb c6 bf bb c1 c9 c6 be bf b9 ba c7 d2 d5 d5 d7 c4 c1 bc bc c6 cf cc c4 c9 bc b7 c3 d1 d5 d6 d8 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 01(2) 01(2) 11(4) 00(2) -- total 16 bits
[  bloc] ffff ffff 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fff5 fff5 b 0 d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fff5 fff5 0 0 0 0 0 0 b d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 82 82 81 81 80 80 7f 7f 81 81 81 80 80 80 80 7f 80 80 80 80 80 80 80 80 7e 7e 7e 7f 7f 80 80 80 7c 7c 7d 7e 7f 80 80 81 7a 7a 7b 7d 7e 80 81 81 78 79 7a 7c 7e 80 81 82 78 78 7a 7c 7e 80 81 82 
* component mcu
[   mcu] 82 82 82 82 81 81 81 81 80 80 80 80 7f 7f 7f 7f 82 82 82 82 81 81 81 81 80 80 80 80 7f 7f 7f 7f 81 81 81 81 81 81 80 80 80 80 80 80 80 80 7f 7f 81 81 81 81 81 81 80 80 80 80 80 80 80 80 7f 7f 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 7e 7e 7e 7e 7e 7e 7f 7f 7f 7f 80 80 80 80 80 80 7e 7e 7e 7e 7e 7e 7f 7f 7f 7f 80 80 80 80 80 80 7c 7c 7c 7c 7d 7d 7e 7e 7f 7f 80 80 80 80 81 81 7c 7c 7c 7c 7d 7d 7e 7e 7f 7f 80 80 80 80 81 81 7a 7a 7a 7a 7b 7b 7d 7d 7e 7e 80 80 81 81 81 81 7a 7a 7a 7a 7b 7b 7d 7d 7e 7e 80 80 81 81 81 81 78 78 79 79 7a 7a 7c 7c 7e 7e 80 80 81 81 82 82 78 78 79 79 7a 7a 7c 7c 7e 7e 80 80 81 81 82 82 78 78 78 78 7a 7a 7c 7c 7e 7e 80 80 81 81 82 82 78 78 78 78 7a 7a 7c 7c 7e 7e 80 80 81 81 82 82 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 01(2) 01(2) 00(2) -- total 12 bits
[  bloc] 0 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 b fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 b 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 7f 7e 7e 7d 7c 7c 80 80 7f 7f 7e 7d 7d 7c 81 81 80 7f 7f 7e 7d 7d 82 81 81 80 7f 7f 7e 7e 82 82 81 81 80 7f 7f 7e 83 83 82 81 81 80 7f 7f 84 83 83 82 81 81 80 80 84 84 83 82 82 81 80 80 
* component mcu
[   mcu] 80 80 80 80 7f 7f 7e 7e 7e 7e 7d 7d 7c 7c 7c 7c 80 80 80 80 7f 7f 7e 7e 7e 7e 7d 7d 7c 7c 7c 7c 80 80 80 80 7f 7f 7f 7f 7e 7e 7d 7d 7d 7d 7c 7c 80 80 80 80 7f 7f 7f 7f 7e 7e 7d 7d 7d 7d 7c 7c 81 81 81 81 80 80 7f 7f 7f 7f 7e 7e 7d 7d 7d 7d 81 81 81 81 80 80 7f 7f 7f 7f 7e 7e 7d 7d 7d 7d 82 82 81 81 81 81 80 80 7f 7f 7f 7f 7e 7e 7e 7e 82 82 81 81 81 81 80 80 7f 7f 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 81 81 80 80 7f 7f 7f 7f 7e 7e 82 82 82 82 81 81 81 81 80 80 7f 7f 7f 7f 7e 7e 83 83 83 83 82 82 81 81 81 81 80 80 7f 7f 7f 7f 83 83 83 83 82 82 81 81 81 81 80 80 7f 7f 7f 7f 84 84 83 83 83 83 82 82 81 81 81 81 80 80 80 80 84 84 83 83 83 83 82 82 81 81 81 81 80 80 80 80 84 84 84 84 83 83 82 82 82 82 81 81 80 80 80 80 84 84 84 84 83 83 82 82 82 82 81 81 80 80 80 80 

**************************************************************
*** mcu 227
** component Y
* bloc 0
[ DC/AC] 03(3) / 11(4) 00(4) -- total 15 bits
[  bloc] 44 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2a8 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2a8 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d6 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 
* bloc 1
[ DC/AC] 01(3) / 11(4) 00(4) -- total 13 bits
[  bloc] 43 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 29e 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 29e 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d5 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 
* bloc 2
[ DC/AC] 01(3) / 00(4) -- total 8 bits
[  bloc] 42 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 294 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 294 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 
* bloc 3
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 42 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 294 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 294 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 
* component mcu
[   mcu] d6 d6 d6 d6 d6 d6 d6 d6 d5 d5 d5 d5 d5 d5 d5 d5 d6 d6 d6 d6 d6 d6 d6 d6 d5 d5 d5 d5 d5 d5 d5 d5 d6 d6 d6 d6 d6 d6 d6 d6 d4 d4 d4 d4 d4 d4 d4 d4 d5 d5 d5 d5 d5 d5 d5 d5 d4 d4 d4 d4 d4 d4 d4 d4 d5 d5 d5 d5 d5 d5 d5 d5 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d4 d3 d3 d3 d3 d3 d3 d3 d3 d4 d4 d4 d4 d4 d4 d4 d4 d3 d3 d3 d3 d3 d3 d3 d3 d4 d4 d4 d4 d4 d4 d4 d4 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 d3 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 00(2) -- total 5 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 228
** component Y
* bloc 0
[ DC/AC] 05(3) / 00(4) -- total 12 bits
[  bloc] 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1ea 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1ea 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd 
* bloc 1
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 33 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1fe fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1fe fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 
* bloc 2
[ DC/AC] 02(3) / 00(4) -- total 9 bits
[  bloc] 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1ea 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1ea 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd bd 
* bloc 3
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 33 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1fe fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1fe fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 
* component mcu
[   mcu] bd bd bd bd bd bd bd bd bf bf bf c0 c0 c0 c1 c1 bd bd bd bd bd bd bd bd bf bf bf c0 c0 c0 c1 c1 bd bd bd bd bd bd bd bd bf bf bf c0 c0 c0 c1 c1 bd bd bd bd bd bd bd bd bf bf bf c0 c0 c0 c1 c1 bd bd bd bd bd bd bd bd bf bf bf c0 c0 c0 c1 c1 bd bd bd bd bd bd bd bd bf bf bf c0 c0 c0 c1 c1 bd bd bd bd bd bd bd bd bf bf bf c0 c0 c0 c1 c1 bd bd bd bd bd bd bd bd bf bf bf c0 c0 c0 c1 c1 bd bd bd bd bd bd bd bd bf bf bf c0 c0 c0 c1 c1 bd bd bd bd bd bd bd bd bf bf bf c0 c0 c0 c1 c1 bd bd bd bd bd bd bd bd bf bf bf c0 c0 c0 c1 c1 bd bd bd bd bd bd bd bd bf bf bf c0 c0 c0 c1 c1 bd bd bd bd bd bd bd bd bf bf bf c0 c0 c0 c1 c1 bd bd bd bd bd bd bd bd bf bf bf c0 c0 c0 c1 c1 bd bd bd bd bd bd bd bd bf bf bf c0 c0 c0 c1 c1 bd bd bd bd bd bd bd bd bf bf bf c0 c0 c0 c1 c1 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 229
** component Y
* bloc 0
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 36 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 21c fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 21c fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c2 c2 c3 c3 c4 c4 c5 c5 c2 c2 c3 c3 c4 c4 c5 c5 c2 c2 c3 c3 c4 c4 c5 c5 c2 c2 c3 c3 c4 c4 c5 c5 c2 c2 c3 c3 c4 c4 c5 c5 c2 c2 c3 c3 c4 c4 c5 c5 c2 c2 c3 c3 c4 c4 c5 c5 c2 c2 c3 c3 c4 c4 c5 c5 
* bloc 1
[ DC/AC] 01(3) / 01(2) 00(4) -- total 11 bits
[  bloc] 37 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 226 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 226 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 
* bloc 2
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 35 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 212 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 212 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 
* bloc 3
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 37 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 226 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 226 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 
* component mcu
[   mcu] c2 c2 c3 c3 c4 c4 c5 c5 c4 c4 c4 c5 c5 c5 c6 c6 c2 c2 c3 c3 c4 c4 c5 c5 c4 c4 c4 c5 c5 c5 c6 c6 c2 c2 c3 c3 c4 c4 c5 c5 c4 c4 c4 c5 c5 c5 c6 c6 c2 c2 c3 c3 c4 c4 c5 c5 c4 c4 c4 c5 c5 c5 c6 c6 c2 c2 c3 c3 c4 c4 c5 c5 c4 c4 c4 c5 c5 c5 c6 c6 c2 c2 c3 c3 c4 c4 c5 c5 c4 c4 c4 c5 c5 c5 c6 c6 c2 c2 c3 c3 c4 c4 c5 c5 c4 c4 c4 c5 c5 c5 c6 c6 c2 c2 c3 c3 c4 c4 c5 c5 c4 c4 c4 c5 c5 c5 c6 c6 c1 c1 c2 c2 c3 c3 c3 c3 c4 c4 c4 c5 c5 c5 c6 c6 c1 c1 c2 c2 c3 c3 c3 c3 c4 c4 c4 c5 c5 c5 c6 c6 c1 c1 c2 c2 c3 c3 c3 c3 c4 c4 c4 c5 c5 c5 c6 c6 c1 c1 c2 c2 c3 c3 c3 c3 c4 c4 c4 c5 c5 c5 c6 c6 c1 c1 c2 c2 c3 c3 c3 c3 c4 c4 c4 c5 c5 c5 c6 c6 c1 c1 c2 c2 c3 c3 c3 c3 c4 c4 c4 c5 c5 c5 c6 c6 c1 c1 c2 c2 c3 c3 c3 c3 c4 c4 c4 c5 c5 c5 c6 c6 c1 c1 c2 c2 c3 c3 c3 c3 c4 c4 c4 c5 c5 c5 c6 c6 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 230
** component Y
* bloc 0
[ DC/AC] 03(3) / 01(2) 01(2) 00(4) -- total 16 bits
[  bloc] 3b ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 24e fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 24e fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ca ca ca cb cb cc cc cc ca ca ca cb cb cb cc cc c9 c9 ca ca cb cb cb cc c9 c9 c9 ca ca cb cb cb c8 c8 c9 c9 ca ca cb cb c8 c8 c8 c9 c9 ca ca ca c8 c8 c8 c8 c9 c9 ca ca c7 c8 c8 c8 c9 c9 ca ca 
* bloc 1
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 3d ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 262 fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 262 fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cc cc cd cd ce ce cf cf cc cc cd cd ce ce ce cf cc cc cc cd cd ce ce ce cb cb cc cc cd cd ce ce cb cb cb cc cc cd cd cd ca cb cb cb cc cc cd cd ca ca cb cb cb cc cc cc ca ca ca cb cb cc cc cc 
* bloc 2
[ DC/AC] 03(3) / 01(2) 01(2) 00(4) -- total 16 bits
[  bloc] 39 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 23a fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 23a fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c7 c7 c8 c8 c9 c9 ca ca c7 c7 c8 c8 c9 c9 c9 ca c7 c7 c7 c8 c8 c9 c9 c9 c6 c6 c7 c7 c8 c8 c9 c9 c6 c6 c6 c7 c7 c8 c8 c8 c5 c6 c6 c6 c7 c7 c8 c8 c5 c5 c6 c6 c6 c7 c7 c7 c5 c5 c5 c6 c6 c7 c7 c7 
* bloc 3
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 3b ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 24e fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 24e fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ca ca ca cb cb cc cc cc ca ca ca cb cb cb cc cc c9 c9 ca ca cb cb cb cc c9 c9 c9 ca ca cb cb cb c8 c8 c9 c9 ca ca cb cb c8 c8 c8 c9 c9 ca ca ca c8 c8 c8 c8 c9 c9 ca ca c7 c8 c8 c8 c9 c9 ca ca 
* component mcu
[   mcu] ca ca ca cb cb cc cc cc cc cc cd cd ce ce cf cf ca ca ca cb cb cb cc cc cc cc cd cd ce ce ce cf c9 c9 ca ca cb cb cb cc cc cc cc cd cd ce ce ce c9 c9 c9 ca ca cb cb cb cb cb cc cc cd cd ce ce c8 c8 c9 c9 ca ca cb cb cb cb cb cc cc cd cd cd c8 c8 c8 c9 c9 ca ca ca ca cb cb cb cc cc cd cd c8 c8 c8 c8 c9 c9 ca ca ca ca cb cb cb cc cc cc c7 c8 c8 c8 c9 c9 ca ca ca ca ca cb cb cc cc cc c7 c7 c8 c8 c9 c9 ca ca ca ca ca cb cb cc cc cc c7 c7 c8 c8 c9 c9 c9 ca ca ca ca cb cb cb cc cc c7 c7 c7 c8 c8 c9 c9 c9 c9 c9 ca ca cb cb cb cc c6 c6 c7 c7 c8 c8 c9 c9 c9 c9 c9 ca ca cb cb cb c6 c6 c6 c7 c7 c8 c8 c8 c8 c8 c9 c9 ca ca cb cb c5 c6 c6 c6 c7 c7 c8 c8 c8 c8 c8 c9 c9 ca ca ca c5 c5 c6 c6 c6 c7 c7 c7 c8 c8 c8 c8 c9 c9 ca ca c5 c5 c5 c6 c6 c7 c7 c7 c7 c8 c8 c8 c9 c9 ca ca 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 231
** component Y
* bloc 0
[ DC/AC] 03(3) / 01(2) 01(2) 00(4) -- total 16 bits
[  bloc] 40 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 280 fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 280 fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d0 d0 d1 d1 d1 d2 d2 d2 d0 d0 d0 d1 d1 d2 d2 d2 cf d0 d0 d0 d1 d1 d2 d2 cf cf d0 d0 d1 d1 d1 d1 cf cf cf d0 d0 d0 d1 d1 ce ce cf cf d0 d0 d0 d1 ce ce ce cf cf d0 d0 d0 ce ce ce cf cf cf d0 d0 
* bloc 1
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 42 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 294 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 294 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d1 d1 d2 d2 d3 d3 d4 d4 d1 d1 d2 d2 d3 d3 d4 d4 d1 d1 d2 d2 d3 d3 d4 d4 d1 d1 d2 d2 d3 d3 d4 d4 d1 d1 d2 d2 d3 d3 d4 d4 d1 d1 d2 d2 d3 d3 d4 d4 d1 d1 d2 d2 d3 d3 d4 d4 d1 d1 d2 d2 d3 d3 d4 d4 
* bloc 2
[ DC/AC] 03(3) / 01(2) 01(2) 00(4) -- total 16 bits
[  bloc] 3e ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 26c fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 26c fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ce ce ce ce cf cf d0 d0 cd ce ce ce cf cf d0 d0 cd cd ce ce ce cf cf cf cd cd cd ce ce ce cf cf cc cc cd cd ce ce ce ce cc cc cc cd cd ce ce ce cb cb cc cc cd cd ce ce cb cb cc cc cd cd cd ce 
* bloc 3
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 40 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 280 fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 280 fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d0 d0 d1 d1 d1 d2 d2 d2 d0 d0 d0 d1 d1 d2 d2 d2 cf d0 d0 d0 d1 d1 d2 d2 cf cf d0 d0 d1 d1 d1 d1 cf cf cf d0 d0 d0 d1 d1 ce ce cf cf d0 d0 d0 d1 ce ce ce cf cf d0 d0 d0 ce ce ce cf cf cf d0 d0 
* component mcu
[   mcu] d0 d0 d1 d1 d1 d2 d2 d2 d1 d1 d2 d2 d3 d3 d4 d4 d0 d0 d0 d1 d1 d2 d2 d2 d1 d1 d2 d2 d3 d3 d4 d4 cf d0 d0 d0 d1 d1 d2 d2 d1 d1 d2 d2 d3 d3 d4 d4 cf cf d0 d0 d1 d1 d1 d1 d1 d1 d2 d2 d3 d3 d4 d4 cf cf cf d0 d0 d0 d1 d1 d1 d1 d2 d2 d3 d3 d4 d4 ce ce cf cf d0 d0 d0 d1 d1 d1 d2 d2 d3 d3 d4 d4 ce ce ce cf cf d0 d0 d0 d1 d1 d2 d2 d3 d3 d4 d4 ce ce ce cf cf cf d0 d0 d1 d1 d2 d2 d3 d3 d4 d4 ce ce ce ce cf cf d0 d0 d0 d0 d1 d1 d1 d2 d2 d2 cd ce ce ce cf cf d0 d0 d0 d0 d0 d1 d1 d2 d2 d2 cd cd ce ce ce cf cf cf cf d0 d0 d0 d1 d1 d2 d2 cd cd cd ce ce ce cf cf cf cf d0 d0 d1 d1 d1 d1 cc cc cd cd ce ce ce ce cf cf cf d0 d0 d0 d1 d1 cc cc cc cd cd ce ce ce ce ce cf cf d0 d0 d0 d1 cb cb cc cc cd cd ce ce ce ce ce cf cf d0 d0 d0 cb cb cc cc cd cd cd ce ce ce ce cf cf cf d0 d0 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 232
** component Y
* bloc 0
[ DC/AC] 03(3) / 01(2) 00(4) -- total 13 bits
[  bloc] 44 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2a8 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2a8 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d4 d4 d4 d5 d5 d6 d6 d6 d4 d4 d4 d5 d5 d6 d6 d6 d4 d4 d4 d5 d5 d6 d6 d6 d4 d4 d4 d5 d5 d6 d6 d6 d4 d4 d4 d5 d5 d6 d6 d6 d4 d4 d4 d5 d5 d6 d6 d6 d4 d4 d4 d5 d5 d6 d6 d6 d4 d4 d4 d5 d5 d6 d6 d6 
* bloc 1
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 46 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2bc fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2bc fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d8 d8 d8 d8 d9 d9 da da d7 d8 d8 d8 d9 d9 da da d7 d7 d8 d8 d8 d9 d9 d9 d7 d7 d7 d8 d8 d8 d9 d9 d6 d6 d7 d7 d8 d8 d8 d8 d6 d6 d6 d7 d7 d8 d8 d8 d5 d5 d6 d6 d7 d7 d8 d8 d5 d5 d6 d6 d7 d7 d7 d8 
* bloc 2
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 43 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 29e fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 29e fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d4 d4 d4 d5 d5 d6 d6 d6 d4 d4 d4 d5 d5 d5 d6 d6 d3 d3 d4 d4 d5 d5 d5 d6 d3 d3 d3 d4 d4 d5 d5 d5 d2 d2 d3 d3 d4 d4 d5 d5 d2 d2 d2 d3 d3 d4 d4 d4 d2 d2 d2 d2 d3 d3 d4 d4 d1 d2 d2 d2 d3 d3 d4 d4 
* bloc 3
[ DC/AC] 01(3) / 01(2) 01(2) 00(4) -- total 14 bits
[  bloc] 44 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2a8 fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2a8 fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d5 d5 d6 d6 d6 d7 d7 d7 d5 d5 d5 d6 d6 d7 d7 d7 d4 d5 d5 d5 d6 d6 d7 d7 d4 d4 d5 d5 d6 d6 d6 d6 d4 d4 d4 d5 d5 d5 d6 d6 d3 d3 d4 d4 d5 d5 d5 d6 d3 d3 d3 d4 d4 d5 d5 d5 d3 d3 d3 d4 d4 d4 d5 d5 
* component mcu
[   mcu] d4 d4 d4 d5 d5 d6 d6 d6 d8 d8 d8 d8 d9 d9 da da d4 d4 d4 d5 d5 d6 d6 d6 d7 d8 d8 d8 d9 d9 da da d4 d4 d4 d5 d5 d6 d6 d6 d7 d7 d8 d8 d8 d9 d9 d9 d4 d4 d4 d5 d5 d6 d6 d6 d7 d7 d7 d8 d8 d8 d9 d9 d4 d4 d4 d5 d5 d6 d6 d6 d6 d6 d7 d7 d8 d8 d8 d8 d4 d4 d4 d5 d5 d6 d6 d6 d6 d6 d6 d7 d7 d8 d8 d8 d4 d4 d4 d5 d5 d6 d6 d6 d5 d5 d6 d6 d7 d7 d8 d8 d4 d4 d4 d5 d5 d6 d6 d6 d5 d5 d6 d6 d7 d7 d7 d8 d4 d4 d4 d5 d5 d6 d6 d6 d5 d5 d6 d6 d6 d7 d7 d7 d4 d4 d4 d5 d5 d5 d6 d6 d5 d5 d5 d6 d6 d7 d7 d7 d3 d3 d4 d4 d5 d5 d5 d6 d4 d5 d5 d5 d6 d6 d7 d7 d3 d3 d3 d4 d4 d5 d5 d5 d4 d4 d5 d5 d6 d6 d6 d6 d2 d2 d3 d3 d4 d4 d5 d5 d4 d4 d4 d5 d5 d5 d6 d6 d2 d2 d2 d3 d3 d4 d4 d4 d3 d3 d4 d4 d5 d5 d5 d6 d2 d2 d2 d2 d3 d3 d4 d4 d3 d3 d3 d4 d4 d5 d5 d5 d1 d2 d2 d2 d3 d3 d4 d4 d3 d3 d3 d4 d4 d4 d5 d5 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 233
** component Y
* bloc 0
[ DC/AC] 03(3) / 01(2) 01(2) 00(4) -- total 16 bits
[  bloc] 49 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2da fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2da fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] db db dc dc dd dd de de db db dc dc dd dd dd de db db db dc dc dd dd dd da da db db dc dc dd dd da da da db db dc dc dc d9 da da da db db dc dc d9 d9 da da da db db db d9 d9 d9 da da db db db 
* bloc 1
[ DC/AC] 01(3) / 01(2) 01(2) 00(4) -- total 14 bits
[  bloc] 4a ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2e4 fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2e4 fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] dd dd dd dd de de df df dc dd dd dd de de df df dc dc dd dd dd de de de dc dc dc dd dd dd de de db db dc dc dd dd dd dd db db db dc dc dd dd dd da da db db dc dc dd dd da da db db dc dc dc dd 
* bloc 2
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 47 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2c6 fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2c6 fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d9 d9 d9 da da db db db d9 d9 d9 da da da db db d8 d8 d9 d9 da da da db d8 d8 d8 d9 d9 da da da d7 d7 d8 d8 d9 d9 da da d7 d7 d7 d8 d8 d9 d9 d9 d7 d7 d7 d7 d8 d8 d9 d9 d6 d7 d7 d7 d8 d8 d9 d9 
* bloc 3
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 49 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2da fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2da fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] db db dc dc dd dd de de db db dc dc dd dd dd de db db db dc dc dd dd dd da da db db dc dc dd dd da da da db db dc dc dc d9 da da da db db dc dc d9 d9 da da da db db db d9 d9 d9 da da db db db 
* component mcu
[   mcu] db db dc dc dd dd de de dd dd dd dd de de df df db db dc dc dd dd dd de dc dd dd dd de de df df db db db dc dc dd dd dd dc dc dd dd dd de de de da da db db dc dc dd dd dc dc dc dd dd dd de de da da da db db dc dc dc db db dc dc dd dd dd dd d9 da da da db db dc dc db db db dc dc dd dd dd d9 d9 da da da db db db da da db db dc dc dd dd d9 d9 d9 da da db db db da da db db dc dc dc dd d9 d9 d9 da da db db db db db dc dc dd dd de de d9 d9 d9 da da da db db db db dc dc dd dd dd de d8 d8 d9 d9 da da da db db db db dc dc dd dd dd d8 d8 d8 d9 d9 da da da da da db db dc dc dd dd d7 d7 d8 d8 d9 d9 da da da da da db db dc dc dc d7 d7 d7 d8 d8 d9 d9 d9 d9 da da da db db dc dc d7 d7 d7 d7 d8 d8 d9 d9 d9 d9 da da da db db db d6 d7 d7 d7 d8 d8 d9 d9 d9 d9 d9 da da db db db 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 234
** component Y
* bloc 0
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 4c ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2f8 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2f8 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] de de de df df e0 e0 e0 de de de df df e0 e0 e0 de de de df df e0 e0 e0 de de de df df e0 e0 e0 de de de df df e0 e0 e0 de de de df df e0 e0 e0 de de de df df e0 e0 e0 de de de df df e0 e0 e0 
* bloc 1
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 4e ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 30c fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 30c fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e0 e0 e1 e1 e2 e2 e3 e3 e0 e0 e1 e1 e2 e2 e3 e3 e0 e0 e1 e1 e2 e2 e3 e3 e0 e0 e1 e1 e2 e2 e3 e3 e0 e0 e1 e1 e2 e2 e3 e3 e0 e0 e1 e1 e2 e2 e3 e3 e0 e0 e1 e1 e2 e2 e3 e3 e0 e0 e1 e1 e2 e2 e3 e3 
* bloc 2
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 4b ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2ee fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2ee fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] de de de df df e0 e0 e0 de de de df df df e0 e0 dd dd de de df df df e0 dd dd dd de de df df df dc dc dd dd de de df df dc dc dc dd dd de de de dc dc dc dc dd dd de de db dc dc dc dd dd de de 
* bloc 3
[ DC/AC] 01(3) / 01(2) 01(2) 00(4) -- total 14 bits
[  bloc] 4c ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2f8 fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2f8 fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] df df e0 e0 e0 e1 e1 e1 df df df e0 e0 e1 e1 e1 de df df df e0 e0 e1 e1 de de df df e0 e0 e0 e0 de de de df df df e0 e0 dd dd de de df df df e0 dd dd dd de de df df df dd dd dd de de de df df 
* component mcu
[   mcu] de de de df df e0 e0 e0 e0 e0 e1 e1 e2 e2 e3 e3 de de de df df e0 e0 e0 e0 e0 e1 e1 e2 e2 e3 e3 de de de df df e0 e0 e0 e0 e0 e1 e1 e2 e2 e3 e3 de de de df df e0 e0 e0 e0 e0 e1 e1 e2 e2 e3 e3 de de de df df e0 e0 e0 e0 e0 e1 e1 e2 e2 e3 e3 de de de df df e0 e0 e0 e0 e0 e1 e1 e2 e2 e3 e3 de de de df df e0 e0 e0 e0 e0 e1 e1 e2 e2 e3 e3 de de de df df e0 e0 e0 e0 e0 e1 e1 e2 e2 e3 e3 de de de df df e0 e0 e0 df df e0 e0 e0 e1 e1 e1 de de de df df df e0 e0 df df df e0 e0 e1 e1 e1 dd dd de de df df df e0 de df df df e0 e0 e1 e1 dd dd dd de de df df df de de df df e0 e0 e0 e0 dc dc dd dd de de df df de de de df df df e0 e0 dc dc dc dd dd de de de dd dd de de df df df e0 dc dc dc dc dd dd de de dd dd dd de de df df df db dc dc dc dd dd de de dd dd dd de de de df df 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 235
** component Y
* bloc 0
[ DC/AC] 03(3) / 01(2) 01(2) 00(4) -- total 16 bits
[  bloc] 51 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 32a fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 32a fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e5 e5 e6 e6 e7 e7 e8 e8 e5 e5 e6 e6 e7 e7 e7 e8 e5 e5 e5 e6 e6 e7 e7 e7 e4 e4 e5 e5 e6 e6 e7 e7 e4 e4 e4 e5 e5 e6 e6 e6 e3 e4 e4 e4 e5 e5 e6 e6 e3 e3 e4 e4 e4 e5 e5 e5 e3 e3 e3 e4 e4 e5 e5 e5 
* bloc 1
[ DC/AC] 01(3) / 11(4) 00(4) -- total 13 bits
[  bloc] 52 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 334 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 334 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 
* bloc 2
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 4f ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 316 fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 316 fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e3 e3 e3 e4 e4 e5 e5 e5 e3 e3 e3 e4 e4 e4 e5 e5 e2 e2 e3 e3 e4 e4 e4 e5 e2 e2 e2 e3 e3 e4 e4 e4 e1 e1 e2 e2 e3 e3 e4 e4 e1 e1 e1 e2 e2 e3 e3 e3 e1 e1 e1 e1 e2 e2 e3 e3 e0 e1 e1 e1 e2 e2 e3 e3 
* bloc 3
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 51 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 32a fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 32a fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e5 e5 e6 e6 e7 e7 e8 e8 e5 e5 e6 e6 e7 e7 e7 e8 e5 e5 e5 e6 e6 e7 e7 e7 e4 e4 e5 e5 e6 e6 e7 e7 e4 e4 e4 e5 e5 e6 e6 e6 e3 e4 e4 e4 e5 e5 e6 e6 e3 e3 e4 e4 e4 e5 e5 e5 e3 e3 e3 e4 e4 e5 e5 e5 
* component mcu
[   mcu] e5 e5 e6 e6 e7 e7 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e5 e5 e6 e6 e7 e7 e7 e8 e8 e8 e8 e8 e8 e8 e8 e8 e5 e5 e5 e6 e6 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e4 e4 e5 e5 e6 e6 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e4 e4 e4 e5 e5 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e3 e4 e4 e4 e5 e5 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e3 e3 e4 e4 e4 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e3 e3 e3 e4 e4 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e3 e3 e3 e4 e4 e5 e5 e5 e5 e5 e6 e6 e7 e7 e8 e8 e3 e3 e3 e4 e4 e4 e5 e5 e5 e5 e6 e6 e7 e7 e7 e8 e2 e2 e3 e3 e4 e4 e4 e5 e5 e5 e5 e6 e6 e7 e7 e7 e2 e2 e2 e3 e3 e4 e4 e4 e4 e4 e5 e5 e6 e6 e7 e7 e1 e1 e2 e2 e3 e3 e4 e4 e4 e4 e4 e5 e5 e6 e6 e6 e1 e1 e1 e2 e2 e3 e3 e3 e3 e4 e4 e4 e5 e5 e6 e6 e1 e1 e1 e1 e2 e2 e3 e3 e3 e3 e4 e4 e4 e5 e5 e5 e0 e1 e1 e1 e2 e2 e3 e3 e3 e3 e3 e4 e4 e5 e5 e5 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 236
** component Y
* bloc 0
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 53 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 33e fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 33e fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e8 e8 e8 e9 e9 ea ea ea e8 e8 e8 e9 e9 e9 ea ea e7 e7 e8 e8 e9 e9 e9 ea e7 e7 e7 e8 e8 e9 e9 e9 e6 e6 e7 e7 e8 e8 e9 e9 e6 e6 e6 e7 e7 e8 e8 e8 e6 e6 e6 e6 e7 e7 e8 e8 e5 e6 e6 e6 e7 e7 e8 e8 
* bloc 1
[ DC/AC] 02(3) / 11(4) 00(4) -- total 14 bits
[  bloc] 55 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 352 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 352 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 
* bloc 2
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 52 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 334 fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 334 fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e7 e7 e7 e7 e8 e8 e9 e9 e6 e7 e7 e7 e8 e8 e9 e9 e6 e6 e7 e7 e7 e8 e8 e8 e6 e6 e6 e7 e7 e7 e8 e8 e5 e5 e6 e6 e7 e7 e7 e7 e5 e5 e5 e6 e6 e7 e7 e7 e4 e4 e5 e5 e6 e6 e7 e7 e4 e4 e5 e5 e6 e6 e6 e7 
* bloc 3
[ DC/AC] 01(3) / 01(2) 01(2) 00(4) -- total 14 bits
[  bloc] 53 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 33e fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 33e fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e8 e8 e8 e9 e9 ea ea ea e8 e8 e8 e9 e9 e9 ea ea e7 e7 e8 e8 e9 e9 e9 ea e7 e7 e7 e8 e8 e9 e9 e9 e6 e6 e7 e7 e8 e8 e9 e9 e6 e6 e6 e7 e7 e8 e8 e8 e6 e6 e6 e6 e7 e7 e8 e8 e5 e6 e6 e6 e7 e7 e8 e8 
* component mcu
[   mcu] e8 e8 e8 e9 e9 ea ea ea eb eb eb eb eb eb eb eb e8 e8 e8 e9 e9 e9 ea ea eb eb eb eb eb eb eb eb e7 e7 e8 e8 e9 e9 e9 ea eb eb eb eb eb eb eb eb e7 e7 e7 e8 e8 e9 e9 e9 eb eb eb eb eb eb eb eb e6 e6 e7 e7 e8 e8 e9 e9 ea ea ea ea ea ea ea ea e6 e6 e6 e7 e7 e8 e8 e8 ea ea ea ea ea ea ea ea e6 e6 e6 e6 e7 e7 e8 e8 e9 e9 e9 e9 e9 e9 e9 e9 e5 e6 e6 e6 e7 e7 e8 e8 e9 e9 e9 e9 e9 e9 e9 e9 e7 e7 e7 e7 e8 e8 e9 e9 e8 e8 e8 e9 e9 ea ea ea e6 e7 e7 e7 e8 e8 e9 e9 e8 e8 e8 e9 e9 e9 ea ea e6 e6 e7 e7 e7 e8 e8 e8 e7 e7 e8 e8 e9 e9 e9 ea e6 e6 e6 e7 e7 e7 e8 e8 e7 e7 e7 e8 e8 e9 e9 e9 e5 e5 e6 e6 e7 e7 e7 e7 e6 e6 e7 e7 e8 e8 e9 e9 e5 e5 e5 e6 e6 e7 e7 e7 e6 e6 e6 e7 e7 e8 e8 e8 e4 e4 e5 e5 e6 e6 e7 e7 e6 e6 e6 e6 e7 e7 e8 e8 e4 e4 e5 e5 e6 e6 e6 e7 e5 e6 e6 e6 e7 e7 e8 e8 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 237
** component Y
* bloc 0
[ DC/AC] 02(3) / 11(4) 00(4) -- total 14 bits
[  bloc] 56 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 35c 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 35c 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea 
* bloc 1
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 56 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 35c 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 35c 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea 
* bloc 2
[ DC/AC] 02(3) / 11(4) 00(4) -- total 14 bits
[  bloc] 54 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 348 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 348 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 
* bloc 3
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 54 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 348 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 348 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 
* component mcu
[   mcu] ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 238
** component Y
* bloc 0
[ DC/AC] 02(3) / 11(4) 00(4) -- total 14 bits
[  bloc] 57 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 366 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 366 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec 
* bloc 1
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 57 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 366 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 366 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec 
* bloc 2
[ DC/AC] 02(3) / 11(4) 00(4) -- total 14 bits
[  bloc] 55 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 352 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 352 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 
* bloc 3
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 55 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 352 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 352 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 
* component mcu
[   mcu] ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 239
** component Y
* bloc 0
[ DC/AC] 02(3) / 11(4) 00(4) -- total 14 bits
[  bloc] 57 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 366 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 366 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec 
* bloc 1
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 57 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 366 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 366 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec 
* bloc 2
[ DC/AC] 02(3) / 11(4) 00(4) -- total 14 bits
[  bloc] 55 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 352 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 352 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 
* bloc 3
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 55 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 352 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 352 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 
* component mcu
[   mcu] ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ee ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 240
** component Y
* bloc 0
[ DC/AC] 01(3) / 11(4) 00(4) -- total 13 bits
[  bloc] 56 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 35c 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 35c 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea 
* bloc 1
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 56 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 35c 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 35c 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea 
* bloc 2
[ DC/AC] 02(3) / 11(4) 00(4) -- total 14 bits
[  bloc] 54 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 348 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 348 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 
* bloc 3
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 54 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 348 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 348 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 
* component mcu
[   mcu] ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ed ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec ec eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb eb ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea ea e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e9 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 241
** component Y
* bloc 0
[ DC/AC] 06(4) / 07(8) 02(2) 12(5) 06(7) 12(5) 52(11) 04(4) 03(3) 02(2) 91(9) 01(2) 01(2) 01(2) c1(10) 00(4) -- total 121 bits
[  bloc] 21 58 fffd 0 3 ffd0 0 2 0 0 0 0 0 fffd a fffc 2 0 0 0 0 0 0 0 0 0 1 ffff 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 14a 268 ffeb 0 15 fee0 0 12 0 0 0 0 0 ffdc 96 ff9c 20 0 0 0 0 0 0 0 0 0 24 ffe0 26 ffdb 0 0 0 0 0 0 0 0 0 0 0 0 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 14a 268 fee0 0 96 ff9c ffe0 26 ffeb 15 12 ffdc 20 24 ffdb 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] f4 ea e4 f4 e9 3f 28 27 f3 eb e4 f3 ea 45 27 27 f1 ed e4 f1 eb 50 25 28 ee ef e4 ee ed 5e 22 28 ec f2 e3 ec ee 6e 1e 29 e9 f4 e3 ea ef 7c 1b 29 e7 f6 e3 e8 f0 88 19 2a e6 f7 e2 e7 f1 8e 18 2a 
* bloc 1
[ DC/AC] 07(5) / 04(4) 01(2) 11(4) 01(2) 11(4) 51(7) 00(4) -- total 48 bits
[  bloc] ffaa b ffff 0 1 1 0 ffff 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fca4 4d fff9 0 7 6 0 fff7 0 0 0 0 0 fff4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fca4 4d 6 0 0 0 0 0 fff9 7 fff7 fff4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 1f 20 1f 19 10 8 6 6 1f 20 1f 19 10 9 6 6 21 20 1e 18 10 a 7 7 22 20 1c 17 11 c 9 8 24 20 1b 16 11 d a 9 25 20 1a 15 12 f c a 26 20 19 14 12 10 d a 27 20 18 13 12 11 e b 
* bloc 2
[ DC/AC] 07(5) / 07(8) 02(2) 12(5) 06(7) 04(4) 01(2) 51(7) 03(3) 03(3) 01(2) a2(16) 00(4) -- total 107 bits
[  bloc] 27 4d fffe 0 2 ffca a 1 0 0 0 0 0 ffff 4 fffb 1 0 0 0 0 0 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 186 21b fff2 0 e febc 64 9 0 0 0 0 0 fff4 3c ff83 10 0 0 0 0 0 0 0 0 0 0 40 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 186 21b febc 64 3c ff83 40 0 fff2 e 9 fff4 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] eb e9 e8 e0 ee 9f 20 29 ea ea e8 e0 ef a1 21 29 e9 ea e8 e0 f0 a4 23 29 e8 ea e9 df f2 a8 26 28 e7 eb e9 df f3 ac 29 27 e6 eb ea df f5 b0 2c 27 e5 eb ea df f6 b4 2e 27 e4 eb ea df f6 b5 2f 26 
* bloc 3
[ DC/AC] 07(5) / 03(3) 02(2) 11(4) 01(2) 01(2) 00(4) -- total 37 bits
[  bloc] ffb1 5 fffd 0 1 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fcea 23 ffeb 0 7 fffa a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fcea 23 fffa a 0 0 0 0 ffeb 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 22 1f 1d 1b 1a 17 13 f 22 20 1d 1c 1b 18 14 10 23 20 1e 1d 1c 19 15 12 23 21 1f 1e 1d 1b 17 14 24 22 20 1f 1f 1d 19 16 25 23 21 20 20 1f 1b 18 25 24 22 21 21 20 1c 19 26 24 22 22 22 21 1d 1a 
* component mcu
[   mcu] f4 ea e4 f4 e9 3f 28 27 1f 20 1f 19 10 8 6 6 f3 eb e4 f3 ea 45 27 27 1f 20 1f 19 10 9 6 6 f1 ed e4 f1 eb 50 25 28 21 20 1e 18 10 a 7 7 ee ef e4 ee ed 5e 22 28 22 20 1c 17 11 c 9 8 ec f2 e3 ec ee 6e 1e 29 24 20 1b 16 11 d a 9 e9 f4 e3 ea ef 7c 1b 29 25 20 1a 15 12 f c a e7 f6 e3 e8 f0 88 19 2a 26 20 19 14 12 10 d a e6 f7 e2 e7 f1 8e 18 2a 27 20 18 13 12 11 e b eb e9 e8 e0 ee 9f 20 29 22 1f 1d 1b 1a 17 13 f ea ea e8 e0 ef a1 21 29 22 20 1d 1c 1b 18 14 10 e9 ea e8 e0 f0 a4 23 29 23 20 1e 1d 1c 19 15 12 e8 ea e9 df f2 a8 26 28 23 21 1f 1e 1d 1b 17 14 e7 eb e9 df f3 ac 29 27 24 22 20 1f 1f 1d 19 16 e6 eb ea df f5 b0 2c 27 25 23 21 20 20 1f 1b 18 e5 eb ea df f6 b4 2e 27 25 24 22 21 21 20 1c 19 e4 eb ea df f6 b5 2f 26 26 24 22 22 22 21 1d 1a 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 01(2) 00(2) -- total 9 bits
[  bloc] 3 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 21 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 21 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 82 83 83 84 85 85 86 86 82 83 83 84 85 85 86 86 82 83 83 84 85 85 86 86 82 83 83 84 85 85 86 86 82 83 83 84 85 85 86 86 82 83 83 84 85 85 86 86 82 83 83 84 85 85 86 86 82 83 83 84 85 85 86 86 
* component mcu
[   mcu] 82 82 83 83 83 83 84 84 85 85 85 85 86 86 86 86 82 82 83 83 83 83 84 84 85 85 85 85 86 86 86 86 82 82 83 83 83 83 84 84 85 85 85 85 86 86 86 86 82 82 83 83 83 83 84 84 85 85 85 85 86 86 86 86 82 82 83 83 83 83 84 84 85 85 85 85 86 86 86 86 82 82 83 83 83 83 84 84 85 85 85 85 86 86 86 86 82 82 83 83 83 83 84 84 85 85 85 85 86 86 86 86 82 82 83 83 83 83 84 84 85 85 85 85 86 86 86 86 82 82 83 83 83 83 84 84 85 85 85 85 86 86 86 86 82 82 83 83 83 83 84 84 85 85 85 85 86 86 86 86 82 82 83 83 83 83 84 84 85 85 85 85 86 86 86 86 82 82 83 83 83 83 84 84 85 85 85 85 86 86 86 86 82 82 83 83 83 83 84 84 85 85 85 85 86 86 86 86 82 82 83 83 83 83 84 84 85 85 85 85 86 86 86 86 82 82 83 83 83 83 84 84 85 85 85 85 86 86 86 86 82 82 83 83 83 83 84 84 85 85 85 85 86 86 86 86 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 242
** component Y
* bloc 0
[ DC/AC] 07(5) / 07(8) 02(2) 11(4) 06(7) 04(4) 02(2) 51(7) 04(4) 03(3) 01(2) a1(9) 01(2) 00(4) -- total 103 bits
[  bloc] 1d ffa3 3 0 1 ffc1 fff8 fffe 0 0 0 0 0 ffff 8 6 ffff 0 0 0 0 0 0 0 0 0 0 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 122 fd75 15 0 7 fe86 ffb0 ffee 0 0 0 0 0 fff4 78 96 fff0 0 0 0 0 0 0 0 0 0 0 20 ffda 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 122 fd75 fe86 ffb0 78 96 20 ffda 15 7 ffee fff4 fff0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 4 a 8e ff e4 eb ec e4 5 9 8c ff e3 ea ec e5 6 7 88 ff e2 e9 eb e6 8 5 84 fe e1 e7 ea e6 9 2 7f fb e0 e6 e9 e7 b 0 7b f9 df e4 e8 e8 c 0 77 f7 de e3 e7 e9 c 0 76 f6 de e2 e7 e9 
* bloc 1
[ DC/AC] 04(3) / 06(7) 04(4) 12(5) 03(3) 03(3) 04(4) 02(2) 02(2) 01(2) 11(4) 02(2) 01(2) 01(2) 02(2) 02(2) 01(2) 01(2) 31(6) 11(4) 31(6) 01(2) c1(10) 91(9) 00(4) -- total 142 bits
[  bloc] 2b 30 fff3 0 3 fff9 fffa b fffe fffe ffff 0 1 fffe 1 1 fffd 2 1 ffff 0 0 0 1 0 ffff 0 0 0 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 
[iquant] 1ae 150 ffa5 0 15 ffd6 ffc4 63 fff0 ffee fff5 0 a ffe8 f 19 ffd0 1e e fff2 0 0 0 17 0 ffe7 0 0 0 25 ffdd 0 0 0 0 0 0 0 0 0 0 0 0 23 0 0 0 0 0 0 0 0 0 26 0 0 0 0 0 0 0 0 0 0 
[   izz] 1ae 150 ffd6 ffc4 f 19 0 0 ffa5 15 63 ffe8 ffd0 0 25 0 0 fff0 a 1e ffe7 ffdd 0 23 ffee 0 e 0 0 0 0 26 fff5 fff2 17 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e5 db e1 7a 7e 74 81 81 e5 e4 e7 ab 85 83 77 79 e5 e7 e4 d9 87 8c 73 7b e7 de dd e7 8b 86 7a 84 e8 d7 e1 e8 a4 7e 83 81 e7 da eb ee ca 87 87 76 e2 e3 e8 f2 e2 9b 8d 76 de e9 db ef e6 ab 93 80 
* bloc 2
[ DC/AC] 04(3) / 07(8) 02(2) 13(7) 06(7) 03(3) 73(16) 03(3) b1(10) 01(2) 00(4) -- total 98 bits
[  bloc] 1c ffa7 fffd 0 fffc ffc5 fff9 0 0 0 0 0 0 0 7 5 0 0 0 0 0 0 0 0 0 0 0 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 118 fd91 ffeb 0 ffe4 fe9e ffba 0 0 0 0 0 0 0 69 7d 0 0 0 0 0 0 0 0 0 0 0 20 ffda 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 118 fd91 fe9e ffba 69 7d 20 ffda ffeb ffe4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 3 4 79 ed db e6 e6 e7 4 6 7a ee db e6 e6 e6 7 8 7c ef dc e5 e5 e6 b c 7f f1 dd e5 e4 e4 f f 82 f3 de e5 e3 e3 13 13 85 f5 df e5 e3 e2 16 16 87 f6 df e5 e2 e1 18 17 88 f7 e0 e5 e2 e1 
* bloc 3
[ DC/AC] 06(4) / 04(4) 04(4) 03(3) 04(4) 04(4) 02(2) 03(3) 03(3) 32(9) 02(2) a1(9) 61(7) 00(4) -- total 101 bits
[  bloc] 49 c fff7 fffb d fff7 3 fffa 6 0 0 0 fffd 2 0 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2da 54 ffc1 ffd3 5b ffca 1e ffca 30 0 0 0 ffe2 18 0 0 0 0 0 0 0 0 0 0 ffee 0 0 0 0 0 0 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2da 54 ffca 1e 0 0 0 0 ffc1 5b ffca 18 0 0 0 0 ffd3 30 ffe2 0 0 0 0 0 0 0 0 ffee 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e8 e0 e3 ee e4 bc 92 7d e7 e5 e3 e5 e2 cf a9 89 e7 e9 e3 dd e2 e3 c8 a4 e8 e7 e1 df e6 ea dd c9 e9 e1 e0 e7 e9 e4 e3 e7 e6 de e0 ea e8 de e1 ef e2 e0 e2 e4 e3 e0 df e1 dd e5 e4 dc de e6 e0 d1 
* component mcu
[   mcu] 4 a 8e ff e4 eb ec e4 e5 db e1 7a 7e 74 81 81 5 9 8c ff e3 ea ec e5 e5 e4 e7 ab 85 83 77 79 6 7 88 ff e2 e9 eb e6 e5 e7 e4 d9 87 8c 73 7b 8 5 84 fe e1 e7 ea e6 e7 de dd e7 8b 86 7a 84 9 2 7f fb e0 e6 e9 e7 e8 d7 e1 e8 a4 7e 83 81 b 0 7b f9 df e4 e8 e8 e7 da eb ee ca 87 87 76 c 0 77 f7 de e3 e7 e9 e2 e3 e8 f2 e2 9b 8d 76 c 0 76 f6 de e2 e7 e9 de e9 db ef e6 ab 93 80 3 4 79 ed db e6 e6 e7 e8 e0 e3 ee e4 bc 92 7d 4 6 7a ee db e6 e6 e6 e7 e5 e3 e5 e2 cf a9 89 7 8 7c ef dc e5 e5 e6 e7 e9 e3 dd e2 e3 c8 a4 b c 7f f1 dd e5 e4 e4 e8 e7 e1 df e6 ea dd c9 f f 82 f3 de e5 e3 e3 e9 e1 e0 e7 e9 e4 e3 e7 13 13 85 f5 df e5 e3 e2 e6 de e0 ea e8 de e1 ef 16 16 87 f6 df e5 e2 e1 e2 e0 e2 e4 e3 e0 df e1 18 17 88 f7 e0 e5 e2 e1 dd e5 e4 dc de e6 e0 d1 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 01(2) 01(2) 00(2) -- total 12 bits
[  bloc] 0 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 b fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 b 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 7f 7e 7e 7d 7c 7c 80 80 7f 7f 7e 7d 7d 7c 81 81 80 7f 7f 7e 7d 7d 82 81 81 80 7f 7f 7e 7e 82 82 81 81 80 7f 7f 7e 83 83 82 81 81 80 7f 7f 84 83 83 82 81 81 80 80 84 84 83 82 82 81 80 80 
* component mcu
[   mcu] 80 80 80 80 7f 7f 7e 7e 7e 7e 7d 7d 7c 7c 7c 7c 80 80 80 80 7f 7f 7e 7e 7e 7e 7d 7d 7c 7c 7c 7c 80 80 80 80 7f 7f 7f 7f 7e 7e 7d 7d 7d 7d 7c 7c 80 80 80 80 7f 7f 7f 7f 7e 7e 7d 7d 7d 7d 7c 7c 81 81 81 81 80 80 7f 7f 7f 7f 7e 7e 7d 7d 7d 7d 81 81 81 81 80 80 7f 7f 7f 7f 7e 7e 7d 7d 7d 7d 82 82 81 81 81 81 80 80 7f 7f 7f 7f 7e 7e 7e 7e 82 82 81 81 81 81 80 80 7f 7f 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 81 81 80 80 7f 7f 7f 7f 7e 7e 82 82 82 82 81 81 81 81 80 80 7f 7f 7f 7f 7e 7e 83 83 83 83 82 82 81 81 81 81 80 80 7f 7f 7f 7f 83 83 83 83 82 82 81 81 81 81 80 80 7f 7f 7f 7f 84 84 83 83 83 83 82 82 81 81 81 81 80 80 80 80 84 84 83 83 83 83 82 82 81 81 81 81 80 80 80 80 84 84 84 84 83 83 82 82 82 82 81 81 80 80 80 80 84 84 84 84 83 83 82 82 82 82 81 81 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 01(2) 31(5) 00(2) -- total 14 bits
[  bloc] 1 ffff 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] b fff5 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] b fff5 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 82 81 7f 7f 7f 81 84 86 82 81 7f 7f 7f 81 84 86 82 81 7f 7f 7f 81 84 86 82 81 7f 7f 7f 81 84 86 82 81 7f 7f 7f 81 84 86 82 81 7f 7f 7f 81 84 86 82 81 7f 7f 7f 81 84 86 82 81 7f 7f 7f 81 84 86 
* component mcu
[   mcu] 82 82 81 81 7f 7f 7f 7f 7f 7f 81 81 84 84 86 86 82 82 81 81 7f 7f 7f 7f 7f 7f 81 81 84 84 86 86 82 82 81 81 7f 7f 7f 7f 7f 7f 81 81 84 84 86 86 82 82 81 81 7f 7f 7f 7f 7f 7f 81 81 84 84 86 86 82 82 81 81 7f 7f 7f 7f 7f 7f 81 81 84 84 86 86 82 82 81 81 7f 7f 7f 7f 7f 7f 81 81 84 84 86 86 82 82 81 81 7f 7f 7f 7f 7f 7f 81 81 84 84 86 86 82 82 81 81 7f 7f 7f 7f 7f 7f 81 81 84 84 86 86 82 82 81 81 7f 7f 7f 7f 7f 7f 81 81 84 84 86 86 82 82 81 81 7f 7f 7f 7f 7f 7f 81 81 84 84 86 86 82 82 81 81 7f 7f 7f 7f 7f 7f 81 81 84 84 86 86 82 82 81 81 7f 7f 7f 7f 7f 7f 81 81 84 84 86 86 82 82 81 81 7f 7f 7f 7f 7f 7f 81 81 84 84 86 86 82 82 81 81 7f 7f 7f 7f 7f 7f 81 81 84 84 86 86 82 82 81 81 7f 7f 7f 7f 7f 7f 81 81 84 84 86 86 82 82 81 81 7f 7f 7f 7f 7f 7f 81 81 84 84 86 86 

**************************************************************
*** mcu 243
** component Y
* bloc 0
[ DC/AC] 07(5) / 01(2) 03(3) 01(2) 02(2) 11(4) 01(2) 02(2) 01(2) 11(4) 00(4) -- total 52 bits
[  bloc] fffe ffff fffc ffff 2 0 1 ffff 2 ffff 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffec fff9 ffe4 fff7 e 0 a fff7 10 fff7 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffec fff9 0 a 0 0 0 0 ffe4 e fff7 0 0 0 0 0 fff7 10 0 0 0 0 0 0 fff7 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7d 7b 7a 78 77 74 6f 6a 7b 7a 7a 7a 7b 7a 76 73 7a 79 7a 7c 80 81 80 7e 7a 7a 7a 7d 81 84 84 83 7d 7b 7b 7d 80 83 83 82 80 7e 7c 7d 80 82 82 81 82 7f 7d 7e 80 83 83 83 83 80 7e 7f 82 85 86 86 
* bloc 1
[ DC/AC] 06(4) / 05(5) 02(2) 13(7) 05(5) 04(4) 02(2) 51(7) 03(3) 01(2) 00(4) -- total 77 bits
[  bloc] ffc9 14 fffd 0 fffb 13 9 fffe 0 0 0 0 0 ffff 4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fdda 8c ffeb 0 ffdd 72 5a ffee 0 0 0 0 0 fff4 3c 19 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fdda 8c 72 5a 3c 19 0 0 ffeb ffdd ffee fff4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 6b 3d 27 30 31 2d 30 31 6e 3f 28 30 31 2d 2f 30 73 42 29 30 31 2d 2f 2f 7a 46 2a 30 31 2d 2f 2e 81 4b 2c 30 30 2d 2e 2d 88 4f 2d 30 30 2d 2e 2c 8d 53 2e 2f 30 2d 2d 2b 90 54 2f 2f 30 2d 2d 2a 
* bloc 2
[ DC/AC] 06(4) / 04(4) 03(3) 02(2) 04(4) 04(4) 03(3) 03(3) 01(2) 21(5) 12(5) 02(2) 01(2) 01(2) 11(4) 01(2) 71(8) 00(4) -- total 103 bits
[  bloc] 5 8 fff9 2 fff6 9 6 fffa 1 0 0 1 0 fffe 3 1 ffff 0 1 ffff 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 32 38 ffcf 12 ffba 36 3c ffca 8 0 0 b 0 ffe8 2d 19 fff0 0 e fff2 0 0 0 0 0 0 0 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 32 38 36 3c 2d 19 20 0 ffcf ffba ffca ffe8 fff0 0 0 0 12 8 0 0 0 0 0 0 0 b e 0 0 0 0 0 0 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 86 6e 7c 82 82 8a 82 84 89 70 7d 84 83 89 7e 7e 8d 70 7b 83 84 89 7d 7d 98 74 78 7f 81 88 7f 83 b1 81 7a 7b 7d 83 7d 84 cc 92 81 7d 7b 7f 78 81 d8 9a 85 81 80 82 7a 82 d6 98 85 85 86 89 7f 87 
* bloc 3
[ DC/AC] 06(4) / 06(7) 02(2) 12(5) 05(5) 04(4) 61(7) 01(2) 01(2) 01(2) a1(9) 01(2) 00(4) -- total 86 bits
[  bloc] ffcf 21 fffd 0 fffd 19 8 0 0 0 0 0 0 1 1 ffff 1 0 0 0 0 0 0 0 0 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fe16 e7 ffeb 0 ffeb 96 50 0 0 0 0 0 0 c f ffe7 10 0 0 0 0 0 0 0 0 0 0 ffe0 ffda 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fe16 e7 96 50 f ffe7 ffe0 ffda ffeb ffeb 0 c 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 88 6c 28 2e 2d 2e 27 2d 88 6e 2a 2e 2d 2f 28 2c 89 71 2d 2f 2c 2f 28 2c 8a 75 31 31 2c 2f 29 2b 8c 7a 36 32 2b 2f 29 2b 8d 7e 3b 33 2a 30 2a 2a 8e 81 3e 34 2a 30 2a 29 8e 83 40 35 29 30 2b 29 
* component mcu
[   mcu] 7d 7b 7a 78 77 74 6f 6a 6b 3d 27 30 31 2d 30 31 7b 7a 7a 7a 7b 7a 76 73 6e 3f 28 30 31 2d 2f 30 7a 79 7a 7c 80 81 80 7e 73 42 29 30 31 2d 2f 2f 7a 7a 7a 7d 81 84 84 83 7a 46 2a 30 31 2d 2f 2e 7d 7b 7b 7d 80 83 83 82 81 4b 2c 30 30 2d 2e 2d 80 7e 7c 7d 80 82 82 81 88 4f 2d 30 30 2d 2e 2c 82 7f 7d 7e 80 83 83 83 8d 53 2e 2f 30 2d 2d 2b 83 80 7e 7f 82 85 86 86 90 54 2f 2f 30 2d 2d 2a 86 6e 7c 82 82 8a 82 84 88 6c 28 2e 2d 2e 27 2d 89 70 7d 84 83 89 7e 7e 88 6e 2a 2e 2d 2f 28 2c 8d 70 7b 83 84 89 7d 7d 89 71 2d 2f 2c 2f 28 2c 98 74 78 7f 81 88 7f 83 8a 75 31 31 2c 2f 29 2b b1 81 7a 7b 7d 83 7d 84 8c 7a 36 32 2b 2f 29 2b cc 92 81 7d 7b 7f 78 81 8d 7e 3b 33 2a 30 2a 2a d8 9a 85 81 80 82 7a 82 8e 81 3e 34 2a 30 2a 29 d6 98 85 85 86 89 7f 87 8e 83 40 35 29 30 2b 29 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 02(3) 01(2) 11(4) 01(2) 00(2) -- total 21 bits
[  bloc] ffff fffd ffff 0 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fff5 ffdf fff5 0 fff3 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fff5 ffdf f 0 0 0 0 0 fff5 fff3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 76 76 77 79 7c 81 85 88 77 77 77 79 7c 81 85 88 78 78 78 7a 7d 81 85 88 7a 7a 7a 7b 7d 81 85 87 7c 7c 7b 7c 7e 81 84 87 7e 7d 7c 7c 7e 81 84 86 80 7f 7d 7d 7e 81 84 86 80 7f 7e 7e 7f 81 84 86 
* component mcu
[   mcu] 76 76 76 76 77 77 79 79 7c 7c 81 81 85 85 88 88 76 76 76 76 77 77 79 79 7c 7c 81 81 85 85 88 88 77 77 77 77 77 77 79 79 7c 7c 81 81 85 85 88 88 77 77 77 77 77 77 79 79 7c 7c 81 81 85 85 88 88 78 78 78 78 78 78 7a 7a 7d 7d 81 81 85 85 88 88 78 78 78 78 78 78 7a 7a 7d 7d 81 81 85 85 88 88 7a 7a 7a 7a 7a 7a 7b 7b 7d 7d 81 81 85 85 87 87 7a 7a 7a 7a 7a 7a 7b 7b 7d 7d 81 81 85 85 87 87 7c 7c 7c 7c 7b 7b 7c 7c 7e 7e 81 81 84 84 87 87 7c 7c 7c 7c 7b 7b 7c 7c 7e 7e 81 81 84 84 87 87 7e 7e 7d 7d 7c 7c 7c 7c 7e 7e 81 81 84 84 86 86 7e 7e 7d 7d 7c 7c 7c 7c 7e 7e 81 81 84 84 86 86 80 80 7f 7f 7d 7d 7d 7d 7e 7e 81 81 84 84 86 86 80 80 7f 7f 7d 7d 7d 7d 7e 7e 81 81 84 84 86 86 80 80 7f 7f 7e 7e 7e 7e 7f 7f 81 81 84 84 86 86 80 80 7f 7f 7e 7e 7e 7e 7f 7f 81 81 84 84 86 86 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 01(2) 01(2) 11(4) 01(2) 00(2) -- total 20 bits
[  bloc] 3 1 1 0 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 21 b b 0 d fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 21 b fff1 0 0 0 0 0 b d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 89 89 8a 89 88 84 81 7f 88 89 89 89 87 84 81 7f 86 87 88 88 87 84 81 7f 85 86 87 87 86 84 81 80 83 84 85 86 86 84 82 80 81 82 84 86 85 84 82 80 7f 81 83 85 85 84 82 81 7f 80 83 84 85 84 82 81 
* component mcu
[   mcu] 89 89 89 89 8a 8a 89 89 88 88 84 84 81 81 7f 7f 89 89 89 89 8a 8a 89 89 88 88 84 84 81 81 7f 7f 88 88 89 89 89 89 89 89 87 87 84 84 81 81 7f 7f 88 88 89 89 89 89 89 89 87 87 84 84 81 81 7f 7f 86 86 87 87 88 88 88 88 87 87 84 84 81 81 7f 7f 86 86 87 87 88 88 88 88 87 87 84 84 81 81 7f 7f 85 85 86 86 87 87 87 87 86 86 84 84 81 81 80 80 85 85 86 86 87 87 87 87 86 86 84 84 81 81 80 80 83 83 84 84 85 85 86 86 86 86 84 84 82 82 80 80 83 83 84 84 85 85 86 86 86 86 84 84 82 82 80 80 81 81 82 82 84 84 86 86 85 85 84 84 82 82 80 80 81 81 82 82 84 84 86 86 85 85 84 84 82 82 80 80 7f 7f 81 81 83 83 85 85 85 85 84 84 82 82 81 81 7f 7f 81 81 83 83 85 85 85 85 84 84 82 82 81 81 7f 7f 80 80 83 83 84 84 85 85 84 84 82 82 81 81 7f 7f 80 80 83 83 84 84 85 85 84 84 82 82 81 81 

**************************************************************
*** mcu 244
** component Y
* bloc 0
[ DC/AC] 04(3) / 06(7) 03(3) 12(5) 05(5) 03(3) 01(2) 01(2) 42(10) 02(2) 02(2) 01(2) a1(9) 00(4) -- total 92 bits
[  bloc] ffd9 ffd3 4 0 fffd 1c fffb 1 ffff 0 0 0 0 2 fffe 2 ffff 0 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fe7a fec5 1c 0 ffeb a8 ffce 9 fff8 0 0 0 0 18 ffe2 32 fff0 0 0 0 0 0 0 0 0 0 0 ffe0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fe7a fec5 a8 ffce ffe2 32 ffe0 0 1c ffeb 9 18 fff0 0 0 0 0 fff8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 2e 30 2b 2f 36 67 a8 a4 2e 30 2c 30 35 64 a5 a2 2f 31 2d 31 33 5f a0 a0 2e 30 2f 33 31 59 9a 9d 2d 2f 2f 35 30 53 95 9b 2a 2d 2f 36 2e 4e 90 9b 28 2b 2f 37 2d 4a 8e 9b 26 2a 2f 38 2d 49 8c 9b 
* bloc 1
[ DC/AC] 07(5) / 04(4) 03(3) 02(2) 01(2) 01(2) 02(2) 11(4) 01(2) 11(4) 01(2) 02(2) 41(6) 00(4) -- total 71 bits
[  bloc] 28 fff5 4 2 1 ffff fffe 0 ffff 1 0 ffff 1 2 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 190 ffb3 1c 12 7 fffa ffec 0 fff8 9 0 fff5 a 18 0 0 0 0 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 190 ffb3 fffa ffec 0 0 0 0 1c 7 0 18 0 0 0 0 12 fff8 a 0 0 0 0 0 9 fff5 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ac ad b1 b8 c1 c7 c8 c7 ad ad ae b3 ba bf c2 c2 aa ab ad af b2 b6 ba bc a2 a7 ad b0 b1 b3 b6 b9 99 a3 ae b4 b4 b4 b7 bb 95 a1 af b5 b4 b4 ba c0 98 a3 af b2 af b0 bb c6 9c a6 ae ad a9 ac bb c9 
* bloc 2
[ DC/AC] 07(5) / 06(7) 02(2) 01(2) 02(2) 06(7) 04(4) 02(2) 01(2) 31(6) 02(2) 02(2) 01(2) 02(2) 21(5) 61(7) 01(2) 01(2) 01(2) 00(4) -- total 113 bits
[  bloc] ffd4 ffd3 3 ffff fffe 25 fff3 fffe 1 0 0 0 ffff 2 3 1 fffd 0 0 1 0 0 0 0 0 0 1 ffff 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fe48 fec5 15 fff7 fff2 de ff7e ffee 8 0 0 0 fff6 18 2d 19 ffd0 0 0 e 0 0 0 0 0 0 24 ffe0 26 ffdb 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fe48 fec5 de ff7e 2d 19 ffe0 26 15 fff2 ffee 18 ffd0 24 ffdb 0 fff7 8 fff6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 26 2d 2e 33 2d 39 a3 9c 23 28 2b 31 2e 3b a4 a7 26 27 2b 2e 2e 3a 9f b1 2e 2a 2e 2c 2d 34 92 b6 30 27 2e 2a 2d 2f 85 bd 2c 21 2c 27 2e 2d 7b c6 2c 1e 2d 26 2f 28 6f c7 31 21 30 27 2e 23 64 c1 
* bloc 3
[ DC/AC] 07(5) / 02(2) 04(4) 12(5) 02(2) 12(5) 01(2) 11(4) 01(2) 01(2) 01(2) 01(2) 21(5) 11(4) 01(2) 21(5) 01(2) 00(4) -- total 89 bits
[  bloc] 2e fffe fff5 0 fffd fffe 0 fffd 1 0 ffff ffff 1 ffff ffff 0 0 ffff 0 ffff 1 0 0 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1cc fff2 ffb3 0 ffeb fff4 0 ffe5 8 0 fff5 fff5 a fff4 fff1 0 0 fff1 0 fff2 f 0 0 17 ffee 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1cc fff2 fff4 0 fff1 0 0 0 ffb3 ffeb ffe5 fff4 0 0 0 0 0 8 a fff1 0 0 0 0 0 fff5 0 ffee 0 0 0 0 fff5 fff2 17 0 0 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 95 a6 b3 b0 a9 ab b4 bb 9c a9 b4 b6 b4 b2 ad a7 aa b0 b5 b9 bf bf b3 a5 b3 b3 b1 b3 bc c3 bf b6 b2 b4 b4 b4 b8 c0 c1 bd bb c2 c6 c4 c3 c4 c3 bf cc cf cd c7 c6 c8 c7 c3 d3 cd c1 b7 b9 c2 c7 c5 
* component mcu
[   mcu] 2e 30 2b 2f 36 67 a8 a4 ac ad b1 b8 c1 c7 c8 c7 2e 30 2c 30 35 64 a5 a2 ad ad ae b3 ba bf c2 c2 2f 31 2d 31 33 5f a0 a0 aa ab ad af b2 b6 ba bc 2e 30 2f 33 31 59 9a 9d a2 a7 ad b0 b1 b3 b6 b9 2d 2f 2f 35 30 53 95 9b 99 a3 ae b4 b4 b4 b7 bb 2a 2d 2f 36 2e 4e 90 9b 95 a1 af b5 b4 b4 ba c0 28 2b 2f 37 2d 4a 8e 9b 98 a3 af b2 af b0 bb c6 26 2a 2f 38 2d 49 8c 9b 9c a6 ae ad a9 ac bb c9 26 2d 2e 33 2d 39 a3 9c 95 a6 b3 b0 a9 ab b4 bb 23 28 2b 31 2e 3b a4 a7 9c a9 b4 b6 b4 b2 ad a7 26 27 2b 2e 2e 3a 9f b1 aa b0 b5 b9 bf bf b3 a5 2e 2a 2e 2c 2d 34 92 b6 b3 b3 b1 b3 bc c3 bf b6 30 27 2e 2a 2d 2f 85 bd b2 b4 b4 b4 b8 c0 c1 bd 2c 21 2c 27 2e 2d 7b c6 bb c2 c6 c4 c3 c4 c3 bf 2c 1e 2d 26 2f 28 6f c7 cc cf cd c7 c6 c8 c7 c3 31 21 30 27 2e 23 64 c1 d3 cd c1 b7 b9 c2 c7 c5 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 02(3) 11(4) 11(4) 00(2) -- total 20 bits
[  bloc] fffe 3 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffea 21 0 f 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffea 21 f 0 0 0 0 0 0 0 0 0 0 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 88 86 82 7e 7c 7b 7c 7c 86 84 81 7d 7b 7a 7a 7b 84 82 7e 7b 79 78 78 79 83 81 7d 79 77 77 77 78 83 81 7d 79 77 77 77 78 84 82 7e 7b 79 78 78 79 86 84 81 7d 7b 7a 7a 7b 88 86 82 7e 7c 7b 7c 7c 
* component mcu
[   mcu] 88 88 86 86 82 82 7e 7e 7c 7c 7b 7b 7c 7c 7c 7c 88 88 86 86 82 82 7e 7e 7c 7c 7b 7b 7c 7c 7c 7c 86 86 84 84 81 81 7d 7d 7b 7b 7a 7a 7a 7a 7b 7b 86 86 84 84 81 81 7d 7d 7b 7b 7a 7a 7a 7a 7b 7b 84 84 82 82 7e 7e 7b 7b 79 79 78 78 78 78 79 79 84 84 82 82 7e 7e 7b 7b 79 79 78 78 78 78 79 79 83 83 81 81 7d 7d 79 79 77 77 77 77 77 77 78 78 83 83 81 81 7d 7d 79 79 77 77 77 77 77 77 78 78 83 83 81 81 7d 7d 79 79 77 77 77 77 77 77 78 78 83 83 81 81 7d 7d 79 79 77 77 77 77 77 77 78 78 84 84 82 82 7e 7e 7b 7b 79 79 78 78 78 78 79 79 84 84 82 82 7e 7e 7b 7b 79 79 78 78 78 78 79 79 86 86 84 84 81 81 7d 7d 7b 7b 7a 7a 7a 7a 7b 7b 86 86 84 84 81 81 7d 7d 7b 7b 7a 7a 7a 7a 7b 7b 88 88 86 86 82 82 7e 7e 7c 7c 7b 7b 7c 7c 7c 7c 88 88 86 86 82 82 7e 7e 7c 7c 7b 7b 7c 7c 7c 7c 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 01(2) 11(4) 11(4) 00(2) -- total 17 bits
[  bloc] 3 ffff 0 ffff 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 21 fff5 0 fff1 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 21 fff5 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7d 7f 82 84 85 84 82 81 7f 80 83 85 86 85 84 83 81 83 85 87 88 87 86 85 82 84 87 89 89 89 87 86 82 84 87 89 89 89 87 86 81 83 85 87 88 87 86 85 7f 80 83 85 86 85 84 83 7d 7f 82 84 85 84 82 81 
* component mcu
[   mcu] 7d 7d 7f 7f 82 82 84 84 85 85 84 84 82 82 81 81 7d 7d 7f 7f 82 82 84 84 85 85 84 84 82 82 81 81 7f 7f 80 80 83 83 85 85 86 86 85 85 84 84 83 83 7f 7f 80 80 83 83 85 85 86 86 85 85 84 84 83 83 81 81 83 83 85 85 87 87 88 88 87 87 86 86 85 85 81 81 83 83 85 85 87 87 88 88 87 87 86 86 85 85 82 82 84 84 87 87 89 89 89 89 89 89 87 87 86 86 82 82 84 84 87 87 89 89 89 89 89 89 87 87 86 86 82 82 84 84 87 87 89 89 89 89 89 89 87 87 86 86 82 82 84 84 87 87 89 89 89 89 89 89 87 87 86 86 81 81 83 83 85 85 87 87 88 88 87 87 86 86 85 85 81 81 83 83 85 85 87 87 88 88 87 87 86 86 85 85 7f 7f 80 80 83 83 85 85 86 86 85 85 84 84 83 83 7f 7f 80 80 83 83 85 85 86 86 85 85 84 84 83 83 7d 7d 7f 7f 82 82 84 84 85 85 84 84 82 82 81 81 7d 7d 7f 7f 82 82 84 84 85 85 84 84 82 82 81 81 

**************************************************************
*** mcu 245
** component Y
* bloc 0
[ DC/AC] 04(3) / 11(4) 11(4) 01(2) 00(4) -- total 24 bits
[  bloc] 38 0 1 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 230 0 7 0 fff9 fffa 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 230 0 fffa 0 0 0 0 0 7 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c5 c5 c7 c8 c9 c9 c8 c8 c5 c5 c7 c8 c8 c8 c8 c7 c5 c5 c7 c7 c8 c8 c7 c7 c5 c6 c6 c7 c7 c7 c6 c6 c5 c6 c6 c7 c7 c6 c5 c4 c5 c6 c6 c7 c6 c5 c4 c3 c5 c6 c6 c6 c6 c5 c3 c3 c5 c6 c6 c6 c5 c4 c3 c2 
* bloc 1
[ DC/AC] 02(3) / 04(4) 02(2) 11(4) 01(2) 11(4) 01(2) 31(6) 01(2) 31(6) 00(4) -- total 54 bits
[  bloc] 3a fff7 3 0 1 ffff 0 1 ffff 0 0 0 ffff 1 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 244 ffc1 15 0 7 fffa 0 9 fff8 0 0 0 fff6 c 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 244 ffc1 fffa 0 0 0 0 0 15 7 9 c 0 0 0 0 0 fff8 fff6 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c0 c2 c7 cb cf d2 d5 d7 c2 c3 c5 c9 ce d2 d4 d5 c5 c3 c2 c6 cd d2 d3 d2 c5 c2 c0 c4 cc d2 d2 d0 c2 c0 bf c4 cb d0 d1 d0 ba bd c1 c6 ca cd cf d1 b1 ba c3 c9 c9 ca ce d2 ac b8 c5 cb c9 c9 ce d3 
* bloc 2
[ DC/AC] 04(3) / 03(3) 03(3) 01(2) 03(3) 02(2) 12(5) 02(2) 01(2) 31(6) 21(5) 11(4) 00(4) -- total 68 bits
[  bloc] 2e fff9 5 1 6 3 0 fffe 3 1 0 0 0 ffff 0 0 ffff 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1cc ffcf 23 9 2a 12 0 ffee 18 9 0 0 0 fff4 0 0 fff0 0 e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1cc ffcf 12 0 0 0 0 0 23 2a ffee fff4 fff0 0 0 0 9 18 0 0 0 0 0 0 9 0 e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c6 cc cb c1 bb be bf bd bc c3 c6 c0 bc be be bb b0 b7 bc bc bc bf bf bd ac af b3 b5 ba bf c3 c5 ae ac ab af b6 be c7 cd b2 ab a7 ac b4 bd c7 d0 b2 a9 a5 ac b5 bb c3 cb b0 a7 a5 ae b6 b9 be c5 
* bloc 3
[ DC/AC] 04(3) / 01(2) 23(10) 02(2) 01(2) 11(4) 01(2) 22(8) 51(7) 00(4) -- total 60 bits
[  bloc] 36 ffff 0 0 fffb 2 ffff 0 ffff 1 0 0 fffe 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 21c fff9 0 0 ffdd c fff6 0 fff8 9 0 0 ffec 0 0 0 0 0 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 21c fff9 c fff6 0 0 0 0 0 ffdd 0 0 0 0 0 0 0 fff8 ffec 0 0 0 0 0 9 0 fff2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] b3 b9 c2 c9 cb cc cc cd b9 bc bf c2 c3 c6 cb cf c2 c1 be bb bb c0 c9 d0 c8 c5 c0 bb ba be c7 cd ca c9 c6 c1 bf c0 c4 c8 c8 c9 c9 c6 c3 c1 c1 c3 c7 c8 c9 c6 c2 bf bf c0 c6 c7 c7 c4 c0 bd bd bf 
* component mcu
[   mcu] c5 c5 c7 c8 c9 c9 c8 c8 c0 c2 c7 cb cf d2 d5 d7 c5 c5 c7 c8 c8 c8 c8 c7 c2 c3 c5 c9 ce d2 d4 d5 c5 c5 c7 c7 c8 c8 c7 c7 c5 c3 c2 c6 cd d2 d3 d2 c5 c6 c6 c7 c7 c7 c6 c6 c5 c2 c0 c4 cc d2 d2 d0 c5 c6 c6 c7 c7 c6 c5 c4 c2 c0 bf c4 cb d0 d1 d0 c5 c6 c6 c7 c6 c5 c4 c3 ba bd c1 c6 ca cd cf d1 c5 c6 c6 c6 c6 c5 c3 c3 b1 ba c3 c9 c9 ca ce d2 c5 c6 c6 c6 c5 c4 c3 c2 ac b8 c5 cb c9 c9 ce d3 c6 cc cb c1 bb be bf bd b3 b9 c2 c9 cb cc cc cd bc c3 c6 c0 bc be be bb b9 bc bf c2 c3 c6 cb cf b0 b7 bc bc bc bf bf bd c2 c1 be bb bb c0 c9 d0 ac af b3 b5 ba bf c3 c5 c8 c5 c0 bb ba be c7 cd ae ac ab af b6 be c7 cd ca c9 c6 c1 bf c0 c4 c8 b2 ab a7 ac b4 bd c7 d0 c8 c9 c9 c6 c3 c1 c1 c3 b2 a9 a5 ac b5 bb c3 cb c7 c8 c9 c6 c2 bf bf c0 b0 a7 a5 ae b6 b9 be c5 c6 c7 c7 c4 c0 bd bd bf 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 01(2) 01(2) 00(2) -- total 11 bits
[  bloc] fffd ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffdf fff5 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffdf fff5 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7c 7c 7d 7d 7e 7f 7f 80 7c 7c 7c 7d 7e 7f 7f 7f 7b 7b 7c 7d 7d 7e 7f 7f 7a 7b 7b 7c 7d 7d 7e 7e 7a 7a 7a 7b 7c 7d 7d 7d 79 79 7a 7a 7b 7c 7c 7d 78 79 79 7a 7b 7b 7c 7c 78 78 79 7a 7a 7b 7c 7c 
* component mcu
[   mcu] 7c 7c 7c 7c 7d 7d 7d 7d 7e 7e 7f 7f 7f 7f 80 80 7c 7c 7c 7c 7d 7d 7d 7d 7e 7e 7f 7f 7f 7f 80 80 7c 7c 7c 7c 7c 7c 7d 7d 7e 7e 7f 7f 7f 7f 7f 7f 7c 7c 7c 7c 7c 7c 7d 7d 7e 7e 7f 7f 7f 7f 7f 7f 7b 7b 7b 7b 7c 7c 7d 7d 7d 7d 7e 7e 7f 7f 7f 7f 7b 7b 7b 7b 7c 7c 7d 7d 7d 7d 7e 7e 7f 7f 7f 7f 7a 7a 7b 7b 7b 7b 7c 7c 7d 7d 7d 7d 7e 7e 7e 7e 7a 7a 7b 7b 7b 7b 7c 7c 7d 7d 7d 7d 7e 7e 7e 7e 7a 7a 7a 7a 7a 7a 7b 7b 7c 7c 7d 7d 7d 7d 7d 7d 7a 7a 7a 7a 7a 7a 7b 7b 7c 7c 7d 7d 7d 7d 7d 7d 79 79 79 79 7a 7a 7a 7a 7b 7b 7c 7c 7c 7c 7d 7d 79 79 79 79 7a 7a 7a 7a 7b 7b 7c 7c 7c 7c 7d 7d 78 78 79 79 79 79 7a 7a 7b 7b 7b 7b 7c 7c 7c 7c 78 78 79 79 79 79 7a 7a 7b 7b 7b 7b 7c 7c 7c 7c 78 78 78 78 79 79 7a 7a 7a 7a 7b 7b 7c 7c 7c 7c 78 78 78 78 79 79 7a 7a 7a 7a 7b 7b 7c 7c 7c 7c 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 01(2) 01(2) 00(2) -- total 11 bits
[  bloc] 2 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 16 b fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 16 b 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 83 82 82 81 80 80 7f 7f 83 83 82 82 81 80 80 7f 84 83 83 82 81 81 80 80 84 84 83 83 82 81 81 80 85 85 84 84 83 82 82 81 86 85 85 84 83 83 82 82 86 86 85 85 84 83 83 82 87 86 86 85 84 84 83 83 
* component mcu
[   mcu] 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 7f 7f 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 84 84 83 83 83 83 82 82 81 81 81 81 80 80 80 80 84 84 83 83 83 83 82 82 81 81 81 81 80 80 80 80 84 84 84 84 83 83 83 83 82 82 81 81 81 81 80 80 84 84 84 84 83 83 83 83 82 82 81 81 81 81 80 80 85 85 85 85 84 84 84 84 83 83 82 82 82 82 81 81 85 85 85 85 84 84 84 84 83 83 82 82 82 82 81 81 86 86 85 85 85 85 84 84 83 83 83 83 82 82 82 82 86 86 85 85 85 85 84 84 83 83 83 83 82 82 82 82 86 86 86 86 85 85 85 85 84 84 83 83 83 83 82 82 86 86 86 86 85 85 85 85 84 84 83 83 83 83 82 82 87 87 86 86 86 86 85 85 84 84 84 84 83 83 83 83 87 87 86 86 86 86 85 85 84 84 84 84 83 83 83 83 

**************************************************************
*** mcu 246
** component Y
* bloc 0
[ DC/AC] 04(3) / 11(4) 00(4) -- total 16 bits
[  bloc] 41 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 28a 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 28a 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d2 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 
* bloc 1
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 41 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 28a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 28a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 
* bloc 2
[ DC/AC] 02(3) / 01(2) 02(2) 02(2) 02(2) 01(2) 22(8) 02(2) 01(2) 01(2) 71(8) 01(2) 00(4) -- total 59 bits
[  bloc] 3e ffff 3 fffe 2 ffff 0 0 fffe 2 ffff 1 0 0 0 0 0 0 0 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 26c fff9 15 ffee e fffa 0 0 fff0 12 fff5 b 0 0 0 0 0 0 0 fff2 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 26c fff9 fffa 0 0 0 0 0 15 e 0 0 0 0 0 0 ffee fff0 0 0 0 0 0 0 12 b 0 0 0 0 0 0 fff5 fff2 0 0 0 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ce cf d0 d2 d2 d2 d2 d2 cf cf cf cf ce cd cb cb d1 d1 d1 d1 d0 cf cd cd ce cf d0 d1 d1 d1 d1 d0 ce ce cf cf cf ce cd cc d3 d3 d3 d2 d1 cf cd cc ca cb cd ce cf d0 d0 cf b4 b6 bb c0 c5 c9 cc cd 
* bloc 3
[ DC/AC] 01(3) / 11(4) 00(4) -- total 13 bits
[  bloc] 3f 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 276 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 276 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 d0 cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce 
* component mcu
[   mcu] d2 d2 d2 d2 d2 d2 d2 d2 d1 d1 d1 d1 d1 d1 d1 d1 d2 d2 d2 d2 d2 d2 d2 d2 d1 d1 d1 d1 d1 d1 d1 d1 d2 d2 d2 d2 d2 d2 d2 d2 d1 d1 d1 d1 d1 d1 d1 d1 d2 d2 d2 d2 d2 d2 d2 d2 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d0 d0 d0 d0 d0 d0 d0 d0 d1 d1 d1 d1 d1 d1 d1 d1 d0 d0 d0 d0 d0 d0 d0 d0 d1 d1 d1 d1 d1 d1 d1 d1 ce cf d0 d2 d2 d2 d2 d2 d0 d0 d0 d0 d0 d0 d0 d0 cf cf cf cf ce cd cb cb d0 d0 d0 d0 d0 d0 d0 d0 d1 d1 d1 d1 d0 cf cd cd cf cf cf cf cf cf cf cf ce cf d0 d1 d1 d1 d1 d0 cf cf cf cf cf cf cf cf ce ce cf cf cf ce cd cc cf cf cf cf cf cf cf cf d3 d3 d3 d2 d1 cf cd cc ce ce ce ce ce ce ce ce ca cb cd ce cf d0 d0 cf ce ce ce ce ce ce ce ce b4 b6 bb c0 c5 c9 cc cd ce ce ce ce ce ce ce ce 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 00(2) -- total 6 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 00(2) -- total 6 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 247
** component Y
* bloc 0
[ DC/AC] 04(3) / 00(4) -- total 11 bits
[  bloc] 30 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1e0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1e0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc 
* bloc 1
[ DC/AC] 01(3) / 01(2) 00(4) -- total 11 bits
[  bloc] 31 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1ea fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1ea fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] bc bc bd bd be be be be bc bc bd bd be be be be bc bc bd bd be be be be bc bc bd bd be be be be bc bc bd bd be be be be bc bc bd bd be be be be bc bc bd bd be be be be bc bc bd bd be be be be 
* bloc 2
[ DC/AC] 01(3) / 00(4) -- total 8 bits
[  bloc] 30 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1e0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1e0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc bc 
* bloc 3
[ DC/AC] 01(3) / 01(2) 00(4) -- total 11 bits
[  bloc] 31 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1ea fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1ea fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] bc bc bd bd be be be be bc bc bd bd be be be be bc bc bd bd be be be be bc bc bd bd be be be be bc bc bd bd be be be be bc bc bd bd be be be be bc bc bd bd be be be be bc bc bd bd be be be be 
* component mcu
[   mcu] bc bc bc bc bc bc bc bc bc bc bd bd be be be be bc bc bc bc bc bc bc bc bc bc bd bd be be be be bc bc bc bc bc bc bc bc bc bc bd bd be be be be bc bc bc bc bc bc bc bc bc bc bd bd be be be be bc bc bc bc bc bc bc bc bc bc bd bd be be be be bc bc bc bc bc bc bc bc bc bc bd bd be be be be bc bc bc bc bc bc bc bc bc bc bd bd be be be be bc bc bc bc bc bc bc bc bc bc bd bd be be be be bc bc bc bc bc bc bc bc bc bc bd bd be be be be bc bc bc bc bc bc bc bc bc bc bd bd be be be be bc bc bc bc bc bc bc bc bc bc bd bd be be be be bc bc bc bc bc bc bc bc bc bc bd bd be be be be bc bc bc bc bc bc bc bc bc bc bd bd be be be be bc bc bc bc bc bc bc bc bc bc bd bd be be be be bc bc bc bc bc bc bc bc bc bc bd bd be be be be bc bc bc bc bc bc bc bc bc bc bd bd be be be be 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 248
** component Y
* bloc 0
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 33 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1fe fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1fe fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 
* bloc 1
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 35 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 212 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 212 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 
* bloc 2
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 33 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1fe fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1fe fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 
* bloc 3
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 35 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 212 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 212 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 c1 c1 c2 c2 c3 c3 c3 c3 
* component mcu
[   mcu] bf bf bf c0 c0 c0 c1 c1 c1 c1 c2 c2 c3 c3 c3 c3 bf bf bf c0 c0 c0 c1 c1 c1 c1 c2 c2 c3 c3 c3 c3 bf bf bf c0 c0 c0 c1 c1 c1 c1 c2 c2 c3 c3 c3 c3 bf bf bf c0 c0 c0 c1 c1 c1 c1 c2 c2 c3 c3 c3 c3 bf bf bf c0 c0 c0 c1 c1 c1 c1 c2 c2 c3 c3 c3 c3 bf bf bf c0 c0 c0 c1 c1 c1 c1 c2 c2 c3 c3 c3 c3 bf bf bf c0 c0 c0 c1 c1 c1 c1 c2 c2 c3 c3 c3 c3 bf bf bf c0 c0 c0 c1 c1 c1 c1 c2 c2 c3 c3 c3 c3 bf bf bf c0 c0 c0 c1 c1 c1 c1 c2 c2 c3 c3 c3 c3 bf bf bf c0 c0 c0 c1 c1 c1 c1 c2 c2 c3 c3 c3 c3 bf bf bf c0 c0 c0 c1 c1 c1 c1 c2 c2 c3 c3 c3 c3 bf bf bf c0 c0 c0 c1 c1 c1 c1 c2 c2 c3 c3 c3 c3 bf bf bf c0 c0 c0 c1 c1 c1 c1 c2 c2 c3 c3 c3 c3 bf bf bf c0 c0 c0 c1 c1 c1 c1 c2 c2 c3 c3 c3 c3 bf bf bf c0 c0 c0 c1 c1 c1 c1 c2 c2 c3 c3 c3 c3 bf bf bf c0 c0 c0 c1 c1 c1 c1 c2 c2 c3 c3 c3 c3 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 249
** component Y
* bloc 0
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 38 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 230 fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 230 fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c6 c6 c7 c7 c7 c8 c8 c8 c6 c6 c6 c7 c7 c8 c8 c8 c5 c6 c6 c6 c7 c7 c8 c8 c5 c5 c6 c6 c7 c7 c7 c7 c5 c5 c5 c6 c6 c6 c7 c7 c4 c4 c5 c5 c6 c6 c6 c7 c4 c4 c4 c5 c5 c6 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 
* bloc 1
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 3a ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 244 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 244 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c7 c7 c8 c8 c9 c9 ca ca c7 c7 c8 c8 c9 c9 ca ca c7 c7 c8 c8 c9 c9 ca ca c7 c7 c8 c8 c9 c9 ca ca c7 c7 c8 c8 c9 c9 ca ca c7 c7 c8 c8 c9 c9 ca ca c7 c7 c8 c8 c9 c9 ca ca c7 c7 c8 c8 c9 c9 ca ca 
* bloc 2
[ DC/AC] 03(3) / 01(2) 00(4) -- total 13 bits
[  bloc] 36 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 21c fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 21c fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c2 c2 c3 c3 c4 c4 c5 c5 c2 c2 c3 c3 c4 c4 c5 c5 c2 c2 c3 c3 c4 c4 c5 c5 c2 c2 c3 c3 c4 c4 c5 c5 c2 c2 c3 c3 c4 c4 c5 c5 c2 c2 c3 c3 c4 c4 c5 c5 c2 c2 c3 c3 c4 c4 c5 c5 c2 c2 c3 c3 c4 c4 c5 c5 
* bloc 3
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 38 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 230 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 230 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c5 c5 c5 c6 c6 c7 c7 c7 c5 c5 c5 c6 c6 c7 c7 c7 c5 c5 c5 c6 c6 c7 c7 c7 c5 c5 c5 c6 c6 c7 c7 c7 c5 c5 c5 c6 c6 c7 c7 c7 c5 c5 c5 c6 c6 c7 c7 c7 c5 c5 c5 c6 c6 c7 c7 c7 c5 c5 c5 c6 c6 c7 c7 c7 
* component mcu
[   mcu] c6 c6 c7 c7 c7 c8 c8 c8 c7 c7 c8 c8 c9 c9 ca ca c6 c6 c6 c7 c7 c8 c8 c8 c7 c7 c8 c8 c9 c9 ca ca c5 c6 c6 c6 c7 c7 c8 c8 c7 c7 c8 c8 c9 c9 ca ca c5 c5 c6 c6 c7 c7 c7 c7 c7 c7 c8 c8 c9 c9 ca ca c5 c5 c5 c6 c6 c6 c7 c7 c7 c7 c8 c8 c9 c9 ca ca c4 c4 c5 c5 c6 c6 c6 c7 c7 c7 c8 c8 c9 c9 ca ca c4 c4 c4 c5 c5 c6 c6 c6 c7 c7 c8 c8 c9 c9 ca ca c4 c4 c4 c5 c5 c5 c6 c6 c7 c7 c8 c8 c9 c9 ca ca c2 c2 c3 c3 c4 c4 c5 c5 c5 c5 c5 c6 c6 c7 c7 c7 c2 c2 c3 c3 c4 c4 c5 c5 c5 c5 c5 c6 c6 c7 c7 c7 c2 c2 c3 c3 c4 c4 c5 c5 c5 c5 c5 c6 c6 c7 c7 c7 c2 c2 c3 c3 c4 c4 c5 c5 c5 c5 c5 c6 c6 c7 c7 c7 c2 c2 c3 c3 c4 c4 c5 c5 c5 c5 c5 c6 c6 c7 c7 c7 c2 c2 c3 c3 c4 c4 c5 c5 c5 c5 c5 c6 c6 c7 c7 c7 c2 c2 c3 c3 c4 c4 c5 c5 c5 c5 c5 c6 c6 c7 c7 c7 c2 c2 c3 c3 c4 c4 c5 c5 c5 c5 c5 c6 c6 c7 c7 c7 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 250
** component Y
* bloc 0
[ DC/AC] 03(3) / 01(2) 01(2) 00(4) -- total 16 bits
[  bloc] 3c ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 258 fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 258 fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cb cb cc cc cc cd cd cd cb cb cb cc cc cd cd cd ca cb cb cb cc cc cd cd ca ca cb cb cc cc cc cc ca ca ca cb cb cb cc cc c9 c9 ca ca cb cb cb cc c9 c9 c9 ca ca cb cb cb c9 c9 c9 ca ca ca cb cb 
* bloc 1
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 3e ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 26c fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 26c fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ce ce ce ce cf cf d0 d0 cd ce ce ce cf cf d0 d0 cd cd ce ce ce cf cf cf cd cd cd ce ce ce cf cf cc cc cd cd ce ce ce ce cc cc cc cd cd ce ce ce cb cb cc cc cd cd ce ce cb cb cc cc cd cd cd ce 
* bloc 2
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 3b ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 24e fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 24e fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c9 c9 c9 ca ca ca cb cb c9 c9 c9 ca ca ca cb cb c9 c9 c9 ca ca ca cb cb c9 c9 c9 ca ca ca cb cb c9 c9 c9 ca ca ca cb cb c9 c9 c9 ca ca ca cb cb c9 c9 c9 ca ca ca cb cb c9 c9 c9 ca ca ca cb cb 
* bloc 3
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 3d ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 262 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 262 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cb cb cc cc cd cd cd cd cb cb cc cc cd cd cd cd cb cb cc cc cd cd cd cd cb cb cc cc cd cd cd cd cb cb cc cc cd cd cd cd cb cb cc cc cd cd cd cd cb cb cc cc cd cd cd cd cb cb cc cc cd cd cd cd 
* component mcu
[   mcu] cb cb cc cc cc cd cd cd ce ce ce ce cf cf d0 d0 cb cb cb cc cc cd cd cd cd ce ce ce cf cf d0 d0 ca cb cb cb cc cc cd cd cd cd ce ce ce cf cf cf ca ca cb cb cc cc cc cc cd cd cd ce ce ce cf cf ca ca ca cb cb cb cc cc cc cc cd cd ce ce ce ce c9 c9 ca ca cb cb cb cc cc cc cc cd cd ce ce ce c9 c9 c9 ca ca cb cb cb cb cb cc cc cd cd ce ce c9 c9 c9 ca ca ca cb cb cb cb cc cc cd cd cd ce c9 c9 c9 ca ca ca cb cb cb cb cc cc cd cd cd cd c9 c9 c9 ca ca ca cb cb cb cb cc cc cd cd cd cd c9 c9 c9 ca ca ca cb cb cb cb cc cc cd cd cd cd c9 c9 c9 ca ca ca cb cb cb cb cc cc cd cd cd cd c9 c9 c9 ca ca ca cb cb cb cb cc cc cd cd cd cd c9 c9 c9 ca ca ca cb cb cb cb cc cc cd cd cd cd c9 c9 c9 ca ca ca cb cb cb cb cc cc cd cd cd cd c9 c9 c9 ca ca ca cb cb cb cb cc cc cd cd cd cd 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 251
** component Y
* bloc 0
[ DC/AC] 03(3) / 01(2) 01(2) 00(4) -- total 16 bits
[  bloc] 41 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 28a fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 28a fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d1 d1 d2 d2 d3 d3 d4 d4 d1 d1 d2 d2 d3 d3 d3 d4 d1 d1 d1 d2 d2 d3 d3 d3 d0 d0 d1 d1 d2 d2 d3 d3 d0 d0 d0 d1 d1 d2 d2 d2 cf d0 d0 d0 d1 d1 d2 d2 cf cf d0 d0 d0 d1 d1 d1 cf cf cf d0 d0 d1 d1 d1 
* bloc 1
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 43 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 29e fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 29e fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d4 d4 d4 d5 d5 d6 d6 d6 d4 d4 d4 d5 d5 d5 d6 d6 d3 d3 d4 d4 d5 d5 d5 d6 d3 d3 d3 d4 d4 d5 d5 d5 d2 d2 d3 d3 d4 d4 d5 d5 d2 d2 d2 d3 d3 d4 d4 d4 d2 d2 d2 d2 d3 d3 d4 d4 d1 d2 d2 d2 d3 d3 d4 d4 
* bloc 2
[ DC/AC] 03(3) / 01(2) 00(4) -- total 13 bits
[  bloc] 3f ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 276 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 276 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ce ce ce cf cf cf d0 d0 ce ce ce cf cf cf d0 d0 ce ce ce cf cf cf d0 d0 ce ce ce cf cf cf d0 d0 ce ce ce cf cf cf d0 d0 ce ce ce cf cf cf d0 d0 ce ce ce cf cf cf d0 d0 ce ce ce cf cf cf d0 d0 
* bloc 3
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 41 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 28a fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 28a fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d0 d0 d1 d1 d2 d2 d2 d2 d0 d0 d1 d1 d2 d2 d2 d2 d0 d0 d1 d1 d2 d2 d2 d2 d0 d0 d1 d1 d2 d2 d2 d2 d0 d0 d1 d1 d2 d2 d2 d2 d0 d0 d1 d1 d2 d2 d2 d2 d0 d0 d1 d1 d2 d2 d2 d2 d0 d0 d1 d1 d2 d2 d2 d2 
* component mcu
[   mcu] d1 d1 d2 d2 d3 d3 d4 d4 d4 d4 d4 d5 d5 d6 d6 d6 d1 d1 d2 d2 d3 d3 d3 d4 d4 d4 d4 d5 d5 d5 d6 d6 d1 d1 d1 d2 d2 d3 d3 d3 d3 d3 d4 d4 d5 d5 d5 d6 d0 d0 d1 d1 d2 d2 d3 d3 d3 d3 d3 d4 d4 d5 d5 d5 d0 d0 d0 d1 d1 d2 d2 d2 d2 d2 d3 d3 d4 d4 d5 d5 cf d0 d0 d0 d1 d1 d2 d2 d2 d2 d2 d3 d3 d4 d4 d4 cf cf d0 d0 d0 d1 d1 d1 d2 d2 d2 d2 d3 d3 d4 d4 cf cf cf d0 d0 d1 d1 d1 d1 d2 d2 d2 d3 d3 d4 d4 ce ce ce cf cf cf d0 d0 d0 d0 d1 d1 d2 d2 d2 d2 ce ce ce cf cf cf d0 d0 d0 d0 d1 d1 d2 d2 d2 d2 ce ce ce cf cf cf d0 d0 d0 d0 d1 d1 d2 d2 d2 d2 ce ce ce cf cf cf d0 d0 d0 d0 d1 d1 d2 d2 d2 d2 ce ce ce cf cf cf d0 d0 d0 d0 d1 d1 d2 d2 d2 d2 ce ce ce cf cf cf d0 d0 d0 d0 d1 d1 d2 d2 d2 d2 ce ce ce cf cf cf d0 d0 d0 d0 d1 d1 d2 d2 d2 d2 ce ce ce cf cf cf d0 d0 d0 d0 d1 d1 d2 d2 d2 d2 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 252
** component Y
* bloc 0
[ DC/AC] 03(3) / 01(2) 01(2) 00(4) -- total 16 bits
[  bloc] 45 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2b2 fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2b2 fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d6 d6 d7 d7 d8 d8 d9 d9 d6 d6 d7 d7 d8 d8 d8 d9 d6 d6 d6 d7 d7 d8 d8 d8 d5 d5 d6 d6 d7 d7 d8 d8 d5 d5 d5 d6 d6 d7 d7 d7 d4 d5 d5 d5 d6 d6 d7 d7 d4 d4 d5 d5 d5 d6 d6 d6 d4 d4 d4 d5 d5 d6 d6 d6 
* bloc 1
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 47 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2c6 fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2c6 fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d9 d9 d9 da da db db db d9 d9 d9 da da da db db d8 d8 d9 d9 da da da db d8 d8 d8 d9 d9 da da da d7 d7 d8 d8 d9 d9 da da d7 d7 d7 d8 d8 d9 d9 d9 d7 d7 d7 d7 d8 d8 d9 d9 d6 d7 d7 d7 d8 d8 d9 d9 
* bloc 2
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 44 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2a8 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2a8 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d4 d4 d4 d5 d5 d6 d6 d6 d4 d4 d4 d5 d5 d6 d6 d6 d4 d4 d4 d5 d5 d6 d6 d6 d4 d4 d4 d5 d5 d6 d6 d6 d4 d4 d4 d5 d5 d6 d6 d6 d4 d4 d4 d5 d5 d6 d6 d6 d4 d4 d4 d5 d5 d6 d6 d6 d4 d4 d4 d5 d5 d6 d6 d6 
* bloc 3
[ DC/AC] 01(3) / 01(2) 00(4) -- total 11 bits
[  bloc] 45 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2b2 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2b2 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d5 d5 d6 d6 d7 d7 d7 d7 d5 d5 d6 d6 d7 d7 d7 d7 d5 d5 d6 d6 d7 d7 d7 d7 d5 d5 d6 d6 d7 d7 d7 d7 d5 d5 d6 d6 d7 d7 d7 d7 d5 d5 d6 d6 d7 d7 d7 d7 d5 d5 d6 d6 d7 d7 d7 d7 d5 d5 d6 d6 d7 d7 d7 d7 
* component mcu
[   mcu] d6 d6 d7 d7 d8 d8 d9 d9 d9 d9 d9 da da db db db d6 d6 d7 d7 d8 d8 d8 d9 d9 d9 d9 da da da db db d6 d6 d6 d7 d7 d8 d8 d8 d8 d8 d9 d9 da da da db d5 d5 d6 d6 d7 d7 d8 d8 d8 d8 d8 d9 d9 da da da d5 d5 d5 d6 d6 d7 d7 d7 d7 d7 d8 d8 d9 d9 da da d4 d5 d5 d5 d6 d6 d7 d7 d7 d7 d7 d8 d8 d9 d9 d9 d4 d4 d5 d5 d5 d6 d6 d6 d7 d7 d7 d7 d8 d8 d9 d9 d4 d4 d4 d5 d5 d6 d6 d6 d6 d7 d7 d7 d8 d8 d9 d9 d4 d4 d4 d5 d5 d6 d6 d6 d5 d5 d6 d6 d7 d7 d7 d7 d4 d4 d4 d5 d5 d6 d6 d6 d5 d5 d6 d6 d7 d7 d7 d7 d4 d4 d4 d5 d5 d6 d6 d6 d5 d5 d6 d6 d7 d7 d7 d7 d4 d4 d4 d5 d5 d6 d6 d6 d5 d5 d6 d6 d7 d7 d7 d7 d4 d4 d4 d5 d5 d6 d6 d6 d5 d5 d6 d6 d7 d7 d7 d7 d4 d4 d4 d5 d5 d6 d6 d6 d5 d5 d6 d6 d7 d7 d7 d7 d4 d4 d4 d5 d5 d6 d6 d6 d5 d5 d6 d6 d7 d7 d7 d7 d4 d4 d4 d5 d5 d6 d6 d6 d5 d5 d6 d6 d7 d7 d7 d7 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 253
** component Y
* bloc 0
[ DC/AC] 03(3) / 01(2) 01(2) 00(4) -- total 16 bits
[  bloc] 49 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2da fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2da fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] db db dc dc dd dd de de db db dc dc dd dd dd de db db db dc dc dd dd dd da da db db dc dc dd dd da da da db db dc dc dc d9 da da da db db dc dc d9 d9 da da da db db db d9 d9 d9 da da db db db 
* bloc 1
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 4b ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2ee fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2ee fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] de de de df df e0 e0 e0 de de de df df df e0 e0 dd dd de de df df df e0 dd dd dd de de df df df dc dc dd dd de de df df dc dc dc dd dd de de de dc dc dc dc dd dd de de db dc dc dc dd dd de de 
* bloc 2
[ DC/AC] 03(3) / 01(2) 00(4) -- total 13 bits
[  bloc] 47 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2c6 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2c6 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d8 d8 d8 d9 d9 d9 da da d8 d8 d8 d9 d9 d9 da da d8 d8 d8 d9 d9 d9 da da d8 d8 d8 d9 d9 d9 da da d8 d8 d8 d9 d9 d9 da da d8 d8 d8 d9 d9 d9 da da d8 d8 d8 d9 d9 d9 da da d8 d8 d8 d9 d9 d9 da da 
* bloc 3
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 49 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2da fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2da fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] da da db db dc dc dc dc da da db db dc dc dc dc da da db db dc dc dc dc da da db db dc dc dc dc da da db db dc dc dc dc da da db db dc dc dc dc da da db db dc dc dc dc da da db db dc dc dc dc 
* component mcu
[   mcu] db db dc dc dd dd de de de de de df df e0 e0 e0 db db dc dc dd dd dd de de de de df df df e0 e0 db db db dc dc dd dd dd dd dd de de df df df e0 da da db db dc dc dd dd dd dd dd de de df df df da da da db db dc dc dc dc dc dd dd de de df df d9 da da da db db dc dc dc dc dc dd dd de de de d9 d9 da da da db db db dc dc dc dc dd dd de de d9 d9 d9 da da db db db db dc dc dc dd dd de de d8 d8 d8 d9 d9 d9 da da da da db db dc dc dc dc d8 d8 d8 d9 d9 d9 da da da da db db dc dc dc dc d8 d8 d8 d9 d9 d9 da da da da db db dc dc dc dc d8 d8 d8 d9 d9 d9 da da da da db db dc dc dc dc d8 d8 d8 d9 d9 d9 da da da da db db dc dc dc dc d8 d8 d8 d9 d9 d9 da da da da db db dc dc dc dc d8 d8 d8 d9 d9 d9 da da da da db db dc dc dc dc d8 d8 d8 d9 d9 d9 da da da da db db dc dc dc dc 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 254
** component Y
* bloc 0
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 4c ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2f8 fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2f8 fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] df df e0 e0 e0 e1 e1 e1 df df df e0 e0 e1 e1 e1 de df df df e0 e0 e1 e1 de de df df e0 e0 e0 e0 de de de df df df e0 e0 dd dd de de df df df e0 dd dd dd de de df df df dd dd dd de de de df df 
* bloc 1
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 4e ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 30c fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 30c fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e2 e2 e2 e2 e3 e3 e4 e4 e1 e2 e2 e2 e3 e3 e4 e4 e1 e1 e2 e2 e2 e3 e3 e3 e1 e1 e1 e2 e2 e2 e3 e3 e0 e0 e1 e1 e2 e2 e2 e2 e0 e0 e0 e1 e1 e2 e2 e2 df df e0 e0 e1 e1 e2 e2 df df e0 e0 e1 e1 e1 e2 
* bloc 2
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 4b ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2ee fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2ee fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] dd dd dd de de de df df dd dd dd de de de df df dd dd dd de de de df df dd dd dd de de de df df dd dd dd de de de df df dd dd dd de de de df df dd dd dd de de de df df dd dd dd de de de df df 
* bloc 3
[ DC/AC] 01(3) / 01(2) 00(4) -- total 11 bits
[  bloc] 4c ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2f8 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2f8 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] de de de df df e0 e0 e0 de de de df df e0 e0 e0 de de de df df e0 e0 e0 de de de df df e0 e0 e0 de de de df df e0 e0 e0 de de de df df e0 e0 e0 de de de df df e0 e0 e0 de de de df df e0 e0 e0 
* component mcu
[   mcu] df df e0 e0 e0 e1 e1 e1 e2 e2 e2 e2 e3 e3 e4 e4 df df df e0 e0 e1 e1 e1 e1 e2 e2 e2 e3 e3 e4 e4 de df df df e0 e0 e1 e1 e1 e1 e2 e2 e2 e3 e3 e3 de de df df e0 e0 e0 e0 e1 e1 e1 e2 e2 e2 e3 e3 de de de df df df e0 e0 e0 e0 e1 e1 e2 e2 e2 e2 dd dd de de df df df e0 e0 e0 e0 e1 e1 e2 e2 e2 dd dd dd de de df df df df df e0 e0 e1 e1 e2 e2 dd dd dd de de de df df df df e0 e0 e1 e1 e1 e2 dd dd dd de de de df df de de de df df e0 e0 e0 dd dd dd de de de df df de de de df df e0 e0 e0 dd dd dd de de de df df de de de df df e0 e0 e0 dd dd dd de de de df df de de de df df e0 e0 e0 dd dd dd de de de df df de de de df df e0 e0 e0 dd dd dd de de de df df de de de df df e0 e0 e0 dd dd dd de de de df df de de de df df e0 e0 e0 dd dd dd de de de df df de de de df df e0 e0 e0 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 255
** component Y
* bloc 0
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 4f ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 316 fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 316 fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e3 e3 e3 e4 e4 e5 e5 e5 e3 e3 e3 e4 e4 e4 e5 e5 e2 e2 e3 e3 e4 e4 e4 e5 e2 e2 e2 e3 e3 e4 e4 e4 e1 e1 e2 e2 e3 e3 e4 e4 e1 e1 e1 e2 e2 e3 e3 e3 e1 e1 e1 e1 e2 e2 e3 e3 e0 e1 e1 e1 e2 e2 e3 e3 
* bloc 1
[ DC/AC] 02(3) / 01(2) 01(2) 00(4) -- total 15 bits
[  bloc] 51 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 32a fff9 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 32a fff9 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e5 e5 e6 e6 e7 e7 e8 e8 e5 e5 e6 e6 e7 e7 e7 e8 e5 e5 e5 e6 e6 e7 e7 e7 e4 e4 e5 e5 e6 e6 e7 e7 e4 e4 e4 e5 e5 e6 e6 e6 e3 e4 e4 e4 e5 e5 e6 e6 e3 e3 e4 e4 e4 e5 e5 e5 e3 e3 e3 e4 e4 e5 e5 e5 
* bloc 2
[ DC/AC] 03(3) / 01(2) 00(4) -- total 13 bits
[  bloc] 4d ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 302 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 302 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] df df e0 e0 e1 e1 e1 e1 df df e0 e0 e1 e1 e1 e1 df df e0 e0 e1 e1 e1 e1 df df e0 e0 e1 e1 e1 e1 df df e0 e0 e1 e1 e1 e1 df df e0 e0 e1 e1 e1 e1 df df e0 e0 e1 e1 e1 e1 df df e0 e0 e1 e1 e1 e1 
* bloc 3
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 4f ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 316 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 316 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e2 e2 e2 e3 e3 e3 e4 e4 e2 e2 e2 e3 e3 e3 e4 e4 e2 e2 e2 e3 e3 e3 e4 e4 e2 e2 e2 e3 e3 e3 e4 e4 e2 e2 e2 e3 e3 e3 e4 e4 e2 e2 e2 e3 e3 e3 e4 e4 e2 e2 e2 e3 e3 e3 e4 e4 e2 e2 e2 e3 e3 e3 e4 e4 
* component mcu
[   mcu] e3 e3 e3 e4 e4 e5 e5 e5 e5 e5 e6 e6 e7 e7 e8 e8 e3 e3 e3 e4 e4 e4 e5 e5 e5 e5 e6 e6 e7 e7 e7 e8 e2 e2 e3 e3 e4 e4 e4 e5 e5 e5 e5 e6 e6 e7 e7 e7 e2 e2 e2 e3 e3 e4 e4 e4 e4 e4 e5 e5 e6 e6 e7 e7 e1 e1 e2 e2 e3 e3 e4 e4 e4 e4 e4 e5 e5 e6 e6 e6 e1 e1 e1 e2 e2 e3 e3 e3 e3 e4 e4 e4 e5 e5 e6 e6 e1 e1 e1 e1 e2 e2 e3 e3 e3 e3 e4 e4 e4 e5 e5 e5 e0 e1 e1 e1 e2 e2 e3 e3 e3 e3 e3 e4 e4 e5 e5 e5 df df e0 e0 e1 e1 e1 e1 e2 e2 e2 e3 e3 e3 e4 e4 df df e0 e0 e1 e1 e1 e1 e2 e2 e2 e3 e3 e3 e4 e4 df df e0 e0 e1 e1 e1 e1 e2 e2 e2 e3 e3 e3 e4 e4 df df e0 e0 e1 e1 e1 e1 e2 e2 e2 e3 e3 e3 e4 e4 df df e0 e0 e1 e1 e1 e1 e2 e2 e2 e3 e3 e3 e4 e4 df df e0 e0 e1 e1 e1 e1 e2 e2 e2 e3 e3 e3 e4 e4 df df e0 e0 e1 e1 e1 e1 e2 e2 e2 e3 e3 e3 e4 e4 df df e0 e0 e1 e1 e1 e1 e2 e2 e2 e3 e3 e3 e4 e4 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 256
** component Y
* bloc 0
[ DC/AC] 02(3) / 11(4) 00(4) -- total 14 bits
[  bloc] 52 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 334 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 334 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 
* bloc 1
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 52 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 334 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 334 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 
* bloc 2
[ DC/AC] 02(3) / 00(4) -- total 9 bits
[  bloc] 50 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 320 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 320 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 
* bloc 3
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 50 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 320 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 320 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 
* component mcu
[   mcu] e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 257
** component Y
* bloc 0
[ DC/AC] 02(3) / 11(4) 00(4) -- total 14 bits
[  bloc] 52 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 334 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 334 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 
* bloc 1
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 52 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 334 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 334 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 
* bloc 2
[ DC/AC] 01(3) / 00(4) -- total 8 bits
[  bloc] 51 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 32a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 32a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 
* bloc 3
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 51 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 32a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 32a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 
* component mcu
[   mcu] e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 258
** component Y
* bloc 0
[ DC/AC] 01(3) / 11(4) 00(4) -- total 13 bits
[  bloc] 52 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 334 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 334 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 
* bloc 1
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 52 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 334 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 334 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 
* bloc 2
[ DC/AC] 01(3) / 00(4) -- total 8 bits
[  bloc] 51 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 32a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 32a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 
* bloc 3
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 51 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 32a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 32a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 
* component mcu
[   mcu] e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 259
** component Y
* bloc 0
[ DC/AC] 01(3) / 11(4) 00(4) -- total 13 bits
[  bloc] 52 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 334 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 334 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 
* bloc 1
[ DC/AC] 00(2) / 11(4) 00(4) -- total 11 bits
[  bloc] 52 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 334 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 334 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 
* bloc 2
[ DC/AC] 02(3) / 00(4) -- total 9 bits
[  bloc] 50 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 320 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 320 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 
* bloc 3
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 50 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 320 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 320 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 
* component mcu
[   mcu] e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e8 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e7 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e6 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 260
** component Y
* bloc 0
[ DC/AC] 06(4) / 07(8) 01(2) 12(5) 06(7) 05(5) 61(7) 01(2) 03(3) 01(2) a2(16) 01(2) 00(4) -- total 103 bits
[  bloc] 2a 45 ffff 0 2 ffca 10 0 0 0 0 0 0 ffff 1 fffc 1 0 0 0 0 0 0 0 0 0 0 3 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1a4 1e3 fff9 0 e febc a0 0 0 0 0 0 0 fff4 f ff9c 10 0 0 0 0 0 0 0 0 0 0 60 ffda 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1a4 1e3 febc a0 f ff9c 60 ffda fff9 e 0 fff4 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] eb e3 e4 e2 eb c5 2f 28 ea e3 e4 e1 eb c6 30 28 e9 e3 e3 e0 ec c9 32 28 e9 e3 e3 de ec cc 35 28 e8 e4 e3 dd ec cf 38 28 e7 e4 e2 db ec d3 3b 27 e6 e4 e2 da ed d5 3d 27 e6 e4 e2 da ed d6 3e 27 
* bloc 1
[ DC/AC] 07(5) / 03(3) 31(6) 01(2) 00(4) -- total 32 bits
[  bloc] ffb5 4 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd12 1c 0 0 0 6 a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd12 1c 6 a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 2a 26 23 21 21 21 1f 1d 2a 26 23 21 21 21 1f 1d 2a 26 23 21 21 21 1f 1d 2a 26 23 21 21 21 1f 1d 2a 26 23 21 21 21 1f 1d 2a 26 23 21 21 21 1f 1d 2a 26 23 21 21 21 1f 1d 2a 26 23 21 21 21 1f 1d 
* bloc 2
[ DC/AC] 07(5) / 06(7) 01(2) 12(5) 06(7) 05(5) 01(2) 62(12) 02(2) 01(2) a2(16) 01(2) 00(4) -- total 107 bits
[  bloc] 2d 3c ffff 0 2 ffcb 13 ffff 0 0 0 0 0 0 fffd fffe 1 0 0 0 0 0 0 0 0 0 0 2 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1c2 1a4 fff9 0 e fec2 be fff7 0 0 0 0 0 0 ffd3 ffce 10 0 0 0 0 0 0 0 0 0 0 40 ffda 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1c2 1a4 fec2 be ffd3 ffce 40 ffda fff9 e fff7 0 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e4 e0 de e2 ea d8 53 21 e4 e0 de e1 ea d9 54 21 e3 e0 de e0 e9 da 56 22 e2 e1 df de e8 dc 59 24 e1 e2 df dc e7 de 5c 25 e0 e3 e0 db e6 e0 5f 27 df e3 e0 da e5 e1 61 28 df e3 e0 d9 e4 e2 62 28 
* bloc 3
[ DC/AC] 07(5) / 03(3) 01(2) 21(5) 01(2) 61(7) 00(4) -- total 42 bits
[  bloc] ffb6 5 ffff 0 0 1 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd1c 23 fff9 0 0 6 a 0 0 0 0 0 0 c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd1c 23 6 a 0 0 0 0 fff9 0 0 c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 2d 27 21 20 23 23 1e 19 2d 27 21 20 23 23 1f 1a 2d 28 22 21 23 22 1f 1b 2c 28 24 22 22 22 1f 1c 2c 29 26 23 22 21 1f 1e 2b 2a 27 24 22 20 1f 1f 2b 2a 28 25 22 20 20 20 2b 2b 29 26 22 20 20 21 
* component mcu
[   mcu] eb e3 e4 e2 eb c5 2f 28 2a 26 23 21 21 21 1f 1d ea e3 e4 e1 eb c6 30 28 2a 26 23 21 21 21 1f 1d e9 e3 e3 e0 ec c9 32 28 2a 26 23 21 21 21 1f 1d e9 e3 e3 de ec cc 35 28 2a 26 23 21 21 21 1f 1d e8 e4 e3 dd ec cf 38 28 2a 26 23 21 21 21 1f 1d e7 e4 e2 db ec d3 3b 27 2a 26 23 21 21 21 1f 1d e6 e4 e2 da ed d5 3d 27 2a 26 23 21 21 21 1f 1d e6 e4 e2 da ed d6 3e 27 2a 26 23 21 21 21 1f 1d e4 e0 de e2 ea d8 53 21 2d 27 21 20 23 23 1e 19 e4 e0 de e1 ea d9 54 21 2d 27 21 20 23 23 1f 1a e3 e0 de e0 e9 da 56 22 2d 28 22 21 23 22 1f 1b e2 e1 df de e8 dc 59 24 2c 28 24 22 22 22 1f 1c e1 e2 df dc e7 de 5c 25 2c 29 26 23 22 21 1f 1e e0 e3 e0 db e6 e0 5f 27 2b 2a 27 24 22 20 1f 1f df e3 e0 da e5 e1 61 28 2b 2a 28 25 22 20 20 20 df e3 e0 d9 e4 e2 62 28 2b 2b 29 26 22 20 20 21 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 02(3) 00(2) -- total 11 bits
[  bloc] 3 fffe 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 21 ffea 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 21 ffea 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 81 82 83 85 86 87 88 80 81 82 83 85 86 87 88 80 81 82 83 85 86 87 88 80 81 82 83 85 86 87 88 80 81 82 83 85 86 87 88 80 81 82 83 85 86 87 88 80 81 82 83 85 86 87 88 80 81 82 83 85 86 87 88 
* component mcu
[   mcu] 80 80 81 81 82 82 83 83 85 85 86 86 87 87 88 88 80 80 81 81 82 82 83 83 85 85 86 86 87 87 88 88 80 80 81 81 82 82 83 83 85 85 86 86 87 87 88 88 80 80 81 81 82 82 83 83 85 85 86 86 87 87 88 88 80 80 81 81 82 82 83 83 85 85 86 86 87 87 88 88 80 80 81 81 82 82 83 83 85 85 86 86 87 87 88 88 80 80 81 81 82 82 83 83 85 85 86 86 87 87 88 88 80 80 81 81 82 82 83 83 85 85 86 86 87 87 88 88 80 80 81 81 82 82 83 83 85 85 86 86 87 87 88 88 80 80 81 81 82 82 83 83 85 85 86 86 87 87 88 88 80 80 81 81 82 82 83 83 85 85 86 86 87 87 88 88 80 80 81 81 82 82 83 83 85 85 86 86 87 87 88 88 80 80 81 81 82 82 83 83 85 85 86 86 87 87 88 88 80 80 81 81 82 82 83 83 85 85 86 86 87 87 88 88 80 80 81 81 82 82 83 83 85 85 86 86 87 87 88 88 80 80 81 81 82 82 83 83 85 85 86 86 87 87 88 88 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 00(2) -- total 5 bits
[  bloc] ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 
* component mcu
[   mcu] 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 

**************************************************************
*** mcu 261
** component Y
* bloc 0
[ DC/AC] 07(5) / 07(8) 02(2) 11(4) 06(7) 04(4) 01(2) 52(11) 03(3) 03(3) 01(2) a1(9) e1(16) 00(4) -- total 119 bits
[  bloc] 1e ffb1 3 0 1 ffc8 fff8 ffff 0 0 0 0 0 fffe 6 5 ffff 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 12c fdd7 15 0 7 feb0 ffb0 fff7 0 0 0 0 0 ffe8 5a 7d fff0 0 0 0 0 0 0 0 0 0 0 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 12c fdd7 feb0 ffb0 5a 7d 20 0 15 7 fff7 ffe8 fff0 0 0 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 1a 1e a7 eb e6 d4 ea dc 1a 1d a4 eb e5 d5 e9 dc 1b 1c 9e ec e3 d7 e7 dc 1c 1b 96 ec e0 d9 e4 db 1d 19 8e ed dd dc e1 db 1e 18 86 ee da de de db 1f 17 80 ee d8 e0 dc db 1f 17 7d ee d7 e1 db db 
* bloc 1
[ DC/AC] 06(4) / 11(4) 00(4) -- total 19 bits
[  bloc] 4b 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2ee 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2ee 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] df df df df df df df df df df df df df df df df de de de de de de de de de de de de de de de de de de de de de de de de dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd dd 
* bloc 2
[ DC/AC] 06(4) / 07(8) 02(2) 26(16) 11(4) 52(11) 04(4) 03(3) 01(2) 91(9) 01(2) 01(2) 00(4) -- total 106 bits
[  bloc] 18 ffab 2 0 0 ffcf 0 ffff 0 0 0 0 0 fffe a 4 ffff 0 0 0 0 0 0 0 0 0 1 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] f0 fdad e 0 0 feda 0 fff7 0 0 0 0 0 ffe8 96 64 fff0 0 0 0 0 0 0 0 0 0 24 ffe0 ffda 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] f0 fdad feda 0 96 64 ffe0 ffda e 0 fff7 ffe8 fff0 24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 1e 14 6b f0 d9 d5 ee db 1e 15 69 ee db d5 ec db 1f 16 65 eb dd d6 e8 dc 1f 17 60 e6 e0 d6 e4 dd 20 18 5b e1 e4 d7 df de 21 19 56 dd e7 d7 db df 22 1a 52 d9 ea d8 d8 df 22 1b 50 d7 eb d8 d6 e0 
* bloc 3
[ DC/AC] 06(4) / 02(2) 21(5) 31(6) 00(4) -- total 31 bits
[  bloc] 4a 2 0 0 1 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2e4 e 0 0 7 0 0 0 fff8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2e4 e 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 fff8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] df de de dd dc db db da e0 df de dd dc db da d9 e1 e0 df dd dc da d9 d8 e1 e0 df dd dc da d9 d8 e0 e0 df dd dc da d9 d9 df de de dd dc db db da dd dd dd dd dc dc dc dc db dc dc dc dd dd dd de 
* component mcu
[   mcu] 1a 1e a7 eb e6 d4 ea dc df df df df df df df df 1a 1d a4 eb e5 d5 e9 dc df df df df df df df df 1b 1c 9e ec e3 d7 e7 dc de de de de de de de de 1c 1b 96 ec e0 d9 e4 db de de de de de de de de 1d 19 8e ed dd dc e1 db de de de de de de de de 1e 18 86 ee da de de db dd dd dd dd dd dd dd dd 1f 17 80 ee d8 e0 dc db dd dd dd dd dd dd dd dd 1f 17 7d ee d7 e1 db db dd dd dd dd dd dd dd dd 1e 14 6b f0 d9 d5 ee db df de de dd dc db db da 1e 15 69 ee db d5 ec db e0 df de dd dc db da d9 1f 16 65 eb dd d6 e8 dc e1 e0 df dd dc da d9 d8 1f 17 60 e6 e0 d6 e4 dd e1 e0 df dd dc da d9 d8 20 18 5b e1 e4 d7 df de e0 e0 df dd dc da d9 d9 21 19 56 dd e7 d7 db df df de de dd dc db db da 22 1a 52 d9 ea d8 d8 df dd dd dd dd dc dc dc dc 22 1b 50 d7 eb d8 d6 e0 db dc dc dc dd dd dd de 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 01(2) 00(2) -- total 9 bits
[  bloc] 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] b b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] b b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 83 83 82 82 81 80 80 7f 83 83 82 82 81 80 80 7f 83 83 82 82 81 80 80 7f 83 83 82 82 81 80 80 7f 83 83 82 82 81 80 80 7f 83 83 82 82 81 80 80 7f 83 83 82 82 81 80 80 7f 83 83 82 82 81 80 80 7f 
* component mcu
[   mcu] 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 01(2) 00(2) -- total 8 bits
[  bloc] 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 82 82 81 80 80 7f 7e 7e 82 82 81 80 80 7f 7e 7e 82 82 81 80 80 7f 7e 7e 82 82 81 80 80 7f 7e 7e 82 82 81 80 80 7f 7e 7e 82 82 81 80 80 7f 7e 7e 82 82 81 80 80 7f 7e 7e 82 82 81 80 80 7f 7e 7e 
* component mcu
[   mcu] 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 

**************************************************************
*** mcu 262
** component Y
* bloc 0
[ DC/AC] 06(4) / 05(5) 04(4) 02(2) 04(4) 04(4) 03(3) 02(2) 02(2) 02(2) 13(7) 02(2) 01(2) 01(2) 11(4) 01(2) 02(2) 41(6) 01(2) 11(4) 21(5) 31(6) 00(4) -- total 130 bits
[  bloc] 13 15 fff5 2 fff6 d 6 fffe 2 3 0 4 2 ffff 1 0 1 1 2 0 0 0 0 1 1 0 1 0 0 1 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] be 93 ffb3 12 ffba 4e 3c ffee 10 1b 0 2c 14 fff4 f 0 10 f 1c 0 0 0 0 17 12 0 24 0 0 25 0 0 0 ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] be 93 4e 3c f 0 0 0 ffb3 ffba ffee fff4 10 24 25 0 12 10 14 f 0 0 0 0 1b 2c 1c 12 0 0 0 0 0 0 17 0 0 0 0 0 0 0 ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d2 92 8d 84 7d 8f 85 85 b8 87 89 84 7d 8b 87 8c 96 7f 8d 92 8c 8d 83 84 a5 94 92 92 8e 8b 84 83 d9 be 95 84 86 86 8a 8b e9 d6 a0 90 98 8d 87 7d de d9 a3 9a a6 93 87 76 e3 dd 99 87 96 8c 92 8c 
* bloc 1
[ DC/AC] 06(4) / 06(7) 03(3) 12(5) 05(5) 01(2) 01(2) 01(2) 21(5) 01(2) 02(2) 03(3) 02(2) 01(2) 01(2) 01(2) 91(9) 01(2) c1(10) 00(4) -- total 115 bits
[  bloc] ffd7 29 fffc 0 fffe 17 ffff 1 ffff 0 0 1 ffff 3 fffc fffe 1 ffff 1 0 0 0 0 0 0 0 0 0 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fe66 11f ffe4 0 fff2 8a fff6 9 fff8 0 0 b fff6 24 ffc4 ffce 10 fff1 e 0 0 0 0 0 0 0 0 0 26 ffdb 0 0 0 0 0 0 0 0 0 0 0 0 ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fe66 11f 8a fff6 ffc4 ffce 0 26 ffe4 fff2 9 24 10 0 ffdb ffde 0 fff8 fff6 fff1 0 0 0 0 0 b e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 85 90 4e 2f 2c 26 2f 2c 83 8d 51 2f 30 2a 30 2b 85 8b 58 2e 33 2d 30 2a 8c 8d 63 2a 33 2c 2f 2b 93 90 70 26 30 29 2d 2e 92 90 7f 26 30 27 2c 32 88 8c 8b 2b 34 27 2d 35 7e 87 92 30 39 29 2d 37 
* bloc 2
[ DC/AC] 07(5) / 05(5) 01(2) 02(2) 03(3) 05(5) 03(3) 01(2) 03(3) 02(2) 11(4) 02(2) 02(2) 11(4) 01(2) 01(2) 01(2) 11(4) 41(6) 11(4) 11(4) 00(4) -- total 117 bits
[  bloc] 1d 1c ffff 2 fffb 15 7 1 4 fffd 0 1 fffe 3 0 ffff 1 ffff 1 0 1 0 0 0 0 ffff 0 ffff 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 122 c4 fff9 12 ffdd 7e 46 9 20 ffe5 0 b ffec 24 0 ffe7 10 fff1 e 0 f 0 0 0 0 ffe7 0 ffe0 0 ffdb 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 122 c4 7e 46 0 ffe7 ffe0 0 fff9 ffdd 9 24 10 0 ffdb 0 12 20 ffec fff1 ffe7 0 0 0 ffe5 b e 0 0 0 0 0 0 0 0 0 0 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e1 da 90 8c 99 8d 9d 82 dc d0 8b 8d 9d 90 9d 88 e0 cb 8c 91 a4 98 a2 96 e3 c7 8c 8d 9f 95 9d 9b e0 c3 8d 82 8d 88 8d 92 e2 cc a0 86 87 88 86 8c e4 db bc 95 8e 92 88 8a de e0 ca 9d 91 96 87 84 
* bloc 3
[ DC/AC] 06(4) / 06(7) 02(2) 02(2) 02(2) 04(4) 04(4) 12(5) 01(2) 01(2) 33(12) 01(2) 31(6) 01(2) 61(7) e1(16) 00(4) -- total 121 bits
[  bloc] ffe0 31 fffd fffd fffe c fff8 0 fffd 1 1 0 0 0 fffc 1 0 0 0 1 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fec0 157 ffeb ffe5 fff2 48 ffb0 0 ffe8 9 b 0 0 0 ffc4 19 0 0 0 e f 0 0 0 0 0 0 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fec0 157 48 ffb0 ffc4 19 20 0 ffeb fff2 0 0 0 0 0 22 ffe5 ffe8 0 0 0 0 0 0 9 0 0 0 0 0 0 0 b e 0 0 0 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 88 82 90 4d 31 28 34 2d 81 7c 89 48 2a 25 2f 29 8d 89 90 52 2e 2a 30 2b 9f 9c 9c 60 32 30 30 2b 9e 9d 99 62 2d 31 2b 29 95 98 91 62 2a 36 2e 2f 90 95 8c 63 27 39 2f 32 8d 93 87 60 21 34 27 2b 
* component mcu
[   mcu] d2 92 8d 84 7d 8f 85 85 85 90 4e 2f 2c 26 2f 2c b8 87 89 84 7d 8b 87 8c 83 8d 51 2f 30 2a 30 2b 96 7f 8d 92 8c 8d 83 84 85 8b 58 2e 33 2d 30 2a a5 94 92 92 8e 8b 84 83 8c 8d 63 2a 33 2c 2f 2b d9 be 95 84 86 86 8a 8b 93 90 70 26 30 29 2d 2e e9 d6 a0 90 98 8d 87 7d 92 90 7f 26 30 27 2c 32 de d9 a3 9a a6 93 87 76 88 8c 8b 2b 34 27 2d 35 e3 dd 99 87 96 8c 92 8c 7e 87 92 30 39 29 2d 37 e1 da 90 8c 99 8d 9d 82 88 82 90 4d 31 28 34 2d dc d0 8b 8d 9d 90 9d 88 81 7c 89 48 2a 25 2f 29 e0 cb 8c 91 a4 98 a2 96 8d 89 90 52 2e 2a 30 2b e3 c7 8c 8d 9f 95 9d 9b 9f 9c 9c 60 32 30 30 2b e0 c3 8d 82 8d 88 8d 92 9e 9d 99 62 2d 31 2b 29 e2 cc a0 86 87 88 86 8c 95 98 91 62 2a 36 2e 2f e4 db bc 95 8e 92 88 8a 90 95 8c 63 27 39 2f 32 de e0 ca 9d 91 96 87 84 8d 93 87 60 21 34 27 2b 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 01(2) 31(5) 00(2) -- total 14 bits
[  bloc] 0 ffff 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 fff5 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 fff5 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 81 7f 7e 7d 7e 80 83 84 81 7f 7e 7d 7e 80 83 84 81 7f 7e 7d 7e 80 83 84 81 7f 7e 7d 7e 80 83 84 81 7f 7e 7d 7e 80 83 84 81 7f 7e 7d 7e 80 83 84 81 7f 7e 7d 7e 80 83 84 81 7f 7e 7d 7e 80 83 84 
* component mcu
[   mcu] 81 81 7f 7f 7e 7e 7d 7d 7e 7e 80 80 83 83 84 84 81 81 7f 7f 7e 7e 7d 7d 7e 7e 80 80 83 83 84 84 81 81 7f 7f 7e 7e 7d 7d 7e 7e 80 80 83 83 84 84 81 81 7f 7f 7e 7e 7d 7d 7e 7e 80 80 83 83 84 84 81 81 7f 7f 7e 7e 7d 7d 7e 7e 80 80 83 83 84 84 81 81 7f 7f 7e 7e 7d 7d 7e 7e 80 80 83 83 84 84 81 81 7f 7f 7e 7e 7d 7d 7e 7e 80 80 83 83 84 84 81 81 7f 7f 7e 7e 7d 7d 7e 7e 80 80 83 83 84 84 81 81 7f 7f 7e 7e 7d 7d 7e 7e 80 80 83 83 84 84 81 81 7f 7f 7e 7e 7d 7d 7e 7e 80 80 83 83 84 84 81 81 7f 7f 7e 7e 7d 7d 7e 7e 80 80 83 83 84 84 81 81 7f 7f 7e 7e 7d 7d 7e 7e 80 80 83 83 84 84 81 81 7f 7f 7e 7e 7d 7d 7e 7e 80 80 83 83 84 84 81 81 7f 7f 7e 7e 7d 7d 7e 7e 80 80 83 83 84 84 81 81 7f 7f 7e 7e 7d 7d 7e 7e 80 80 83 83 84 84 81 81 7f 7f 7e 7e 7d 7d 7e 7e 80 80 83 83 84 84 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 41(6) 00(2) -- total 13 bits
[  bloc] 2 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 16 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 16 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 82 84 85 85 84 82 80 80 82 84 85 85 84 82 80 80 82 84 85 85 84 82 80 80 82 84 85 85 84 82 80 80 82 84 85 85 84 82 80 80 82 84 85 85 84 82 80 80 82 84 85 85 84 82 80 80 82 84 85 85 84 82 80 
* component mcu
[   mcu] 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 

**************************************************************
*** mcu 263
** component Y
* bloc 0
[ DC/AC] 05(3) / 05(5) 02(2) 13(7) 05(5) 04(4) 03(3) 01(2) 21(5) 01(2) 02(2) 03(3) 02(2) 01(2) 11(4) 81(9) 00(4) -- total 104 bits
[  bloc] ffc8 ffe9 3 0 fffb 16 fff5 4 ffff 0 0 ffff 1 fffe 7 fffd 1 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fdd0 ff5f 15 0 ffdd 84 ff92 24 fff8 0 0 fff5 a ffe8 69 ffb5 10 0 e 0 0 0 0 0 0 0 0 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fdd0 ff5f 84 ff92 69 ffb5 20 0 15 ffdd 24 ffe8 10 0 0 0 0 fff8 a 0 0 0 0 0 0 fff5 e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 2d 27 24 24 2e 25 47 b7 2c 28 28 29 32 26 40 aa 2b 2a 2d 2e 37 26 39 9b 2b 2b 2d 2e 38 28 35 91 2b 2a 2a 2a 36 29 35 8c 2b 2a 29 27 35 2b 34 87 2b 2b 2a 28 37 2c 30 7d 2a 2c 2c 2a 39 2c 2d 75 
* bloc 1
[ DC/AC] 07(5) / 01(2) 04(4) 01(2) 03(3) 02(2) 01(2) 02(2) 02(2) 01(2) 01(2) 01(2) 02(2) 02(2) 21(5) 11(4) 01(2) 01(2) 11(4) 00(4) -- total 90 bits
[  bloc] 2e ffff a 1 4 2 ffff fffe fffd ffff ffff ffff fffe 2 0 0 ffff 0 1 1 ffff 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1cc fff9 46 9 1c c fff6 ffee ffe8 fff7 fff5 fff5 ffec 18 0 0 fff0 0 e e fff1 0 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1cc fff9 c fff6 0 0 0 0 46 1c ffee 18 fff0 0 0 0 9 ffe8 ffec 0 0 0 0 0 fff7 fff5 e 0 0 0 0 0 fff5 e 0 0 0 0 0 0 fff1 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c3 c6 c5 c2 c6 c9 c2 b6 c0 c5 c7 c7 cd d3 ce c5 c6 c8 c6 c3 c2 c3 be b7 c8 c6 bf b7 b0 ae ae ad bc b9 b4 af ac af b9 c2 b0 ae ad ac aa ad bb ca a8 a9 ad af aa a7 b2 c1 a0 a5 af b6 b2 ad b6 c4 
* bloc 2
[ DC/AC] 07(5) / 04(4) 02(2) 12(5) 04(4) 03(3) 02(2) 52(11) 02(2) 01(2) 01(2) a1(9) 01(2) 00(4) -- total 89 bits
[  bloc] ffc1 fff7 2 0 fffd b fffa 2 0 0 0 0 0 fffe 3 ffff 1 0 0 0 0 0 0 0 0 0 0 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd8a ffc1 e 0 ffeb 42 ffc4 12 0 0 0 0 0 ffe8 2d ffe7 10 0 0 0 0 0 0 0 0 0 0 20 ffda 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd8a ffc1 42 ffc4 2d ffe7 20 ffda e ffeb 12 ffe8 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 2c 2a 2b 34 22 2a 2e 6f 2c 2a 2b 33 22 2a 2e 6c 2c 2b 2b 32 23 2c 2d 66 2c 2b 2a 31 23 2e 2b 5f 2c 2c 2a 30 24 30 29 57 2d 2d 2a 2f 24 31 27 50 2d 2d 29 2e 24 33 26 4b 2d 2e 29 2d 24 34 26 48 
* bloc 3
[ DC/AC] 07(5) / 03(3) 02(2) 01(2) 02(2) 01(2) 01(2) 11(4) 01(2) 11(4) 00(4) -- total 52 bits
[  bloc] 26 fffc 2 ffff fffe ffff ffff 0 ffff 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 17c ffe4 e fff7 fff2 fffa fff6 0 fff8 9 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 17c ffe4 fffa fff6 0 0 0 0 e fff2 0 0 0 0 0 0 fff7 fff8 0 0 0 0 0 0 9 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] a8 ab af b2 b3 b5 b8 ba a5 a9 ae b1 b2 b4 b8 ba a5 a9 ad b0 b2 b3 b7 b9 a9 ac b0 b1 b2 b2 b4 b6 ae b1 b3 b3 b2 b1 b1 b3 ae b1 b3 b2 b0 af af b0 a8 ab ae af ae ad ae b0 a2 a6 a9 ab ab ac ae b0 
* component mcu
[   mcu] 2d 27 24 24 2e 25 47 b7 c3 c6 c5 c2 c6 c9 c2 b6 2c 28 28 29 32 26 40 aa c0 c5 c7 c7 cd d3 ce c5 2b 2a 2d 2e 37 26 39 9b c6 c8 c6 c3 c2 c3 be b7 2b 2b 2d 2e 38 28 35 91 c8 c6 bf b7 b0 ae ae ad 2b 2a 2a 2a 36 29 35 8c bc b9 b4 af ac af b9 c2 2b 2a 29 27 35 2b 34 87 b0 ae ad ac aa ad bb ca 2b 2b 2a 28 37 2c 30 7d a8 a9 ad af aa a7 b2 c1 2a 2c 2c 2a 39 2c 2d 75 a0 a5 af b6 b2 ad b6 c4 2c 2a 2b 34 22 2a 2e 6f a8 ab af b2 b3 b5 b8 ba 2c 2a 2b 33 22 2a 2e 6c a5 a9 ae b1 b2 b4 b8 ba 2c 2b 2b 32 23 2c 2d 66 a5 a9 ad b0 b2 b3 b7 b9 2c 2b 2a 31 23 2e 2b 5f a9 ac b0 b1 b2 b2 b4 b6 2c 2c 2a 30 24 30 29 57 ae b1 b3 b3 b2 b1 b1 b3 2d 2d 2a 2f 24 31 27 50 ae b1 b3 b2 b0 af af b0 2d 2d 29 2e 24 33 26 4b a8 ab ae af ae ad ae b0 2d 2e 29 2d 24 34 26 48 a2 a6 a9 ab ab ac ae b0 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 02(3) 00(2) -- total 10 bits
[  bloc] ffff 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fff5 21 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fff5 21 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 84 83 82 80 7d 7b 7a 79 84 83 82 80 7d 7b 7a 79 84 83 82 80 7d 7b 7a 79 84 83 82 80 7d 7b 7a 79 84 83 82 80 7d 7b 7a 79 84 83 82 80 7d 7b 7a 79 84 83 82 80 7d 7b 7a 79 84 83 82 80 7d 7b 7a 79 
* component mcu
[   mcu] 84 84 83 83 82 82 80 80 7d 7d 7b 7b 7a 7a 79 79 84 84 83 83 82 82 80 80 7d 7d 7b 7b 7a 7a 79 79 84 84 83 83 82 82 80 80 7d 7d 7b 7b 7a 7a 79 79 84 84 83 83 82 82 80 80 7d 7d 7b 7b 7a 7a 79 79 84 84 83 83 82 82 80 80 7d 7d 7b 7b 7a 7a 79 79 84 84 83 83 82 82 80 80 7d 7d 7b 7b 7a 7a 79 79 84 84 83 83 82 82 80 80 7d 7d 7b 7b 7a 7a 79 79 84 84 83 83 82 82 80 80 7d 7d 7b 7b 7a 7a 79 79 84 84 83 83 82 82 80 80 7d 7d 7b 7b 7a 7a 79 79 84 84 83 83 82 82 80 80 7d 7d 7b 7b 7a 7a 79 79 84 84 83 83 82 82 80 80 7d 7d 7b 7b 7a 7a 79 79 84 84 83 83 82 82 80 80 7d 7d 7b 7b 7a 7a 79 79 84 84 83 83 82 82 80 80 7d 7d 7b 7b 7a 7a 79 79 84 84 83 83 82 82 80 80 7d 7d 7b 7b 7a 7a 79 79 84 84 83 83 82 82 80 80 7d 7d 7b 7b 7a 7a 79 79 84 84 83 83 82 82 80 80 7d 7d 7b 7b 7a 7a 79 79 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 01(2) 00(2) -- total 7 bits
[  bloc] 2 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 16 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 16 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 81 81 82 82 83 84 84 85 81 81 82 82 83 84 84 85 81 81 82 82 83 84 84 85 81 81 82 82 83 84 84 85 81 81 82 82 83 84 84 85 81 81 82 82 83 84 84 85 81 81 82 82 83 84 84 85 81 81 82 82 83 84 84 85 
* component mcu
[   mcu] 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 

**************************************************************
*** mcu 264
** component Y
* bloc 0
[ DC/AC] 04(3) / 13(7) 03(3) 02(2) 11(4) 01(2) 02(2) 01(2) 11(4) 01(2) 61(7) 01(2) 00(4) -- total 65 bits
[  bloc] 34 0 fffb fffb 2 0 ffff 1 fffe ffff 0 ffff 1 0 0 0 0 0 0 ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 208 0 ffdd ffd3 e 0 fff6 9 fff0 fff7 0 fff5 a 0 0 0 0 0 0 fff2 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 208 0 0 fff6 0 0 0 0 ffdd e 9 0 0 0 0 0 ffd3 fff0 a 0 0 0 0 0 fff7 fff5 0 0 0 0 0 0 0 fff2 0 0 0 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] b2 b2 b1 b0 b0 b3 b9 be bc bc ba b6 b2 b1 b4 b6 ca ca c9 c5 c0 bc bb bc ca cd cf ce ca c7 c6 c7 c1 c5 c9 ca c8 c6 c6 c6 c1 c4 c8 c8 c7 c5 c5 c5 c1 c3 c6 c7 c6 c5 c7 c8 b7 ba bd bf c0 c2 c5 c8 
* bloc 1
[ DC/AC] 01(3) / 01(2) 02(2) 21(5) 01(2) 01(2) 11(4) 00(4) -- total 32 bits
[  bloc] 33 1 fffe 0 0 ffff 1 ffff 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1fe 7 fff2 0 0 fffa a fff7 0 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1fe 7 fffa a 0 0 0 0 fff2 0 fff7 0 0 0 0 0 0 0 0 0 0 0 0 0 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] be be bf c1 c2 c1 bd b9 bd bd bd bf c1 c0 bc b8 bd bd bd be c0 bf bb b8 c0 be be bf c1 c0 bd ba c3 c2 c0 c1 c2 c2 c0 be c6 c3 c2 c2 c3 c4 c2 c0 c6 c3 c1 c1 c2 c3 c2 c0 c5 c2 bf bf c1 c1 c1 bf 
* bloc 2
[ DC/AC] 04(3) / 03(3) 03(3) 03(3) 03(3) 02(2) 02(2) 03(3) 03(3) 02(2) 01(2) 01(2) 03(3) 41(6) 01(2) 01(2) 01(2) c1(10) 00(4) -- total 98 bits
[  bloc] 25 7 4 7 fffa fffe fffe 5 fffc fffe 1 ffff fffc 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 172 31 1c 3f ffd6 fff4 ffec 2d ffe0 ffee b fff5 ffd8 0 0 0 0 f e e f 0 0 0 0 0 0 0 0 0 0 0 0 ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 172 31 fff4 ffec 0 0 0 0 1c ffd6 2d 0 0 0 0 0 3f ffe0 ffd8 f 0 0 0 0 ffee fff5 e 0 0 0 0 0 b e 0 0 0 0 0 0 f 0 ffde 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] b3 b5 ba be c1 c3 c4 c4 b7 b4 ae a9 a9 b0 bb c4 b4 b6 b6 b0 a8 a6 aa b0 b6 bb bb b1 a3 99 9a 9f ba b7 ad 9b 8c 8a 95 a0 ab ae ae a7 9d 96 97 9b a3 b0 c0 c8 c1 af 9c 90 b3 bc c7 cc c6 b5 a1 93 
* bloc 3
[ DC/AC] 03(3) / 03(3) 04(4) 01(2) 02(2) 01(2) 12(5) 02(2) 02(2) 11(4) 02(2) 52(11) 11(4) 00(4) -- total 76 bits
[  bloc] 29 fffb 8 1 3 ffff 0 2 3 fffd 0 ffff 3 0 0 0 0 0 2 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 19a ffdd 38 9 15 fffa 0 12 18 ffe5 0 fff5 1e 0 0 0 0 0 1c 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 19a ffdd fffa 0 0 0 0 0 38 15 12 0 0 0 0 0 9 18 1e 0 0 0 0 0 ffe5 fff5 1c 0 0 0 0 0 0 0 0 0 0 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cd c4 b7 ae ad b5 c0 c9 bf bd b9 b7 b6 b8 bb bd b3 b8 bf c4 c6 c2 bd b9 a5 ad b8 c1 c5 c2 bc b7 98 9d a5 ad b2 b5 b5 b4 9b 9c a0 a5 aa b0 b4 b6 a4 a6 a9 ac b0 b2 b4 b5 a6 a9 ad b1 b2 b1 af ad 
* component mcu
[   mcu] b2 b2 b1 b0 b0 b3 b9 be be be bf c1 c2 c1 bd b9 bc bc ba b6 b2 b1 b4 b6 bd bd bd bf c1 c0 bc b8 ca ca c9 c5 c0 bc bb bc bd bd bd be c0 bf bb b8 ca cd cf ce ca c7 c6 c7 c0 be be bf c1 c0 bd ba c1 c5 c9 ca c8 c6 c6 c6 c3 c2 c0 c1 c2 c2 c0 be c1 c4 c8 c8 c7 c5 c5 c5 c6 c3 c2 c2 c3 c4 c2 c0 c1 c3 c6 c7 c6 c5 c7 c8 c6 c3 c1 c1 c2 c3 c2 c0 b7 ba bd bf c0 c2 c5 c8 c5 c2 bf bf c1 c1 c1 bf b3 b5 ba be c1 c3 c4 c4 cd c4 b7 ae ad b5 c0 c9 b7 b4 ae a9 a9 b0 bb c4 bf bd b9 b7 b6 b8 bb bd b4 b6 b6 b0 a8 a6 aa b0 b3 b8 bf c4 c6 c2 bd b9 b6 bb bb b1 a3 99 9a 9f a5 ad b8 c1 c5 c2 bc b7 ba b7 ad 9b 8c 8a 95 a0 98 9d a5 ad b2 b5 b5 b4 ab ae ae a7 9d 96 97 9b 9b 9c a0 a5 aa b0 b4 b6 a3 b0 c0 c8 c1 af 9c 90 a4 a6 a9 ac b0 b2 b4 b5 b3 bc c7 cc c6 b5 a1 93 a6 a9 ad b1 b2 b1 af ad 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 01(2) 01(2) 00(2) -- total 14 bits
[  bloc] fffb ffff 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffc9 fff5 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffc9 fff5 0 0 0 0 0 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 79 79 7a 7b 7b 7c 7d 7d 79 79 7a 7a 7b 7c 7c 7d 78 79 79 7a 7b 7b 7c 7c 78 78 78 79 7a 7b 7b 7b 77 77 78 78 79 7a 7a 7b 76 76 77 78 78 79 7a 7a 76 76 76 77 78 79 79 79 75 76 76 77 78 78 79 79 
* component mcu
[   mcu] 79 79 79 79 7a 7a 7b 7b 7b 7b 7c 7c 7d 7d 7d 7d 79 79 79 79 7a 7a 7b 7b 7b 7b 7c 7c 7d 7d 7d 7d 79 79 79 79 7a 7a 7a 7a 7b 7b 7c 7c 7c 7c 7d 7d 79 79 79 79 7a 7a 7a 7a 7b 7b 7c 7c 7c 7c 7d 7d 78 78 79 79 79 79 7a 7a 7b 7b 7b 7b 7c 7c 7c 7c 78 78 79 79 79 79 7a 7a 7b 7b 7b 7b 7c 7c 7c 7c 78 78 78 78 78 78 79 79 7a 7a 7b 7b 7b 7b 7b 7b 78 78 78 78 78 78 79 79 7a 7a 7b 7b 7b 7b 7b 7b 77 77 77 77 78 78 78 78 79 79 7a 7a 7a 7a 7b 7b 77 77 77 77 78 78 78 78 79 79 7a 7a 7a 7a 7b 7b 76 76 76 76 77 77 78 78 78 78 79 79 7a 7a 7a 7a 76 76 76 76 77 77 78 78 78 78 79 79 7a 7a 7a 7a 76 76 76 76 76 76 77 77 78 78 79 79 79 79 79 79 76 76 76 76 76 76 77 77 78 78 79 79 79 79 79 79 75 75 76 76 76 76 77 77 78 78 78 78 79 79 79 79 75 75 76 76 76 76 77 77 78 78 78 78 79 79 79 79 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 01(2) 01(2) 00(2) -- total 11 bits
[  bloc] 3 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 21 b fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 21 b 0 0 0 0 0 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 84 84 83 83 82 81 81 80 84 84 84 83 82 81 81 81 85 85 84 83 83 82 81 81 86 85 85 84 83 83 82 82 86 86 86 85 84 83 83 83 87 87 86 86 85 84 84 83 88 87 87 86 85 85 84 84 88 88 87 86 86 85 84 84 
* component mcu
[   mcu] 84 84 84 84 83 83 83 83 82 82 81 81 81 81 80 80 84 84 84 84 83 83 83 83 82 82 81 81 81 81 80 80 84 84 84 84 84 84 83 83 82 82 81 81 81 81 81 81 84 84 84 84 84 84 83 83 82 82 81 81 81 81 81 81 85 85 85 85 84 84 83 83 83 83 82 82 81 81 81 81 85 85 85 85 84 84 83 83 83 83 82 82 81 81 81 81 86 86 85 85 85 85 84 84 83 83 83 83 82 82 82 82 86 86 85 85 85 85 84 84 83 83 83 83 82 82 82 82 86 86 86 86 86 86 85 85 84 84 83 83 83 83 83 83 86 86 86 86 86 86 85 85 84 84 83 83 83 83 83 83 87 87 87 87 86 86 86 86 85 85 84 84 84 84 83 83 87 87 87 87 86 86 86 86 85 85 84 84 84 84 83 83 88 88 87 87 87 87 86 86 85 85 85 85 84 84 84 84 88 88 87 87 87 87 86 86 85 85 85 85 84 84 84 84 88 88 88 88 87 87 86 86 86 86 85 85 84 84 84 84 88 88 88 88 87 87 86 86 86 86 85 85 84 84 84 84 

**************************************************************
*** mcu 265
** component Y
* bloc 0
[ DC/AC] 04(3) / 04(4) 02(2) 01(2) 01(2) 02(2) 03(3) 11(4) 01(2) 00(4) -- total 47 bits
[  bloc] 35 fff6 fffe 1 ffff fffe 4 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 212 ffba fff2 9 fff9 fff4 28 0 8 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 212 ffba fff4 28 0 0 0 0 fff2 fff9 0 0 0 0 0 0 9 8 0 0 0 0 0 0 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] bb b6 b6 be cb d1 cd c7 b8 b3 b3 bc c9 d0 cc c5 b5 b1 b1 ba c7 ce cb c5 b5 b1 b1 bb c8 cf cc c6 b8 b4 b4 bd cb d2 ce c8 bd b8 b8 c0 cd d3 cf c9 bf bb b9 c1 cd d3 ce c7 c0 bb ba c1 cc d1 cd c6 
* bloc 1
[ DC/AC] 04(3) / 11(4) 00(4) -- total 16 bits
[  bloc] 3d 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 262 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 262 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cb cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd 
* bloc 2
[ DC/AC] 04(3) / 04(4) 03(3) 02(2) 03(3) 02(2) 01(2) 01(2) 01(2) 31(6) 01(2) 31(6) 00(4) -- total 65 bits
[  bloc] 33 fff5 5 fffe 5 2 1 1 ffff 0 0 0 1 ffff 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1fe ffb3 23 ffee 23 c a 9 fff8 0 0 0 a fff4 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1fe ffb3 c a 0 0 0 0 23 23 9 fff4 0 0 0 0 ffee fff8 a f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c4 bf ba ba bf c6 cc ce c2 c0 bd bd c1 c6 cc cf be bf c0 c1 c3 c7 cc d0 b8 bc c0 c3 c4 c7 cc d0 b3 b6 bb c0 c4 c8 cc cf ae ae b2 b9 c2 c9 cd cd aa a7 a7 b1 c0 cb cd cb a8 a2 a1 ab be cb cd ca 
* bloc 3
[ DC/AC] 04(3) / 11(4) 00(4) -- total 16 bits
[  bloc] 3e 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 26c 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 26c 0 0 0 0 0 0 0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd cd ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce ce cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf 
* component mcu
[   mcu] bb b6 b6 be cb d1 cd c7 cb cb cb cb cb cb cb cb b8 b3 b3 bc c9 d0 cc c5 cb cb cb cb cb cb cb cb b5 b1 b1 ba c7 ce cb c5 cc cc cc cc cc cc cc cc b5 b1 b1 bb c8 cf cc c6 cc cc cc cc cc cc cc cc b8 b4 b4 bd cb d2 ce c8 cd cd cd cd cd cd cd cd bd b8 b8 c0 cd d3 cf c9 cd cd cd cd cd cd cd cd bf bb b9 c1 cd d3 ce c7 cd cd cd cd cd cd cd cd c0 bb ba c1 cc d1 cd c6 cd cd cd cd cd cd cd cd c4 bf ba ba bf c6 cc ce cc cc cc cc cc cc cc cc c2 c0 bd bd c1 c6 cc cf cc cc cc cc cc cc cc cc be bf c0 c1 c3 c7 cc d0 cd cd cd cd cd cd cd cd b8 bc c0 c3 c4 c7 cc d0 cd cd cd cd cd cd cd cd b3 b6 bb c0 c4 c8 cc cf ce ce ce ce ce ce ce ce ae ae b2 b9 c2 c9 cd cd ce ce ce ce ce ce ce ce aa a7 a7 b1 c0 cb cd cb cf cf cf cf cf cf cf cf a8 a2 a1 ab be cb cd ca cf cf cf cf cf cf cf cf 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 01(2) 00(2) -- total 11 bits
[  bloc] 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7e 7e 7f 80 80 81 82 82 7e 7e 7f 80 80 81 82 82 7e 7e 7f 80 80 81 82 82 7e 7e 7f 80 80 81 82 82 7e 7e 7f 80 80 81 82 82 7e 7e 7f 80 80 81 82 82 7e 7e 7f 80 80 81 82 82 7e 7e 7f 80 80 81 82 82 
* component mcu
[   mcu] 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 01(2) 00(2) -- total 9 bits
[  bloc] 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] b b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] b b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 83 83 82 82 81 80 80 7f 83 83 82 82 81 80 80 7f 83 83 82 82 81 80 80 7f 83 83 82 82 81 80 80 7f 83 83 82 82 81 80 80 7f 83 83 82 82 81 80 80 7f 83 83 82 82 81 80 80 7f 83 83 82 82 81 80 80 7f 
* component mcu
[   mcu] 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 

**************************************************************
*** mcu 266
** component Y
* bloc 0
[ DC/AC] 04(3) / 01(2) 00(4) -- total 14 bits
[  bloc] 30 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1e0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1e0 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] bb bb bb bc bc bd bd bd bb bb bb bc bc bd bd bd bb bb bb bc bc bd bd bd bb bb bb bc bc bd bd bd bb bb bb bc bc bd bd bd bb bb bb bc bc bd bd bd bb bb bb bc bc bd bd bd bb bb bb bc bc bd bd bd 
* bloc 1
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 32 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1f4 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1f4 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] bd bd be be bf bf c0 c0 bd bd be be bf bf c0 c0 bd bd be be bf bf c0 c0 bd bd be be bf bf c0 c0 bd bd be be bf bf c0 c0 bd bd be be bf bf c0 c0 bd bd be be bf bf c0 c0 bd bd be be bf bf c0 c0 
* bloc 2
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1f4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1f4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf 
* bloc 3
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1f4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1f4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf 
* component mcu
[   mcu] bb bb bb bc bc bd bd bd bd bd be be bf bf c0 c0 bb bb bb bc bc bd bd bd bd bd be be bf bf c0 c0 bb bb bb bc bc bd bd bd bd bd be be bf bf c0 c0 bb bb bb bc bc bd bd bd bd bd be be bf bf c0 c0 bb bb bb bc bc bd bd bd bd bd be be bf bf c0 c0 bb bb bb bc bc bd bd bd bd bd be be bf bf c0 c0 bb bb bb bc bc bd bd bd bd bd be be bf bf c0 c0 bb bb bb bc bc bd bd bd bd bd be be bf bf c0 c0 bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf bf 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 00(2) -- total 5 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 267
** component Y
* bloc 0
[ DC/AC] 01(3) / 01(2) 00(4) -- total 11 bits
[  bloc] 33 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1fe fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1fe fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 bf bf bf c0 c0 c0 c1 c1 
* bloc 1
[ DC/AC] 02(3) / 00(4) -- total 9 bits
[  bloc] 35 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 212 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 212 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 
* bloc 2
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 35 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 212 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 212 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 
* bloc 3
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 35 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 212 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 212 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 
* component mcu
[   mcu] bf bf bf c0 c0 c0 c1 c1 c2 c2 c2 c2 c2 c2 c2 c2 bf bf bf c0 c0 c0 c1 c1 c2 c2 c2 c2 c2 c2 c2 c2 bf bf bf c0 c0 c0 c1 c1 c2 c2 c2 c2 c2 c2 c2 c2 bf bf bf c0 c0 c0 c1 c1 c2 c2 c2 c2 c2 c2 c2 c2 bf bf bf c0 c0 c0 c1 c1 c2 c2 c2 c2 c2 c2 c2 c2 bf bf bf c0 c0 c0 c1 c1 c2 c2 c2 c2 c2 c2 c2 c2 bf bf bf c0 c0 c0 c1 c1 c2 c2 c2 c2 c2 c2 c2 c2 bf bf bf c0 c0 c0 c1 c1 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 c2 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 268
** component Y
* bloc 0
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 37 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 226 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 226 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 c4 c4 c4 c5 c5 c5 c6 c6 
* bloc 1
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 39 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 23a fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 23a fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c6 c6 c7 c7 c8 c8 c8 c8 c6 c6 c7 c7 c8 c8 c8 c8 c6 c6 c7 c7 c8 c8 c8 c8 c6 c6 c7 c7 c8 c8 c8 c8 c6 c6 c7 c7 c8 c8 c8 c8 c6 c6 c7 c7 c8 c8 c8 c8 c6 c6 c7 c7 c8 c8 c8 c8 c6 c6 c7 c7 c8 c8 c8 c8 
* bloc 2
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 39 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 23a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 23a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 
* bloc 3
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 39 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 23a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 23a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 
* component mcu
[   mcu] c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c4 c4 c4 c5 c5 c5 c6 c6 c6 c6 c7 c7 c8 c8 c8 c8 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 c7 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 269
** component Y
* bloc 0
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 3b ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 24e fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 24e fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] c9 c9 c9 ca ca ca cb cb c9 c9 c9 ca ca ca cb cb c9 c9 c9 ca ca ca cb cb c9 c9 c9 ca ca ca cb cb c9 c9 c9 ca ca ca cb cb c9 c9 c9 ca ca ca cb cb c9 c9 c9 ca ca ca cb cb c9 c9 c9 ca ca ca cb cb 
* bloc 1
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 3d ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 262 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 262 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cb cb cc cc cd cd cd cd cb cb cc cc cd cd cd cd cb cb cc cc cd cd cd cd cb cb cc cc cd cd cd cd cb cb cc cc cd cd cd cd cb cb cc cc cd cd cd cd cb cb cc cc cd cd cd cd cb cb cc cc cd cd cd cd 
* bloc 2
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 3d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 262 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 262 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc 
* bloc 3
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 3d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 262 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 262 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc 
* component mcu
[   mcu] c9 c9 c9 ca ca ca cb cb cb cb cc cc cd cd cd cd c9 c9 c9 ca ca ca cb cb cb cb cc cc cd cd cd cd c9 c9 c9 ca ca ca cb cb cb cb cc cc cd cd cd cd c9 c9 c9 ca ca ca cb cb cb cb cc cc cd cd cd cd c9 c9 c9 ca ca ca cb cb cb cb cc cc cd cd cd cd c9 c9 c9 ca ca ca cb cb cb cb cc cc cd cd cd cd c9 c9 c9 ca ca ca cb cb cb cb cc cc cd cd cd cd c9 c9 c9 ca ca ca cb cb cb cb cc cc cd cd cd cd cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc cc 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 270
** component Y
* bloc 0
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 3f ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 276 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 276 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ce ce ce cf cf cf d0 d0 ce ce ce cf cf cf d0 d0 ce ce ce cf cf cf d0 d0 ce ce ce cf cf cf d0 d0 ce ce ce cf cf cf d0 d0 ce ce ce cf cf cf d0 d0 ce ce ce cf cf cf d0 d0 ce ce ce cf cf cf d0 d0 
* bloc 1
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 41 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 28a fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 28a fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d0 d0 d1 d1 d2 d2 d2 d2 d0 d0 d1 d1 d2 d2 d2 d2 d0 d0 d1 d1 d2 d2 d2 d2 d0 d0 d1 d1 d2 d2 d2 d2 d0 d0 d1 d1 d2 d2 d2 d2 d0 d0 d1 d1 d2 d2 d2 d2 d0 d0 d1 d1 d2 d2 d2 d2 d0 d0 d1 d1 d2 d2 d2 d2 
* bloc 2
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 41 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 28a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 28a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 
* bloc 3
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 41 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 28a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 28a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 
* component mcu
[   mcu] ce ce ce cf cf cf d0 d0 d0 d0 d1 d1 d2 d2 d2 d2 ce ce ce cf cf cf d0 d0 d0 d0 d1 d1 d2 d2 d2 d2 ce ce ce cf cf cf d0 d0 d0 d0 d1 d1 d2 d2 d2 d2 ce ce ce cf cf cf d0 d0 d0 d0 d1 d1 d2 d2 d2 d2 ce ce ce cf cf cf d0 d0 d0 d0 d1 d1 d2 d2 d2 d2 ce ce ce cf cf cf d0 d0 d0 d0 d1 d1 d2 d2 d2 d2 ce ce ce cf cf cf d0 d0 d0 d0 d1 d1 d2 d2 d2 d2 ce ce ce cf cf cf d0 d0 d0 d0 d1 d1 d2 d2 d2 d2 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 d1 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 271
** component Y
* bloc 0
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 44 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2a8 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2a8 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d4 d4 d4 d5 d5 d6 d6 d6 d4 d4 d4 d5 d5 d6 d6 d6 d4 d4 d4 d5 d5 d6 d6 d6 d4 d4 d4 d5 d5 d6 d6 d6 d4 d4 d4 d5 d5 d6 d6 d6 d4 d4 d4 d5 d5 d6 d6 d6 d4 d4 d4 d5 d5 d6 d6 d6 d4 d4 d4 d5 d5 d6 d6 d6 
* bloc 1
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 46 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2bc fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2bc fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d6 d6 d7 d7 d8 d8 d9 d9 d6 d6 d7 d7 d8 d8 d9 d9 d6 d6 d7 d7 d8 d8 d9 d9 d6 d6 d7 d7 d8 d8 d9 d9 d6 d6 d7 d7 d8 d8 d9 d9 d6 d6 d7 d7 d8 d8 d9 d9 d6 d6 d7 d7 d8 d8 d9 d9 d6 d6 d7 d7 d8 d8 d9 d9 
* bloc 2
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2bc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2bc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 
* bloc 3
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2bc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2bc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 
* component mcu
[   mcu] d4 d4 d4 d5 d5 d6 d6 d6 d6 d6 d7 d7 d8 d8 d9 d9 d4 d4 d4 d5 d5 d6 d6 d6 d6 d6 d7 d7 d8 d8 d9 d9 d4 d4 d4 d5 d5 d6 d6 d6 d6 d6 d7 d7 d8 d8 d9 d9 d4 d4 d4 d5 d5 d6 d6 d6 d6 d6 d7 d7 d8 d8 d9 d9 d4 d4 d4 d5 d5 d6 d6 d6 d6 d6 d7 d7 d8 d8 d9 d9 d4 d4 d4 d5 d5 d6 d6 d6 d6 d6 d7 d7 d8 d8 d9 d9 d4 d4 d4 d5 d5 d6 d6 d6 d6 d6 d7 d7 d8 d8 d9 d9 d4 d4 d4 d5 d5 d6 d6 d6 d6 d6 d7 d7 d8 d8 d9 d9 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 d8 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 272
** component Y
* bloc 0
[ DC/AC] 01(3) / 01(2) 00(4) -- total 11 bits
[  bloc] 47 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2c6 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2c6 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] d8 d8 d8 d9 d9 d9 da da d8 d8 d8 d9 d9 d9 da da d8 d8 d8 d9 d9 d9 da da d8 d8 d8 d9 d9 d9 da da d8 d8 d8 d9 d9 d9 da da d8 d8 d8 d9 d9 d9 da da d8 d8 d8 d9 d9 d9 da da d8 d8 d8 d9 d9 d9 da da 
* bloc 1
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 49 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2da fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2da fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] da da db db dc dc dc dc da da db db dc dc dc dc da da db db dc dc dc dc da da db db dc dc dc dc da da db db dc dc dc dc da da db db dc dc dc dc da da db db dc dc dc dc da da db db dc dc dc dc 
* bloc 2
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 49 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2da 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2da 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db 
* bloc 3
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 49 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2da 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2da 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db 
* component mcu
[   mcu] d8 d8 d8 d9 d9 d9 da da da da db db dc dc dc dc d8 d8 d8 d9 d9 d9 da da da da db db dc dc dc dc d8 d8 d8 d9 d9 d9 da da da da db db dc dc dc dc d8 d8 d8 d9 d9 d9 da da da da db db dc dc dc dc d8 d8 d8 d9 d9 d9 da da da da db db dc dc dc dc d8 d8 d8 d9 d9 d9 da da da da db db dc dc dc dc d8 d8 d8 d9 d9 d9 da da da da db db dc dc dc dc d8 d8 d8 d9 d9 d9 da da da da db db dc dc dc dc db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db db 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 273
** component Y
* bloc 0
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 4b ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2ee fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2ee fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] dd dd dd de de de df df dd dd dd de de de df df dd dd dd de de de df df dd dd dd de de de df df dd dd dd de de de df df dd dd dd de de de df df dd dd dd de de de df df dd dd dd de de de df df 
* bloc 1
[ DC/AC] 02(3) / 01(2) 00(4) -- total 12 bits
[  bloc] 4d ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 302 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 302 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] df df e0 e0 e1 e1 e1 e1 df df e0 e0 e1 e1 e1 e1 df df e0 e0 e1 e1 e1 e1 df df e0 e0 e1 e1 e1 e1 df df e0 e0 e1 e1 e1 e1 df df e0 e0 e1 e1 e1 e1 df df e0 e0 e1 e1 e1 e1 df df e0 e0 e1 e1 e1 e1 
* bloc 2
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 4d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 302 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 302 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 
* bloc 3
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 4d 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 302 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 302 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 
* component mcu
[   mcu] dd dd dd de de de df df df df e0 e0 e1 e1 e1 e1 dd dd dd de de de df df df df e0 e0 e1 e1 e1 e1 dd dd dd de de de df df df df e0 e0 e1 e1 e1 e1 dd dd dd de de de df df df df e0 e0 e1 e1 e1 e1 dd dd dd de de de df df df df e0 e0 e1 e1 e1 e1 dd dd dd de de de df df df df e0 e0 e1 e1 e1 e1 dd dd dd de de de df df df df e0 e0 e1 e1 e1 e1 dd dd dd de de de df df df df e0 e0 e1 e1 e1 e1 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 274
** component Y
* bloc 0
[ DC/AC] 01(3) / 00(4) -- total 8 bits
[  bloc] 4e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 30c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 30c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 
* bloc 1
[ DC/AC] 01(3) / 01(2) 00(4) -- total 11 bits
[  bloc] 4f ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 316 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 316 fff9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e2 e2 e2 e3 e3 e3 e4 e4 e2 e2 e2 e3 e3 e3 e4 e4 e2 e2 e2 e3 e3 e3 e4 e4 e2 e2 e2 e3 e3 e3 e4 e4 e2 e2 e2 e3 e3 e3 e4 e4 e2 e2 e2 e3 e3 e3 e4 e4 e2 e2 e2 e3 e3 e3 e4 e4 e2 e2 e2 e3 e3 e3 e4 e4 
* bloc 2
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 4f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 316 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 316 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 
* bloc 3
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 4f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 316 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 316 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 
* component mcu
[   mcu] e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e3 e3 e3 e4 e4 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e3 e3 e3 e4 e4 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e3 e3 e3 e4 e4 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e3 e3 e3 e4 e4 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e3 e3 e3 e4 e4 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e3 e3 e3 e4 e4 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e3 e3 e3 e4 e4 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e2 e3 e3 e3 e4 e4 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 e3 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 275
** component Y
* bloc 0
[ DC/AC] 01(3) / 00(4) -- total 8 bits
[  bloc] 50 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 320 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 320 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 
* bloc 1
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 50 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 320 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 320 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 
* bloc 2
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 50 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 320 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 320 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 
* bloc 3
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 50 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 320 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 320 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 
* component mcu
[   mcu] e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 276
** component Y
* bloc 0
[ DC/AC] 01(3) / 00(4) -- total 8 bits
[  bloc] 51 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 32a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 32a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 
* bloc 1
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 51 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 32a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 32a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 
* bloc 2
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 51 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 32a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 32a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 
* bloc 3
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 51 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 32a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 32a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 
* component mcu
[   mcu] e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 277
** component Y
* bloc 0
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 51 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 32a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 32a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 
* bloc 1
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 51 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 32a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 32a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 
* bloc 2
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 51 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 32a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 32a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 
* bloc 3
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 51 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 32a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 32a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 
* component mcu
[   mcu] e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 e5 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 278
** component Y
* bloc 0
[ DC/AC] 01(3) / 00(4) -- total 8 bits
[  bloc] 50 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 320 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 320 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 
* bloc 1
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 50 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 320 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 320 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 
* bloc 2
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 50 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 320 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 320 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 
* bloc 3
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 50 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 320 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 320 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 
* component mcu
[   mcu] e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4 
** component Cb
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 00(2) -- total 4 bits
[  bloc] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 
* component mcu
[   mcu] 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 80 

**************************************************************
*** mcu 279
** component Y
* bloc 0
[ DC/AC] 06(4) / 06(7) 36(16) 05(5) 73(16) 01(2) b2(16) 01(2) 00(4) -- total 102 bits
[  bloc] 2e 3a 0 0 0 ffcc 13 0 0 0 0 0 0 0 fffc ffff 0 0 0 0 0 0 0 0 0 0 0 2 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1cc 196 0 0 0 fec8 be 0 0 0 0 0 0 0 ffc4 ffe7 0 0 0 0 0 0 0 0 0 0 0 40 ffda 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1cc 196 fec8 be ffc4 ffe7 40 ffda 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] e2 df e1 df e2 e0 64 25 e2 df e1 df e2 e0 64 25 e2 df e1 df e2 e0 64 25 e2 df e1 df e2 e0 64 25 e2 df e1 df e2 e0 64 25 e2 df e1 df e2 e0 64 25 e2 df e1 df e2 e0 64 25 e2 df e1 df e2 e0 64 25 
* bloc 1
[ DC/AC] 07(5) / 03(3) 00(4) -- total 22 bits
[  bloc] ffb7 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd26 2a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd26 2a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 2c 2b 29 26 23 21 1f 1d 2c 2b 29 26 23 21 1f 1d 2c 2b 29 26 23 21 1f 1d 2c 2b 29 26 23 21 1f 1d 2c 2b 29 26 23 21 1f 1d 2c 2b 29 26 23 21 1f 1d 2c 2b 29 26 23 21 1f 1d 2c 2b 29 26 23 21 1f 1d 
* bloc 2
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] ffb7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd26 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd26 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 
* bloc 3
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] ffb7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd26 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd26 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 
* component mcu
[   mcu] e2 df e1 df e2 e0 64 25 2c 2b 29 26 23 21 1f 1d e2 df e1 df e2 e0 64 25 2c 2b 29 26 23 21 1f 1d e2 df e1 df e2 e0 64 25 2c 2b 29 26 23 21 1f 1d e2 df e1 df e2 e0 64 25 2c 2b 29 26 23 21 1f 1d e2 df e1 df e2 e0 64 25 2c 2b 29 26 23 21 1f 1d e2 df e1 df e2 e0 64 25 2c 2b 29 26 23 21 1f 1d e2 df e1 df e2 e0 64 25 2c 2b 29 26 23 21 1f 1d e2 df e1 df e2 e0 64 25 2c 2b 29 26 23 21 1f 1d 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 25 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 02(3) 00(2) -- total 11 bits
[  bloc] 3 fffe 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 21 ffea 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 21 ffea 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 81 82 83 85 86 87 88 80 81 82 83 85 86 87 88 80 81 82 83 85 86 87 88 80 81 82 83 85 86 87 88 80 81 82 83 85 86 87 88 80 81 82 83 85 86 87 88 80 81 82 83 85 86 87 88 80 81 82 83 85 86 87 88 
* component mcu
[   mcu] 80 80 81 81 82 82 83 83 85 85 86 86 87 87 88 88 80 80 81 81 82 82 83 83 85 85 86 86 87 87 88 88 80 80 81 81 82 82 83 83 85 85 86 86 87 87 88 88 80 80 81 81 82 82 83 83 85 85 86 86 87 87 88 88 80 80 81 81 82 82 83 83 85 85 86 86 87 87 88 88 80 80 81 81 82 82 83 83 85 85 86 86 87 87 88 88 80 80 81 81 82 82 83 83 85 85 86 86 87 87 88 88 80 80 81 81 82 82 83 83 85 85 86 86 87 87 88 88 80 80 81 81 82 82 83 83 85 85 86 86 87 87 88 88 80 80 81 81 82 82 83 83 85 85 86 86 87 87 88 88 80 80 81 81 82 82 83 83 85 85 86 86 87 87 88 88 80 80 81 81 82 82 83 83 85 85 86 86 87 87 88 88 80 80 81 81 82 82 83 83 85 85 86 86 87 87 88 88 80 80 81 81 82 82 83 83 85 85 86 86 87 87 88 88 80 80 81 81 82 82 83 83 85 85 86 86 87 87 88 88 80 80 81 81 82 82 83 83 85 85 86 86 87 87 88 88 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 00(2) -- total 5 bits
[  bloc] ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 
* component mcu
[   mcu] 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 7f 

**************************************************************
*** mcu 280
** component Y
* bloc 0
[ DC/AC] 07(5) / 07(8) 36(16) 02(2) 74(16) 02(2) b1(10) 01(2) 00(4) -- total 95 bits
[  bloc] 18 ffaa 0 0 0 ffd2 3 0 0 0 0 0 0 0 a 3 0 0 0 0 0 0 0 0 0 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] f0 fda6 0 0 0 feec 1e 0 0 0 0 0 0 0 96 4b 0 0 0 0 0 0 0 0 0 0 0 ffe0 ffda 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] f0 fda6 feec 1e 96 4b ffe0 ffda 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 24 1b 55 da e6 dc e1 df 24 1b 55 da e6 dc e1 df 24 1b 55 da e6 dc e1 df 24 1b 55 da e6 dc e1 df 24 1b 55 da e6 dc e1 df 24 1b 55 da e6 dc e1 df 24 1b 55 da e6 dc e1 df 24 1b 55 da e6 dc e1 df 
* bloc 1
[ DC/AC] 06(4) / 01(2) 00(4) -- total 17 bits
[  bloc] 4b 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2ee 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2ee 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] df df de de de dd dd dd df df de de de dd dd dd df df de de de dd dd dd df df de de de dd dd dd df df de de de dd dd dd df df de de de dd dd dd df df de de de dd dd dd df df de de de dd dd dd 
* bloc 2
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 4b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2ee 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2ee 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de 
* bloc 3
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 4b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 2ee 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 2ee 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de 
* component mcu
[   mcu] 24 1b 55 da e6 dc e1 df df df de de de dd dd dd 24 1b 55 da e6 dc e1 df df df de de de dd dd dd 24 1b 55 da e6 dc e1 df df df de de de dd dd dd 24 1b 55 da e6 dc e1 df df df de de de dd dd dd 24 1b 55 da e6 dc e1 df df df de de de dd dd dd 24 1b 55 da e6 dc e1 df df df de de de dd dd dd 24 1b 55 da e6 dc e1 df df df de de de dd dd dd 24 1b 55 da e6 dc e1 df df df de de de dd dd dd de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de de 
** component Cb
* bloc 0
[ DC/AC] 02(2) / 01(2) 00(2) -- total 9 bits
[  bloc] 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] b b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] b b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 83 83 82 82 81 80 80 7f 83 83 82 82 81 80 80 7f 83 83 82 82 81 80 80 7f 83 83 82 82 81 80 80 7f 83 83 82 82 81 80 80 7f 83 83 82 82 81 80 80 7f 83 83 82 82 81 80 80 7f 83 83 82 82 81 80 80 7f 
* component mcu
[   mcu] 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 83 83 83 83 82 82 82 82 81 81 80 80 80 80 7f 7f 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 01(2) 00(2) -- total 8 bits
[  bloc] 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 82 82 81 80 80 7f 7e 7e 82 82 81 80 80 7f 7e 7e 82 82 81 80 80 7f 7e 7e 82 82 81 80 80 7f 7e 7e 82 82 81 80 80 7f 7e 7e 82 82 81 80 80 7f 7e 7e 82 82 81 80 80 7f 7e 7e 82 82 81 80 80 7f 7e 7e 
* component mcu
[   mcu] 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 82 82 82 82 81 81 80 80 80 80 7f 7f 7e 7e 7e 7e 

**************************************************************
*** mcu 281
** component Y
* bloc 0
[ DC/AC] 06(4) / 06(7) 34(16) 01(2) 72(12) 02(2) b1(10) 01(2) 00(4) -- total 82 bits
[  bloc] 22 28 0 0 0 c ffff 0 0 0 0 0 0 0 fffd fffe 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 154 118 0 0 0 48 fff6 0 0 0 0 0 0 0 ffd3 ffce 0 0 0 0 0 0 0 0 0 0 0 20 26 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 154 118 48 fff6 ffd3 ffce 20 26 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] de de d2 94 9a 8f 81 87 de de d2 94 9a 8f 81 87 de de d2 94 9a 8f 81 87 de de d2 94 9a 8f 81 87 de de d2 94 9a 8f 81 87 de de d2 94 9a 8f 81 87 de de d2 94 9a 8f 81 87 de de d2 94 9a 8f 81 87 
* bloc 1
[ DC/AC] 07(5) / 06(7) 34(16) 04(4) 73(16) 02(2) b1(10) 01(2) 00(4) -- total 94 bits
[  bloc] ffe0 31 0 0 0 c fff8 0 0 0 0 0 0 0 fffc 2 0 0 0 0 0 0 0 0 0 0 0 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fec0 157 0 0 0 48 ffb0 0 0 0 0 0 0 0 ffc4 32 0 0 0 0 0 0 0 0 0 0 0 20 ffda 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fec0 157 48 ffb0 ffc4 32 20 ffda 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 92 8f 8c 64 21 34 2f 2b 92 8f 8c 64 21 34 2f 2b 92 8f 8c 64 21 34 2f 2b 92 8f 8c 64 21 34 2f 2b 92 8f 8c 64 21 34 2f 2b 92 8f 8c 64 21 34 2f 2b 92 8f 8c 64 21 34 2f 2b 92 8f 8c 64 21 34 2f 2b 
* bloc 2
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] ffe0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fec0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fec0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 
* bloc 3
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] ffe0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fec0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fec0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 
* component mcu
[   mcu] de de d2 94 9a 8f 81 87 92 8f 8c 64 21 34 2f 2b de de d2 94 9a 8f 81 87 92 8f 8c 64 21 34 2f 2b de de d2 94 9a 8f 81 87 92 8f 8c 64 21 34 2f 2b de de d2 94 9a 8f 81 87 92 8f 8c 64 21 34 2f 2b de de d2 94 9a 8f 81 87 92 8f 8c 64 21 34 2f 2b de de d2 94 9a 8f 81 87 92 8f 8c 64 21 34 2f 2b de de d2 94 9a 8f 81 87 92 8f 8c 64 21 34 2f 2b de de d2 94 9a 8f 81 87 92 8f 8c 64 21 34 2f 2b 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 58 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 01(2) 31(5) 00(2) -- total 14 bits
[  bloc] 0 ffff 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 fff5 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 fff5 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 81 7f 7e 7d 7e 80 83 84 81 7f 7e 7d 7e 80 83 84 81 7f 7e 7d 7e 80 83 84 81 7f 7e 7d 7e 80 83 84 81 7f 7e 7d 7e 80 83 84 81 7f 7e 7d 7e 80 83 84 81 7f 7e 7d 7e 80 83 84 81 7f 7e 7d 7e 80 83 84 
* component mcu
[   mcu] 81 81 7f 7f 7e 7e 7d 7d 7e 7e 80 80 83 83 84 84 81 81 7f 7f 7e 7e 7d 7d 7e 7e 80 80 83 83 84 84 81 81 7f 7f 7e 7e 7d 7d 7e 7e 80 80 83 83 84 84 81 81 7f 7f 7e 7e 7d 7d 7e 7e 80 80 83 83 84 84 81 81 7f 7f 7e 7e 7d 7d 7e 7e 80 80 83 83 84 84 81 81 7f 7f 7e 7e 7d 7d 7e 7e 80 80 83 83 84 84 81 81 7f 7f 7e 7e 7d 7d 7e 7e 80 80 83 83 84 84 81 81 7f 7f 7e 7e 7d 7d 7e 7e 80 80 83 83 84 84 81 81 7f 7f 7e 7e 7d 7d 7e 7e 80 80 83 83 84 84 81 81 7f 7f 7e 7e 7d 7d 7e 7e 80 80 83 83 84 84 81 81 7f 7f 7e 7e 7d 7d 7e 7e 80 80 83 83 84 84 81 81 7f 7f 7e 7e 7d 7d 7e 7e 80 80 83 83 84 84 81 81 7f 7f 7e 7e 7d 7d 7e 7e 80 80 83 83 84 84 81 81 7f 7f 7e 7e 7d 7d 7e 7e 80 80 83 83 84 84 81 81 7f 7f 7e 7e 7d 7d 7e 7e 80 80 83 83 84 84 81 81 7f 7f 7e 7e 7d 7d 7e 7e 80 80 83 83 84 84 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 41(6) 00(2) -- total 13 bits
[  bloc] 2 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 16 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 16 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 80 82 84 85 85 84 82 80 80 82 84 85 85 84 82 80 80 82 84 85 85 84 82 80 80 82 84 85 85 84 82 80 80 82 84 85 85 84 82 80 80 82 84 85 85 84 82 80 80 82 84 85 85 84 82 80 80 82 84 85 85 84 82 80 
* component mcu
[   mcu] 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 80 80 82 82 84 84 85 85 85 85 84 84 82 82 80 80 

**************************************************************
*** mcu 282
** component Y
* bloc 0
[ DC/AC] 06(4) / 03(3) 33(12) 02(2) 72(12) 01(2) b1(10) 00(4) -- total 67 bits
[  bloc] ffbe fffa 0 0 0 7 fffd 0 0 0 0 0 0 0 2 ffff 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fd6c ffd6 0 0 0 2a ffe2 0 0 0 0 0 0 0 1e ffe7 0 0 0 0 0 0 0 0 0 0 0 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fd6c ffd6 2a ffe2 1e ffe7 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 2c 27 2c 26 2a 2c 28 48 2c 27 2c 26 2a 2c 28 48 2c 27 2c 26 2a 2c 28 48 2c 27 2c 26 2a 2c 28 48 2c 27 2c 26 2a 2c 28 48 2c 27 2c 26 2a 2c 28 48 2c 27 2c 26 2a 2c 28 48 2c 27 2c 26 2a 2c 28 48 
* bloc 1
[ DC/AC] 07(5) / 03(3) 31(6) 01(2) 00(4) -- total 32 bits
[  bloc] 22 fffb 0 0 0 ffff ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 154 ffdd 0 0 0 fffa fff6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 154 ffdd fffa fff6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] a2 a5 a9 ab ac ad af b1 a2 a5 a9 ab ac ad af b1 a2 a5 a9 ab ac ad af b1 a2 a5 a9 ab ac ad af b1 a2 a5 a9 ab ac ad af b1 a2 a5 a9 ab ac ad af b1 a2 a5 a9 ab ac ad af b1 a2 a5 a9 ab ac ad af b1 
* bloc 2
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 154 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 154 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab 
* bloc 3
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 154 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 154 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab 
* component mcu
[   mcu] 2c 27 2c 26 2a 2c 28 48 a2 a5 a9 ab ac ad af b1 2c 27 2c 26 2a 2c 28 48 a2 a5 a9 ab ac ad af b1 2c 27 2c 26 2a 2c 28 48 a2 a5 a9 ab ac ad af b1 2c 27 2c 26 2a 2c 28 48 a2 a5 a9 ab ac ad af b1 2c 27 2c 26 2a 2c 28 48 a2 a5 a9 ab ac ad af b1 2c 27 2c 26 2a 2c 28 48 a2 a5 a9 ab ac ad af b1 2c 27 2c 26 2a 2c 28 48 a2 a5 a9 ab ac ad af b1 2c 27 2c 26 2a 2c 28 48 a2 a5 a9 ab ac ad af b1 ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab 
** component Cb
* bloc 0
[ DC/AC] 01(2) / 02(3) 00(2) -- total 10 bits
[  bloc] ffff 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] fff5 21 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] fff5 21 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 84 83 82 80 7d 7b 7a 79 84 83 82 80 7d 7b 7a 79 84 83 82 80 7d 7b 7a 79 84 83 82 80 7d 7b 7a 79 84 83 82 80 7d 7b 7a 79 84 83 82 80 7d 7b 7a 79 84 83 82 80 7d 7b 7a 79 84 83 82 80 7d 7b 7a 79 
* component mcu
[   mcu] 84 84 83 83 82 82 80 80 7d 7d 7b 7b 7a 7a 79 79 84 84 83 83 82 82 80 80 7d 7d 7b 7b 7a 7a 79 79 84 84 83 83 82 82 80 80 7d 7d 7b 7b 7a 7a 79 79 84 84 83 83 82 82 80 80 7d 7d 7b 7b 7a 7a 79 79 84 84 83 83 82 82 80 80 7d 7d 7b 7b 7a 7a 79 79 84 84 83 83 82 82 80 80 7d 7d 7b 7b 7a 7a 79 79 84 84 83 83 82 82 80 80 7d 7d 7b 7b 7a 7a 79 79 84 84 83 83 82 82 80 80 7d 7d 7b 7b 7a 7a 79 79 84 84 83 83 82 82 80 80 7d 7d 7b 7b 7a 7a 79 79 84 84 83 83 82 82 80 80 7d 7d 7b 7b 7a 7a 79 79 84 84 83 83 82 82 80 80 7d 7d 7b 7b 7a 7a 79 79 84 84 83 83 82 82 80 80 7d 7d 7b 7b 7a 7a 79 79 84 84 83 83 82 82 80 80 7d 7d 7b 7b 7a 7a 79 79 84 84 83 83 82 82 80 80 7d 7d 7b 7b 7a 7a 79 79 84 84 83 83 82 82 80 80 7d 7d 7b 7b 7a 7a 79 79 84 84 83 83 82 82 80 80 7d 7d 7b 7b 7a 7a 79 79 
** component Cr
* bloc 0
[ DC/AC] 00(2) / 01(2) 00(2) -- total 7 bits
[  bloc] 2 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 16 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 16 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 81 81 82 82 83 84 84 85 81 81 82 82 83 84 84 85 81 81 82 82 83 84 84 85 81 81 82 82 83 84 84 85 81 81 82 82 83 84 84 85 81 81 82 82 83 84 84 85 81 81 82 82 83 84 84 85 81 81 82 82 83 84 84 85 
* component mcu
[   mcu] 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 81 81 81 81 82 82 82 82 83 83 84 84 84 84 85 85 

**************************************************************
*** mcu 283
** component Y
* bloc 0
[ DC/AC] 04(3) / 04(4) 35(16) 02(2) 71(8) 01(2) 00(4) -- total 56 bits
[  bloc] 2b c 0 0 0 ffea 2 0 0 0 0 0 0 0 1 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1ae 54 0 0 0 ff7c 14 0 0 0 0 0 0 0 f ffe7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1ae 54 ff7c 14 f ffe7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] b1 bb c1 ca d0 b9 9b 93 b1 bb c1 ca d0 b9 9b 93 b1 bb c1 ca d0 b9 9b 93 b1 bb c1 ca d0 b9 9b 93 b1 bb c1 ca d0 b9 9b 93 b1 bb c1 ca d0 b9 9b 93 b1 bb c1 ca d0 b9 9b 93 b1 bb c1 ca d0 b9 9b 93 
* bloc 1
[ DC/AC] 03(3) / 03(3) 32(9) 81(9) 00(4) -- total 37 bits
[  bloc] 24 fffc 0 0 0 fffd 0 0 0 0 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 168 ffe4 0 0 0 ffee 0 0 0 0 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 168 ffe4 ffee 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] a3 aa ad ad af b3 b2 ad a3 aa ad ad af b3 b2 ad a3 aa ad ad af b3 b2 ad a3 aa ad ad af b3 b2 ad a3 aa ad ad af b3 b2 ad a3 aa ad ad af b3 b2 ad a3 aa ad ad af b3 b2 ad a3 aa ad ad af b3 b2 ad 
* bloc 2
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 168 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 168 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad 
* bloc 3
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 168 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 168 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad 
* component mcu
[   mcu] b1 bb c1 ca d0 b9 9b 93 a3 aa ad ad af b3 b2 ad b1 bb c1 ca d0 b9 9b 93 a3 aa ad ad af b3 b2 ad b1 bb c1 ca d0 b9 9b 93 a3 aa ad ad af b3 b2 ad b1 bb c1 ca d0 b9 9b 93 a3 aa ad ad af b3 b2 ad b1 bb c1 ca d0 b9 9b 93 a3 aa ad ad af b3 b2 ad b1 bb c1 ca d0 b9 9b 93 a3 aa ad ad af b3 b2 ad b1 bb c1 ca d0 b9 9b 93 a3 aa ad ad af b3 b2 ad b1 bb c1 ca d0 b9 9b 93 a3 aa ad ad af b3 b2 ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad ad 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 41(6) 00(2) -- total 15 bits
[  bloc] fffb 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] ffc9 0 0 0 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] ffc9 0 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7c 7a 78 77 77 78 7a 7c 7c 7a 78 77 77 78 7a 7c 7c 7a 78 77 77 78 7a 7c 7c 7a 78 77 77 78 7a 7c 7c 7a 78 77 77 78 7a 7c 7c 7a 78 77 77 78 7a 7c 7c 7a 78 77 77 78 7a 7c 7c 7a 78 77 77 78 7a 7c 
* component mcu
[   mcu] 7c 7c 7a 7a 78 78 77 77 77 77 78 78 7a 7a 7c 7c 7c 7c 7a 7a 78 78 77 77 77 77 78 78 7a 7a 7c 7c 7c 7c 7a 7a 78 78 77 77 77 77 78 78 7a 7a 7c 7c 7c 7c 7a 7a 78 78 77 77 77 77 78 78 7a 7a 7c 7c 7c 7c 7a 7a 78 78 77 77 77 77 78 78 7a 7a 7c 7c 7c 7c 7a 7a 78 78 77 77 77 77 78 78 7a 7a 7c 7c 7c 7c 7a 7a 78 78 77 77 77 77 78 78 7a 7a 7c 7c 7c 7c 7a 7a 78 78 77 77 77 77 78 78 7a 7a 7c 7c 7c 7c 7a 7a 78 78 77 77 77 77 78 78 7a 7a 7c 7c 7c 7c 7a 7a 78 78 77 77 77 77 78 78 7a 7a 7c 7c 7c 7c 7a 7a 78 78 77 77 77 77 78 78 7a 7a 7c 7c 7c 7c 7a 7a 78 78 77 77 77 77 78 78 7a 7a 7c 7c 7c 7c 7a 7a 78 78 77 77 77 77 78 78 7a 7a 7c 7c 7c 7c 7a 7a 78 78 77 77 77 77 78 78 7a 7a 7c 7c 7c 7c 7a 7a 78 78 77 77 77 77 78 78 7a 7a 7c 7c 7c 7c 7a 7a 78 78 77 77 77 77 78 78 7a 7a 7c 7c 
** component Cr
* bloc 0
[ DC/AC] 01(2) / 41(6) 00(2) -- total 12 bits
[  bloc] 3 0 0 0 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 21 0 0 0 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 21 0 fff1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 82 83 85 87 87 85 83 82 82 83 85 87 87 85 83 82 82 83 85 87 87 85 83 82 82 83 85 87 87 85 83 82 82 83 85 87 87 85 83 82 82 83 85 87 87 85 83 82 82 83 85 87 87 85 83 82 82 83 85 87 87 85 83 82 
* component mcu
[   mcu] 82 82 83 83 85 85 87 87 87 87 85 85 83 83 82 82 82 82 83 83 85 85 87 87 87 87 85 85 83 83 82 82 82 82 83 83 85 85 87 87 87 87 85 85 83 83 82 82 82 82 83 83 85 85 87 87 87 87 85 85 83 83 82 82 82 82 83 83 85 85 87 87 87 87 85 85 83 83 82 82 82 82 83 83 85 85 87 87 87 87 85 85 83 83 82 82 82 82 83 83 85 85 87 87 87 87 85 85 83 83 82 82 82 82 83 83 85 85 87 87 87 87 85 85 83 83 82 82 82 82 83 83 85 85 87 87 87 87 85 85 83 83 82 82 82 82 83 83 85 85 87 87 87 87 85 85 83 83 82 82 82 82 83 83 85 85 87 87 87 87 85 85 83 83 82 82 82 82 83 83 85 85 87 87 87 87 85 85 83 83 82 82 82 82 83 83 85 85 87 87 87 87 85 85 83 83 82 82 82 82 83 83 85 85 87 87 87 87 85 85 83 83 82 82 82 82 83 83 85 85 87 87 87 87 85 85 83 83 82 82 82 82 83 83 85 85 87 87 87 87 85 85 83 83 82 82 

**************************************************************
*** mcu 284
** component Y
* bloc 0
[ DC/AC] 04(3) / 05(5) 32(9) 02(2) 00(4) -- total 36 bits
[  bloc] 2c ffec 0 0 0 2 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 1b8 ff74 0 0 0 c 1e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 1b8 ff74 c 1e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] a5 a2 a3 ad bd c9 cd cd a5 a2 a3 ad bd c9 cd cd a5 a2 a3 ad bd c9 cd cd a5 a2 a3 ad bd c9 cd cd a5 a2 a3 ad bd c9 cd cd a5 a2 a3 ad bd c9 cd cd a5 a2 a3 ad bd c9 cd cd a5 a2 a3 ad bd c9 cd cd 
* bloc 1
[ DC/AC] 05(3) / 00(4) -- total 12 bits
[  bloc] 3f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf 
* bloc 2
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 3f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf 
* bloc 3
[ DC/AC] 00(2) / 00(4) -- total 6 bits
[  bloc] 3f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf 
* component mcu
[   mcu] a5 a2 a3 ad bd c9 cd cd cf cf cf cf cf cf cf cf a5 a2 a3 ad bd c9 cd cd cf cf cf cf cf cf cf cf a5 a2 a3 ad bd c9 cd cd cf cf cf cf cf cf cf cf a5 a2 a3 ad bd c9 cd cd cf cf cf cf cf cf cf cf a5 a2 a3 ad bd c9 cd cd cf cf cf cf cf cf cf cf a5 a2 a3 ad bd c9 cd cd cf cf cf cf cf cf cf cf a5 a2 a3 ad bd c9 cd cd cf cf cf cf cf cf cf cf a5 a2 a3 ad bd c9 cd cd cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf cf 
** component Cb
* bloc 0
[ DC/AC] 03(3) / 01(2) 00(2) -- total 11 bits
[  bloc] 0 ffff 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] 0 fff5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 7e 7e 7f 80 80 81 82 82 7e 7e 7f 80 80 81 82 82 7e 7e 7f 80 80 81 82 82 7e 7e 7f 80 80 81 82 82 7e 7e 7f 80 80 81 82 82 7e 7e 7f 80 80 81 82 82 7e 7e 7f 80 80 81 82 82 7e 7e 7f 80 80 81 82 82 
* component mcu
[   mcu] 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 7e 7e 7e 7e 7f 7f 80 80 80 80 81 81 82 82 82 82 
** component Cr
* bloc 0
[ DC/AC] 02(2) / 00(2) -- total 6 bits
[  bloc] 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[iquant] b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[   izz] b 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
[  idct] 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 
* component mcu
[   mcu] 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 
