{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650044038002 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650044038002 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 15 23:03:57 2022 " "Processing started: Fri Apr 15 23:03:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650044038002 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650044038002 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off iitb-risc -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off iitb-risc -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650044038003 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650044038151 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650044038151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender_10.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sign_extender_10.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extender_10_component-working " "Found design unit 1: sign_extender_10_component-working" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650044046209 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extender_10_component " "Found entity 1: sign_extender_10_component" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650044046209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650044046209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender_7.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sign_extender_7.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extender_7_component-working " "Found design unit 1: sign_extender_7_component-working" {  } { { "sign_extender_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650044046210 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extender_7_component " "Found entity 1: sign_extender_7_component" {  } { { "sign_extender_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650044046210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650044046210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_7.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file shifter_7.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter_7-working " "Found design unit 1: shifter_7-working" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650044046211 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter_7 " "Found entity 1: shifter_7" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650044046211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650044046211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file shifter_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter_1-working " "Found design unit 1: shifter_1-working" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650044046211 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter_1 " "Found entity 1: shifter_1" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650044046211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650044046211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-working " "Found design unit 1: pc-working" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650044046211 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650044046211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650044046211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ins_inter.vhd 4 2 " "Found 4 design units, including 2 entities, in source file ins_inter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ins_setter-working " "Found design unit 1: ins_setter-working" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650044046212 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ins_decoder-working " "Found design unit 2: ins_decoder-working" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650044046212 ""} { "Info" "ISGN_ENTITY_NAME" "1 ins_setter " "Found entity 1: ins_setter" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650044046212 ""} { "Info" "ISGN_ENTITY_NAME" "2 ins_decoder " "Found entity 2: ins_decoder" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650044046212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650044046212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DUT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DUT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650044046212 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650044046212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650044046212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-working " "Found design unit 1: mem-working" {  } { { "mem.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/mem.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650044046213 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650044046213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650044046213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-working " "Found design unit 1: registers-working" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650044046213 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650044046213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650044046213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-working " "Found design unit 1: alu-working" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650044046214 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650044046214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650044046214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temps.vhd 6 3 " "Found 6 design units, including 3 entities, in source file temps.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 temp_1-working " "Found design unit 1: temp_1-working" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650044046215 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 temp_2-working2 " "Found design unit 2: temp_2-working2" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650044046215 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 temp_3-working3 " "Found design unit 3: temp_3-working3" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650044046215 ""} { "Info" "ISGN_ENTITY_NAME" "1 temp_1 " "Found entity 1: temp_1" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650044046215 ""} { "Info" "ISGN_ENTITY_NAME" "2 temp_2 " "Found entity 2: temp_2" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650044046215 ""} { "Info" "ISGN_ENTITY_NAME" "3 temp_3 " "Found entity 3: temp_3" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650044046215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650044046215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir-working " "Found design unit 1: ir-working" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650044046215 ""} { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650044046215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650044046215 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650044046255 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output_vector DUT.vhd(5) " "VHDL Signal Declaration warning at DUT.vhd(5): used implicit default value for signal \"output_vector\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 5 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650044046256 "|DUT"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clk DUT.vhd(11) " "VHDL Signal Declaration warning at DUT.vhd(11): used implicit default value for signal \"clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650044046256 "|DUT"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset DUT.vhd(12) " "VHDL Signal Declaration warning at DUT.vhd(12): used implicit default value for signal \"reset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650044046256 "|DUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ins_decoder ins_decoder:stateTrans_instance " "Elaborating entity \"ins_decoder\" for hierarchy \"ins_decoder:stateTrans_instance\"" {  } { { "DUT.vhd" "stateTrans_instance" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650044046257 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code ins_inter.vhd(48) " "VHDL Process Statement warning at ins_inter.vhd(48): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650044046257 "|DUT|ins_decoder:stateTrans_instance"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE ins_inter.vhd(48) " "VHDL warning at ins_inter.vhd(48): comparison between unequal length operands always returns FALSE" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 48 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650044046257 "|DUT|ins_decoder:stateTrans_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code ins_inter.vhd(52) " "VHDL Process Statement warning at ins_inter.vhd(52): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650044046257 "|DUT|ins_decoder:stateTrans_instance"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE ins_inter.vhd(52) " "VHDL warning at ins_inter.vhd(52): comparison between unequal length operands always returns FALSE" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 52 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650044046257 "|DUT|ins_decoder:stateTrans_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code ins_inter.vhd(56) " "VHDL Process Statement warning at ins_inter.vhd(56): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650044046257 "|DUT|ins_decoder:stateTrans_instance"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE ins_inter.vhd(56) " "VHDL warning at ins_inter.vhd(56): comparison between unequal length operands always returns FALSE" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 56 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650044046257 "|DUT|ins_decoder:stateTrans_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code ins_inter.vhd(60) " "VHDL Process Statement warning at ins_inter.vhd(60): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650044046257 "|DUT|ins_decoder:stateTrans_instance"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE ins_inter.vhd(60) " "VHDL warning at ins_inter.vhd(60): comparison between unequal length operands always returns FALSE" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 60 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650044046257 "|DUT|ins_decoder:stateTrans_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code ins_inter.vhd(64) " "VHDL Process Statement warning at ins_inter.vhd(64): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650044046257 "|DUT|ins_decoder:stateTrans_instance"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE ins_inter.vhd(64) " "VHDL warning at ins_inter.vhd(64): comparison between unequal length operands always returns FALSE" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 64 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650044046257 "|DUT|ins_decoder:stateTrans_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state ins_inter.vhd(44) " "VHDL Process Statement warning at ins_inter.vhd(44): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650044046257 "|DUT|ins_decoder:stateTrans_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] ins_inter.vhd(44) " "Inferred latch for \"next_state\[0\]\" at ins_inter.vhd(44)" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650044046257 "|DUT|ins_decoder:stateTrans_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] ins_inter.vhd(44) " "Inferred latch for \"next_state\[1\]\" at ins_inter.vhd(44)" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650044046258 "|DUT|ins_decoder:stateTrans_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] ins_inter.vhd(44) " "Inferred latch for \"next_state\[2\]\" at ins_inter.vhd(44)" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650044046258 "|DUT|ins_decoder:stateTrans_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[3\] ins_inter.vhd(44) " "Inferred latch for \"next_state\[3\]\" at ins_inter.vhd(44)" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650044046258 "|DUT|ins_decoder:stateTrans_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[4\] ins_inter.vhd(44) " "Inferred latch for \"next_state\[4\]\" at ins_inter.vhd(44)" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650044046258 "|DUT|ins_decoder:stateTrans_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[5\] ins_inter.vhd(44) " "Inferred latch for \"next_state\[5\]\" at ins_inter.vhd(44)" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650044046258 "|DUT|ins_decoder:stateTrans_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ins_setter ins_setter:stateSet_instance " "Elaborating entity \"ins_setter\" for hierarchy \"ins_setter:stateSet_instance\"" {  } { { "DUT.vhd" "stateSet_instance" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650044046258 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[0\] GND " "Pin \"output_vector\[0\]\" is stuck at GND" {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650044046505 "|DUT|output_vector[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[1\] GND " "Pin \"output_vector\[1\]\" is stuck at GND" {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650044046505 "|DUT|output_vector[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[2\] GND " "Pin \"output_vector\[2\]\" is stuck at GND" {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650044046505 "|DUT|output_vector[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[3\] GND " "Pin \"output_vector\[3\]\" is stuck at GND" {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650044046505 "|DUT|output_vector[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[4\] GND " "Pin \"output_vector\[4\]\" is stuck at GND" {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650044046505 "|DUT|output_vector[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[5\] GND " "Pin \"output_vector\[5\]\" is stuck at GND" {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650044046505 "|DUT|output_vector[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650044046505 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[0\] " "No output dependent on input pin \"input_vector\[0\]\"" {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650044046510 "|DUT|input_vector[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[1\] " "No output dependent on input pin \"input_vector\[1\]\"" {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650044046510 "|DUT|input_vector[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[2\] " "No output dependent on input pin \"input_vector\[2\]\"" {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650044046510 "|DUT|input_vector[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[3\] " "No output dependent on input pin \"input_vector\[3\]\"" {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650044046510 "|DUT|input_vector[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[4\] " "No output dependent on input pin \"input_vector\[4\]\"" {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650044046510 "|DUT|input_vector[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[5\] " "No output dependent on input pin \"input_vector\[5\]\"" {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650044046510 "|DUT|input_vector[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[6\] " "No output dependent on input pin \"input_vector\[6\]\"" {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650044046510 "|DUT|input_vector[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[7\] " "No output dependent on input pin \"input_vector\[7\]\"" {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650044046510 "|DUT|input_vector[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[8\] " "No output dependent on input pin \"input_vector\[8\]\"" {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650044046510 "|DUT|input_vector[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[9\] " "No output dependent on input pin \"input_vector\[9\]\"" {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650044046510 "|DUT|input_vector[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[10\] " "No output dependent on input pin \"input_vector\[10\]\"" {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650044046510 "|DUT|input_vector[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[11\] " "No output dependent on input pin \"input_vector\[11\]\"" {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650044046510 "|DUT|input_vector[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[12\] " "No output dependent on input pin \"input_vector\[12\]\"" {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650044046510 "|DUT|input_vector[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[13\] " "No output dependent on input pin \"input_vector\[13\]\"" {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650044046510 "|DUT|input_vector[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[14\] " "No output dependent on input pin \"input_vector\[14\]\"" {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650044046510 "|DUT|input_vector[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[15\] " "No output dependent on input pin \"input_vector\[15\]\"" {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650044046510 "|DUT|input_vector[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1650044046510 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650044046511 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650044046511 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650044046511 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "399 " "Peak virtual memory: 399 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650044046548 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 15 23:04:06 2022 " "Processing ended: Fri Apr 15 23:04:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650044046548 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650044046548 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650044046548 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650044046548 ""}
