$date
	Mon Oct 25 22:06:58 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module tb $end
$var wire 16 ! pc [15:0] $end
$var reg 1 " add $end
$var reg 1 # clk $end
$var reg 1 $ inc $end
$var reg 16 % offset [15:0] $end
$var reg 1 & reset $end
$var reg 1 ' sub $end
$var integer 32 ( i [31:0] $end
$scope module pc_0 $end
$var wire 1 " add $end
$var wire 1 # clk $end
$var wire 1 $ inc $end
$var wire 16 ) offset [15:0] $end
$var wire 16 * pc [15:0] $end
$var wire 1 & reset $end
$var wire 1 ' sub $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bz *
b0 )
bx (
0'
1&
b0 %
0$
0#
0"
bz !
$end
#50
1#
#60
b0 (
#100
0#
#125
0&
#150
1#
#160
b1 (
1$
b0xxxxxxxxxxxxxxx %
b0xxxxxxxxxxxxxxx )
#200
0#
#250
1#
#260
b10 (
0$
1"
b10100101 %
b10100101 )
#300
0#
#350
1#
#360
b11 (
0"
b0xxxxxxxxxxxxxxx %
b0xxxxxxxxxxxxxxx )
#400
0#
#450
1#
#460
b100 (
1$
#500
0#
#550
1#
#560
b101 (
0$
1'
b10100 %
b10100 )
#600
0#
#650
1#
#700
0#
#750
1#
#800
0#
#850
1#
#900
0#
#950
1#
#1000
0#
#1050
1#
#1100
0#
#1150
1#
#1200
0#
#1250
1#
#1300
0#
#1350
1#
#1400
0#
#1450
1#
#1500
0#
#1550
1#
#1560
