logic.adb:16:22: info: assertion proved (CVC5: 1 VC; Trivial: 1 VC)
logic.adb:16:33: warning: unreachable branch (CVC5: 1 VC)
logic.adb:17:22: info: assertion proved (CVC5: 1 VC; Trivial: 1 VC)
logic.adb:17:33: warning: unreachable branch (CVC5: 1 VC)
logic.adb:18:22: info: assertion proved (CVC5: 1 VC)
logic.adb:19:22: info: assertion proved (CVC5: 1 VC; Trivial: 1 VC)
logic.adb:23:22: high: assertion might fail (e.g. when F = False)
logic.adb:23:37: warning: unreachable branch (CVC5: 1 VC)
logic.adb:25:30: info: assertion proved (Trivial: 1 VC)
logic.adb:26:22: medium: assertion might fail
logic.adb:26:37: warning: unreachable branch (CVC5: 1 VC)
logic.adb:28:30: info: assertion proved (Trivial: 1 VC)
logic.adb:29:33: medium: assertion might fail, cannot prove F
logic.adb:31:30: info: assertion proved (Trivial: 1 VC)
logic.adb:32:22: medium: assertion might fail
logic.adb:42:22: info: assertion proved (Trivial)
logic.adb:43:22: info: assertion proved (CVC5: 1 VC)
logic.adb:44:22: info: assertion proved (CVC5: 1 VC)
logic.adb:45:22: info: assertion proved (Trivial)
logic.adb:49:30: info: assertion proved (Trivial: 1 VC)
logic.adb:50:22: high: assertion might fail (e.g. when F = False and T = True)
logic.adb:52:30: info: assertion proved (Trivial: 1 VC)
logic.adb:53:22: medium: assertion might fail
logic.adb:58:04: warning: analyzing unreferenced procedure "De_Morgan"
logic.adb:61:30: info: assertion proved (Trivial: 1 VC)
logic.adb:62:22: info: assertion proved (CVC5: 3 VC)
logic.adb:64:30: info: assertion proved (Trivial: 1 VC)
logic.adb:65:22: info: assertion proved (CVC5: 2 VC)
logic.adb:69:30: info: assertion proved (Trivial: 1 VC)
logic.adb:70:22: high: assertion might fail (e.g. when A = True and B = False) [possible fix: subprogram at line 58 should mention A and B in a precondition]
logic.adb:72:30: info: assertion proved (Trivial: 1 VC)
logic.adb:73:22: medium: assertion might fail [possible fix: subprogram at line 58 should mention A and B in a precondition]
logic.adb:75:30: info: assertion proved (Trivial: 1 VC)
logic.adb:76:22: medium: assertion might fail [possible fix: subprogram at line 58 should mention A and B in a precondition]
logic.adb:78:30: info: assertion proved (Trivial: 1 VC)
logic.adb:79:22: medium: assertion might fail [possible fix: subprogram at line 58 should mention A and B in a precondition]
logic.adb:82:04: warning: analyzing unreferenced procedure "Contraposition"
logic.adb:85:30: info: assertion proved (Trivial: 1 VC)
logic.adb:86:22: info: assertion proved (CVC5: 1 VC; Trivial: 2 VC)
logic.adb:90:13: info: implicit aspect Always_Terminates on "XOR_Test_A" has been proved, subprogram will terminate
logic.adb:91:19: info: postcondition proved (CVC5: 1 VC)
logic.adb:93:07: info: initialization of "R" proved
logic.adb:107:04: warning: analyzing unreferenced procedure "XOR_Test_B"
logic.adb:110:30: info: assertion proved (Trivial: 1 VC)
logic.adb:111:22: info: assertion proved (CVC5: 3 VC)
logic.adb:113:30: info: assertion proved (Trivial: 1 VC)
logic.adb:114:22: info: assertion proved (CVC5: 2 VC)
logic.adb:118:11: info: flow dependencies proved
logic.adb:120:22: info: postcondition proved (CVC5: 2 VC)
logic.adb:126:13: info: implicit aspect Always_Terminates on "Equivalence_Test_3" has been proved, subprogram will terminate
logic.adb:127:19: info: postcondition proved (CVC5: 4 VC)
logic.adb:134:04: warning: analyzing unreferenced procedure "Implies_Test_1"
logic.adb:137:22: high: assertion might fail (e.g. when A = False and B = False and C = False) [possible fix: subprogram at line 134 should mention A and B and C in a precondition]
