OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Placement Analysis
---------------------------------
total displacement      38196.7 u
average displacement        1.2 u
max displacement            6.0 u
original HPWL          202148.1 u
legalized HPWL         238550.1 u
delta HPWL                   18 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 31691 cells, 71 terminals, 31137 edges and 99945 pins.
[INFO DPO-0109] Network stats: inst 31762, edges 31137, pins 99945
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 14000 2800 units.
[INFO DPO-0320] Collected 808 fixed cells (excluded terminal_NI).
[INFO DPO-0318] Collected 30954 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (4180, 5600) - (691600, 691600)
[INFO DPO-0310] Assigned 30954 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 4.805079e+08.
[INFO DPO-0302] End of matching; objective is 4.778878e+08, improvement is 0.55 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 4.597076e+08.
[INFO DPO-0306] Pass   2 of global swaps; hpwl is 4.555264e+08.
[INFO DPO-0307] End of global swaps; objective is 4.555264e+08, improvement is 4.68 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 4.528977e+08.
[INFO DPO-0309] End of vertical swaps; objective is 4.528977e+08, improvement is 0.58 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 4.500458e+08.
[INFO DPO-0305] End of reordering; objective is 4.500458e+08, improvement is 0.63 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 619080 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 619080, swaps 100236, moves 159563 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 4.402968e+08, Scratch cost 4.326399e+08, Incremental cost 4.326399e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 4.326399e+08.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 1.74 percent.
[INFO DPO-0332] End of pass, Generator displacement called 619080 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 1238160, swaps 196727, moves 320531 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 4.326399e+08, Scratch cost 4.295978e+08, Incremental cost 4.295978e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 4.295978e+08.
[INFO DPO-0327] Pass   2 of random improver; improvement in cost is 0.70 percent.
[INFO DPO-0328] End of random improver; improvement is 2.429957 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 15491 cell orientations for row compatibility.
[INFO DPO-0383] Performed 10111 cell flips.
[INFO DPO-0384] End of flipping; objective is 4.323629e+08, improvement is 1.60 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL           238550.1 u
Final HPWL              213026.6 u
Delta HPWL                 -10.7 %

[INFO DPL-0020] Mirrored 863 instances
[INFO DPL-0021] HPWL before          213026.6 u
[INFO DPL-0022] HPWL after           212922.7 u
[INFO DPL-0023] HPWL delta               -0.0 %
[INFO FLW-0012] Placement violations .

==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
detailed place report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
fp_adder/adder/_106_/CK ^
   0.28
_521_/CK ^
   0.00      0.00       0.28


==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _558_ (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1   27.07                           rst_ni (net)
                  0.00    0.00  100.00 ^ input11/A (BUF_X32)
                  0.01    0.02  100.02 ^ input11/Z (BUF_X32)
   145  336.46                           net11 (net)
                  0.11    0.09  100.11 ^ _558_/RN (DFFR_X1)
                                100.11   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _558_/CK (DFFR_X1)
                          0.32    0.32   library removal time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                               -100.11   data arrival time
-----------------------------------------------------------------------------
                                 99.79   slack (MET)


Startpoint: lut/gen_sub_units_scm[0].sub_unit_i/_2738_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[0].sub_unit_i/_2369_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk_i (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v lut/gen_sub_units_scm[0].sub_unit_i/_2738_/GN (DLL_X1)
                  0.01    0.04  500.04 ^ lut/gen_sub_units_scm[0].sub_unit_i/_2738_/Q (DLL_X1)
     1    1.05                           lut/gen_sub_units_scm[0].sub_unit_i/gen_cg_word_iter[4].cg_i.en_latch (net)
                  0.01    0.00  500.04 ^ lut/gen_sub_units_scm[0].sub_unit_i/_2369_/A2 (AND2_X1)
                                500.04   data arrival time

                  0.00  500.00  500.00   clock clk_i (fall edge)
                          0.00  500.00   clock network delay (ideal)
                          0.00  500.00   clock reconvergence pessimism
                                500.00 v lut/gen_sub_units_scm[0].sub_unit_i/_2369_/A1 (AND2_X1)
                          0.00  500.00   clock gating hold time
                                500.00   data required time
-----------------------------------------------------------------------------
                                500.00   data required time
                               -500.04   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _527_/CK (DFFR_X1)
                  0.01    0.09    0.09 v _527_/Q (DFFR_X1)
     2    2.75                           net66 (net)
                  0.01    0.00    0.09 v _323_/A2 (NAND2_X1)
                  0.01    0.02    0.10 ^ _323_/ZN (NAND2_X1)
     1    1.65                           _089_ (net)
                  0.01    0.00    0.10 ^ _325_/A1 (NAND2_X1)
                  0.01    0.01    0.11 v _325_/ZN (NAND2_X1)
     1    1.18                           _007_ (net)
                  0.01    0.00    0.11 v _527_/D (DFFR_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _527_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: fp_adder/adder/_142_ (recovery check against rising-edge clock clk_i')
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1   27.07                           rst_ni (net)
                  0.00    0.00  100.00 ^ input11/A (BUF_X32)
                  0.01    0.02  100.02 ^ input11/Z (BUF_X32)
   145  336.46                           net11 (net)
                  0.11    0.09  100.11 ^ fp_adder/adder/_142_/RN (DFFR_X1)
                                100.11   data arrival time

                  0.00  500.00  500.00   clock clk_i' (rise edge)
                          0.00  500.00   clock network delay (ideal)
                          0.00  500.00   clock reconvergence pessimism
                                500.00 ^ fp_adder/adder/_142_/CK (DFFR_X1)
                          0.03  500.03   library recovery time
                                500.03   data required time
-----------------------------------------------------------------------------
                                500.03   data required time
                               -100.11   data arrival time
-----------------------------------------------------------------------------
                                399.92   slack (MET)


Startpoint: lut/gen_sub_units_scm[6].sub_unit_i/_2737_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[6].sub_unit_i/_2400_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk_i (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v lut/gen_sub_units_scm[6].sub_unit_i/_2737_/GN (DLL_X1)
                  0.01    0.07  500.07 v lut/gen_sub_units_scm[6].sub_unit_i/_2737_/Q (DLL_X1)
     1    3.49                           lut/gen_sub_units_scm[6].sub_unit_i/gen_cg_word_iter[3].cg_i.en_latch (net)
                  0.01    0.00  500.07 v lut/gen_sub_units_scm[6].sub_unit_i/_2400_/A2 (AND2_X1)
                                500.07   data arrival time

                  0.00 1000.00 1000.00   clock clk_i (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ lut/gen_sub_units_scm[6].sub_unit_i/_2400_/A1 (AND2_X1)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -500.07   data arrival time
-----------------------------------------------------------------------------
                                499.93   slack (MET)


Startpoint: lut/_213_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[5].sub_unit_i/_2429_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ lut/_213_/CK (DFFR_X2)
                  0.15    0.27    0.27 ^ lut/_213_/Q (DFFR_X2)
    60  139.88                           lut/wdata_a_q[8] (net)
                  0.16    0.02    0.29 ^ max_cap131/A (BUF_X16)
                  0.02    0.03    0.33 ^ max_cap131/Z (BUF_X16)
    70  121.13                           net131 (net)
                  0.04    0.03    0.36 ^ max_length130/A (BUF_X16)
                  0.01    0.03    0.39 ^ max_length130/Z (BUF_X16)
    72  113.12                           net130 (net)
                  0.06    0.05    0.44 ^ lut/gen_sub_units_scm[5].sub_unit_i/_2429_/D (DLH_X1)
                                  0.44   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ lut/gen_sub_units_scm[5].sub_unit_i/_2429_/G (DLH_X1)
                          0.44    0.44   time borrowed from endpoint
                                  0.44   data required time
-----------------------------------------------------------------------------
                                  0.44   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                     500.00
library setup time                     -0.03
--------------------------------------------
max time borrow                       499.97
actual time borrow                      0.44
--------------------------------------------



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: fp_adder/adder/_142_ (recovery check against rising-edge clock clk_i')
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1   27.07                           rst_ni (net)
                  0.00    0.00  100.00 ^ input11/A (BUF_X32)
                  0.01    0.02  100.02 ^ input11/Z (BUF_X32)
   145  336.46                           net11 (net)
                  0.11    0.09  100.11 ^ fp_adder/adder/_142_/RN (DFFR_X1)
                                100.11   data arrival time

                  0.00  500.00  500.00   clock clk_i' (rise edge)
                          0.00  500.00   clock network delay (ideal)
                          0.00  500.00   clock reconvergence pessimism
                                500.00 ^ fp_adder/adder/_142_/CK (DFFR_X1)
                          0.03  500.03   library recovery time
                                500.03   data required time
-----------------------------------------------------------------------------
                                500.03   data required time
                               -100.11   data arrival time
-----------------------------------------------------------------------------
                                399.92   slack (MET)


Startpoint: lut/gen_sub_units_scm[6].sub_unit_i/_2737_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[6].sub_unit_i/_2400_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk_i (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v lut/gen_sub_units_scm[6].sub_unit_i/_2737_/GN (DLL_X1)
                  0.01    0.07  500.07 v lut/gen_sub_units_scm[6].sub_unit_i/_2737_/Q (DLL_X1)
     1    3.49                           lut/gen_sub_units_scm[6].sub_unit_i/gen_cg_word_iter[3].cg_i.en_latch (net)
                  0.01    0.00  500.07 v lut/gen_sub_units_scm[6].sub_unit_i/_2400_/A2 (AND2_X1)
                                500.07   data arrival time

                  0.00 1000.00 1000.00   clock clk_i (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ lut/gen_sub_units_scm[6].sub_unit_i/_2400_/A1 (AND2_X1)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -500.07   data arrival time
-----------------------------------------------------------------------------
                                499.93   slack (MET)


Startpoint: lut/_213_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[5].sub_unit_i/_2429_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ lut/_213_/CK (DFFR_X2)
                  0.15    0.27    0.27 ^ lut/_213_/Q (DFFR_X2)
    60  139.88                           lut/wdata_a_q[8] (net)
                  0.16    0.02    0.29 ^ max_cap131/A (BUF_X16)
                  0.02    0.03    0.33 ^ max_cap131/Z (BUF_X16)
    70  121.13                           net131 (net)
                  0.04    0.03    0.36 ^ max_length130/A (BUF_X16)
                  0.01    0.03    0.39 ^ max_length130/Z (BUF_X16)
    72  113.12                           net130 (net)
                  0.06    0.05    0.44 ^ lut/gen_sub_units_scm[5].sub_unit_i/_2429_/D (DLH_X1)
                                  0.44   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ lut/gen_sub_units_scm[5].sub_unit_i/_2429_/G (DLH_X1)
                          0.44    0.44   time borrowed from endpoint
                                  0.44   data required time
-----------------------------------------------------------------------------
                                  0.44   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                     500.00
library setup time                     -0.03
--------------------------------------------
max time borrow                       499.97
actual time borrow                      0.44
--------------------------------------------



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
lut/_213_/Q                           120.85  139.88  -19.03 (VIOLATED)
lut/_205_/Q                           120.85  125.64   -4.79 (VIOLATED)
lut/_218_/Q                           120.85  122.84   -1.99 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.045023415237665176

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2268

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-19.03361701965332

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
120.8499984741211

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.1575

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 3

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.4388

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.90e-05   1.11e-06   2.77e-04   3.07e-04  34.8%
Combinational          9.05e-06   2.72e-05   5.39e-04   5.75e-04  65.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-05   2.83e-05   8.17e-04   8.83e-04 100.0%
                           4.3%       3.2%      92.5%

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 46697 u^2 40% utilization.

Elapsed time: 0:22.92[h:]min:sec. CPU time: user 22.79 sys 0.11 (99%). Peak memory: 261048KB.
