// Seed: 2303296963
module module_0 (
    output tri0 id_0,
    input  wand id_1,
    output tri0 id_2,
    input  wand id_3
);
  wire id_5;
  assign id_2 = id_5;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    output wand id_2,
    input supply1 id_3,
    input tri0 id_4,
    input wor id_5,
    input tri0 id_6,
    output wire id_7,
    output wor id_8,
    input wor id_9,
    output uwire id_10,
    output supply1 id_11,
    output tri1 id_12,
    output wor id_13,
    input tri0 id_14,
    output uwire id_15,
    output tri id_16,
    input wor id_17,
    input wire id_18,
    input wire id_19,
    input wire id_20,
    output tri0 id_21
);
  assign id_8 = 1 << 1;
  module_0(
      id_2, id_6, id_2, id_19
  );
endmodule
