<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en-us">
    <head>
        <meta charset="utf-8">
        <meta http-equiv="X-UA-Compatible" content="IE=edge">
        <meta http-equiv="content-type" content="text/html; charset=utf-8" />
        <meta name="viewport" content="width=device-width, initial-scale=1.0" />

        <title>Running tests on the Zedboard FPGA &middot; lowRISC</title>
        <link rel="stylesheet" href="https://www.lowrisc.org/css/styles.combined.min.css" />
        <link rel="shortcut icon" href="https://www.lowrisc.org/favicon.ico" />
        <link rel="alternate" href="https://www.lowrisc.org/index.xml" type="application/rss+xml" title="lowRISC" />
        <link rel='stylesheet' href='https://fonts.googleapis.com/css?family=Source+Sans+Pro' type='text/css'>
        <link rel='stylesheet' href='https://fonts.googleapis.com/css?family=Exo+2' type='text/css'>
        <script>
        (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
        (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
        m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
        })(window,document,'script','//www.google-analytics.com/analytics.js','ga');

        ga('create', 'UA-53520714-1', 'auto');
        ga('send', 'pageview');
      </script>
  </head>

  <body data-page="article">
<div class="header">
  <header data-component="menu">

    <section class="outer-container">
      <div class="image">
        <a href="https://www.lowrisc.org"><img src="https://www.lowrisc.org/img/logo.svg"></a>
      </div>

      <div class="menu">
        <ul>
          
          <li><a href="/"> Home </a></li>
          
          <li><a href="/about/"> About </a></li>
          
          <li><a href="/blog/"> Blog </a></li>
          
          <li><a href="/faq/"> FAQ </a></li>
          
          <li><a href="/docs/"> Docs </a></li>
          
          <li><a href="/community/"> Community </a></li>
          
        </ul>
      </div>
    </section>

  </header>
</div>









    <div class="article">
      <section class="outer-container">
        <div class="row">
            <div class="sixteen columns">
                <article class="li-article">
                
                  <p>
                    <a href="https://www.lowrisc.org/docs/tagged-memory-v0.1/">â‡¡ lowRISC tagged memory tutorial</a>
                  </p>
                
                    <header class="li-article-header">
                        <h1 class="li-article-title">Running tests on the Zedboard FPGA</h1>
                        <span class="li-article-taxonomies">
                            

                            
                        </span>
                        
                        
                    </header>
                    <section>
                        

<h2 id="introduction:8be5b29bcd9c8bce8f95b4fe57d80ebb">Introduction</h2>

<p>The Berkeley Rocket Chip can be run on various Zynq FPGA
boards. Details of how to do this can be found <a href="https://github.com/ucb-bar/fpga-zynq">here</a>. For
convenience, we step through a very similar process and describe
how to run simple tagged memory tests.</p>

<p>The <a href="http://zedboard.org/product/zedboard">ZedBoard</a> is a low-cost (~$300-$400) development board
built around the Xilinx Zynq-7000. The Zynq-7000 architecture consists
of a dual-core ARM Cortex-A9 based &ldquo;processing system&rdquo; (PS) and
programmable logic (PL), i.e. ARM cores, I/O, caches, memory
controllers etc. integrated with and interconnected to an FPGA. 512MB
of DDR3 memory and 256MB Quad-SPI flash is also provided.</p>

<p>The ARM side of the system provides a way to bootstrap the RISC-V
cores and, when running, services I/O related system calls via the
Host-Target Interface Bus (HTIF).</p>

<p><img src="../figures/zynq_struct.png" alt="Drawing" style="width: 500px;"/></p>

<p>Main memory is shared between the ARM and RISC-V cores. The lower
256MB is allocated to the ARM side and the upper 256MB to the RISC-V
side. The top 16MB of the RISC-V memory is reserved for storing tags.</p>

<p><img src="../figures/mem_map.png" alt="Drawing" style="width: 500px;"/></p>

<p>Note: It is possible to change the amount of memory available to the
RISC-V system by modifying the <code>htif_zedbaord_t::mem_mb()</code> function
defined in <code>riscv-tools/riscv-fesvr/fesvr/htif_zedboard.h</code>.</p>

<p>FPGA bitstreams are loaded via the SD card. The ARM side of the board
can also be accessed via the board&rsquo;s ethernet interface using an SSH
connection.</p>

<h2 id="the-prebuilt-boot-image:8be5b29bcd9c8bce8f95b4fe57d80ebb">The prebuilt boot image</h2>

<p>A prebuilt FPGA image is provided at
<code>lowrisc-chip/fpga-zynq/zedboard/fpga-images-zedboard</code>.</p>

<p>The contents of this SD card are described <a href="https://github.com/ucb-bar/fpga-zynq#e--contents-of-the-sd-card">here</a>
and below. We add some additional scripts and the preloaded tagged
memory test cases.</p>

<ul>
<li><code>boot.bin</code>: <a href="http://www.wiki.xilinx.com/Prepare+boot+image">boot image</a> for the Zynq</li>
<li><code>boot_image/</code>: These files are used to generate <code>boot.bin</code>. They are not
used directly by the FPGA.

<ul>
<li><code>system.bit</code>: FPGA bitstream</li>
<li><code>u-boot.elf</code>: The ARM u-boot bootloader</li>
<li><code>zynq_fsbl.elf</code>: <a href="http://www.xilinx.com/support/documentation/user_guides/ug821-zynq-7000-swdev.pdf#M5.9.23265.ChapterTitle.Boot.and.Configuration">First Stage Boot Loader (FSBL)</a></li>
</ul></li>
<li><code>uImage</code>: ARM Linux</li>
<li><code>uramdisk.image.gz</code>: the RAMDisk containing the root filesystem</li>
<li><code>devicetree.dtb</code>: Device map for the ARM&rsquo;s peripherals</li>
<li><code>riscv/</code>: RISC-V Linux

<ul>
<li><code>vmlimux</code>: The RISC-V Linux kernel</li>
<li><code>root.bin</code>: the RAMDisk containing the root filesystem for RISC-V Linux</li>
</ul></li>
<li><code>script/</code>: Various scripts to help run our tagged memory tests</li>
<li><code>tests/</code>: The preloaded tagged memory tests</li>
</ul>

<h2 id="booting-the-zedboard:8be5b29bcd9c8bce8f95b4fe57d80ebb">Booting the Zedboard</h2>

<p>Format a SD card to FAT32.</p>

<p>To use the prebuilt image simply copy the files to the SD card:</p>

<pre><code>cd $TOP/fpga-zynq/zedboard
# in case the pre-compiled image is not downloaded
git submodule update --init fpga-images-zedboard
sudo cp -r fpga-images-zedboard/* /PATH/TO/SD
</code></pre>

<p>Note: It is safe to ignore the two warnings about symbolic links</p>

<p>To boot the FPGA demo simply:</p>

<ul>
<li>Turn off the board&rsquo;s power (<code>SW8</code>)</li>
<li>Insert the SD card (<code>J12</code>)</li>
<li>Set jumpers <code>M02-M06</code> to <code>5'b00110</code></li>
<li>Connect power (<code>J20</code>)</li>
<li>Turn the board on (<code>SW8</code>)</li>
<li>If all goes well and the image loads, the blue LED (<code>LD12</code>) should light</li>
</ul>

<p><img src="../figures/zedboard.jpg" alt="Drawing" style="width: 500px;"/></p>

<h2 id="communication-with-arm-linux-via-ssh:8be5b29bcd9c8bce8f95b4fe57d80ebb">Communication with ARM Linux via SSH</h2>

<p>The Zedboard is configured to use the IP address <code>192.168.1.5</code>.
<a href="http://zedboard.org/sites/default/files/GS-AES-Z7EV-7Z020-G-14.1-V1.pdf#23">Manually configure</a> your host PC with an IP
address on the <code>192.168.1.x</code> subnet (e.g. <code>192.168.1.1</code>).</p>

<p>After setting the IPv4 address, the host PC can access the ZedBoard via SSH (assuming that the ARM Linux has booted successfully):</p>

<pre><code>  ssh root@192.168.1.5
</code></pre>

<p>SSH is setup on the ramdisk to use <code>root</code> as the user and <code>root</code> as
the password.</p>

<p>Once your have logged in you should see a shell provided by the ARM
Linux. It is also possible to use <code>scp</code> to copy files between the host
PC and ARM Linux filesystem.</p>

<h2 id="hello-world:8be5b29bcd9c8bce8f95b4fe57d80ebb">&ldquo;Hello World&rdquo;</h2>

<p>The initial shell you have logged in runs on the ARM Linux rather than
the RISC-V Linux. In this environment you can launch bare metal
programs and those that run with the help of the proxy kernel. Three
executables are pre-loaded in the root home directory (<code>/home/root</code>)
to make this possible:</p>

<ul>
<li><code>fesvr-zynq</code>: The front-end server which runs on the ARM core and
interfaces to the rocket chip</li>
<li><code>pk</code>: The <a href="https://github.com/riscv/riscv-pk">RISC-V proxy kernel</a></li>
<li><code>hello</code>: A hello world test program that uses the newlib library</li>
</ul>

<p>To run the test program type:</p>

<pre><code>./fesvr-zynq pk hello
</code></pre>

<p>If you see</p>

<pre><code>hello!
</code></pre>

<p>Great! The Rocket core is running.</p>

<h2 id="running-more-tests:8be5b29bcd9c8bce8f95b4fe57d80ebb">Running more tests</h2>

<p>To run more tests the content on the SD card must be mounted into the
ARM Linux. A script is provided for this job:</p>

<pre><code>~/setup_env.sh
</code></pre>

<p>This script mounts the SD card and copies additional scripts to the
root home directory (see script for details).</p>

<p>The bare metal test programs in <code>lowrisc-chip/riscv-tools/riscv-tests</code>
and the proxy kernel test programs in
<code>lowrisc-chip/riscv-tools/lowrisc-tag-tests</code> (used for testing the tag
cache) are pre-loaded to the <code>tests/</code> directory in the SD card. After
running the setup_env.sh, it is also linked to <code>/home/root/tests</code>.</p>

<p>The tests are stored in four subdirectories, where <code>benchmark</code>, <code>isa</code>, and
<code>mt</code> are the original test cases from <code>riscv-tools/riscv-tests</code> and <code>tag</code>
holds the new tagged memory tests (<code>riscv-tools/lowrisc-tag-tests</code>).</p>

<p>A script (<code>test.sh</code>) is provided to run all tests in a particular
directory. This script is copied from <code>/sdcard/scripts</code> to
<code>/home/root/</code> after running <code>setup_env.sh</code>.</p>

<p>e.g. to run all tagged memory tests:</p>

<pre><code> cd ~/tests/tag
 ~/test.sh
</code></pre>

<h2 id="running-tests-under-risc-v-linux:8be5b29bcd9c8bce8f95b4fe57d80ebb">Running tests under RISC-V Linux</h2>

<p>To run and test the RISC-V Linux on the Rocket core:</p>

<pre><code>~/boot_linux.sh
</code></pre>

<p>RISC-V Linux should boot in around 5 seconds, a shell should then be
provided on the host PC.</p>

<p>Three test programs are pre-loaded in <code>/tests</code>:</p>

<ul>
<li><code>hello</code>: Hello World test</li>
<li><code>parity.linux</code>: tag cache test</li>
<li><code>tag_ld_st.linux</code>: tag cache test</li>
</ul>

<p>These binaries can be run directly, e.g.</p>

<pre><code>  /tests/tag_ld_st.linux
</code></pre>

<h2 id="going-further:8be5b29bcd9c8bce8f95b4fe57d80ebb">Going further</h2>

<ul>
<li><a href="https://www.lowrisc.org/docs/tagged-memory-v0.1/fpga-bootimage/">Rebuilding the boot image</a></li>
<li><a href="https://www.lowrisc.org/docs/tagged-memory-v0.1/fpga-ramdisk/">Modifying the contents of the RAMDisk</a></li>
<li><a href="https://www.lowrisc.org/docs/tagged-memory-v0.1/fpga-fesvr/">Building the front-end server</a></li>
<li><a href="https://github.com/ucb-bar/fpga-zynq#36--building-linux-for-the-arm-ps">Building the ARM Linux kernel</a></li>
</ul>

<!-- Links -->

                    </section>
                </article>

        </div>
      </section>
    </div>
    
    <div class="row li-pagination article">
      <div class="eight columns">
        <div class="li-pagination-previous">
          &nbsp;
          
          Previous<br />
          &nbsp;
          <a href="https://www.lowrisc.org/docs/tagged-memory-v0.1/verilog-fpga-sim/"> Simulating the Verilog (FPGA target) generated by Chisel</a>
          
        </div>
      </div>
      <div class="eight columns">
        <div class="li-pagination-next">
          &nbsp;
          
          Next<br />
          &nbsp;
          <a href="https://www.lowrisc.org/docs/tagged-memory-v0.1/future/"> Future work</a>
          
        </div>
      </div>
    </div>
    


                

            <div id="disqus_thread"></div>
            <script type="text/javascript">
                 
                var disqus_shortname = 'lowrisc'; 
                var disqus_identifier = "/" + "docs/tagged-memory-v0.1/fpga";
                var disqus_title = "Running tests on the Zedboard FPGA";
                var disqus_url = "https://www.lowrisc.org" + "docs/tagged-memory-v0.1/fpga";

                 
                (function() {
                    var dsq = document.createElement('script'); dsq.type = 'text/javascript'; dsq.async = true;
                    dsq.src = '//' + disqus_shortname + '.disqus.com/embed.js';
                    (document.getElementsByTagName('head')[0] || document.getElementsByTagName('body')[0]).appendChild(dsq);
                })();
            </script>
            <noscript>Please enable JavaScript to view the <a href="http://disqus.com/?ref_noscript" rel="nofollow">comments powered by Disqus.</a></noscript>
            </div>
            

        <footer>

          <section class="outer-container">

            <div>
              <div class="link-container">
              </div>
            </div>

            <p>
              Unless otherwise noted, content on this site is licensed under a Creative Commons Attribution ShareAlike 4.0 International License
            </p>

          </section>

        </footer>
    </body>
</html>


    </body>
</html>

