Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto aff7b92ff7ad4067a62d55ac0cf0bf44 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot T19_ProcedureTb_behav xil_defaultlib.T19_ProcedureTb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.T19_Timer [\T19_Timer(10)\]
Compiling architecture sim of entity xil_defaultlib.t19_proceduretb
Built simulation snapshot T19_ProcedureTb_behav
