{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 16, "design__inferred_latch__count": 2, "design__instance__count": 1325, "design__instance__area": 4381.7, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.00046721549006178975, "power__switching__total": 0.00041713364771567285, "power__leakage__total": 7.51366435736145e-09, "power__total": 0.00088435661746189, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.2563633544679095, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2563633544679095, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3389712495527189, "timing__setup__ws__corner:nom_tt_025C_1v80": 4.539404092215571, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.338971, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.243978, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25999950150984785, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25999950150984785, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8982929099268263, "timing__setup__ws__corner:nom_ss_100C_1v60": 1.525061897710931, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.898293, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.583147, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25505712153134397, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25505712153134397, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.1264601792410715, "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.746195237831428, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.12646, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.614057, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 9, "design__max_fanout_violation__count": 0, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.2544084737108617, "clock__skew__worst_setup": 0.2544084737108617, "timing__hold__ws": 0.12299017707946722, "timing__setup__ws": 1.4453296746302597, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.12299, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 2.509785, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 279.96 280.13", "design__core__bbox": "10.12 10.88 269.56 269.28", "design__io": 56, "design__die__area": 78425.2, "design__core__area": 67039.3, "design__instance__count__stdcell": 1325, "design__instance__area__stdcell": 4381.7, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.0653602, "design__instance__utilization__stdcell": 0.0653602, "design__instance__count__class:buffer": 24, "design__instance__count__class:inverter": 13, "design__instance__count__class:sequential_cell": 35, "design__instance__count__class:multi_input_combinational_cell": 219, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 5765, "design__instance__count__class:tap_cell": 970, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 54, "design__io__hpwl": 5484066, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 12585.6, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 55, "design__instance__count__class:clock_buffer": 8, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 1, "antenna__violating__nets": 1, "antenna__violating__pins": 1, "route__antenna_violation__count": 1, "antenna_diodes_count": 1, "design__instance__count__class:antenna_cell": 1, "route__net": 387, "route__net__special": 2, "route__drc_errors__iter:1": 75, "route__wirelength__iter:1": 14078, "route__drc_errors__iter:2": 74, "route__wirelength__iter:2": 14048, "route__drc_errors__iter:3": 28, "route__wirelength__iter:3": 14044, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 14034, "route__drc_errors": 0, "route__wirelength": 14034, "route__vias": 2388, "route__vias__singlecut": 2388, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 347.48, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 3, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 3, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 3, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 0, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.255603628830672, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.255603628830672, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3331222614266655, "timing__setup__ws__corner:min_tt_025C_1v80": 4.593922705604705, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.333122, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.286348, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 3, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 0, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.25951916350465887, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.25951916350465887, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8872133279169251, "timing__setup__ws__corner:min_ss_100C_1v60": 1.6180270914409685, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.887213, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.658841, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 3, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2544084737108617, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2544084737108617, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.12299017707946722, "timing__setup__ws__corner:min_ff_n40C_1v95": 5.785480702713463, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.12299, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.643395, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 3, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 0, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.2575176811348345, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2575176811348345, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3453851191696775, "timing__setup__ws__corner:max_tt_025C_1v80": 4.4953020356272795, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.345385, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 6.200404, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 3, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 9, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 0, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.26095046306848557, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.26095046306848557, "timing__hold__ws__corner:max_ss_100C_1v60": 0.909757739337168, "timing__setup__ws__corner:max_ss_100C_1v60": 1.4453296746302597, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.909758, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.509785, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 3, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.25610278511666057, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.25610278511666057, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.12905171740959648, "timing__setup__ws__corner:max_ff_n40C_1v95": 5.7097341804039194, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.129052, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.584252, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 3, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 3, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_ff_n40C_1v95": 1.79994, "design_powergrid__drop__average__net:VPWR__corner:nom_ff_n40C_1v95": 1.8, "design_powergrid__drop__worst__net:VPWR__corner:nom_ff_n40C_1v95": 5.68e-05, "design_powergrid__voltage__worst__net:VGND__corner:nom_ff_n40C_1v95": 7.26022e-05, "design_powergrid__drop__average__net:VGND__corner:nom_ff_n40C_1v95": 2.72839e-06, "design_powergrid__drop__worst__net:VGND__corner:nom_ff_n40C_1v95": 7.26022e-05, "design_powergrid__voltage__worst": 7.26022e-05, "design_powergrid__voltage__worst__net:VPWR": 1.79994, "design_powergrid__drop__worst": 7.26022e-05, "design_powergrid__drop__worst__net:VPWR": 5.68e-05, "design_powergrid__voltage__worst__net:VGND": 7.26022e-05, "design_powergrid__drop__worst__net:VGND": 7.26022e-05, "ir__voltage__worst": 1.8, "ir__drop__avg": 2.28e-06, "ir__drop__worst": 5.68e-05, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}