Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Sathya\Desktop\QuartusTest\1_2\hardware\hardware_timer.qsys --block-symbol-file --output-directory=C:\Users\Sathya\Desktop\QuartusTest\1_2\hardware\hardware_timer --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading hardware/hardware_timer.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding hardware_timer [altera_avalon_timer 15.0]
Progress: Parameterizing module hardware_timer
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_processor [altera_nios2_qsys 15.0]
Progress: Parameterizing module nios2_processor
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module sdram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: hardware_timer.nios2_processor: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Sathya\Desktop\QuartusTest\1_2\hardware\hardware_timer.qsys --synthesis=VERILOG --output-directory=C:\Users\Sathya\Desktop\QuartusTest\1_2\hardware\hardware_timer\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading hardware/hardware_timer.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding hardware_timer [altera_avalon_timer 15.0]
Progress: Parameterizing module hardware_timer
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_processor [altera_nios2_qsys 15.0]
Progress: Parameterizing module nios2_processor
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module sdram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: hardware_timer.nios2_processor: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: hardware_timer: Generating hardware_timer "hardware_timer" for QUARTUS_SYNTH
Info: hardware_timer: Starting RTL generation for module 'hardware_timer_hardware_timer'
Info: hardware_timer:   Generation command is [exec C:/altera/15.0/quartus/bin64//perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64//perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=hardware_timer_hardware_timer --dir=C:/Users/Sathya/AppData/Local/Temp/alt7561_9038805444520551444.dir/0001_hardware_timer_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Sathya/AppData/Local/Temp/alt7561_9038805444520551444.dir/0001_hardware_timer_gen//hardware_timer_hardware_timer_component_configuration.pl  --do_build_sim=0  ]
Info: hardware_timer: Done RTL generation for module 'hardware_timer_hardware_timer'
Info: hardware_timer: "hardware_timer" instantiated altera_avalon_timer "hardware_timer"
Info: jtag_uart_0: Starting RTL generation for module 'hardware_timer_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=hardware_timer_jtag_uart_0 --dir=C:/Users/Sathya/AppData/Local/Temp/alt7561_9038805444520551444.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Sathya/AppData/Local/Temp/alt7561_9038805444520551444.dir/0002_jtag_uart_0_gen//hardware_timer_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'hardware_timer_jtag_uart_0'
Info: jtag_uart_0: "hardware_timer" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_processor: Starting RTL generation for module 'hardware_timer_nios2_processor'
Info: nios2_processor:   Generation command is [exec C:/altera/15.0/quartus/bin64/eperlcmd.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=hardware_timer_nios2_processor --dir=C:/Users/Sathya/AppData/Local/Temp/alt7561_9038805444520551444.dir/0003_nios2_processor_gen/ --quartus_bindir=C:/altera/15.0/quartus/bin64 --verilog --config=C:/Users/Sathya/AppData/Local/Temp/alt7561_9038805444520551444.dir/0003_nios2_processor_gen//hardware_timer_nios2_processor_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_processor: # 2018.01.29 16:41:18 (*) Starting Nios II generation
Info: nios2_processor: # 2018.01.29 16:41:18 (*)   Checking for plaintext license.
Info: nios2_processor: # 2018.01.29 16:41:21 (*)   Couldn't query license setup in Quartus directory C:/altera/15.0/quartus/bin64
Info: nios2_processor: # 2018.01.29 16:41:21 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_processor: # 2018.01.29 16:41:21 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_processor: # 2018.01.29 16:41:21 (*)   Plaintext license not found.
Info: nios2_processor: # 2018.01.29 16:41:21 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_processor: # 2018.01.29 16:41:21 (*)   Elaborating CPU configuration settings
Info: nios2_processor: # 2018.01.29 16:41:21 (*)   Creating all objects for CPU
Info: nios2_processor: # 2018.01.29 16:41:22 (*)   Generating RTL from CPU objects
Info: nios2_processor: # 2018.01.29 16:41:22 (*)   Creating plain-text RTL
Info: nios2_processor: # 2018.01.29 16:41:25 (*) Done Nios II generation
Info: nios2_processor: Done RTL generation for module 'hardware_timer_nios2_processor'
Info: nios2_processor: "hardware_timer" instantiated altera_nios2_qsys "nios2_processor"
Info: onchip_memory: Starting RTL generation for module 'hardware_timer_onchip_memory'
Info: onchip_memory:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=hardware_timer_onchip_memory --dir=C:/Users/Sathya/AppData/Local/Temp/alt7561_9038805444520551444.dir/0004_onchip_memory_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Sathya/AppData/Local/Temp/alt7561_9038805444520551444.dir/0004_onchip_memory_gen//hardware_timer_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'hardware_timer_onchip_memory'
Info: onchip_memory: "hardware_timer" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: sdram: Starting RTL generation for module 'hardware_timer_sdram'
Info: sdram:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=hardware_timer_sdram --dir=C:/Users/Sathya/AppData/Local/Temp/alt7561_9038805444520551444.dir/0005_sdram_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Sathya/AppData/Local/Temp/alt7561_9038805444520551444.dir/0005_sdram_gen//hardware_timer_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'hardware_timer_sdram'
Info: sdram: "hardware_timer" instantiated altera_avalon_new_sdram_controller "sdram"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "hardware_timer" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "hardware_timer" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "hardware_timer" instantiated altera_reset_controller "rst_controller"
Info: nios2_processor_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_processor_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_processor_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_processor_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/Sathya/Desktop/QuartusTest/1_2/hardware/hardware_timer/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Sathya/Desktop/QuartusTest/1_2/hardware/hardware_timer/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Sathya/Desktop/QuartusTest/1_2/hardware/hardware_timer/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file C:/Users/Sathya/Desktop/QuartusTest/1_2/hardware/hardware_timer/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Sathya/Desktop/QuartusTest/1_2/hardware/hardware_timer/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_003: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_003"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_003" instantiated error_adapter "error_adapter_0"
Info: hardware_timer: Done "hardware_timer" with 33 modules, 56 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
