# Reading D:/intel-FPGA-Complete/intel-FPGA/modelsim_ase/tcl/vsim/pref.tcl
# do add4_bit_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intel-FPGA-Complete/intel-FPGA/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/composant project/adder_intern/add_4bit/add4_bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:14 on Oct 02,2021
# vcom -reportprogress 300 -93 -work work C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/composant project/adder_intern/add_4bit/add4_bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity add4_bit
# -- Compiling architecture behavioral of add4_bit
# End time: 22:34:14 on Oct 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.add4_bit
# vsim work.add4_bit 
# Start time: 22:34:59 on Oct 02,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.add4_bit(behavioral)
step -over
step -over
step -over
step -over
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /add4_bit
step -over
step -over
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /add4_bit
step -over
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /add4_bit
step -over
step -over
step -over
step -over
step -over
step -over
# Nothing left to do.
add wave -position insertpoint  \
sim:/add4_bit/A
add wave -position insertpoint  \
sim:/add4_bit/B
add dataflow  \
sim:/add4_bit/A
# WARNING: No extended dataflow license exists
# No drivers or ports for A
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/add4_bit/A
toggle add  \
sim:/add4_bit/A
# ** Error: (vsim-43) toggle coverage is not supported in this version.
# 
wave create -driver freeze -pattern constant -value {Not Logged} -range 3 0 -starttime 0ps -endtime 1000ps sim:/add4_bit/A
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# Value length (3) does not equal array index length (4).
# 
#Invalid value to -value switch: Not Logged
# Usage: wave create -driver <freeze|deposit|drive|expectedOutput> -pattern constant -value <value> [-range <msb lsb>] -starttime <Time> -endtime <Time> netName
force -freeze sim:/add4_bit/A 1001 0
force -freeze sim:/add4_bit/B 0001 0
run -all
add wave -position end  sim:/add4_bit/Restemp
vsim work.add4_bit
# End time: 22:40:10 on Oct 02,2021, Elapsed time: 0:05:11
# Errors: 4, Warnings: 4
# vsim work.add4_bit 
# Start time: 22:40:10 on Oct 02,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.add4_bit(behavioral)
add wave -position end  sim:/add4_bit/A
add wave -position end  sim:/add4_bit/B
add wave -position end  sim:/add4_bit/Res
add wave -position end  sim:/add4_bit/Cout
force -freeze sim:/add4_bit/A 1000 0
force -freeze sim:/add4_bit/B 0001 0
run -all
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /add4_bit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /add4_bit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /add4_bit
# End time: 22:55:22 on Oct 02,2021, Elapsed time: 0:15:12
# Errors: 1, Warnings: 2
