;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB @-80, 1
	SUB 12, @15
	SUB @10, 1
	JMP @72, #202
	CMP #0, -40
	JMZ -7, @-20
	ADD <290, 20
	ADD 270, 68
	SUB 208, <-120
	CMP -207, <-120
	DAT #0, <2
	SUB #72, @200
	SLT 0, @20
	SUB @10, 1
	SUB #16, @110
	SUB @10, 1
	CMP @-127, 100
	DAT #0, <2
	ADD <290, 20
	ADD <290, 20
	ADD 30, 9
	JMP <-127, 100
	SUB #-76, @250
	SUB @10, 1
	SUB #772, @296
	SUB @10, 1
	SUB @127, 106
	SPL @300, 90
	CMP @-127, 100
	SPL @300, 90
	CMP @127, 106
	SLT 0, <920
	ADD 270, 60
	ADD 270, 60
	ADD 270, 60
	ADD 270, 60
	MOV -7, <-20
	SPL <-127, 100
	ADD 270, 60
	SLT 230, -9
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -1, <-26
	SPL 0, <402
	CMP -207, <-120
