// Seed: 2924594201
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always @(posedge id_4 or negedge 1'b0 or id_4 or posedge id_4) id_4 <= 1 - 'b0;
  assign id_4 = 1'b0;
  assign id_2 = id_4;
  always id_3 <= 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  initial
    if (1);
    else if (1) id_2 <= 1;
  module_0(
      id_4, id_2, id_2
  );
endmodule
