============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.12-s068_1
  Generated on:           Feb 22 2026  11:29:17 pm
  Module:                 async_fifo
  Operating conditions:   ssg0p81v125c 
  Operating conditions:   tt0p9v25c 
  Operating conditions:   ffg0p99vm40c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: UNCONSTRAINED
           View: analysis_view_0p99v_m40c_capbst_fastest
     Startpoint: (R) read_clk
          Clock: (R) read_clk
       Endpoint: (R) r_read_ptr_bin_reg[1]/CP

                     Capture    Launch     
        Clock Edge:+       -         0     
        Drv Adjust:+       0         0     
       Src Latency:+       -         0     
       Net Latency:+       -         0 (I) 
           Arrival:=       -         0     
                                           
      Launch Clock:-       0               
       Input Delay:-       0               
         Data Path:-       0               

Exceptions/Constraints:
  input_delay              0              create_clock_delay_domain_1_read_clk_R_0 

#--------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  read_clk                 (i)     -     R     (arrival)            22  0.0     2     0       0    (-,-) 
  r_read_ptr_bin_reg[1]/CP -       -     R     DFCNQD1BWP30P140     22    -     -     0       0    (-,-) 
#--------------------------------------------------------------------------------------------------------

(i) : Net is ideal.


