# ðŸ“… Day 5 â€“ Flip-Flops in Digital Electronics

## ðŸ“Œ What I Learned

### ðŸ” What Are Flip-Flops?

Flip-flops are basic memory elements in digital electronics that store 1-bit of data. They change state only on the edge of a clock signal.

---

## ðŸ“˜ Types of Flip-Flops

### 1ï¸âƒ£ D (Data) Flip-Flop

**Rule:**  
On clock edge, Q = D

**Truth Table:**

| Clock | D | Q (Next) |
|-------|---|----------|
| â†‘     | 0 | 0        |
| â†‘     | 1 | 1        |

**Use Case:** Registers, memory units

---

### 2ï¸âƒ£ SR (Set-Reset) Flip-Flop

**Rules:**  
- S=1, R=0 â†’ Q = 1 (Set)  
- S=0, R=1 â†’ Q = 0 (Reset)  
- S=0, R=0 â†’ Hold  
- S=1, R=1 â†’ Invalid

**Truth Table:**

| S | R | Q (Next) |
|---|---|----------|
| 0 | 0 | Hold     |
| 1 | 0 | 1        |
| 0 | 1 | 0        |
| 1 | 1 | âŒ Invalid |

**Use Case:** Simple control logic

---

### 3ï¸âƒ£ T (Toggle) Flip-Flop

**Rule:**  
- T = 0 â†’ Hold  
- T = 1 â†’ Toggle Q

**Truth Table:**

| T | Q (Prev) | Q (Next) |
|---|----------|----------|
| 0 | 0        | 0        |
| 0 | 1        | 1        |
| 1 | 0        | 1        |
| 1 | 1        | 0        |

**Use Case:** Counters, clocks

---

### 4ï¸âƒ£ JK Flip-Flop (Universal Flip-Flop)

**Rule:**  
- J=0, K=0 â†’ Hold  
- J=1, K=0 â†’ Set  
- J=0, K=1 â†’ Reset  
- J=1, K=1 â†’ Toggle

**Truth Table:**

| J | K | Q (Next) |
|---|---|----------|
| 0 | 0 | Hold     |
| 1 | 0 | 1        |
| 0 | 1 | 0        |
| 1 | 1 | Toggle   |

**Use Case:** Versatile control circuits

---

## ðŸ”‚ Sequence Simulation (T Flip-Flop Example)

Start Q = 0, Input = 1 â†’ 0 â†’ 1 â†’ 1

| Clock | T | Action   | Q |
|-------|---|----------|---|
| 1     | 1 | Toggle   | 1 |
| 2     | 0 | Hold     | 1 |
| 3     | 1 | Toggle   | 0 |
| 4     | 1 | Toggle   | 1 |

âœ… Final Q = 1

---

## ðŸ”Ž Flip-Flop Use Cases

| Flip-Flop | Used In                        |
|-----------|-------------------------------|
| D         | Registers, memory             |
| SR        | Set/reset control             |
| T         | Frequency dividers, counters  |
| JK        | Complex sequential logic      |

---

## ðŸŽ¯ Quiz Results

| Quiz        | Score |
|-------------|-------|
| Flip-Flop 1 | 4/8   |
| Flip-Flop 2 | 6/8   |

ðŸŸ¢ Strong in: T, D Flip-Flop  
ðŸ”´ Need to revise: SR invalid state, JK toggle

---

## ðŸ”— GitHub Reflection

> Flip-flops form the core of VLSI logic circuits. Understanding their clock-based behavior and output transitions prepares me for designing memory, counters, and processors.

---

### #VLSI #DigitalDesign #SequentialCircuits #FlipFlop #Day5
