// Seed: 1062966704
module module_0 ();
  always @(posedge 1) begin
    if (id_1 == id_1)
      case (1)
        1: begin
          if (id_1) id_1 = id_1;
        end
        1'b0: $display(1);
        1:
        if (1) begin
          $display("");
        end else if (id_1) id_1 = id_1;
      endcase
    else id_1 <= 1 == id_1;
  end
  initial begin
    $display(id_2);
    id_2[1 : 1] <= 1;
    $display(id_2);
  end
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    output wor   id_0,
    input  logic id_1,
    output logic id_2
);
  always begin
    id_2 <= #1 id_1;
  end
  buf (id_0, id_1);
  module_0();
  wire id_4;
endmodule
