Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jun  4 21:13:19 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RV32I_timing_summary_routed.rpt -pb RV32I_timing_summary_routed.pb -rpx RV32I_timing_summary_routed.rpx -warn_on_violation
| Design       : RV32I
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (36)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (5)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (36)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DP/U_PC/q_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DP/U_PC/q_reg[2]_replica/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DP/U_PC/q_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DP/U_PC/q_reg[3]_replica/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DP/U_PC/q_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DP/U_PC/q_reg[4]_replica/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DP/U_PC/q_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DP/U_PC/q_reg[5]_replica/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DP/U_PC/q_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.254     -125.115                    140                  924        0.501        0.000                      0                  924        3.750        0.000                       0                   209  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.254     -125.115                    140                  924        0.501        0.000                      0                  924        3.750        0.000                       0                   209  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          140  Failing Endpoints,  Worst Slack       -1.254ns,  Total Violation     -125.115ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.501ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.254ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DP/U_PC/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.939ns  (logic 2.193ns (20.045%)  route 8.746ns (79.955%))
  Logic Levels:           11  (LUT4=2 LUT5=2 LUT6=5 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.557     5.078    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X11Y30         FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  U_CPU_Core/U_DP/U_PC/q_reg[6]/Q
                         net (fo=299, routed)         0.990     6.524    U_CPU_Core/U_DP/U_PC/Q[6]
    SLICE_X8Y30          LUT5 (Prop_lut5_I3_O)        0.124     6.648 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.188     7.836    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_12_17/ADDRA1
    SLICE_X8Y34          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.982 f  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMA/O
                         net (fo=3, routed)           0.669     8.651    U_CPU_Core/U_DP/U_PC/rdata20[12]
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.328     8.979 f  U_CPU_Core/U_DP/U_PC/i__carry__0_i_11/O
                         net (fo=6, routed)           0.960     9.939    U_CPU_Core/U_DP/U_PC/w_ALUSrcMuxOut[12]
    SLICE_X7Y30          LUT4 (Prop_lut4_I2_O)        0.124    10.063 f  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_41/O
                         net (fo=2, routed)           0.489    10.552    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_41_n_0
    SLICE_X7Y30          LUT5 (Prop_lut5_I4_O)        0.124    10.676 r  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_26/O
                         net (fo=3, routed)           0.416    11.092    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_26_n_0
    SLICE_X7Y31          LUT6 (Prop_lut6_I1_O)        0.124    11.216 r  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_10/O
                         net (fo=39, routed)          1.029    12.245    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_10_n_0
    SLICE_X7Y27          LUT4 (Prop_lut4_I3_O)        0.124    12.369 r  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_20_comp/O
                         net (fo=1, routed)           0.154    12.522    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_20_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I1_O)        0.124    12.646 r  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_4_comp_1/O
                         net (fo=32, routed)          1.114    13.760    U_RAM/ram_reg_0_63_7_7/A2
    SLICE_X6Y30          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.271    14.031 r  U_RAM/ram_reg_0_63_7_7/SP/O
                         net (fo=1, routed)           0.550    14.581    U_GPOA/rdata[0]
    SLICE_X7Y26          LUT6 (Prop_lut6_I4_O)        0.124    14.705 r  U_GPOA/RegFile_reg_r1_0_31_6_11_i_8/O
                         net (fo=1, routed)           0.649    15.353    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11
    SLICE_X11Y27         LUT6 (Prop_lut6_I4_O)        0.124    15.477 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.540    16.017    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_6_11/DIA1
    SLICE_X10Y32         RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.443    14.784    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_6_11/WCLK
    SLICE_X10Y32         RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMA_D1/CLK
                         clock pessimism              0.273    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X10Y32         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.764    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                         -16.017    
  -------------------------------------------------------------------
                         slack                                 -1.254    

Slack (VIOLATED) :        -1.252ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DP/U_PC/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.939ns  (logic 2.193ns (20.045%)  route 8.746ns (79.955%))
  Logic Levels:           11  (LUT4=2 LUT5=2 LUT6=5 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.557     5.078    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X11Y30         FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  U_CPU_Core/U_DP/U_PC/q_reg[6]/Q
                         net (fo=299, routed)         0.990     6.524    U_CPU_Core/U_DP/U_PC/Q[6]
    SLICE_X8Y30          LUT5 (Prop_lut5_I3_O)        0.124     6.648 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.188     7.836    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_12_17/ADDRA1
    SLICE_X8Y34          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.982 f  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMA/O
                         net (fo=3, routed)           0.669     8.651    U_CPU_Core/U_DP/U_PC/rdata20[12]
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.328     8.979 f  U_CPU_Core/U_DP/U_PC/i__carry__0_i_11/O
                         net (fo=6, routed)           0.960     9.939    U_CPU_Core/U_DP/U_PC/w_ALUSrcMuxOut[12]
    SLICE_X7Y30          LUT4 (Prop_lut4_I2_O)        0.124    10.063 f  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_41/O
                         net (fo=2, routed)           0.489    10.552    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_41_n_0
    SLICE_X7Y30          LUT5 (Prop_lut5_I4_O)        0.124    10.676 r  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_26/O
                         net (fo=3, routed)           0.416    11.092    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_26_n_0
    SLICE_X7Y31          LUT6 (Prop_lut6_I1_O)        0.124    11.216 r  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_10/O
                         net (fo=39, routed)          1.029    12.245    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_10_n_0
    SLICE_X7Y27          LUT4 (Prop_lut4_I3_O)        0.124    12.369 r  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_20_comp/O
                         net (fo=1, routed)           0.154    12.522    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_20_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I1_O)        0.124    12.646 r  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_4_comp_1/O
                         net (fo=32, routed)          1.114    13.760    U_RAM/ram_reg_0_63_7_7/A2
    SLICE_X6Y30          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.271    14.031 r  U_RAM/ram_reg_0_63_7_7/SP/O
                         net (fo=1, routed)           0.550    14.581    U_GPOA/rdata[0]
    SLICE_X7Y26          LUT6 (Prop_lut6_I4_O)        0.124    14.705 r  U_GPOA/RegFile_reg_r1_0_31_6_11_i_8/O
                         net (fo=1, routed)           0.649    15.353    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11
    SLICE_X11Y27         LUT6 (Prop_lut6_I4_O)        0.124    15.477 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.540    16.017    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/DIA1
    SLICE_X10Y34         RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.445    14.786    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X10Y34         RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X10Y34         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.766    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.766    
                         arrival time                         -16.017    
  -------------------------------------------------------------------
                         slack                                 -1.252    

Slack (VIOLATED) :        -1.238ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DP/U_PC/q_reg[5]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.954ns  (logic 2.042ns (18.641%)  route 8.912ns (81.359%))
  Logic Levels:           11  (LUT3=1 LUT4=2 LUT5=1 LUT6=5 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.558     5.079    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X11Y31         FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  U_CPU_Core/U_DP/U_PC/q_reg[5]_replica/Q
                         net (fo=3, routed)           0.838     6.373    U_CPU_Core/U_DP/U_PC/Q[5]_repN
    SLICE_X11Y32         LUT5 (Prop_lut5_I2_O)        0.124     6.497 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          1.198     7.694    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_0_5/ADDRC0
    SLICE_X10Y30         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     7.847 f  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC/O
                         net (fo=3, routed)           0.431     8.278    U_CPU_Core/U_DP/U_PC/rdata20[4]
    SLICE_X11Y30         LUT6 (Prop_lut6_I5_O)        0.331     8.609 r  U_CPU_Core/U_DP/U_PC/result2_carry_i_9/O
                         net (fo=19, routed)          0.691     9.300    U_CPU_Core/U_DP/U_RegisterFile/ram_reg_0_63_0_0_i_29_0[1]
    SLICE_X12Y32         LUT4 (Prop_lut4_I1_O)        0.124     9.424 f  U_CPU_Core/U_DP/U_RegisterFile/ram_reg_0_63_0_0_i_63/O
                         net (fo=2, routed)           0.545     9.970    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_52_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.124    10.094 f  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_51/O
                         net (fo=2, routed)           0.441    10.534    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_51_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I5_O)        0.124    10.658 f  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_30/O
                         net (fo=4, routed)           0.800    11.458    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_30_n_0
    SLICE_X13Y28         LUT4 (Prop_lut4_I0_O)        0.124    11.582 f  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_18/O
                         net (fo=2, routed)           0.946    12.528    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_18_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I4_O)        0.124    12.652 r  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_3/O
                         net (fo=33, routed)          1.368    14.020    U_RAM/ram_reg_0_63_9_9/A1
    SLICE_X6Y30          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110    14.130 r  U_RAM/ram_reg_0_63_9_9/SP/O
                         net (fo=1, routed)           0.548    14.679    U_CPU_Core/U_DP/U_PC/rdata[8]
    SLICE_X8Y29          LUT3 (Prop_lut3_I1_O)        0.124    14.803 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_13/O
                         net (fo=1, routed)           0.548    15.351    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_13_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I2_O)        0.124    15.475 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.559    16.034    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/DIB1
    SLICE_X10Y34         RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.445    14.786    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X10Y34         RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X10Y34         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.796    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                         -16.034    
  -------------------------------------------------------------------
                         slack                                 -1.238    

Slack (VIOLATED) :        -1.224ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DP/U_PC/q_reg[5]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.938ns  (logic 2.042ns (18.668%)  route 8.896ns (81.332%))
  Logic Levels:           11  (LUT3=1 LUT4=2 LUT5=1 LUT6=5 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.558     5.079    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X11Y31         FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  U_CPU_Core/U_DP/U_PC/q_reg[5]_replica/Q
                         net (fo=3, routed)           0.838     6.373    U_CPU_Core/U_DP/U_PC/Q[5]_repN
    SLICE_X11Y32         LUT5 (Prop_lut5_I2_O)        0.124     6.497 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          1.198     7.694    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_0_5/ADDRC0
    SLICE_X10Y30         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     7.847 f  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC/O
                         net (fo=3, routed)           0.431     8.278    U_CPU_Core/U_DP/U_PC/rdata20[4]
    SLICE_X11Y30         LUT6 (Prop_lut6_I5_O)        0.331     8.609 r  U_CPU_Core/U_DP/U_PC/result2_carry_i_9/O
                         net (fo=19, routed)          0.691     9.300    U_CPU_Core/U_DP/U_RegisterFile/ram_reg_0_63_0_0_i_29_0[1]
    SLICE_X12Y32         LUT4 (Prop_lut4_I1_O)        0.124     9.424 f  U_CPU_Core/U_DP/U_RegisterFile/ram_reg_0_63_0_0_i_63/O
                         net (fo=2, routed)           0.545     9.970    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_52_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.124    10.094 f  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_51/O
                         net (fo=2, routed)           0.441    10.534    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_51_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I5_O)        0.124    10.658 f  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_30/O
                         net (fo=4, routed)           0.800    11.458    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_30_n_0
    SLICE_X13Y28         LUT4 (Prop_lut4_I0_O)        0.124    11.582 f  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_18/O
                         net (fo=2, routed)           0.946    12.528    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_18_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I4_O)        0.124    12.652 r  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_3/O
                         net (fo=33, routed)          1.368    14.020    U_RAM/ram_reg_0_63_9_9/A1
    SLICE_X6Y30          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110    14.130 r  U_RAM/ram_reg_0_63_9_9/SP/O
                         net (fo=1, routed)           0.548    14.679    U_CPU_Core/U_DP/U_PC/rdata[8]
    SLICE_X8Y29          LUT3 (Prop_lut3_I1_O)        0.124    14.803 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_13/O
                         net (fo=1, routed)           0.548    15.351    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_13_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I2_O)        0.124    15.475 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.543    16.018    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_6_11/DIB1
    SLICE_X10Y32         RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.443    14.784    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_6_11/WCLK
    SLICE_X10Y32         RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.273    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X10Y32         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.794    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                         -16.018    
  -------------------------------------------------------------------
                         slack                                 -1.224    

Slack (VIOLATED) :        -1.210ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DP/U_PC/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.981ns  (logic 2.046ns (18.631%)  route 8.935ns (81.369%))
  Logic Levels:           11  (LUT3=1 LUT4=2 LUT5=2 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.557     5.078    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X11Y30         FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  U_CPU_Core/U_DP/U_PC/q_reg[6]/Q
                         net (fo=299, routed)         0.990     6.524    U_CPU_Core/U_DP/U_PC/Q[6]
    SLICE_X8Y30          LUT5 (Prop_lut5_I3_O)        0.124     6.648 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.188     7.836    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_12_17/ADDRA1
    SLICE_X8Y34          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.982 r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMA/O
                         net (fo=3, routed)           0.669     8.651    U_CPU_Core/U_DP/U_PC/rdata20[12]
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.328     8.979 r  U_CPU_Core/U_DP/U_PC/i__carry__0_i_11/O
                         net (fo=6, routed)           0.960     9.939    U_CPU_Core/U_DP/U_PC/w_ALUSrcMuxOut[12]
    SLICE_X7Y30          LUT4 (Prop_lut4_I2_O)        0.124    10.063 r  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_41/O
                         net (fo=2, routed)           0.489    10.552    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_41_n_0
    SLICE_X7Y30          LUT5 (Prop_lut5_I4_O)        0.124    10.676 f  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_26/O
                         net (fo=3, routed)           0.416    11.092    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_26_n_0
    SLICE_X7Y31          LUT6 (Prop_lut6_I1_O)        0.124    11.216 f  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_10/O
                         net (fo=39, routed)          1.155    12.371    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_10_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.495 f  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_33/O
                         net (fo=1, routed)           0.161    12.656    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_33_n_0
    SLICE_X12Y38         LUT4 (Prop_lut4_I0_O)        0.124    12.780 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_24/O
                         net (fo=1, routed)           0.687    13.467    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_24_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I5_O)        0.124    13.591 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_12/O
                         net (fo=2, routed)           0.886    14.477    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_12_n_0
    SLICE_X7Y35          LUT3 (Prop_lut3_I2_O)        0.124    14.601 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_11_comp/O
                         net (fo=1, routed)           0.641    15.242    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_11_n_0
    SLICE_X7Y36          LUT6 (Prop_lut6_I1_O)        0.124    15.366 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_2_comp_1/O
                         net (fo=2, routed)           0.694    16.060    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/DIA0
    SLICE_X8Y35          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.445    14.786    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X8Y35          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMA/CLK
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X8Y35          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.850    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -16.060    
  -------------------------------------------------------------------
                         slack                                 -1.210    

Slack (VIOLATED) :        -1.185ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DP/U_PC/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.890ns  (logic 3.953ns (36.300%)  route 6.937ns (63.700%))
  Logic Levels:           17  (CARRY4=10 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.557     5.078    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X11Y30         FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  U_CPU_Core/U_DP/U_PC/q_reg[6]/Q
                         net (fo=299, routed)         0.990     6.524    U_CPU_Core/U_DP/U_PC/Q[6]
    SLICE_X8Y30          LUT5 (Prop_lut5_I3_O)        0.124     6.648 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.169     7.817    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_6_11/ADDRC1
    SLICE_X10Y32         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     7.970 r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMC/O
                         net (fo=2, routed)           0.844     8.814    U_CPU_Core/U_DP/U_PC/rdata20[10]
    SLICE_X8Y29          LUT6 (Prop_lut6_I5_O)        0.331     9.145 r  U_CPU_Core/U_DP/U_PC/i__carry__0_i_13/O
                         net (fo=7, routed)           0.983    10.128    U_CPU_Core/U_DP/U_PC/w_ALUSrcMuxOut[10]
    SLICE_X4Y31          LUT5 (Prop_lut5_I2_O)        0.124    10.252 r  U_CPU_Core/U_DP/U_PC/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.252    U_CPU_Core/U_DP/U_ALU/btaken0_inferred__2/i__carry__1_1[1]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.802 r  U_CPU_Core/U_DP/U_ALU/btaken0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.802    U_CPU_Core/U_DP/U_ALU/btaken0_inferred__2/i__carry__0_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.916 r  U_CPU_Core/U_DP/U_ALU/btaken0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.916    U_CPU_Core/U_DP/U_ALU/btaken0_inferred__2/i__carry__1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.030 r  U_CPU_Core/U_DP/U_ALU/btaken0_inferred__2/i__carry__2/CO[3]
                         net (fo=28, routed)          0.715    11.745    U_CPU_Core/U_DP/U_PC/CO[0]
    SLICE_X3Y33          LUT6 (Prop_lut6_I2_O)        0.124    11.869 r  U_CPU_Core/U_DP/U_PC/y_carry_i_3__0/O
                         net (fo=1, routed)           0.000    11.869    U_CPU_Core/U_DP/U_Adder_PC/S[1]
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.419 r  U_CPU_Core/U_DP/U_Adder_PC/y_carry/CO[3]
                         net (fo=1, routed)           0.000    12.419    U_CPU_Core/U_DP/U_Adder_PC/y_carry_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.533 r  U_CPU_Core/U_DP/U_Adder_PC/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.533    U_CPU_Core/U_DP/U_Adder_PC/y_carry__0_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.647 r  U_CPU_Core/U_DP/U_Adder_PC/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.647    U_CPU_Core/U_DP/U_Adder_PC/y_carry__1_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.761 r  U_CPU_Core/U_DP/U_Adder_PC/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.761    U_CPU_Core/U_DP/U_Adder_PC/y_carry__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.875 r  U_CPU_Core/U_DP/U_Adder_PC/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.875    U_CPU_Core/U_DP/U_Adder_PC/y_carry__3_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.989 r  U_CPU_Core/U_DP/U_Adder_PC/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.989    U_CPU_Core/U_DP/U_Adder_PC/y_carry__4_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.302 r  U_CPU_Core/U_DP/U_Adder_PC/y_carry__5/O[3]
                         net (fo=3, routed)           0.996    14.298    U_CPU_Core/U_DP/U_PC/w_PC_Data[27]
    SLICE_X7Y33          LUT6 (Prop_lut6_I3_O)        0.306    14.604 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_13_comp/O
                         net (fo=1, routed)           0.667    15.271    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_13_n_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I3_O)        0.124    15.395 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_3_comp/O
                         net (fo=2, routed)           0.573    15.968    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/DIB1
    SLICE_X8Y35          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.445    14.786    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X8Y35          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/CLK
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X8Y35          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.783    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                         -15.968    
  -------------------------------------------------------------------
                         slack                                 -1.185    

Slack (VIOLATED) :        -1.151ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DP/U_PC/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.833ns  (logic 3.743ns (34.552%)  route 7.090ns (65.448%))
  Logic Levels:           15  (CARRY4=8 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.557     5.078    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X11Y30         FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  U_CPU_Core/U_DP/U_PC/q_reg[6]/Q
                         net (fo=299, routed)         0.990     6.524    U_CPU_Core/U_DP/U_PC/Q[6]
    SLICE_X8Y30          LUT5 (Prop_lut5_I3_O)        0.124     6.648 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.169     7.817    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_6_11/ADDRC1
    SLICE_X10Y32         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     7.970 r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMC/O
                         net (fo=2, routed)           0.844     8.814    U_CPU_Core/U_DP/U_PC/rdata20[10]
    SLICE_X8Y29          LUT6 (Prop_lut6_I5_O)        0.331     9.145 r  U_CPU_Core/U_DP/U_PC/i__carry__0_i_13/O
                         net (fo=7, routed)           0.983    10.128    U_CPU_Core/U_DP/U_PC/w_ALUSrcMuxOut[10]
    SLICE_X4Y31          LUT5 (Prop_lut5_I2_O)        0.124    10.252 r  U_CPU_Core/U_DP/U_PC/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.252    U_CPU_Core/U_DP/U_ALU/btaken0_inferred__2/i__carry__1_1[1]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.802 r  U_CPU_Core/U_DP/U_ALU/btaken0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.802    U_CPU_Core/U_DP/U_ALU/btaken0_inferred__2/i__carry__0_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.916 r  U_CPU_Core/U_DP/U_ALU/btaken0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.916    U_CPU_Core/U_DP/U_ALU/btaken0_inferred__2/i__carry__1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.030 r  U_CPU_Core/U_DP/U_ALU/btaken0_inferred__2/i__carry__2/CO[3]
                         net (fo=28, routed)          0.715    11.745    U_CPU_Core/U_DP/U_PC/CO[0]
    SLICE_X3Y33          LUT6 (Prop_lut6_I2_O)        0.124    11.869 r  U_CPU_Core/U_DP/U_PC/y_carry_i_3__0/O
                         net (fo=1, routed)           0.000    11.869    U_CPU_Core/U_DP/U_Adder_PC/S[1]
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.419 r  U_CPU_Core/U_DP/U_Adder_PC/y_carry/CO[3]
                         net (fo=1, routed)           0.000    12.419    U_CPU_Core/U_DP/U_Adder_PC/y_carry_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.533 r  U_CPU_Core/U_DP/U_Adder_PC/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.533    U_CPU_Core/U_DP/U_Adder_PC/y_carry__0_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.647 r  U_CPU_Core/U_DP/U_Adder_PC/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.647    U_CPU_Core/U_DP/U_Adder_PC/y_carry__1_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.761 r  U_CPU_Core/U_DP/U_Adder_PC/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.761    U_CPU_Core/U_DP/U_Adder_PC/y_carry__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.095 r  U_CPU_Core/U_DP/U_Adder_PC/y_carry__3/O[1]
                         net (fo=3, routed)           0.845    13.940    U_CPU_Core/U_DP/U_PC/w_PC_Data[17]
    SLICE_X5Y26          LUT6 (Prop_lut6_I4_O)        0.303    14.243 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_18_comp_1/O
                         net (fo=1, routed)           0.769    15.012    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_18_n_0_repN
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124    15.136 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_5_comp/O
                         net (fo=2, routed)           0.775    15.911    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_12_17/DIC1
    SLICE_X8Y33          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.443    14.784    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_12_17/WCLK
    SLICE_X8Y33          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/CLK
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X8Y33          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.760    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                         -15.911    
  -------------------------------------------------------------------
                         slack                                 -1.151    

Slack (VIOLATED) :        -1.146ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DP/U_PC/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.828ns  (logic 3.743ns (34.567%)  route 7.085ns (65.433%))
  Logic Levels:           15  (CARRY4=8 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.557     5.078    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X11Y30         FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  U_CPU_Core/U_DP/U_PC/q_reg[6]/Q
                         net (fo=299, routed)         0.990     6.524    U_CPU_Core/U_DP/U_PC/Q[6]
    SLICE_X8Y30          LUT5 (Prop_lut5_I3_O)        0.124     6.648 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.169     7.817    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_6_11/ADDRC1
    SLICE_X10Y32         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     7.970 r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMC/O
                         net (fo=2, routed)           0.844     8.814    U_CPU_Core/U_DP/U_PC/rdata20[10]
    SLICE_X8Y29          LUT6 (Prop_lut6_I5_O)        0.331     9.145 r  U_CPU_Core/U_DP/U_PC/i__carry__0_i_13/O
                         net (fo=7, routed)           0.983    10.128    U_CPU_Core/U_DP/U_PC/w_ALUSrcMuxOut[10]
    SLICE_X4Y31          LUT5 (Prop_lut5_I2_O)        0.124    10.252 r  U_CPU_Core/U_DP/U_PC/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.252    U_CPU_Core/U_DP/U_ALU/btaken0_inferred__2/i__carry__1_1[1]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.802 r  U_CPU_Core/U_DP/U_ALU/btaken0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.802    U_CPU_Core/U_DP/U_ALU/btaken0_inferred__2/i__carry__0_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.916 r  U_CPU_Core/U_DP/U_ALU/btaken0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.916    U_CPU_Core/U_DP/U_ALU/btaken0_inferred__2/i__carry__1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.030 r  U_CPU_Core/U_DP/U_ALU/btaken0_inferred__2/i__carry__2/CO[3]
                         net (fo=28, routed)          0.715    11.745    U_CPU_Core/U_DP/U_PC/CO[0]
    SLICE_X3Y33          LUT6 (Prop_lut6_I2_O)        0.124    11.869 r  U_CPU_Core/U_DP/U_PC/y_carry_i_3__0/O
                         net (fo=1, routed)           0.000    11.869    U_CPU_Core/U_DP/U_Adder_PC/S[1]
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.419 r  U_CPU_Core/U_DP/U_Adder_PC/y_carry/CO[3]
                         net (fo=1, routed)           0.000    12.419    U_CPU_Core/U_DP/U_Adder_PC/y_carry_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.533 r  U_CPU_Core/U_DP/U_Adder_PC/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.533    U_CPU_Core/U_DP/U_Adder_PC/y_carry__0_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.647 r  U_CPU_Core/U_DP/U_Adder_PC/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.647    U_CPU_Core/U_DP/U_Adder_PC/y_carry__1_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.761 r  U_CPU_Core/U_DP/U_Adder_PC/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.761    U_CPU_Core/U_DP/U_Adder_PC/y_carry__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.095 r  U_CPU_Core/U_DP/U_Adder_PC/y_carry__3/O[1]
                         net (fo=3, routed)           0.845    13.940    U_CPU_Core/U_DP/U_PC/w_PC_Data[17]
    SLICE_X5Y26          LUT6 (Prop_lut6_I4_O)        0.303    14.243 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_18_comp_1/O
                         net (fo=1, routed)           0.769    15.012    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_18_n_0_repN
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124    15.136 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_5_comp/O
                         net (fo=2, routed)           0.770    15.907    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_12_17/DIC1
    SLICE_X8Y34          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.444    14.785    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_12_17/WCLK
    SLICE_X8Y34          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMC_D1/CLK
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X8Y34          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.761    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                         -15.907    
  -------------------------------------------------------------------
                         slack                                 -1.146    

Slack (VIOLATED) :        -1.136ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DP/U_PC/q_reg[5]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.905ns  (logic 2.249ns (20.623%)  route 8.656ns (79.377%))
  Logic Levels:           11  (LUT3=1 LUT4=2 LUT5=1 LUT6=5 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.558     5.079    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X11Y31         FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  U_CPU_Core/U_DP/U_PC/q_reg[5]_replica/Q
                         net (fo=3, routed)           0.838     6.373    U_CPU_Core/U_DP/U_PC/Q[5]_repN
    SLICE_X11Y32         LUT5 (Prop_lut5_I2_O)        0.124     6.497 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          1.198     7.694    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_0_5/ADDRC0
    SLICE_X10Y30         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     7.847 f  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC/O
                         net (fo=3, routed)           0.431     8.278    U_CPU_Core/U_DP/U_PC/rdata20[4]
    SLICE_X11Y30         LUT6 (Prop_lut6_I5_O)        0.331     8.609 r  U_CPU_Core/U_DP/U_PC/result2_carry_i_9/O
                         net (fo=19, routed)          0.691     9.300    U_CPU_Core/U_DP/U_RegisterFile/ram_reg_0_63_0_0_i_29_0[1]
    SLICE_X12Y32         LUT4 (Prop_lut4_I1_O)        0.124     9.424 f  U_CPU_Core/U_DP/U_RegisterFile/ram_reg_0_63_0_0_i_63/O
                         net (fo=2, routed)           0.545     9.970    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_52_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.124    10.094 f  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_51/O
                         net (fo=2, routed)           0.441    10.534    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_51_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I5_O)        0.124    10.658 f  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_30/O
                         net (fo=4, routed)           0.800    11.458    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_30_n_0
    SLICE_X13Y28         LUT4 (Prop_lut4_I0_O)        0.124    11.582 f  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_18/O
                         net (fo=2, routed)           0.946    12.528    U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_18_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I4_O)        0.124    12.652 r  U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_3/O
                         net (fo=33, routed)          0.950    13.603    U_RAM/ram_reg_0_63_10_10/A1
    SLICE_X6Y26          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.317    13.919 r  U_RAM/ram_reg_0_63_10_10/SP/O
                         net (fo=1, routed)           0.403    14.323    U_CPU_Core/U_DP/U_PC/rdata[9]
    SLICE_X7Y27          LUT3 (Prop_lut3_I1_O)        0.124    14.447 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_22/O
                         net (fo=1, routed)           1.069    15.516    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_22_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I2_O)        0.124    15.640 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_6/O
                         net (fo=2, routed)           0.345    15.985    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/DIC0
    SLICE_X10Y34         RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.445    14.786    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X10Y34         RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMC/CLK
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X10Y34         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.849    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -15.985    
  -------------------------------------------------------------------
                         slack                                 -1.136    

Slack (VIOLATED) :        -1.123ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DP/U_PC/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.806ns  (logic 4.085ns (37.802%)  route 6.721ns (62.198%))
  Logic Levels:           18  (CARRY4=11 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.557     5.078    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X11Y30         FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  U_CPU_Core/U_DP/U_PC/q_reg[6]/Q
                         net (fo=299, routed)         0.990     6.524    U_CPU_Core/U_DP/U_PC/Q[6]
    SLICE_X8Y30          LUT5 (Prop_lut5_I3_O)        0.124     6.648 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.169     7.817    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_6_11/ADDRC1
    SLICE_X10Y32         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     7.970 r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMC/O
                         net (fo=2, routed)           0.844     8.814    U_CPU_Core/U_DP/U_PC/rdata20[10]
    SLICE_X8Y29          LUT6 (Prop_lut6_I5_O)        0.331     9.145 r  U_CPU_Core/U_DP/U_PC/i__carry__0_i_13/O
                         net (fo=7, routed)           0.983    10.128    U_CPU_Core/U_DP/U_PC/w_ALUSrcMuxOut[10]
    SLICE_X4Y31          LUT5 (Prop_lut5_I2_O)        0.124    10.252 r  U_CPU_Core/U_DP/U_PC/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.252    U_CPU_Core/U_DP/U_ALU/btaken0_inferred__2/i__carry__1_1[1]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.802 r  U_CPU_Core/U_DP/U_ALU/btaken0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.802    U_CPU_Core/U_DP/U_ALU/btaken0_inferred__2/i__carry__0_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.916 r  U_CPU_Core/U_DP/U_ALU/btaken0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.916    U_CPU_Core/U_DP/U_ALU/btaken0_inferred__2/i__carry__1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.030 r  U_CPU_Core/U_DP/U_ALU/btaken0_inferred__2/i__carry__2/CO[3]
                         net (fo=28, routed)          0.715    11.745    U_CPU_Core/U_DP/U_PC/CO[0]
    SLICE_X3Y33          LUT6 (Prop_lut6_I2_O)        0.124    11.869 r  U_CPU_Core/U_DP/U_PC/y_carry_i_3__0/O
                         net (fo=1, routed)           0.000    11.869    U_CPU_Core/U_DP/U_Adder_PC/S[1]
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.419 r  U_CPU_Core/U_DP/U_Adder_PC/y_carry/CO[3]
                         net (fo=1, routed)           0.000    12.419    U_CPU_Core/U_DP/U_Adder_PC/y_carry_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.533 r  U_CPU_Core/U_DP/U_Adder_PC/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.533    U_CPU_Core/U_DP/U_Adder_PC/y_carry__0_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.647 r  U_CPU_Core/U_DP/U_Adder_PC/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.647    U_CPU_Core/U_DP/U_Adder_PC/y_carry__1_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.761 r  U_CPU_Core/U_DP/U_Adder_PC/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.761    U_CPU_Core/U_DP/U_Adder_PC/y_carry__2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.875 r  U_CPU_Core/U_DP/U_Adder_PC/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.875    U_CPU_Core/U_DP/U_Adder_PC/y_carry__3_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.989 r  U_CPU_Core/U_DP/U_Adder_PC/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.989    U_CPU_Core/U_DP/U_Adder_PC/y_carry__4_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.103 r  U_CPU_Core/U_DP/U_Adder_PC/y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.103    U_CPU_Core/U_DP/U_Adder_PC/y_carry__5_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.437 r  U_CPU_Core/U_DP/U_Adder_PC/y_carry__6/O[1]
                         net (fo=3, routed)           1.026    14.463    U_CPU_Core/U_DP/U_PC/w_PC_Data[29]
    SLICE_X5Y34          LUT6 (Prop_lut6_I3_O)        0.303    14.766 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_18_comp/O
                         net (fo=1, routed)           0.428    15.195    U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_18_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I3_O)        0.124    15.319 r  U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_5_comp/O
                         net (fo=2, routed)           0.566    15.885    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/DIC1
    SLICE_X8Y35          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.445    14.786    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X8Y35          RAMD32                                       r  U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X8Y35          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.762    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                         -15.885    
  -------------------------------------------------------------------
                         slack                                 -1.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DP/U_PC/q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DP/U_PC/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.372ns (59.400%)  route 0.254ns (40.600%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.591     1.474    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X1Y36          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_CPU_Core/U_DP/U_PC/q_reg[12]/Q
                         net (fo=3, routed)           0.119     1.734    U_CPU_Core/U_DP/U_Adder_PC/Q[12]
    SLICE_X3Y36          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.858 r  U_CPU_Core/U_DP/U_Adder_PC/y_carry__2/O[1]
                         net (fo=2, routed)           0.135     1.993    U_CPU_Core/U_DP/U_PC/w_PC_Data[13]
    SLICE_X4Y36          LUT5 (Prop_lut5_I4_O)        0.107     2.100 r  U_CPU_Core/U_DP/U_PC/q[13]_i_1/O
                         net (fo=1, routed)           0.000     2.100    U_CPU_Core/U_DP/U_PC/w_PCSrcMuxOut[13]
    SLICE_X4Y36          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.859     1.986    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X4Y36          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[13]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X4Y36          FDCE (Hold_fdce_C_D)         0.091     1.599    U_CPU_Core/U_DP/U_PC/q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DP/U_PC/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DP/U_PC/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.378ns (59.873%)  route 0.253ns (40.127%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.589     1.472    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X4Y35          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  U_CPU_Core/U_DP/U_PC/q_reg[10]/Q
                         net (fo=3, routed)           0.138     1.751    U_CPU_Core/U_DP/U_Adder_PC/Q[10]
    SLICE_X3Y35          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.878 r  U_CPU_Core/U_DP/U_Adder_PC/y_carry__1/O[3]
                         net (fo=2, routed)           0.115     1.993    U_CPU_Core/U_DP/U_PC/w_PC_Data[11]
    SLICE_X1Y35          LUT5 (Prop_lut5_I4_O)        0.110     2.103 r  U_CPU_Core/U_DP/U_PC/q[11]_i_1/O
                         net (fo=1, routed)           0.000     2.103    U_CPU_Core/U_DP/U_PC/w_PCSrcMuxOut[11]
    SLICE_X1Y35          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.861     1.988    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X1Y35          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[11]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X1Y35          FDCE (Hold_fdce_C_D)         0.091     1.601    U_CPU_Core/U_DP/U_PC/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DP/U_PC/q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DP/U_PC/q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.372ns (57.668%)  route 0.273ns (42.332%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.592     1.475    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X1Y37          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_CPU_Core/U_DP/U_PC/q_reg[16]/Q
                         net (fo=3, routed)           0.119     1.735    U_CPU_Core/U_DP/U_Adder_PC/Q[16]
    SLICE_X3Y37          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.859 r  U_CPU_Core/U_DP/U_Adder_PC/y_carry__3/O[1]
                         net (fo=3, routed)           0.154     2.013    U_CPU_Core/U_DP/U_PC/w_PC_Data[17]
    SLICE_X4Y37          LUT5 (Prop_lut5_I4_O)        0.107     2.120 r  U_CPU_Core/U_DP/U_PC/q[17]_i_1/O
                         net (fo=1, routed)           0.000     2.120    U_CPU_Core/U_DP/U_PC/w_PCSrcMuxOut[17]
    SLICE_X4Y37          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.860     1.987    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X4Y37          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[17]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X4Y37          FDCE (Hold_fdce_C_D)         0.091     1.600    U_CPU_Core/U_DP/U_PC/q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DP/U_PC/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DP/U_PC/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.406ns (61.730%)  route 0.252ns (38.270%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.591     1.474    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X1Y35          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_CPU_Core/U_DP/U_PC/q_reg[8]/Q
                         net (fo=3, routed)           0.119     1.734    U_CPU_Core/U_DP/U_Adder_PC/Q[8]
    SLICE_X3Y35          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     1.891 r  U_CPU_Core/U_DP/U_Adder_PC/y_carry__1/O[2]
                         net (fo=2, routed)           0.133     2.024    U_CPU_Core/U_DP/U_PC/w_PC_Data[10]
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.108     2.132 r  U_CPU_Core/U_DP/U_PC/q[10]_i_1/O
                         net (fo=1, routed)           0.000     2.132    U_CPU_Core/U_DP/U_PC/w_PCSrcMuxOut[10]
    SLICE_X4Y35          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.859     1.986    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X4Y35          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[10]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X4Y35          FDCE (Hold_fdce_C_D)         0.092     1.600    U_CPU_Core/U_DP/U_PC/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DP/U_PC/q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DP/U_PC/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.406ns (61.038%)  route 0.259ns (38.962%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.592     1.475    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X1Y37          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_CPU_Core/U_DP/U_PC/q_reg[16]/Q
                         net (fo=3, routed)           0.119     1.735    U_CPU_Core/U_DP/U_Adder_PC/Q[16]
    SLICE_X3Y37          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     1.892 r  U_CPU_Core/U_DP/U_Adder_PC/y_carry__3/O[2]
                         net (fo=3, routed)           0.140     2.032    U_CPU_Core/U_DP/U_PC/w_PC_Data[18]
    SLICE_X4Y37          LUT5 (Prop_lut5_I4_O)        0.108     2.140 r  U_CPU_Core/U_DP/U_PC/q[18]_i_1/O
                         net (fo=1, routed)           0.000     2.140    U_CPU_Core/U_DP/U_PC/w_PCSrcMuxOut[18]
    SLICE_X4Y37          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.860     1.987    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X4Y37          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[18]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X4Y37          FDCE (Hold_fdce_C_D)         0.092     1.601    U_CPU_Core/U_DP/U_PC/q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DP/U_PC/q_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DP/U_PC/q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.372ns (55.685%)  route 0.296ns (44.315%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.593     1.476    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X1Y38          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_CPU_Core/U_DP/U_PC/q_reg[20]/Q
                         net (fo=3, routed)           0.167     1.784    U_CPU_Core/U_DP/U_Adder_PC/Q[20]
    SLICE_X3Y38          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.908 r  U_CPU_Core/U_DP/U_Adder_PC/y_carry__4/O[1]
                         net (fo=2, routed)           0.129     2.037    U_CPU_Core/U_DP/U_PC/w_PC_Data[21]
    SLICE_X4Y38          LUT5 (Prop_lut5_I4_O)        0.107     2.144 r  U_CPU_Core/U_DP/U_PC/q[21]_i_1/O
                         net (fo=1, routed)           0.000     2.144    U_CPU_Core/U_DP/U_PC/w_PCSrcMuxOut[21]
    SLICE_X4Y38          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.862     1.989    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X4Y38          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[21]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X4Y38          FDCE (Hold_fdce_C_D)         0.091     1.602    U_CPU_Core/U_DP/U_PC/q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DP/U_PC/q_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DP/U_PC/q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.378ns (56.257%)  route 0.294ns (43.743%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.593     1.476    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X1Y38          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_CPU_Core/U_DP/U_PC/q_reg[22]/Q
                         net (fo=3, routed)           0.120     1.737    U_CPU_Core/U_DP/U_Adder_PC/Q[22]
    SLICE_X3Y38          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.864 r  U_CPU_Core/U_DP/U_Adder_PC/y_carry__4/O[3]
                         net (fo=2, routed)           0.174     2.038    U_CPU_Core/U_DP/U_PC/w_PC_Data[23]
    SLICE_X4Y38          LUT5 (Prop_lut5_I4_O)        0.110     2.148 r  U_CPU_Core/U_DP/U_PC/q[23]_i_1/O
                         net (fo=1, routed)           0.000     2.148    U_CPU_Core/U_DP/U_PC/w_PCSrcMuxOut[23]
    SLICE_X4Y38          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.862     1.989    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X4Y38          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[23]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X4Y38          FDCE (Hold_fdce_C_D)         0.092     1.603    U_CPU_Core/U_DP/U_PC/q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DP/U_PC/q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DP/U_PC/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.406ns (63.612%)  route 0.232ns (36.388%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.591     1.474    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X1Y36          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_CPU_Core/U_DP/U_PC/q_reg[12]/Q
                         net (fo=3, routed)           0.119     1.734    U_CPU_Core/U_DP/U_Adder_PC/Q[12]
    SLICE_X3Y36          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     1.891 r  U_CPU_Core/U_DP/U_Adder_PC/y_carry__2/O[2]
                         net (fo=2, routed)           0.113     2.004    U_CPU_Core/U_DP/U_PC/w_PC_Data[14]
    SLICE_X1Y36          LUT5 (Prop_lut5_I4_O)        0.108     2.112 r  U_CPU_Core/U_DP/U_PC/q[14]_i_1/O
                         net (fo=1, routed)           0.000     2.112    U_CPU_Core/U_DP/U_PC/w_PCSrcMuxOut[14]
    SLICE_X1Y36          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.861     1.988    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X1Y36          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[14]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y36          FDCE (Hold_fdce_C_D)         0.092     1.566    U_CPU_Core/U_DP/U_PC/q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DP/U_PC/q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DP/U_PC/q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.372ns (57.791%)  route 0.272ns (42.209%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.591     1.474    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X4Y39          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_CPU_Core/U_DP/U_PC/q_reg[24]/Q
                         net (fo=3, routed)           0.137     1.752    U_CPU_Core/U_DP/U_Adder_PC/Q[24]
    SLICE_X3Y39          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.876 r  U_CPU_Core/U_DP/U_Adder_PC/y_carry__5/O[1]
                         net (fo=2, routed)           0.135     2.011    U_CPU_Core/U_DP/U_PC/w_PC_Data[25]
    SLICE_X4Y39          LUT5 (Prop_lut5_I4_O)        0.107     2.118 r  U_CPU_Core/U_DP/U_PC/q[25]_i_1/O
                         net (fo=1, routed)           0.000     2.118    U_CPU_Core/U_DP/U_PC/w_PCSrcMuxOut[25]
    SLICE_X4Y39          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.862     1.989    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X4Y39          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[25]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X4Y39          FDCE (Hold_fdce_C_D)         0.091     1.565    U_CPU_Core/U_DP/U_PC/q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DP/U_PC/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DP/U_PC/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.372ns (56.637%)  route 0.285ns (43.363%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.591     1.474    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X1Y34          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_CPU_Core/U_DP/U_PC/q_reg[0]/Q
                         net (fo=3, routed)           0.167     1.782    U_CPU_Core/U_DP/U_Adder_PC/Q[0]
    SLICE_X3Y33          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.906 r  U_CPU_Core/U_DP/U_Adder_PC/y_carry/O[1]
                         net (fo=2, routed)           0.118     2.024    U_CPU_Core/U_DP/U_PC/w_PC_Data[1]
    SLICE_X1Y33          LUT5 (Prop_lut5_I4_O)        0.107     2.131 r  U_CPU_Core/U_DP/U_PC/q[1]_i_1/O
                         net (fo=1, routed)           0.000     2.131    U_CPU_Core/U_DP/U_PC/w_PCSrcMuxOut[1]
    SLICE_X1Y33          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.859     1.986    U_CPU_Core/U_DP/U_PC/clk_IBUF_BUFG
    SLICE_X1Y33          FDCE                                         r  U_CPU_Core/U_DP/U_PC/q_reg[1]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X1Y33          FDCE (Hold_fdce_C_D)         0.091     1.578    U_CPU_Core/U_DP/U_PC/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.553    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y34    U_CPU_Core/U_DP/U_PC/q_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y35    U_CPU_Core/U_DP/U_PC/q_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y35    U_CPU_Core/U_DP/U_PC/q_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y36    U_CPU_Core/U_DP/U_PC/q_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y36    U_CPU_Core/U_DP/U_PC/q_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y36    U_CPU_Core/U_DP/U_PC/q_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y36    U_CPU_Core/U_DP/U_PC/q_reg[15]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y37    U_CPU_Core/U_DP/U_PC/q_reg[16]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y37    U_CPU_Core/U_DP/U_PC/q_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y35    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y35    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y35    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y35    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y35    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y35    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y35    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y35    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y34   U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y34   U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y33    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y33    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y33    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y33    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y33    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y33    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y33    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y31    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_30_31/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y31    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_30_31/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y31    U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_30_31/RAMC_D1/CLK



