// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="top_kernel_top_kernel,hls_ip_2025_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.276500,HLS_SYN_LAT=820162,HLS_SYN_TPT=none,HLS_SYN_MEM=22,HLS_SYN_DSP=0,HLS_SYN_FF=809,HLS_SYN_LUT=1585,HLS_VERSION=2025_1_1}" *)

module top_kernel (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_address0,
        A_ce0,
        A_q0,
        C_address0,
        C_ce0,
        C_we0,
        C_d0
);

parameter    ap_ST_fsm_state1 = 53'd1;
parameter    ap_ST_fsm_state2 = 53'd2;
parameter    ap_ST_fsm_state3 = 53'd4;
parameter    ap_ST_fsm_state4 = 53'd8;
parameter    ap_ST_fsm_state5 = 53'd16;
parameter    ap_ST_fsm_state6 = 53'd32;
parameter    ap_ST_fsm_state7 = 53'd64;
parameter    ap_ST_fsm_state8 = 53'd128;
parameter    ap_ST_fsm_state9 = 53'd256;
parameter    ap_ST_fsm_state10 = 53'd512;
parameter    ap_ST_fsm_state11 = 53'd1024;
parameter    ap_ST_fsm_state12 = 53'd2048;
parameter    ap_ST_fsm_state13 = 53'd4096;
parameter    ap_ST_fsm_state14 = 53'd8192;
parameter    ap_ST_fsm_state15 = 53'd16384;
parameter    ap_ST_fsm_state16 = 53'd32768;
parameter    ap_ST_fsm_state17 = 53'd65536;
parameter    ap_ST_fsm_state18 = 53'd131072;
parameter    ap_ST_fsm_state19 = 53'd262144;
parameter    ap_ST_fsm_state20 = 53'd524288;
parameter    ap_ST_fsm_state21 = 53'd1048576;
parameter    ap_ST_fsm_state22 = 53'd2097152;
parameter    ap_ST_fsm_state23 = 53'd4194304;
parameter    ap_ST_fsm_state24 = 53'd8388608;
parameter    ap_ST_fsm_state25 = 53'd16777216;
parameter    ap_ST_fsm_state26 = 53'd33554432;
parameter    ap_ST_fsm_state27 = 53'd67108864;
parameter    ap_ST_fsm_state28 = 53'd134217728;
parameter    ap_ST_fsm_state29 = 53'd268435456;
parameter    ap_ST_fsm_state30 = 53'd536870912;
parameter    ap_ST_fsm_state31 = 53'd1073741824;
parameter    ap_ST_fsm_state32 = 53'd2147483648;
parameter    ap_ST_fsm_state33 = 53'd4294967296;
parameter    ap_ST_fsm_state34 = 53'd8589934592;
parameter    ap_ST_fsm_state35 = 53'd17179869184;
parameter    ap_ST_fsm_state36 = 53'd34359738368;
parameter    ap_ST_fsm_state37 = 53'd68719476736;
parameter    ap_ST_fsm_state38 = 53'd137438953472;
parameter    ap_ST_fsm_state39 = 53'd274877906944;
parameter    ap_ST_fsm_state40 = 53'd549755813888;
parameter    ap_ST_fsm_state41 = 53'd1099511627776;
parameter    ap_ST_fsm_state42 = 53'd2199023255552;
parameter    ap_ST_fsm_state43 = 53'd4398046511104;
parameter    ap_ST_fsm_state44 = 53'd8796093022208;
parameter    ap_ST_fsm_state45 = 53'd17592186044416;
parameter    ap_ST_fsm_state46 = 53'd35184372088832;
parameter    ap_ST_fsm_state47 = 53'd70368744177664;
parameter    ap_ST_fsm_state48 = 53'd140737488355328;
parameter    ap_ST_fsm_state49 = 53'd281474976710656;
parameter    ap_ST_fsm_state50 = 53'd562949953421312;
parameter    ap_ST_fsm_state51 = 53'd1125899906842624;
parameter    ap_ST_fsm_state52 = 53'd2251799813685248;
parameter    ap_ST_fsm_state53 = 53'd4503599627370496;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] A_address0;
output   A_ce0;
input  [23:0] A_q0;
output  [13:0] C_address0;
output   C_ce0;
output   C_we0;
output  [23:0] C_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [52:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire  signed [23:0] tmp_q0;
wire   [8:0] add_ln11_fu_283_p2;
reg   [8:0] add_ln11_reg_1080;
wire    ap_CS_fsm_state2;
wire   [13:0] tmp_4_fu_293_p3;
reg   [13:0] tmp_4_reg_1085;
wire   [6:0] add_ln16_fu_312_p2;
reg   [6:0] add_ln16_reg_1101;
wire    ap_CS_fsm_state3;
wire  signed [37:0] conv_i362_fu_396_p1;
reg  signed [37:0] conv_i362_reg_1111;
wire   [23:0] row_sum_fu_462_p3;
wire    ap_CS_fsm_state4;
wire   [6:0] add_ln25_fu_476_p2;
reg   [6:0] add_ln25_reg_1124;
wire    ap_CS_fsm_state5;
wire   [63:0] zext_ln26_1_fu_491_p1;
reg   [63:0] zext_ln26_1_reg_1129;
wire    ap_CS_fsm_state6;
wire   [6:0] add_ln31_fu_623_p2;
reg   [6:0] add_ln31_reg_1147;
wire    ap_CS_fsm_state48;
wire   [13:0] zext_ln31_fu_629_p1;
reg   [13:0] zext_ln31_reg_1152;
wire   [8:0] add_ln36_fu_639_p2;
reg   [8:0] add_ln36_reg_1161;
wire    ap_CS_fsm_state49;
wire  signed [40:0] sext_ln45_fu_731_p1;
reg  signed [40:0] sext_ln45_reg_1171;
wire   [23:0] col_sum_fu_797_p3;
wire    ap_CS_fsm_state50;
wire   [8:0] add_ln45_fu_811_p2;
reg   [8:0] add_ln45_reg_1184;
wire    ap_CS_fsm_state51;
wire   [63:0] zext_ln46_1_fu_834_p1;
reg   [63:0] zext_ln46_1_reg_1189;
wire   [23:0] select_ln46_3_fu_1062_p3;
reg   [23:0] select_ln46_3_reg_1199;
wire    ap_CS_fsm_state52;
reg   [6:0] j_1_reg_201;
wire   [0:0] icmp_ln11_fu_277_p2;
reg  signed [23:0] empty_reg_212;
reg   [6:0] j_2_reg_224;
wire   [0:0] icmp_ln16_fu_306_p2;
wire    ap_CS_fsm_state47;
reg   [8:0] i_1_reg_235;
wire   [0:0] icmp_ln31_fu_617_p2;
reg  signed [23:0] empty_17_reg_246;
reg   [8:0] i_2_reg_258;
wire   [0:0] icmp_ln36_fu_633_p2;
wire    ap_CS_fsm_state53;
wire   [63:0] zext_ln17_1_fu_327_p1;
wire   [0:0] icmp_ln25_fu_470_p2;
wire   [63:0] zext_ln37_fu_662_p1;
wire   [0:0] icmp_ln45_fu_805_p2;
reg   [8:0] i_fu_130;
reg   [6:0] j_fu_134;
reg    A_ce0_local;
reg   [13:0] A_address0_local;
reg    tmp_we0_local;
wire   [23:0] select_ln26_1_fu_605_p3;
reg    tmp_ce0_local;
reg   [13:0] tmp_address0_local;
reg    C_we0_local;
reg    C_ce0_local;
wire   [7:0] trunc_ln11_fu_289_p1;
wire   [13:0] zext_ln17_fu_318_p1;
wire   [13:0] add_ln17_2_fu_322_p2;
wire  signed [24:0] sext_ln21_fu_332_p1;
wire   [24:0] add_ln21_fu_336_p2;
wire   [0:0] tmp_1_1_fu_342_p3;
wire   [0:0] tmp_1_fu_354_p3;
wire   [0:0] xor_ln21_fu_362_p2;
wire   [0:0] and_ln21_fu_368_p2;
wire   [0:0] xor_ln21_1_fu_374_p2;
wire   [23:0] select_ln21_fu_380_p3;
wire   [23:0] denom_fu_350_p1;
wire   [23:0] denom_1_fu_388_p3;
wire  signed [23:0] sext_ln17_1_fu_404_p0;
wire  signed [23:0] add_ln17_fu_408_p0;
wire  signed [24:0] sext_ln17_1_fu_404_p1;
wire  signed [24:0] sext_ln17_fu_400_p1;
wire   [24:0] add_ln17_1_fu_414_p2;
wire   [23:0] add_ln17_fu_408_p2;
wire   [0:0] tmp_2_fu_420_p3;
wire   [0:0] tmp_3_fu_428_p3;
wire   [0:0] xor_ln17_fu_436_p2;
wire   [0:0] and_ln17_fu_442_p2;
wire   [0:0] xor_ln17_1_fu_448_p2;
wire   [23:0] select_ln17_fu_454_p3;
wire   [13:0] zext_ln26_fu_482_p1;
wire   [13:0] add_ln26_fu_486_p2;
wire   [37:0] grp_fu_508_p0;
wire  signed [23:0] grp_fu_508_p1;
wire   [37:0] grp_fu_508_p2;
wire   [13:0] tmp_10_fu_533_p4;
wire   [0:0] tmp_12_fu_525_p3;
wire   [0:0] icmp_ln26_1_fu_549_p2;
wire   [0:0] tmp_11_fu_513_p3;
wire   [0:0] or_ln26_fu_555_p2;
wire   [0:0] xor_ln26_fu_561_p2;
wire   [0:0] icmp_ln26_fu_543_p2;
wire   [0:0] xor_ln26_1_fu_573_p2;
wire   [0:0] or_ln26_1_fu_579_p2;
wire   [0:0] and_ln26_fu_567_p2;
wire   [0:0] and_ln26_1_fu_585_p2;
wire   [0:0] or_ln26_2_fu_599_p2;
wire   [23:0] select_ln26_fu_591_p3;
wire   [23:0] trunc_ln26_fu_521_p1;
wire   [7:0] trunc_ln36_fu_645_p1;
wire   [13:0] tmp_s_fu_649_p3;
wire   [13:0] add_ln37_2_fu_657_p2;
wire   [37:0] shl_ln_fu_667_p3;
wire   [37:0] sub_ln41_fu_683_p2;
wire   [15:0] tmp_5_fu_689_p4;
wire   [16:0] zext_ln41_fu_699_p1;
wire   [15:0] tmp_6_fu_709_p4;
wire   [0:0] tmp_7_fu_675_p3;
wire   [16:0] sub_ln41_1_fu_703_p2;
wire   [16:0] zext_ln41_1_fu_719_p1;
wire   [16:0] scale_fu_723_p3;
wire  signed [23:0] sext_ln37_1_fu_739_p0;
wire  signed [23:0] add_ln37_fu_743_p0;
wire  signed [24:0] sext_ln37_1_fu_739_p1;
wire  signed [24:0] sext_ln37_fu_735_p1;
wire   [24:0] add_ln37_1_fu_749_p2;
wire   [23:0] add_ln37_fu_743_p2;
wire   [0:0] tmp_8_fu_755_p3;
wire   [0:0] tmp_9_fu_763_p3;
wire   [0:0] xor_ln37_fu_771_p2;
wire   [0:0] and_ln37_fu_777_p2;
wire   [0:0] xor_ln37_1_fu_783_p2;
wire   [23:0] select_ln37_fu_789_p3;
wire   [7:0] trunc_ln45_fu_817_p1;
wire   [13:0] tmp_13_fu_821_p3;
wire   [13:0] add_ln46_1_fu_829_p2;
wire  signed [16:0] mul_ln46_fu_847_p1;
wire  signed [40:0] mul_ln46_fu_847_p2;
wire  signed [47:0] sext_ln46_1_fu_852_p1;
wire   [0:0] tmp_15_fu_874_p3;
wire   [23:0] trunc_ln2_fu_864_p4;
wire   [23:0] zext_ln46_fu_890_p1;
wire   [23:0] add_ln46_fu_894_p2;
wire   [0:0] tmp_17_fu_900_p3;
wire   [0:0] tmp_16_fu_882_p3;
wire   [0:0] xor_ln46_fu_908_p2;
wire   [1:0] tmp_19_fu_928_p4;
wire   [2:0] tmp_20_fu_944_p4;
wire   [0:0] and_ln46_fu_914_p2;
wire   [0:0] icmp_ln46_1_fu_954_p2;
wire   [0:0] icmp_ln46_2_fu_960_p2;
wire   [0:0] tmp_18_fu_920_p3;
wire   [0:0] icmp_ln46_fu_938_p2;
wire   [0:0] xor_ln46_1_fu_974_p2;
wire   [0:0] and_ln46_1_fu_980_p2;
wire   [0:0] select_ln46_fu_966_p3;
wire   [0:0] xor_ln46_2_fu_1000_p2;
wire   [0:0] tmp_14_fu_856_p3;
wire   [0:0] or_ln46_fu_1006_p2;
wire   [0:0] xor_ln46_3_fu_1012_p2;
wire   [0:0] select_ln46_1_fu_986_p3;
wire   [0:0] and_ln46_2_fu_994_p2;
wire   [0:0] and_ln46_4_fu_1024_p2;
wire   [0:0] or_ln46_2_fu_1030_p2;
wire   [0:0] xor_ln46_4_fu_1036_p2;
wire   [0:0] and_ln46_3_fu_1018_p2;
wire   [0:0] and_ln46_5_fu_1042_p2;
wire   [0:0] or_ln46_1_fu_1056_p2;
wire   [23:0] select_ln46_2_fu_1048_p3;
reg    grp_fu_508_ap_start;
wire    grp_fu_508_ap_done;
reg   [52:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 53'd1;
#0 i_fu_130 = 9'd0;
#0 j_fu_134 = 7'd0;
end

top_kernel_tmp_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
tmp_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_address0_local),
    .ce0(tmp_ce0_local),
    .we0(tmp_we0_local),
    .d0(select_ln26_1_fu_605_p3),
    .q0(tmp_q0)
);

top_kernel_sdiv_38ns_24s_38_42_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_seq_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_508_ap_start),
    .done(grp_fu_508_ap_done),
    .din0(grp_fu_508_p0),
    .din1(grp_fu_508_p1),
    .ce(1'b1),
    .dout(grp_fu_508_p2)
);

top_kernel_mul_24s_17s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 41 ))
mul_24s_17s_41_1_1_U2(
    .din0(tmp_q0),
    .din1(mul_ln46_fu_847_p1),
    .dout(mul_ln46_fu_847_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        empty_17_reg_246 <= col_sum_fu_797_p3;
    end else if (((icmp_ln31_fu_617_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state48))) begin
        empty_17_reg_246 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        empty_reg_212 <= row_sum_fu_462_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln11_fu_277_p2 == 1'd0))) begin
        empty_reg_212 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        i_1_reg_235 <= add_ln36_reg_1161;
    end else if (((icmp_ln31_fu_617_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state48))) begin
        i_1_reg_235 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        i_2_reg_258 <= add_ln45_reg_1184;
    end else if (((icmp_ln36_fu_633_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state49))) begin
        i_2_reg_258 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_fu_130 <= 9'd0;
    end else if (((icmp_ln25_fu_470_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        i_fu_130 <= add_ln11_reg_1080;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        j_1_reg_201 <= add_ln16_reg_1101;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln11_fu_277_p2 == 1'd0))) begin
        j_1_reg_201 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        j_2_reg_224 <= add_ln25_reg_1124;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln16_fu_306_p2 == 1'd1))) begin
        j_2_reg_224 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln11_fu_277_p2 == 1'd1))) begin
        j_fu_134 <= 7'd0;
    end else if (((icmp_ln45_fu_805_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state51))) begin
        j_fu_134 <= add_ln31_reg_1147;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln11_reg_1080 <= add_ln11_fu_283_p2;
        tmp_4_reg_1085[13 : 6] <= tmp_4_fu_293_p3[13 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln16_reg_1101 <= add_ln16_fu_312_p2;
        conv_i362_reg_1111 <= conv_i362_fu_396_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln25_reg_1124 <= add_ln25_fu_476_p2;
        zext_ln26_1_reg_1129[13 : 0] <= zext_ln26_1_fu_491_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        add_ln31_reg_1147 <= add_ln31_fu_623_p2;
        zext_ln31_reg_1152[6 : 0] <= zext_ln31_fu_629_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        add_ln36_reg_1161 <= add_ln36_fu_639_p2;
        sext_ln45_reg_1171 <= sext_ln45_fu_731_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        add_ln45_reg_1184 <= add_ln45_fu_811_p2;
        zext_ln46_1_reg_1189[13 : 0] <= zext_ln46_1_fu_834_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        select_ln46_3_reg_1199 <= select_ln46_3_fu_1062_p3;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_address0_local = zext_ln26_1_fu_491_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_address0_local = zext_ln17_1_fu_327_p1;
    end else begin
        A_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3))) begin
        A_ce0_local = 1'b1;
    end else begin
        A_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        C_ce0_local = 1'b1;
    end else begin
        C_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        C_we0_local = 1'b1;
    end else begin
        C_we0_local = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln31_fu_617_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln31_fu_617_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_508_ap_start = 1'b1;
    end else begin
        grp_fu_508_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        tmp_address0_local = zext_ln46_1_fu_834_p1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        tmp_address0_local = zext_ln37_fu_662_p1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        tmp_address0_local = zext_ln26_1_reg_1129;
    end else begin
        tmp_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state49))) begin
        tmp_ce0_local = 1'b1;
    end else begin
        tmp_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        tmp_we0_local = 1'b1;
    end else begin
        tmp_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln11_fu_277_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln16_fu_306_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln25_fu_470_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state48 : begin
            if (((icmp_ln31_fu_617_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end
        end
        ap_ST_fsm_state49 : begin
            if (((icmp_ln36_fu_633_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state49))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state51 : begin
            if (((icmp_ln45_fu_805_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state51))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_address0 = A_address0_local;

assign A_ce0 = A_ce0_local;

assign C_address0 = zext_ln46_1_reg_1189;

assign C_ce0 = C_ce0_local;

assign C_d0 = select_ln46_3_reg_1199;

assign C_we0 = C_we0_local;

assign add_ln11_fu_283_p2 = (i_fu_130 + 9'd1);

assign add_ln16_fu_312_p2 = (j_1_reg_201 + 7'd1);

assign add_ln17_1_fu_414_p2 = ($signed(sext_ln17_1_fu_404_p1) + $signed(sext_ln17_fu_400_p1));

assign add_ln17_2_fu_322_p2 = (tmp_4_reg_1085 + zext_ln17_fu_318_p1);

assign add_ln17_fu_408_p0 = A_q0;

assign add_ln17_fu_408_p2 = ($signed(add_ln17_fu_408_p0) + $signed(empty_reg_212));

assign add_ln21_fu_336_p2 = ($signed(sext_ln21_fu_332_p1) + $signed(25'd16384));

assign add_ln25_fu_476_p2 = (j_2_reg_224 + 7'd1);

assign add_ln26_fu_486_p2 = (tmp_4_reg_1085 + zext_ln26_fu_482_p1);

assign add_ln31_fu_623_p2 = (j_fu_134 + 7'd1);

assign add_ln36_fu_639_p2 = (i_1_reg_235 + 9'd1);

assign add_ln37_1_fu_749_p2 = ($signed(sext_ln37_1_fu_739_p1) + $signed(sext_ln37_fu_735_p1));

assign add_ln37_2_fu_657_p2 = (tmp_s_fu_649_p3 + zext_ln31_reg_1152);

assign add_ln37_fu_743_p0 = tmp_q0;

assign add_ln37_fu_743_p2 = ($signed(add_ln37_fu_743_p0) + $signed(empty_17_reg_246));

assign add_ln45_fu_811_p2 = (i_2_reg_258 + 9'd1);

assign add_ln46_1_fu_829_p2 = (tmp_13_fu_821_p3 + zext_ln31_reg_1152);

assign add_ln46_fu_894_p2 = (trunc_ln2_fu_864_p4 + zext_ln46_fu_890_p1);

assign and_ln17_fu_442_p2 = (xor_ln17_fu_436_p2 & tmp_3_fu_428_p3);

assign and_ln21_fu_368_p2 = (xor_ln21_fu_362_p2 & tmp_1_fu_354_p3);

assign and_ln26_1_fu_585_p2 = (tmp_11_fu_513_p3 & or_ln26_1_fu_579_p2);

assign and_ln26_fu_567_p2 = (xor_ln26_fu_561_p2 & or_ln26_fu_555_p2);

assign and_ln37_fu_777_p2 = (xor_ln37_fu_771_p2 & tmp_9_fu_763_p3);

assign and_ln46_1_fu_980_p2 = (xor_ln46_1_fu_974_p2 & icmp_ln46_fu_938_p2);

assign and_ln46_2_fu_994_p2 = (icmp_ln46_1_fu_954_p2 & and_ln46_fu_914_p2);

assign and_ln46_3_fu_1018_p2 = (xor_ln46_3_fu_1012_p2 & or_ln46_fu_1006_p2);

assign and_ln46_4_fu_1024_p2 = (tmp_17_fu_900_p3 & select_ln46_1_fu_986_p3);

assign and_ln46_5_fu_1042_p2 = (xor_ln46_4_fu_1036_p2 & tmp_14_fu_856_p3);

assign and_ln46_fu_914_p2 = (xor_ln46_fu_908_p2 & tmp_16_fu_882_p3);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign col_sum_fu_797_p3 = ((xor_ln37_1_fu_783_p2[0:0] == 1'b1) ? select_ln37_fu_789_p3 : add_ln37_fu_743_p2);

assign conv_i362_fu_396_p1 = $signed(denom_1_fu_388_p3);

assign denom_1_fu_388_p3 = ((xor_ln21_1_fu_374_p2[0:0] == 1'b1) ? select_ln21_fu_380_p3 : denom_fu_350_p1);

assign denom_fu_350_p1 = add_ln21_fu_336_p2[23:0];

assign grp_fu_508_p0 = {{A_q0}, {14'd0}};

assign grp_fu_508_p1 = conv_i362_reg_1111;

assign icmp_ln11_fu_277_p2 = ((i_fu_130 == 9'd256) ? 1'b1 : 1'b0);

assign icmp_ln16_fu_306_p2 = ((j_1_reg_201 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln25_fu_470_p2 = ((j_2_reg_224 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln26_1_fu_549_p2 = ((tmp_10_fu_533_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln26_fu_543_p2 = ((tmp_10_fu_533_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln31_fu_617_p2 = ((j_fu_134 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln36_fu_633_p2 = ((i_1_reg_235 == 9'd256) ? 1'b1 : 1'b0);

assign icmp_ln45_fu_805_p2 = ((i_2_reg_258 == 9'd256) ? 1'b1 : 1'b0);

assign icmp_ln46_1_fu_954_p2 = ((tmp_20_fu_944_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln46_2_fu_960_p2 = ((tmp_20_fu_944_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_938_p2 = ((tmp_19_fu_928_p4 == 2'd3) ? 1'b1 : 1'b0);

assign mul_ln46_fu_847_p1 = sext_ln45_reg_1171;

assign or_ln26_1_fu_579_p2 = (xor_ln26_1_fu_573_p2 | icmp_ln26_fu_543_p2);

assign or_ln26_2_fu_599_p2 = (and_ln26_fu_567_p2 | and_ln26_1_fu_585_p2);

assign or_ln26_fu_555_p2 = (tmp_12_fu_525_p3 | icmp_ln26_1_fu_549_p2);

assign or_ln46_1_fu_1056_p2 = (and_ln46_5_fu_1042_p2 | and_ln46_3_fu_1018_p2);

assign or_ln46_2_fu_1030_p2 = (and_ln46_4_fu_1024_p2 | and_ln46_2_fu_994_p2);

assign or_ln46_fu_1006_p2 = (xor_ln46_2_fu_1000_p2 | tmp_17_fu_900_p3);

assign row_sum_fu_462_p3 = ((xor_ln17_1_fu_448_p2[0:0] == 1'b1) ? select_ln17_fu_454_p3 : add_ln17_fu_408_p2);

assign scale_fu_723_p3 = ((tmp_7_fu_675_p3[0:0] == 1'b1) ? sub_ln41_1_fu_703_p2 : zext_ln41_1_fu_719_p1);

assign select_ln17_fu_454_p3 = ((and_ln17_fu_442_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln21_fu_380_p3 = ((and_ln21_fu_368_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln26_1_fu_605_p3 = ((or_ln26_2_fu_599_p2[0:0] == 1'b1) ? select_ln26_fu_591_p3 : trunc_ln26_fu_521_p1);

assign select_ln26_fu_591_p3 = ((and_ln26_fu_567_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln37_fu_789_p3 = ((and_ln37_fu_777_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln46_1_fu_986_p3 = ((and_ln46_fu_914_p2[0:0] == 1'b1) ? and_ln46_1_fu_980_p2 : icmp_ln46_1_fu_954_p2);

assign select_ln46_2_fu_1048_p3 = ((and_ln46_3_fu_1018_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln46_3_fu_1062_p3 = ((or_ln46_1_fu_1056_p2[0:0] == 1'b1) ? select_ln46_2_fu_1048_p3 : add_ln46_fu_894_p2);

assign select_ln46_fu_966_p3 = ((and_ln46_fu_914_p2[0:0] == 1'b1) ? icmp_ln46_1_fu_954_p2 : icmp_ln46_2_fu_960_p2);

assign sext_ln17_1_fu_404_p0 = A_q0;

assign sext_ln17_1_fu_404_p1 = sext_ln17_1_fu_404_p0;

assign sext_ln17_fu_400_p1 = empty_reg_212;

assign sext_ln21_fu_332_p1 = empty_reg_212;

assign sext_ln37_1_fu_739_p0 = tmp_q0;

assign sext_ln37_1_fu_739_p1 = sext_ln37_1_fu_739_p0;

assign sext_ln37_fu_735_p1 = empty_17_reg_246;

assign sext_ln45_fu_731_p1 = $signed(scale_fu_723_p3);

assign sext_ln46_1_fu_852_p1 = mul_ln46_fu_847_p2;

assign shl_ln_fu_667_p3 = {{empty_17_reg_246}, {14'd0}};

assign sub_ln41_1_fu_703_p2 = (17'd0 - zext_ln41_fu_699_p1);

assign sub_ln41_fu_683_p2 = (38'd0 - shl_ln_fu_667_p3);

assign tmp_10_fu_533_p4 = {{grp_fu_508_p2[37:24]}};

assign tmp_11_fu_513_p3 = grp_fu_508_p2[32'd37];

assign tmp_12_fu_525_p3 = grp_fu_508_p2[32'd23];

assign tmp_13_fu_821_p3 = {{trunc_ln45_fu_817_p1}, {6'd0}};

assign tmp_14_fu_856_p3 = sext_ln46_1_fu_852_p1[32'd47];

assign tmp_15_fu_874_p3 = sext_ln46_1_fu_852_p1[32'd13];

assign tmp_16_fu_882_p3 = sext_ln46_1_fu_852_p1[32'd37];

assign tmp_17_fu_900_p3 = add_ln46_fu_894_p2[32'd23];

assign tmp_18_fu_920_p3 = sext_ln46_1_fu_852_p1[32'd38];

assign tmp_19_fu_928_p4 = {{mul_ln46_fu_847_p2[40:39]}};

assign tmp_1_1_fu_342_p3 = add_ln21_fu_336_p2[32'd24];

assign tmp_1_fu_354_p3 = add_ln21_fu_336_p2[32'd23];

assign tmp_20_fu_944_p4 = {{mul_ln46_fu_847_p2[40:38]}};

assign tmp_2_fu_420_p3 = add_ln17_1_fu_414_p2[32'd24];

assign tmp_3_fu_428_p3 = add_ln17_fu_408_p2[32'd23];

assign tmp_4_fu_293_p3 = {{trunc_ln11_fu_289_p1}, {6'd0}};

assign tmp_5_fu_689_p4 = {{sub_ln41_fu_683_p2[37:22]}};

assign tmp_6_fu_709_p4 = {{empty_17_reg_246[23:8]}};

assign tmp_7_fu_675_p3 = empty_17_reg_246[32'd23];

assign tmp_8_fu_755_p3 = add_ln37_1_fu_749_p2[32'd24];

assign tmp_9_fu_763_p3 = add_ln37_fu_743_p2[32'd23];

assign tmp_s_fu_649_p3 = {{trunc_ln36_fu_645_p1}, {6'd0}};

assign trunc_ln11_fu_289_p1 = i_fu_130[7:0];

assign trunc_ln26_fu_521_p1 = grp_fu_508_p2[23:0];

assign trunc_ln2_fu_864_p4 = {{mul_ln46_fu_847_p2[37:14]}};

assign trunc_ln36_fu_645_p1 = i_1_reg_235[7:0];

assign trunc_ln45_fu_817_p1 = i_2_reg_258[7:0];

assign xor_ln17_1_fu_448_p2 = (tmp_3_fu_428_p3 ^ tmp_2_fu_420_p3);

assign xor_ln17_fu_436_p2 = (tmp_2_fu_420_p3 ^ 1'd1);

assign xor_ln21_1_fu_374_p2 = (tmp_1_fu_354_p3 ^ tmp_1_1_fu_342_p3);

assign xor_ln21_fu_362_p2 = (tmp_1_1_fu_342_p3 ^ 1'd1);

assign xor_ln26_1_fu_573_p2 = (tmp_12_fu_525_p3 ^ 1'd1);

assign xor_ln26_fu_561_p2 = (tmp_11_fu_513_p3 ^ 1'd1);

assign xor_ln37_1_fu_783_p2 = (tmp_9_fu_763_p3 ^ tmp_8_fu_755_p3);

assign xor_ln37_fu_771_p2 = (tmp_8_fu_755_p3 ^ 1'd1);

assign xor_ln46_1_fu_974_p2 = (tmp_18_fu_920_p3 ^ 1'd1);

assign xor_ln46_2_fu_1000_p2 = (select_ln46_fu_966_p3 ^ 1'd1);

assign xor_ln46_3_fu_1012_p2 = (tmp_14_fu_856_p3 ^ 1'd1);

assign xor_ln46_4_fu_1036_p2 = (or_ln46_2_fu_1030_p2 ^ 1'd1);

assign xor_ln46_fu_908_p2 = (tmp_17_fu_900_p3 ^ 1'd1);

assign zext_ln17_1_fu_327_p1 = add_ln17_2_fu_322_p2;

assign zext_ln17_fu_318_p1 = j_1_reg_201;

assign zext_ln26_1_fu_491_p1 = add_ln26_fu_486_p2;

assign zext_ln26_fu_482_p1 = j_2_reg_224;

assign zext_ln31_fu_629_p1 = j_fu_134;

assign zext_ln37_fu_662_p1 = add_ln37_2_fu_657_p2;

assign zext_ln41_1_fu_719_p1 = tmp_6_fu_709_p4;

assign zext_ln41_fu_699_p1 = tmp_5_fu_689_p4;

assign zext_ln46_1_fu_834_p1 = add_ln46_1_fu_829_p2;

assign zext_ln46_fu_890_p1 = tmp_15_fu_874_p3;

always @ (posedge ap_clk) begin
    tmp_4_reg_1085[5:0] <= 6'b000000;
    zext_ln26_1_reg_1129[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    zext_ln31_reg_1152[13:7] <= 7'b0000000;
    zext_ln46_1_reg_1189[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
end

endmodule //top_kernel
