<profile>

<section name = "Vitis HLS Report for 'fir'" level="0">
<item name = "Date">Mon May 16 17:28:44 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)</item>
<item name = "Project">democode</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35t-cpg236-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00 ns, 5.690 ns, 2.16 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">94, 94, 0.752 us, 0.752 us, 95, 95, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- shift_accum_loop">90, 90, 6, -, -, 15, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 61, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 332, 98, -</column>
<column name="Memory">0, -, 96, 16, -</column>
<column name="Multiplexer">-, -, -, 76, -</column>
<column name="Register">-, -, 182, -, -</column>
<specialColumn name="Available">100, 90, 41600, 20800, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_10s_32s_32_3_1_U2">mul_10s_32s_32_3_1, 0, 0, 166, 49, 0</column>
<column name="mul_32s_5ns_32_3_1_U1">mul_32s_5ns_32_3_1, 0, 0, 166, 49, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="fir_int_int_c_U">fir_int_int_c, 0, 32, 8, 0, 16, 32, 1, 512</column>
<column name="shift_reg_U">shift_reg, 0, 64, 8, 0, 16, 32, 1, 512</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="acc_2_fu_144_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln14_fu_129_p2">+, 0, 0, 13, 4, 2</column>
<column name="icmp_ln14_fu_123_p2">icmp, 0, 0, 9, 4, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="acc_1_reg_101">9, 2, 32, 64</column>
<column name="ap_NS_fsm">45, 11, 1, 11</column>
<column name="i_reg_90">9, 2, 4, 8</column>
<column name="shift_reg_address0">13, 3, 4, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="acc_1_reg_101">32, 0, 32, 0</column>
<column name="acc_reg_154">32, 0, 32, 0</column>
<column name="add_ln14_reg_167">4, 0, 4, 0</column>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="fir_int_int_c_load_reg_187">32, 0, 32, 0</column>
<column name="i_reg_90">4, 0, 4, 0</column>
<column name="mul_ln17_reg_192">32, 0, 32, 0</column>
<column name="shift_reg_load_reg_182">32, 0, 32, 0</column>
<column name="zext_ln14_reg_159">4, 0, 64, 60</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fir, return value</column>
<column name="y">out, 32, ap_vld, y, pointer</column>
<column name="y_ap_vld">out, 1, ap_vld, y, pointer</column>
<column name="x">in, 32, ap_none, x, scalar</column>
</table>
</item>
</section>
</profile>
