$date
	Wed Aug 24 11:19:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module example4_tb $end
$var wire 1 ! g $end
$var wire 1 " f $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$var reg 1 & d $end
$scope module ex4 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 & d $end
$var wire 1 " f $end
$var wire 1 ! g $end
$var wire 1 ' p $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
0&
0%
0$
0#
1"
1!
$end
#20
0"
0!
1&
#40
1"
1%
#60
0&
0%
1$
#80
0"
1&
#100
0&
1%
#120
1"
1&
#140
1!
0&
0%
0$
1#
#160
0"
0!
1&
#180
0&
1%
#200
1"
1&
#220
0"
0'
0&
0%
1$
#240
1"
1&
#260
0&
1%
#280
0"
1&
#300
