
*** Running vivado
    with args -log calculator.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source calculator.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source calculator.tcl -notrace
Command: synth_design -top calculator -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2532
CRITICAL WARNING: [Synth 8-976] overflo has already been declared [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:75]
CRITICAL WARNING: [Synth 8-2654] second declaration of overflo ignored [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:75]
INFO: [Synth 8-994] overflo is declared here [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:39]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1134.230 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculator' [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/calculator.v:23]
INFO: [Synth 8-6157] synthesizing module 'baudrate_gen' [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/br_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'baudrate_gen' (1#1) [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/br_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'receiver' [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/receiver.v:1]
INFO: [Synth 8-6157] synthesizing module 'singlePulser' [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/singlePulser.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/singlePulser.v:38]
INFO: [Synth 8-6155] done synthesizing module 'singlePulser' (2#1) [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/singlePulser.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/receiver.v:34]
INFO: [Synth 8-6155] done synthesizing module 'receiver' (3#1) [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/receiver.v:1]
INFO: [Synth 8-6157] synthesizing module 'transmitter' [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/transmitter.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/transmitter.v:48]
INFO: [Synth 8-6155] done synthesizing module 'transmitter' (4#1) [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/transmitter.v:21]
INFO: [Synth 8-6157] synthesizing module 'inputModule' [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/inputModule.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/inputModule.v:206]
INFO: [Synth 8-6155] done synthesizing module 'inputModule' (5#1) [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/inputModule.v:23]
INFO: [Synth 8-6157] synthesizing module 'CalController' [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:23]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'byteAdder' [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/byteAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'byteAdder' (6#1) [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/byteAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder' (7#1) [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/adder.v:23]
WARNING: [Synth 8-689] width (49) of port connection 'in_acc' does not match port width (48) of module 'adder' [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:76]
INFO: [Synth 8-6157] synthesizing module 'byteSubtract' [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/byteSubtract.v:23]
INFO: [Synth 8-6155] done synthesizing module 'byteSubtract' (8#1) [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/byteSubtract.v:23]
INFO: [Synth 8-6157] synthesizing module 'mulAll' [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/mulAll.v:23]
INFO: [Synth 8-6157] synthesizing module 'mulEach' [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/mulEach.v:23]
WARNING: [Synth 8-567] referenced signal 'overflo1' should be on the sensitivity list [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/mulEach.v:45]
WARNING: [Synth 8-567] referenced signal 'overflo2' should be on the sensitivity list [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/mulEach.v:45]
WARNING: [Synth 8-567] referenced signal 'overflo3' should be on the sensitivity list [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/mulEach.v:45]
WARNING: [Synth 8-567] referenced signal 'overflo4' should be on the sensitivity list [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/mulEach.v:45]
WARNING: [Synth 8-567] referenced signal 'overflo5' should be on the sensitivity list [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/mulEach.v:45]
WARNING: [Synth 8-567] referenced signal 'overflo6' should be on the sensitivity list [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/mulEach.v:45]
WARNING: [Synth 8-567] referenced signal 'overflo7' should be on the sensitivity list [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/mulEach.v:45]
WARNING: [Synth 8-567] referenced signal 'overflo8' should be on the sensitivity list [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/mulEach.v:45]
WARNING: [Synth 8-567] referenced signal 'overflo9' should be on the sensitivity list [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/mulEach.v:45]
INFO: [Synth 8-6155] done synthesizing module 'mulEach' (9#1) [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/mulEach.v:23]
WARNING: [Synth 8-567] referenced signal 'Dou1' should be on the sensitivity list [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/mulAll.v:68]
WARNING: [Synth 8-567] referenced signal 'Dou2' should be on the sensitivity list [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/mulAll.v:68]
WARNING: [Synth 8-567] referenced signal 'Dou3' should be on the sensitivity list [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/mulAll.v:68]
WARNING: [Synth 8-567] referenced signal 'Dou4' should be on the sensitivity list [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/mulAll.v:68]
WARNING: [Synth 8-567] referenced signal 'Dou5' should be on the sensitivity list [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/mulAll.v:68]
INFO: [Synth 8-6155] done synthesizing module 'mulAll' (10#1) [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/mulAll.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CalController' (11#1) [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:23]
INFO: [Synth 8-6157] synthesizing module 'outputModule' [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/outputModule.v:23]
INFO: [Synth 8-6157] synthesizing module 'ToAscii' [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/ToAscii.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ToAscii' (12#1) [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/ToAscii.v:23]
INFO: [Synth 8-6155] done synthesizing module 'outputModule' (13#1) [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/outputModule.v:23]
INFO: [Synth 8-6155] done synthesizing module 'calculator' (14#1) [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/calculator.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1134.230 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1134.230 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1134.230 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1134.230 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/constrs_1/new/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/constrs_1/new/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/constrs_1/new/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/calculator_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/calculator_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1246.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.514 . Memory (MB): peak = 1246.910 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1246.910 ; gain = 112.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1246.910 ; gain = 112.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1246.910 ; gain = 112.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1246.910 ; gain = 112.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 4     
+---Registers : 
	              112 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input  112 Bit        Muxes := 1     
	   2 Input   49 Bit        Muxes := 4     
	   2 Input   48 Bit        Muxes := 110   
	  10 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 6     
	  18 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1479  
	  17 Input    4 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 14738 
	   2 Input    1 Bit        Muxes := 1487  
	   3 Input    1 Bit        Muxes := 12    
	   7 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:43 ; elapsed = 00:01:50 . Memory (MB): peak = 1246.910 ; gain = 112.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:54 ; elapsed = 00:02:01 . Memory (MB): peak = 1246.910 ; gain = 112.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:54 ; elapsed = 00:02:01 . Memory (MB): peak = 1246.910 ; gain = 112.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:55 ; elapsed = 00:02:02 . Memory (MB): peak = 1246.910 ; gain = 112.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:01 ; elapsed = 00:02:09 . Memory (MB): peak = 1246.910 ; gain = 112.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:01 ; elapsed = 00:02:09 . Memory (MB): peak = 1246.910 ; gain = 112.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:01 ; elapsed = 00:02:09 . Memory (MB): peak = 1246.910 ; gain = 112.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:01 ; elapsed = 00:02:09 . Memory (MB): peak = 1246.910 ; gain = 112.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:01 ; elapsed = 00:02:09 . Memory (MB): peak = 1246.910 ; gain = 112.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:01 ; elapsed = 00:02:09 . Memory (MB): peak = 1246.910 ; gain = 112.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     4|
|2     |CARRY4 |    34|
|3     |LUT1   |    10|
|4     |LUT2   |    80|
|5     |LUT3   |    19|
|6     |LUT4   |   128|
|7     |LUT5   |   104|
|8     |LUT6   |   156|
|9     |MUXF7  |    29|
|10    |FDRE   |   250|
|11    |FDSE   |     8|
|12    |IBUF   |     2|
|13    |OBUF   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:01 ; elapsed = 00:02:09 . Memory (MB): peak = 1246.910 ; gain = 112.680
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:28 ; elapsed = 00:01:49 . Memory (MB): peak = 1246.910 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:02:02 ; elapsed = 00:02:09 . Memory (MB): peak = 1246.910 ; gain = 112.680
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1246.910 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 63 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1246.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 38562695
INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 15 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:09 ; elapsed = 00:02:18 . Memory (MB): peak = 1246.910 ; gain = 112.680
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.runs/synth_1/calculator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file calculator_utilization_synth.rpt -pb calculator_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 18 23:40:27 2021...
