# Benchmark "wb_dma" written by ABC on Mon Aug 29 15:33:25 2005
.model wb_dma
.inputs clk_i rst_i wb0_we_i wb0_cyc_i wb0_stb_i wb0_ack_i wb0_err_i \
 wb0_rty_i wb1_we_i wb1_cyc_i wb1_stb_i wb1_ack_i wb1_err_i wb1_rty_i \
 wb0s_data_i[0] wb0s_data_i[1] wb0s_data_i[2] wb0s_data_i[3] wb0s_data_i[4] \
 wb0s_data_i[5] wb0s_data_i[6] wb0s_data_i[7] wb0s_data_i[8] wb0s_data_i[9] \
 wb0s_data_i[10] wb0s_data_i[11] wb0s_data_i[12] wb0s_data_i[13] \
 wb0s_data_i[14] wb0s_data_i[15] wb0s_data_i[16] wb0s_data_i[17] \
 wb0s_data_i[18] wb0s_data_i[19] wb0s_data_i[20] wb0s_data_i[21] \
 wb0s_data_i[22] wb0s_data_i[23] wb0s_data_i[24] wb0s_data_i[25] \
 wb0s_data_i[26] wb0s_data_i[27] wb0s_data_i[28] wb0s_data_i[29] \
 wb0s_data_i[30] wb0s_data_i[31] wb0_addr_i[0] wb0_addr_i[1] wb0_addr_i[2] \
 wb0_addr_i[3] wb0_addr_i[4] wb0_addr_i[5] wb0_addr_i[6] wb0_addr_i[7] \
 wb0_addr_i[8] wb0_addr_i[9] wb0_addr_i[10] wb0_addr_i[11] wb0_addr_i[12] \
 wb0_addr_i[13] wb0_addr_i[14] wb0_addr_i[15] wb0_addr_i[16] wb0_addr_i[17] \
 wb0_addr_i[18] wb0_addr_i[19] wb0_addr_i[20] wb0_addr_i[21] wb0_addr_i[22] \
 wb0_addr_i[23] wb0_addr_i[24] wb0_addr_i[25] wb0_addr_i[26] wb0_addr_i[27] \
 wb0_addr_i[28] wb0_addr_i[29] wb0_addr_i[30] wb0_addr_i[31] wb0m_data_i[0] \
 wb0m_data_i[1] wb0m_data_i[2] wb0m_data_i[3] wb0m_data_i[4] wb0m_data_i[5] \
 wb0m_data_i[6] wb0m_data_i[7] wb0m_data_i[8] wb0m_data_i[9] \
 wb0m_data_i[10] wb0m_data_i[11] wb0m_data_i[12] wb0m_data_i[13] \
 wb0m_data_i[14] wb0m_data_i[15] wb0m_data_i[16] wb0m_data_i[17] \
 wb0m_data_i[18] wb0m_data_i[19] wb0m_data_i[20] wb0m_data_i[21] \
 wb0m_data_i[22] wb0m_data_i[23] wb0m_data_i[24] wb0m_data_i[25] \
 wb0m_data_i[26] wb0m_data_i[27] wb0m_data_i[28] wb0m_data_i[29] \
 wb0m_data_i[30] wb0m_data_i[31] wb1s_data_i[0] wb1s_data_i[1] \
 wb1s_data_i[2] wb1s_data_i[3] wb1s_data_i[4] wb1s_data_i[5] wb1s_data_i[6] \
 wb1s_data_i[7] wb1s_data_i[8] wb1s_data_i[9] wb1s_data_i[10] \
 wb1s_data_i[11] wb1s_data_i[12] wb1s_data_i[13] wb1s_data_i[14] \
 wb1s_data_i[15] wb1s_data_i[16] wb1s_data_i[17] wb1s_data_i[18] \
 wb1s_data_i[19] wb1s_data_i[20] wb1s_data_i[21] wb1s_data_i[22] \
 wb1s_data_i[23] wb1s_data_i[24] wb1s_data_i[25] wb1s_data_i[26] \
 wb1s_data_i[27] wb1s_data_i[28] wb1s_data_i[29] wb1s_data_i[30] \
 wb1s_data_i[31] wb1_addr_i[0] wb1_addr_i[1] wb1_addr_i[2] wb1_addr_i[3] \
 wb1_addr_i[4] wb1_addr_i[5] wb1_addr_i[6] wb1_addr_i[7] wb1_addr_i[8] \
 wb1_addr_i[9] wb1_addr_i[10] wb1_addr_i[11] wb1_addr_i[12] wb1_addr_i[13] \
 wb1_addr_i[14] wb1_addr_i[15] wb1_addr_i[16] wb1_addr_i[17] wb1_addr_i[18] \
 wb1_addr_i[19] wb1_addr_i[20] wb1_addr_i[21] wb1_addr_i[22] wb1_addr_i[23] \
 wb1_addr_i[24] wb1_addr_i[25] wb1_addr_i[26] wb1_addr_i[27] wb1_addr_i[28] \
 wb1_addr_i[29] wb1_addr_i[30] wb1_addr_i[31] wb1m_data_i[0] wb1m_data_i[1] \
 wb1m_data_i[2] wb1m_data_i[3] wb1m_data_i[4] wb1m_data_i[5] wb1m_data_i[6] \
 wb1m_data_i[7] wb1m_data_i[8] wb1m_data_i[9] wb1m_data_i[10] \
 wb1m_data_i[11] wb1m_data_i[12] wb1m_data_i[13] wb1m_data_i[14] \
 wb1m_data_i[15] wb1m_data_i[16] wb1m_data_i[17] wb1m_data_i[18] \
 wb1m_data_i[19] wb1m_data_i[20] wb1m_data_i[21] wb1m_data_i[22] \
 wb1m_data_i[23] wb1m_data_i[24] wb1m_data_i[25] wb1m_data_i[26] \
 wb1m_data_i[27] wb1m_data_i[28] wb1m_data_i[29] wb1m_data_i[30] \
 wb1m_data_i[31] wb0_sel_i[0] wb0_sel_i[1] wb0_sel_i[2] wb0_sel_i[3] \
 wb1_sel_i[0] wb1_sel_i[1] wb1_sel_i[2] wb1_sel_i[3] dma_req_i dma_nd_i \
 dma_rest_i
.outputs wb0s_data_o[0] wb0s_data_o[1] wb0s_data_o[2] wb0s_data_o[3] \
 wb0s_data_o[4] wb0s_data_o[5] wb0s_data_o[6] wb0s_data_o[7] wb0s_data_o[8] \
 wb0s_data_o[9] wb0s_data_o[10] wb0s_data_o[11] wb0s_data_o[12] \
 wb0s_data_o[13] wb0s_data_o[14] wb0s_data_o[15] wb0s_data_o[16] \
 wb0s_data_o[17] wb0s_data_o[18] wb0s_data_o[19] wb0s_data_o[20] \
 wb0s_data_o[21] wb0s_data_o[22] wb0s_data_o[23] wb0s_data_o[24] \
 wb0s_data_o[25] wb0s_data_o[26] wb0s_data_o[27] wb0s_data_o[28] \
 wb0s_data_o[29] wb0s_data_o[30] wb0s_data_o[31] wb0m_data_o[0] \
 wb0m_data_o[1] wb0m_data_o[2] wb0m_data_o[3] wb0m_data_o[4] wb0m_data_o[5] \
 wb0m_data_o[6] wb0m_data_o[7] wb0m_data_o[8] wb0m_data_o[9] \
 wb0m_data_o[10] wb0m_data_o[11] wb0m_data_o[12] wb0m_data_o[13] \
 wb0m_data_o[14] wb0m_data_o[15] wb0m_data_o[16] wb0m_data_o[17] \
 wb0m_data_o[18] wb0m_data_o[19] wb0m_data_o[20] wb0m_data_o[21] \
 wb0m_data_o[22] wb0m_data_o[23] wb0m_data_o[24] wb0m_data_o[25] \
 wb0m_data_o[26] wb0m_data_o[27] wb0m_data_o[28] wb0m_data_o[29] \
 wb0m_data_o[30] wb0m_data_o[31] wb0_addr_o[0] wb0_addr_o[1] wb0_addr_o[2] \
 wb0_addr_o[3] wb0_addr_o[4] wb0_addr_o[5] wb0_addr_o[6] wb0_addr_o[7] \
 wb0_addr_o[8] wb0_addr_o[9] wb0_addr_o[10] wb0_addr_o[11] wb0_addr_o[12] \
 wb0_addr_o[13] wb0_addr_o[14] wb0_addr_o[15] wb0_addr_o[16] wb0_addr_o[17] \
 wb0_addr_o[18] wb0_addr_o[19] wb0_addr_o[20] wb0_addr_o[21] wb0_addr_o[22] \
 wb0_addr_o[23] wb0_addr_o[24] wb0_addr_o[25] wb0_addr_o[26] wb0_addr_o[27] \
 wb0_addr_o[28] wb0_addr_o[29] wb0_addr_o[30] wb0_addr_o[31] wb1s_data_o[0] \
 wb1s_data_o[1] wb1s_data_o[2] wb1s_data_o[3] wb1s_data_o[4] wb1s_data_o[5] \
 wb1s_data_o[6] wb1s_data_o[7] wb1s_data_o[8] wb1s_data_o[9] \
 wb1s_data_o[10] wb1s_data_o[11] wb1s_data_o[12] wb1s_data_o[13] \
 wb1s_data_o[14] wb1s_data_o[15] wb1s_data_o[16] wb1s_data_o[17] \
 wb1s_data_o[18] wb1s_data_o[19] wb1s_data_o[20] wb1s_data_o[21] \
 wb1s_data_o[22] wb1s_data_o[23] wb1s_data_o[24] wb1s_data_o[25] \
 wb1s_data_o[26] wb1s_data_o[27] wb1s_data_o[28] wb1s_data_o[29] \
 wb1s_data_o[30] wb1s_data_o[31] wb1m_data_o[0] wb1m_data_o[1] \
 wb1m_data_o[2] wb1m_data_o[3] wb1m_data_o[4] wb1m_data_o[5] wb1m_data_o[6] \
 wb1m_data_o[7] wb1m_data_o[8] wb1m_data_o[9] wb1m_data_o[10] \
 wb1m_data_o[11] wb1m_data_o[12] wb1m_data_o[13] wb1m_data_o[14] \
 wb1m_data_o[15] wb1m_data_o[16] wb1m_data_o[17] wb1m_data_o[18] \
 wb1m_data_o[19] wb1m_data_o[20] wb1m_data_o[21] wb1m_data_o[22] \
 wb1m_data_o[23] wb1m_data_o[24] wb1m_data_o[25] wb1m_data_o[26] \
 wb1m_data_o[27] wb1m_data_o[28] wb1m_data_o[29] wb1m_data_o[30] \
 wb1m_data_o[31] wb1_addr_o[0] wb1_addr_o[1] wb1_addr_o[2] wb1_addr_o[3] \
 wb1_addr_o[4] wb1_addr_o[5] wb1_addr_o[6] wb1_addr_o[7] wb1_addr_o[8] \
 wb1_addr_o[9] wb1_addr_o[10] wb1_addr_o[11] wb1_addr_o[12] wb1_addr_o[13] \
 wb1_addr_o[14] wb1_addr_o[15] wb1_addr_o[16] wb1_addr_o[17] wb1_addr_o[18] \
 wb1_addr_o[19] wb1_addr_o[20] wb1_addr_o[21] wb1_addr_o[22] wb1_addr_o[23] \
 wb1_addr_o[24] wb1_addr_o[25] wb1_addr_o[26] wb1_addr_o[27] wb1_addr_o[28] \
 wb1_addr_o[29] wb1_addr_o[30] wb1_addr_o[31] wb0_ack_o wb0_err_o wb0_rty_o \
 wb0_we_o wb0_cyc_o wb0_stb_o wb1_ack_o wb1_err_o wb1_rty_o wb1_we_o \
 wb1_cyc_o wb1_stb_o inta_o intb_o wb0_sel_o[0] wb0_sel_o[1] wb0_sel_o[2] \
 wb0_sel_o[3] wb1_sel_o[0] wb1_sel_o[1] wb1_sel_o[2] wb1_sel_o[3] dma_ack_o

.latch u3_u0_mast_stb_reg_in u3_u0_mast_stb_reg  2
.latch u4_u0_mast_stb_reg_in u4_u0_mast_stb_reg  2
.latch u3_u0_mast_cyc_reg_in u3_u0_mast_cyc_reg  2
.latch u4_u0_mast_cyc_reg_in u4_u0_mast_cyc_reg  2
.latch \u2_mast0_adr_reg[3]_in \u2_mast0_adr_reg[3]  2
.latch \u2_mast0_adr_reg[2]_in \u2_mast0_adr_reg[2]  2
.latch \u2_mast0_adr_reg[23]_in \u2_mast0_adr_reg[23]  2
.latch \u2_mast0_adr_reg[22]_in \u2_mast0_adr_reg[22]  2
.latch \u2_mast0_adr_reg[21]_in \u2_mast0_adr_reg[21]  2
.latch \u2_mast0_adr_reg[25]_in \u2_mast0_adr_reg[25]  2
.latch \u2_mast0_adr_reg[20]_in \u2_mast0_adr_reg[20]  2
.latch \u2_mast0_adr_reg[19]_in \u2_mast0_adr_reg[19]  2
.latch \u2_mast0_adr_reg[18]_in \u2_mast0_adr_reg[18]  2
.latch \u2_mast0_adr_reg[16]_in \u2_mast0_adr_reg[16]  2
.latch \u2_mast0_adr_reg[15]_in \u2_mast0_adr_reg[15]  2
.latch \u2_mast0_adr_reg[14]_in \u2_mast0_adr_reg[14]  2
.latch \u2_mast0_adr_reg[13]_in \u2_mast0_adr_reg[13]  2
.latch \u2_mast0_adr_reg[12]_in \u2_mast0_adr_reg[12]  2
.latch \u2_mast0_adr_reg[11]_in \u2_mast0_adr_reg[11]  2
.latch \u2_mast0_adr_reg[10]_in \u2_mast0_adr_reg[10]  2
.latch \u2_mast0_adr_reg[9]_in \u2_mast0_adr_reg[9]  2
.latch \u2_mast0_adr_reg[6]_in \u2_mast0_adr_reg[6]  2
.latch \u2_mast0_adr_reg[5]_in \u2_mast0_adr_reg[5]  2
.latch \u2_mast0_adr_reg[4]_in \u2_mast0_adr_reg[4]  2
.latch \u2_mast0_adr_reg[29]_in \u2_mast0_adr_reg[29]  2
.latch \u2_mast0_adr_reg[28]_in \u2_mast0_adr_reg[28]  2
.latch \u2_mast0_adr_reg[27]_in \u2_mast0_adr_reg[27]  2
.latch \u2_mast0_adr_reg[26]_in \u2_mast0_adr_reg[26]  2
.latch \u2_mast0_adr_reg[24]_in \u2_mast0_adr_reg[24]  2
.latch \u2_mast0_adr_reg[17]_in \u2_mast0_adr_reg[17]  2
.latch \u2_mast0_adr_reg[7]_in \u2_mast0_adr_reg[7]  2
.latch \u2_mast0_adr_reg[8]_in \u2_mast0_adr_reg[8]  2
.latch \u2_mast1_adr_reg[29]_in \u2_mast1_adr_reg[29]  2
.latch \u2_mast1_adr_reg[28]_in \u2_mast1_adr_reg[28]  2
.latch \u2_mast1_adr_reg[27]_in \u2_mast1_adr_reg[27]  2
.latch \u2_mast1_adr_reg[26]_in \u2_mast1_adr_reg[26]  2
.latch \u2_mast1_adr_reg[25]_in \u2_mast1_adr_reg[25]  2
.latch \u2_mast1_adr_reg[24]_in \u2_mast1_adr_reg[24]  2
.latch \u2_mast1_adr_reg[22]_in \u2_mast1_adr_reg[22]  2
.latch \u2_mast1_adr_reg[23]_in \u2_mast1_adr_reg[23]  2
.latch \u2_mast1_adr_reg[21]_in \u2_mast1_adr_reg[21]  2
.latch \u2_mast1_adr_reg[20]_in \u2_mast1_adr_reg[20]  2
.latch \u2_mast1_adr_reg[19]_in \u2_mast1_adr_reg[19]  2
.latch \u2_mast1_adr_reg[18]_in \u2_mast1_adr_reg[18]  2
.latch \u2_mast1_adr_reg[16]_in \u2_mast1_adr_reg[16]  2
.latch \u2_mast1_adr_reg[15]_in \u2_mast1_adr_reg[15]  2
.latch \u2_mast1_adr_reg[13]_in \u2_mast1_adr_reg[13]  2
.latch \u2_mast1_adr_reg[12]_in \u2_mast1_adr_reg[12]  2
.latch \u2_mast1_adr_reg[14]_in \u2_mast1_adr_reg[14]  2
.latch \u2_mast1_adr_reg[11]_in \u2_mast1_adr_reg[11]  2
.latch \u2_mast1_adr_reg[10]_in \u2_mast1_adr_reg[10]  2
.latch \u2_mast1_adr_reg[9]_in \u2_mast1_adr_reg[9]  2
.latch \u2_mast1_adr_reg[6]_in \u2_mast1_adr_reg[6]  2
.latch \u2_mast1_adr_reg[5]_in \u2_mast1_adr_reg[5]  2
.latch \u2_mast1_adr_reg[4]_in \u2_mast1_adr_reg[4]  2
.latch \u2_mast0_adr_reg[31]_in \u2_mast0_adr_reg[31]  2
.latch \u2_mast0_adr_reg[30]_in \u2_mast0_adr_reg[30]  2
.latch \u2_mast1_adr_reg[31]_in \u2_mast1_adr_reg[31]  2
.latch \u2_mast1_adr_reg[30]_in \u2_mast1_adr_reg[30]  2
.latch \u2_mast1_adr_reg[17]_in \u2_mast1_adr_reg[17]  2
.latch \u2_mast1_adr_reg[8]_in \u2_mast1_adr_reg[8]  2
.latch \u2_mast1_adr_reg[7]_in \u2_mast1_adr_reg[7]  2
.latch \u2_mast1_adr_reg[3]_in \u2_mast1_adr_reg[3]  2
.latch \u2_mast1_adr_reg[2]_in \u2_mast1_adr_reg[2]  2
.latch \u2_state_reg[1]_in \u2_state_reg[1]  0
.latch \u2_state_reg[3]_in \u2_state_reg[3]  0
.latch u2_chunk_dec_reg_in u2_chunk_dec_reg  2
.latch u2_tsz_dec_reg_in u2_tsz_dec_reg  2
.latch \u2_adr1_cnt_reg[28]_in \u2_adr1_cnt_reg[28]  2
.latch \u2_adr1_cnt_reg[27]_in \u2_adr1_cnt_reg[27]  2
.latch \u2_adr1_cnt_reg[23]_in \u2_adr1_cnt_reg[23]  2
.latch \u2_adr1_cnt_reg[24]_in \u2_adr1_cnt_reg[24]  2
.latch \u2_adr1_cnt_reg[20]_in \u2_adr1_cnt_reg[20]  2
.latch \u2_adr1_cnt_reg[19]_in \u2_adr1_cnt_reg[19]  2
.latch \u2_adr1_cnt_reg[18]_in \u2_adr1_cnt_reg[18]  2
.latch \u2_adr1_cnt_reg[25]_in \u2_adr1_cnt_reg[25]  2
.latch \u2_adr1_cnt_reg[29]_in \u2_adr1_cnt_reg[29]  2
.latch \u2_adr1_cnt_reg[17]_in \u2_adr1_cnt_reg[17]  2
.latch \u2_adr1_cnt_reg[21]_in \u2_adr1_cnt_reg[21]  2
.latch \u2_adr1_cnt_reg[16]_in \u2_adr1_cnt_reg[16]  2
.latch \u2_adr1_cnt_reg[2]_in \u2_adr1_cnt_reg[2]  2
.latch \u2_adr1_cnt_reg[3]_in \u2_adr1_cnt_reg[3]  2
.latch \u2_adr1_cnt_reg[4]_in \u2_adr1_cnt_reg[4]  2
.latch \u2_adr1_cnt_reg[5]_in \u2_adr1_cnt_reg[5]  2
.latch \u2_adr1_cnt_reg[6]_in \u2_adr1_cnt_reg[6]  2
.latch \u2_adr1_cnt_reg[7]_in \u2_adr1_cnt_reg[7]  2
.latch \u2_adr1_cnt_reg[8]_in \u2_adr1_cnt_reg[8]  2
.latch \u2_adr1_cnt_reg[9]_in \u2_adr1_cnt_reg[9]  2
.latch \u2_adr1_cnt_reg[10]_in \u2_adr1_cnt_reg[10]  2
.latch \u2_adr1_cnt_reg[11]_in \u2_adr1_cnt_reg[11]  2
.latch \u2_adr1_cnt_reg[13]_in \u2_adr1_cnt_reg[13]  2
.latch \u2_adr1_cnt_reg[14]_in \u2_adr1_cnt_reg[14]  2
.latch \u2_adr1_cnt_reg[15]_in \u2_adr1_cnt_reg[15]  2
.latch u2_read_r_reg_in u2_read_r_reg  2
.latch \u2_adr1_cnt_reg[26]_in \u2_adr1_cnt_reg[26]  2
.latch \u2_adr1_cnt_reg[22]_in \u2_adr1_cnt_reg[22]  2
.latch \u2_adr1_cnt_reg[0]_in \u2_adr1_cnt_reg[0]  2
.latch \u2_adr1_cnt_reg[12]_in \u2_adr1_cnt_reg[12]  2
.latch \u2_adr1_cnt_reg[1]_in \u2_adr1_cnt_reg[1]  2
.latch u2_write_hold_r_reg_in u2_write_hold_r_reg  2
.latch u3_u0_mast_we_r_reg_in u3_u0_mast_we_r_reg  2
.latch \u2_adr0_cnt_reg[16]_in \u2_adr0_cnt_reg[16]  2
.latch \u0_u0_int_src_r_reg[2]_in \u0_u0_int_src_r_reg[2]  0
.latch \u1_ack_o_reg[0]_in \u1_ack_o_reg[0]  2
.latch u1_next_start_reg_in u1_next_start_reg  2
.latch \u2_adr0_cnt_reg[9]_in \u2_adr0_cnt_reg[9]  2
.latch \u2_adr0_cnt_reg[28]_in \u2_adr0_cnt_reg[28]  2
.latch \u2_adr0_cnt_reg[27]_in \u2_adr0_cnt_reg[27]  2
.latch \u2_adr0_cnt_reg[24]_in \u2_adr0_cnt_reg[24]  2
.latch \u2_adr0_cnt_reg[23]_in \u2_adr0_cnt_reg[23]  2
.latch \u2_adr0_cnt_reg[26]_in \u2_adr0_cnt_reg[26]  2
.latch \u2_adr0_cnt_reg[20]_in \u2_adr0_cnt_reg[20]  2
.latch \u2_adr0_cnt_reg[18]_in \u2_adr0_cnt_reg[18]  2
.latch \u2_adr0_cnt_reg[10]_in \u2_adr0_cnt_reg[10]  2
.latch \u2_adr0_cnt_reg[11]_in \u2_adr0_cnt_reg[11]  2
.latch \u2_adr0_cnt_reg[12]_in \u2_adr0_cnt_reg[12]  2
.latch \u2_adr0_cnt_reg[13]_in \u2_adr0_cnt_reg[13]  2
.latch \u2_adr0_cnt_reg[17]_in \u2_adr0_cnt_reg[17]  2
.latch \u2_adr0_cnt_reg[21]_in \u2_adr0_cnt_reg[21]  2
.latch \u2_adr0_cnt_reg[25]_in \u2_adr0_cnt_reg[25]  2
.latch \u2_adr0_cnt_reg[2]_in \u2_adr0_cnt_reg[2]  2
.latch \u2_adr0_cnt_reg[3]_in \u2_adr0_cnt_reg[3]  2
.latch \u2_adr0_cnt_reg[5]_in \u2_adr0_cnt_reg[5]  2
.latch \u2_adr0_cnt_reg[6]_in \u2_adr0_cnt_reg[6]  2
.latch \u2_adr0_cnt_reg[8]_in \u2_adr0_cnt_reg[8]  2
.latch \u2_adr0_cnt_reg[7]_in \u2_adr0_cnt_reg[7]  2
.latch \u2_adr0_cnt_reg[4]_in \u2_adr0_cnt_reg[4]  2
.latch \u0_u0_ch_csr_r_reg[0]_in \u0_u0_ch_csr_r_reg[0]  0
.latch \u2_adr0_cnt_reg[14]_in \u2_adr0_cnt_reg[14]  2
.latch \u2_adr0_cnt_reg[22]_in \u2_adr0_cnt_reg[22]  2
.latch \u2_adr0_cnt_reg[19]_in \u2_adr0_cnt_reg[19]  2
.latch \u2_adr0_cnt_reg[29]_in \u2_adr0_cnt_reg[29]  2
.latch \u2_adr0_cnt_reg[15]_in \u2_adr0_cnt_reg[15]  2
.latch u0_u0_ch_done_reg_in u0_u0_ch_done_reg  0
.latch u2_next_ch_reg_in u2_next_ch_reg  2
.latch \u0_u0_int_src_r_reg[1]_in \u0_u0_int_src_r_reg[1]  0
.latch \u2_state_reg[0]_in \u2_state_reg[0]  1
.latch \u2_state_reg[9]_in \u2_state_reg[9]  0
.latch \u2_adr0_cnt_reg[0]_in \u2_adr0_cnt_reg[0]  2
.latch \u2_adr0_cnt_reg[1]_in \u2_adr0_cnt_reg[1]  2
.latch \u2_tsz_cnt_reg[8]_in \u2_tsz_cnt_reg[8]  2
.latch \u2_tsz_cnt_reg[2]_in \u2_tsz_cnt_reg[2]  2
.latch u4_u0_mast_we_r_reg_in u4_u0_mast_we_r_reg  2
.latch \u0_wb_rf_dout_reg[10]_in \u0_wb_rf_dout_reg[10]  2
.latch \u2_state_reg[10]_in \u2_state_reg[10]  0
.latch \u2_state_reg[4]_in \u2_state_reg[4]  0
.latch \u2_tsz_cnt_reg[0]_in \u2_tsz_cnt_reg[0]  2
.latch \u2_tsz_cnt_reg[4]_in \u2_tsz_cnt_reg[4]  2
.latch \u2_tsz_cnt_reg[5]_in \u2_tsz_cnt_reg[5]  2
.latch \u2_tsz_cnt_reg[6]_in \u2_tsz_cnt_reg[6]  2
.latch \u2_tsz_cnt_reg[7]_in \u2_tsz_cnt_reg[7]  2
.latch \u2_tsz_cnt_reg[10]_in \u2_tsz_cnt_reg[10]  2
.latch \u2_tsz_cnt_reg[11]_in \u2_tsz_cnt_reg[11]  2
.latch \u2_tsz_cnt_reg[1]_in \u2_tsz_cnt_reg[1]  2
.latch \u2_tsz_cnt_reg[3]_in \u2_tsz_cnt_reg[3]  2
.latch \u2_tsz_cnt_reg[9]_in \u2_tsz_cnt_reg[9]  2
.latch u2_chunk_0_reg_in u2_chunk_0_reg  2
.latch u2_write_r_reg_in u2_write_r_reg  2
.latch \u2_state_reg[2]_in \u2_state_reg[2]  0
.latch \u0_u0_ch_tot_sz_r_reg[0]_in \u0_u0_ch_tot_sz_r_reg[0]  2
.latch \u0_u0_ch_adr1_r_reg[25]_in \u0_u0_ch_adr1_r_reg[25]  2
.latch \u0_u0_ch_adr0_r_reg[17]_in \u0_u0_ch_adr0_r_reg[17]  2
.latch \u0_u0_ch_adr0_r_reg[13]_in \u0_u0_ch_adr0_r_reg[13]  2
.latch \u0_u0_ch_adr1_r_reg[29]_in \u0_u0_ch_adr1_r_reg[29]  2
.latch \u0_u0_ch_adr1_r_reg[21]_in \u0_u0_ch_adr1_r_reg[21]  2
.latch \u0_u0_ch_adr1_r_reg[13]_in \u0_u0_ch_adr1_r_reg[13]  2
.latch \u0_u0_ch_adr1_r_reg[17]_in \u0_u0_ch_adr1_r_reg[17]  2
.latch \u0_u0_ch_tot_sz_r_reg[1]_in \u0_u0_ch_tot_sz_r_reg[1]  2
.latch \u0_u0_ch_adr1_r_reg[10]_in \u0_u0_ch_adr1_r_reg[10]  2
.latch \u0_u0_ch_adr1_r_reg[11]_in \u0_u0_ch_adr1_r_reg[11]  2
.latch \u0_u0_ch_adr1_r_reg[12]_in \u0_u0_ch_adr1_r_reg[12]  2
.latch \u0_u0_ch_adr1_r_reg[14]_in \u0_u0_ch_adr1_r_reg[14]  2
.latch \u0_u0_ch_adr1_r_reg[15]_in \u0_u0_ch_adr1_r_reg[15]  2
.latch \u0_u0_ch_adr1_r_reg[16]_in \u0_u0_ch_adr1_r_reg[16]  2
.latch \u0_u0_ch_adr1_r_reg[18]_in \u0_u0_ch_adr1_r_reg[18]  2
.latch \u0_u0_ch_adr1_r_reg[19]_in \u0_u0_ch_adr1_r_reg[19]  2
.latch \u0_u0_ch_adr1_r_reg[20]_in \u0_u0_ch_adr1_r_reg[20]  2
.latch \u0_u0_ch_adr1_r_reg[22]_in \u0_u0_ch_adr1_r_reg[22]  2
.latch \u0_u0_ch_adr1_r_reg[23]_in \u0_u0_ch_adr1_r_reg[23]  2
.latch \u0_u0_ch_adr1_r_reg[24]_in \u0_u0_ch_adr1_r_reg[24]  2
.latch \u0_u0_ch_adr1_r_reg[26]_in \u0_u0_ch_adr1_r_reg[26]  2
.latch \u0_u0_ch_adr1_r_reg[27]_in \u0_u0_ch_adr1_r_reg[27]  2
.latch \u0_u0_ch_adr1_r_reg[28]_in \u0_u0_ch_adr1_r_reg[28]  2
.latch \u0_u0_ch_adr0_r_reg[10]_in \u0_u0_ch_adr0_r_reg[10]  2
.latch \u0_u0_ch_adr0_r_reg[11]_in \u0_u0_ch_adr0_r_reg[11]  2
.latch \u0_u0_ch_adr0_r_reg[12]_in \u0_u0_ch_adr0_r_reg[12]  2
.latch \u0_u0_ch_adr0_r_reg[14]_in \u0_u0_ch_adr0_r_reg[14]  2
.latch \u0_u0_ch_adr0_r_reg[15]_in \u0_u0_ch_adr0_r_reg[15]  2
.latch \u0_u0_ch_adr0_r_reg[16]_in \u0_u0_ch_adr0_r_reg[16]  2
.latch \u0_u0_ch_adr0_r_reg[18]_in \u0_u0_ch_adr0_r_reg[18]  2
.latch \u0_u0_ch_adr0_r_reg[19]_in \u0_u0_ch_adr0_r_reg[19]  2
.latch \u0_u0_ch_adr0_r_reg[20]_in \u0_u0_ch_adr0_r_reg[20]  2
.latch \u0_u0_ch_adr0_r_reg[22]_in \u0_u0_ch_adr0_r_reg[22]  2
.latch \u0_u0_ch_adr0_r_reg[23]_in \u0_u0_ch_adr0_r_reg[23]  2
.latch \u0_u0_ch_adr0_r_reg[24]_in \u0_u0_ch_adr0_r_reg[24]  2
.latch \u0_u0_ch_adr0_r_reg[26]_in \u0_u0_ch_adr0_r_reg[26]  2
.latch \u0_u0_ch_adr0_r_reg[27]_in \u0_u0_ch_adr0_r_reg[27]  2
.latch \u0_u0_ch_adr0_r_reg[28]_in \u0_u0_ch_adr0_r_reg[28]  2
.latch \u0_u0_ch_adr0_r_reg[21]_in \u0_u0_ch_adr0_r_reg[21]  2
.latch \u0_u0_ch_adr0_r_reg[29]_in \u0_u0_ch_adr0_r_reg[29]  2
.latch \u0_u0_ch_adr0_r_reg[25]_in \u0_u0_ch_adr0_r_reg[25]  2
.latch \u0_u0_ch_tot_sz_r_reg[9]_in \u0_u0_ch_tot_sz_r_reg[9]  2
.latch \u0_u0_ch_tot_sz_r_reg[5]_in \u0_u0_ch_tot_sz_r_reg[5]  2
.latch \u0_u0_ch_tot_sz_r_reg[10]_in \u0_u0_ch_tot_sz_r_reg[10]  2
.latch \u0_u0_ch_tot_sz_r_reg[11]_in \u0_u0_ch_tot_sz_r_reg[11]  2
.latch \u0_u0_ch_tot_sz_r_reg[2]_in \u0_u0_ch_tot_sz_r_reg[2]  2
.latch \u0_u0_ch_tot_sz_r_reg[3]_in \u0_u0_ch_tot_sz_r_reg[3]  2
.latch \u0_u0_ch_tot_sz_r_reg[4]_in \u0_u0_ch_tot_sz_r_reg[4]  2
.latch \u0_u0_ch_tot_sz_r_reg[6]_in \u0_u0_ch_tot_sz_r_reg[6]  2
.latch \u0_u0_ch_tot_sz_r_reg[7]_in \u0_u0_ch_tot_sz_r_reg[7]  2
.latch \u0_u0_ch_tot_sz_r_reg[8]_in \u0_u0_ch_tot_sz_r_reg[8]  2
.latch \u0_u0_ch_csr_r_reg[4]_in \u0_u0_ch_csr_r_reg[4]  0
.latch u0_u0_ch_err_reg_in u0_u0_ch_err_reg  0
.latch \u0_u0_ch_csr_r_reg[1]_in \u0_u0_ch_csr_r_reg[1]  0
.latch \u0_u0_ch_csr_r_reg[2]_in \u0_u0_ch_csr_r_reg[2]  0
.latch \u0_u0_ch_csr_r_reg[3]_in \u0_u0_ch_csr_r_reg[3]  0
.latch \u0_u0_ch_adr1_r_reg[0]_in \u0_u0_ch_adr1_r_reg[0]  2
.latch \u0_u0_ch_adr1_r_reg[1]_in \u0_u0_ch_adr1_r_reg[1]  2
.latch \u0_u0_ch_adr1_r_reg[3]_in \u0_u0_ch_adr1_r_reg[3]  2
.latch \u0_u0_ch_adr1_r_reg[4]_in \u0_u0_ch_adr1_r_reg[4]  2
.latch \u0_u0_ch_adr1_r_reg[5]_in \u0_u0_ch_adr1_r_reg[5]  2
.latch \u0_u0_ch_adr1_r_reg[7]_in \u0_u0_ch_adr1_r_reg[7]  2
.latch \u0_u0_ch_adr1_r_reg[8]_in \u0_u0_ch_adr1_r_reg[8]  2
.latch \u0_u0_ch_adr1_r_reg[9]_in \u0_u0_ch_adr1_r_reg[9]  2
.latch \u0_u0_ch_adr0_r_reg[9]_in \u0_u0_ch_adr0_r_reg[9]  2
.latch \u0_u0_ch_adr0_r_reg[0]_in \u0_u0_ch_adr0_r_reg[0]  2
.latch \u0_u0_ch_adr0_r_reg[1]_in \u0_u0_ch_adr0_r_reg[1]  2
.latch \u0_u0_ch_adr0_r_reg[3]_in \u0_u0_ch_adr0_r_reg[3]  2
.latch \u0_u0_ch_adr0_r_reg[4]_in \u0_u0_ch_adr0_r_reg[4]  2
.latch \u0_u0_ch_adr0_r_reg[5]_in \u0_u0_ch_adr0_r_reg[5]  2
.latch \u0_u0_ch_adr0_r_reg[7]_in \u0_u0_ch_adr0_r_reg[7]  2
.latch \u0_u0_int_src_r_reg[0]_in \u0_u0_int_src_r_reg[0]  0
.latch \u0_u0_ch_adr0_r_reg[6]_in \u0_u0_ch_adr0_r_reg[6]  2
.latch \u0_u0_ch_adr0_r_reg[2]_in \u0_u0_ch_adr0_r_reg[2]  2
.latch \u0_u0_ch_adr0_r_reg[8]_in \u0_u0_ch_adr0_r_reg[8]  2
.latch \u0_u0_ch_adr1_r_reg[6]_in \u0_u0_ch_adr1_r_reg[6]  2
.latch \u0_u0_ch_adr1_r_reg[2]_in \u0_u0_ch_adr1_r_reg[2]  2
.latch \u2_chunk_cnt_reg[8]_in \u2_chunk_cnt_reg[8]  2
.latch \u2_chunk_cnt_reg[7]_in \u2_chunk_cnt_reg[7]  2
.latch \u2_chunk_cnt_reg[6]_in \u2_chunk_cnt_reg[6]  2
.latch \u1_ch_sel_r_reg[2]_in \u1_ch_sel_r_reg[2]  0
.latch \u1_ch_sel_r_reg[1]_in \u1_ch_sel_r_reg[1]  0
.latch \u1_ch_sel_r_reg[3]_in \u1_ch_sel_r_reg[3]  0
.latch \u1_ch_sel_r_reg[4]_in \u1_ch_sel_r_reg[4]  0
.latch \u2_chunk_cnt_reg[1]_in \u2_chunk_cnt_reg[1]  2
.latch \u2_chunk_cnt_reg[3]_in \u2_chunk_cnt_reg[3]  2
.latch \u2_chunk_cnt_reg[4]_in \u2_chunk_cnt_reg[4]  2
.latch \u2_chunk_cnt_reg[0]_in \u2_chunk_cnt_reg[0]  2
.latch \u2_chunk_cnt_reg[5]_in \u2_chunk_cnt_reg[5]  2
.latch \u2_chunk_cnt_reg[2]_in \u2_chunk_cnt_reg[2]  2
.latch \u1_ch_sel_r_reg[0]_in \u1_ch_sel_r_reg[0]  0
.latch \u0_wb_rf_dout_reg[26]_in \u0_wb_rf_dout_reg[26]  2
.latch \u0_wb_rf_dout_reg[25]_in \u0_wb_rf_dout_reg[25]  2
.latch \u0_wb_rf_dout_reg[24]_in \u0_wb_rf_dout_reg[24]  2
.latch \u0_wb_rf_dout_reg[23]_in \u0_wb_rf_dout_reg[23]  2
.latch \u0_wb_rf_dout_reg[14]_in \u0_wb_rf_dout_reg[14]  2
.latch \u0_wb_rf_dout_reg[13]_in \u0_wb_rf_dout_reg[13]  2
.latch \u0_wb_rf_dout_reg[12]_in \u0_wb_rf_dout_reg[12]  2
.latch \u0_wb_rf_dout_reg[3]_in \u0_wb_rf_dout_reg[3]  2
.latch \u0_wb_rf_dout_reg[2]_in \u0_wb_rf_dout_reg[2]  2
.latch \u0_wb_rf_dout_reg[0]_in \u0_wb_rf_dout_reg[0]  2
.latch \u0_wb_rf_dout_reg[22]_in \u0_wb_rf_dout_reg[22]  2
.latch \u0_wb_rf_dout_reg[21]_in \u0_wb_rf_dout_reg[21]  2
.latch \u0_wb_rf_dout_reg[20]_in \u0_wb_rf_dout_reg[20]  2
.latch \u0_wb_rf_dout_reg[19]_in \u0_wb_rf_dout_reg[19]  2
.latch \u0_wb_rf_dout_reg[18]_in \u0_wb_rf_dout_reg[18]  2
.latch \u0_wb_rf_dout_reg[17]_in \u0_wb_rf_dout_reg[17]  2
.latch \u0_wb_rf_dout_reg[16]_in \u0_wb_rf_dout_reg[16]  2
.latch \u0_wb_rf_dout_reg[15]_in \u0_wb_rf_dout_reg[15]  2
.latch \u0_wb_rf_dout_reg[11]_in \u0_wb_rf_dout_reg[11]  2
.latch \u0_wb_rf_dout_reg[8]_in \u0_wb_rf_dout_reg[8]  2
.latch \u0_wb_rf_dout_reg[7]_in \u0_wb_rf_dout_reg[7]  2
.latch \u0_wb_rf_dout_reg[6]_in \u0_wb_rf_dout_reg[6]  2
.latch \u0_wb_rf_dout_reg[5]_in \u0_wb_rf_dout_reg[5]  2
.latch \u0_wb_rf_dout_reg[4]_in \u0_wb_rf_dout_reg[4]  2
.latch u0_u0_ch_busy_reg_in u0_u0_ch_busy_reg  2
.latch \u0_wb_rf_dout_reg[9]_in \u0_wb_rf_dout_reg[9]  2
.latch \u0_wb_rf_dout_reg[30]_in \u0_wb_rf_dout_reg[30]  2
.latch \u0_wb_rf_dout_reg[29]_in \u0_wb_rf_dout_reg[29]  2
.latch \u0_wb_rf_dout_reg[28]_in \u0_wb_rf_dout_reg[28]  2
.latch \u0_wb_rf_dout_reg[27]_in \u0_wb_rf_dout_reg[27]  2
.latch \u0_wb_rf_dout_reg[1]_in \u0_wb_rf_dout_reg[1]  2
.latch \u0_wb_rf_dout_reg[31]_in \u0_wb_rf_dout_reg[31]  2
.latch u2_tsz_cnt_is_0_r_reg_in u2_tsz_cnt_is_0_r_reg  2
.latch u2_dma_abort_r_reg_in u2_dma_abort_r_reg  2
.latch u1_de_start_r_reg_in u1_de_start_r_reg  2
.latch \u2_state_reg[5]_in \u2_state_reg[5]  0
.latch \u0_u0_ch_csr_r3_reg[2]_in \u0_u0_ch_csr_r3_reg[2]  0
.latch \u0_u0_ch_csr_r3_reg[0]_in \u0_u0_ch_csr_r3_reg[0]  0
.latch u0_u0_rest_en_reg_in u0_u0_rest_en_reg  0
.latch \u0_u0_ch_csr_r_reg[7]_in \u0_u0_ch_csr_r_reg[7]  0
.latch \u0_u0_ch_csr_r_reg[5]_in \u0_u0_ch_csr_r_reg[5]  0
.latch \u0_u0_ch_csr_r2_reg[2]_in \u0_u0_ch_csr_r2_reg[2]  0
.latch \u0_u0_ch_csr_r2_reg[1]_in \u0_u0_ch_csr_r2_reg[1]  0
.latch \u0_u0_ch_csr_r2_reg[0]_in \u0_u0_ch_csr_r2_reg[0]  0
.latch \u0_u0_ch_csr_r3_reg[1]_in \u0_u0_ch_csr_r3_reg[1]  0
.latch \u0_u0_ch_csr_r_reg[6]_in \u0_u0_ch_csr_r_reg[6]  0
.latch \u0_u0_ch_csr_r_reg[8]_in \u0_u0_ch_csr_r_reg[8]  0
.latch u0_u0_ch_stop_reg_in u0_u0_ch_stop_reg  2
.latch u0_u0_ch_sz_inf_reg_in u0_u0_ch_sz_inf_reg  2
.latch \u1_u1_state_reg[2]_in \u1_u1_state_reg[2]  0
.latch \u1_u1_state_reg[3]_in \u1_u1_state_reg[3]  0
.latch \u0_u0_ch_chk_sz_r_reg[5]_in \u0_u0_ch_chk_sz_r_reg[5]  2
.latch \u0_u0_ch_chk_sz_r_reg[3]_in \u0_u0_ch_chk_sz_r_reg[3]  2
.latch \u0_u0_ch_chk_sz_r_reg[7]_in \u0_u0_ch_chk_sz_r_reg[7]  2
.latch \u0_u0_ch_chk_sz_r_reg[1]_in \u0_u0_ch_chk_sz_r_reg[1]  2
.latch \u0_u0_ch_chk_sz_r_reg[2]_in \u0_u0_ch_chk_sz_r_reg[2]  2
.latch \u1_u1_state_reg[4]_in \u1_u1_state_reg[4]  0
.latch \u0_u0_ch_chk_sz_r_reg[4]_in \u0_u0_ch_chk_sz_r_reg[4]  2
.latch \u0_u0_ch_chk_sz_r_reg[6]_in \u0_u0_ch_chk_sz_r_reg[6]  2
.latch \u0_u0_ch_chk_sz_r_reg[0]_in \u0_u0_ch_chk_sz_r_reg[0]  2
.latch \u1_u1_state_reg[0]_in \u1_u1_state_reg[0]  0
.latch \u1_u1_state_reg[1]_in \u1_u1_state_reg[1]  0
.latch u4_u1_rf_ack_reg_in u4_u1_rf_ack_reg  2
.latch \u0_u0_ch_chk_sz_r_reg[10]_in \u0_u0_ch_chk_sz_r_reg[10]  2
.latch \u0_u0_ch_chk_sz_r_reg[8]_in \u0_u0_ch_chk_sz_r_reg[8]  2
.latch \u0_u0_ch_chk_sz_r_reg[9]_in \u0_u0_ch_chk_sz_r_reg[9]  2
.latch \u2_u0_out_r_reg[15]_in \u2_u0_out_r_reg[15]  2
.latch \u2_u1_out_r_reg[15]_in \u2_u1_out_r_reg[15]  2
.latch \u2_state_reg[8]_in \u2_state_reg[8]  0
.latch \u2_state_reg[7]_in \u2_state_reg[7]  0
.latch \u2_state_reg[6]_in \u2_state_reg[6]  0
.latch \u2_u0_out_r_reg[11]_in \u2_u0_out_r_reg[11]  2
.latch \u2_u1_out_r_reg[11]_in \u2_u1_out_r_reg[11]  2
.latch \u2_u0_out_r_reg[12]_in \u2_u0_out_r_reg[12]  2
.latch \u2_u1_out_r_reg[12]_in \u2_u1_out_r_reg[12]  2
.latch \u2_u0_out_r_reg[16]_in \u2_u0_out_r_reg[16]  2
.latch \u2_u1_out_r_reg[16]_in \u2_u1_out_r_reg[16]  2
.latch \u0_int_maska_r_reg[11]_in \u0_int_maska_r_reg[11]  0
.latch \u0_csr_r_reg[0]_in \u0_csr_r_reg[0]  0
.latch \u0_int_maska_r_reg[0]_in \u0_int_maska_r_reg[0]  0
.latch \u2_u0_out_r_reg[14]_in \u2_u0_out_r_reg[14]  2
.latch \u2_u1_out_r_reg[14]_in \u2_u1_out_r_reg[14]  2
.latch \u0_int_maska_r_reg[10]_in \u0_int_maska_r_reg[10]  0
.latch \u0_int_maska_r_reg[5]_in \u0_int_maska_r_reg[5]  0
.latch \u2_u1_out_r_reg[8]_in \u2_u1_out_r_reg[8]  2
.latch \u2_u0_out_r_reg[8]_in \u2_u0_out_r_reg[8]  2
.latch \u0_int_maska_r_reg[6]_in \u0_int_maska_r_reg[6]  0
.latch \u0_int_maska_r_reg[7]_in \u0_int_maska_r_reg[7]  0
.latch \u0_int_maska_r_reg[8]_in \u0_int_maska_r_reg[8]  0
.latch \u0_int_maska_r_reg[9]_in \u0_int_maska_r_reg[9]  0
.latch \u0_int_maska_r_reg[2]_in \u0_int_maska_r_reg[2]  0
.latch \u0_int_maska_r_reg[4]_in \u0_int_maska_r_reg[4]  0
.latch \u0_int_maska_r_reg[3]_in \u0_int_maska_r_reg[3]  0
.latch \u0_int_maska_r_reg[29]_in \u0_int_maska_r_reg[29]  0
.latch \u0_int_maska_r_reg[26]_in \u0_int_maska_r_reg[26]  0
.latch \u0_int_maska_r_reg[27]_in \u0_int_maska_r_reg[27]  0
.latch \u0_int_maska_r_reg[28]_in \u0_int_maska_r_reg[28]  0
.latch \u0_int_maska_r_reg[19]_in \u0_int_maska_r_reg[19]  0
.latch \u0_int_maska_r_reg[22]_in \u0_int_maska_r_reg[22]  0
.latch \u0_int_maska_r_reg[24]_in \u0_int_maska_r_reg[24]  0
.latch \u0_int_maska_r_reg[23]_in \u0_int_maska_r_reg[23]  0
.latch \u0_int_maska_r_reg[1]_in \u0_int_maska_r_reg[1]  0
.latch \u0_int_maska_r_reg[20]_in \u0_int_maska_r_reg[20]  0
.latch \u0_int_maska_r_reg[16]_in \u0_int_maska_r_reg[16]  0
.latch \u0_int_maska_r_reg[17]_in \u0_int_maska_r_reg[17]  0
.latch \u0_int_maska_r_reg[15]_in \u0_int_maska_r_reg[15]  0
.latch \u0_int_maska_r_reg[12]_in \u0_int_maska_r_reg[12]  0
.latch \u0_int_maska_r_reg[13]_in \u0_int_maska_r_reg[13]  0
.latch \u0_int_maska_r_reg[14]_in \u0_int_maska_r_reg[14]  0
.latch \u0_int_maskb_r_reg[6]_in \u0_int_maskb_r_reg[6]  0
.latch \u0_int_maskb_r_reg[9]_in \u0_int_maskb_r_reg[9]  0
.latch \u2_u1_out_r_reg[7]_in \u2_u1_out_r_reg[7]  2
.latch \u2_u0_out_r_reg[7]_in \u2_u0_out_r_reg[7]  2
.latch \u0_int_maska_r_reg[18]_in \u0_int_maska_r_reg[18]  0
.latch \u0_int_maska_r_reg[21]_in \u0_int_maska_r_reg[21]  0
.latch \u0_int_maska_r_reg[25]_in \u0_int_maska_r_reg[25]  0
.latch \u0_int_maska_r_reg[30]_in \u0_int_maska_r_reg[30]  0
.latch \u0_int_maskb_r_reg[0]_in \u0_int_maskb_r_reg[0]  0
.latch \u0_int_maskb_r_reg[7]_in \u0_int_maskb_r_reg[7]  0
.latch \u0_int_maskb_r_reg[8]_in \u0_int_maskb_r_reg[8]  0
.latch \u0_int_maskb_r_reg[5]_in \u0_int_maskb_r_reg[5]  0
.latch \u0_int_maskb_r_reg[11]_in \u0_int_maskb_r_reg[11]  0
.latch \u0_int_maskb_r_reg[10]_in \u0_int_maskb_r_reg[10]  0
.latch \u0_int_maskb_r_reg[14]_in \u0_int_maskb_r_reg[14]  0
.latch \u0_int_maskb_r_reg[17]_in \u0_int_maskb_r_reg[17]  0
.latch \u0_int_maskb_r_reg[20]_in \u0_int_maskb_r_reg[20]  0
.latch \u0_int_maskb_r_reg[22]_in \u0_int_maskb_r_reg[22]  0
.latch \u0_int_maskb_r_reg[2]_in \u0_int_maskb_r_reg[2]  0
.latch \u0_int_maskb_r_reg[12]_in \u0_int_maskb_r_reg[12]  0
.latch \u0_int_maskb_r_reg[18]_in \u0_int_maskb_r_reg[18]  0
.latch \u0_int_maskb_r_reg[19]_in \u0_int_maskb_r_reg[19]  0
.latch \u0_int_maskb_r_reg[15]_in \u0_int_maskb_r_reg[15]  0
.latch \u2_u0_out_r_reg[13]_in \u2_u0_out_r_reg[13]  2
.latch \u2_u1_out_r_reg[13]_in \u2_u1_out_r_reg[13]  2
.latch \u0_int_maskb_r_reg[24]_in \u0_int_maskb_r_reg[24]  0
.latch \u0_int_maskb_r_reg[30]_in \u0_int_maskb_r_reg[30]  0
.latch \u0_int_maskb_r_reg[3]_in \u0_int_maskb_r_reg[3]  0
.latch \u0_int_maskb_r_reg[4]_in \u0_int_maskb_r_reg[4]  0
.latch \u0_int_maskb_r_reg[25]_in \u0_int_maskb_r_reg[25]  0
.latch \u0_int_maskb_r_reg[28]_in \u0_int_maskb_r_reg[28]  0
.latch \u0_int_maskb_r_reg[29]_in \u0_int_maskb_r_reg[29]  0
.latch \u0_int_maskb_r_reg[26]_in \u0_int_maskb_r_reg[26]  0
.latch \u0_int_maskb_r_reg[27]_in \u0_int_maskb_r_reg[27]  0
.latch \u0_int_maskb_r_reg[23]_in \u0_int_maskb_r_reg[23]  0
.latch \u0_int_maskb_r_reg[1]_in \u0_int_maskb_r_reg[1]  0
.latch \u0_int_maskb_r_reg[21]_in \u0_int_maskb_r_reg[21]  0
.latch \u0_int_maskb_r_reg[16]_in \u0_int_maskb_r_reg[16]  0
.latch \u0_int_maskb_r_reg[13]_in \u0_int_maskb_r_reg[13]  0
.latch u2_chunk_cnt_is_0_r_reg_in u2_chunk_cnt_is_0_r_reg  2
.latch \u2_u1_out_r_reg[4]_in \u2_u1_out_r_reg[4]  2
.latch \u2_u0_out_r_reg[4]_in \u2_u0_out_r_reg[4]  2
.latch \u2_u1_out_r_reg[10]_in \u2_u1_out_r_reg[10]  2
.latch \u2_u0_out_r_reg[10]_in \u2_u0_out_r_reg[10]  2
.latch u4_u1_slv_we_reg_in u4_u1_slv_we_reg  2
.latch u3_u1_slv_re_reg_in u3_u1_slv_re_reg  2
.latch u4_u1_slv_re_reg_in u4_u1_slv_re_reg  2
.latch u3_u1_slv_we_reg_in u3_u1_slv_we_reg  2
.latch \u3_u0_mast_dout_reg[4]_in \u3_u0_mast_dout_reg[4]  2
.latch \u3_u0_mast_dout_reg[28]_in \u3_u0_mast_dout_reg[28]  2
.latch \u3_u0_mast_dout_reg[19]_in \u3_u0_mast_dout_reg[19]  2
.latch \u3_u0_mast_dout_reg[29]_in \u3_u0_mast_dout_reg[29]  2
.latch u0_inta_o_reg_in u0_inta_o_reg  2
.latch \u3_u0_mast_dout_reg[1]_in \u3_u0_mast_dout_reg[1]  2
.latch \u3_u0_mast_dout_reg[8]_in \u3_u0_mast_dout_reg[8]  2
.latch \u3_u0_mast_dout_reg[30]_in \u3_u0_mast_dout_reg[30]  2
.latch \u3_u0_mast_dout_reg[3]_in \u3_u0_mast_dout_reg[3]  2
.latch \u3_u0_mast_dout_reg[22]_in \u3_u0_mast_dout_reg[22]  2
.latch \u3_u0_mast_dout_reg[18]_in \u3_u0_mast_dout_reg[18]  2
.latch \u3_u0_mast_dout_reg[10]_in \u3_u0_mast_dout_reg[10]  2
.latch \u3_u0_mast_dout_reg[12]_in \u3_u0_mast_dout_reg[12]  2
.latch \u3_u0_mast_dout_reg[0]_in \u3_u0_mast_dout_reg[0]  2
.latch \u3_u0_mast_dout_reg[15]_in \u3_u0_mast_dout_reg[15]  2
.latch \u3_u0_mast_dout_reg[20]_in \u3_u0_mast_dout_reg[20]  2
.latch \u3_u0_mast_dout_reg[25]_in \u3_u0_mast_dout_reg[25]  2
.latch \u3_u0_mast_dout_reg[14]_in \u3_u0_mast_dout_reg[14]  2
.latch \u3_u0_mast_dout_reg[9]_in \u3_u0_mast_dout_reg[9]  2
.latch \u3_u0_mast_dout_reg[13]_in \u3_u0_mast_dout_reg[13]  2
.latch \u3_u0_mast_dout_reg[11]_in \u3_u0_mast_dout_reg[11]  2
.latch \u3_u0_mast_dout_reg[17]_in \u3_u0_mast_dout_reg[17]  2
.latch \u3_u0_mast_dout_reg[2]_in \u3_u0_mast_dout_reg[2]  2
.latch \u2_u1_out_r_reg[3]_in \u2_u1_out_r_reg[3]  2
.latch \u3_u0_mast_dout_reg[31]_in \u3_u0_mast_dout_reg[31]  2
.latch \u3_u0_mast_dout_reg[6]_in \u3_u0_mast_dout_reg[6]  2
.latch \u3_u0_mast_dout_reg[27]_in \u3_u0_mast_dout_reg[27]  2
.latch \u3_u0_mast_dout_reg[23]_in \u3_u0_mast_dout_reg[23]  2
.latch \u3_u0_mast_dout_reg[24]_in \u3_u0_mast_dout_reg[24]  2
.latch u0_intb_o_reg_in u0_intb_o_reg  2
.latch \u2_u0_out_r_reg[3]_in \u2_u0_out_r_reg[3]  2
.latch \u3_u0_mast_dout_reg[21]_in \u3_u0_mast_dout_reg[21]  2
.latch \u3_u0_mast_dout_reg[7]_in \u3_u0_mast_dout_reg[7]  2
.latch \u2_u1_out_r_reg[6]_in \u2_u1_out_r_reg[6]  2
.latch \u2_u0_out_r_reg[6]_in \u2_u0_out_r_reg[6]  2
.latch \u3_u0_mast_dout_reg[5]_in \u3_u0_mast_dout_reg[5]  2
.latch \u2_u1_out_r_reg[9]_in \u2_u1_out_r_reg[9]  2
.latch \u2_u0_out_r_reg[9]_in \u2_u0_out_r_reg[9]  2
.latch \u3_u0_mast_dout_reg[26]_in \u3_u0_mast_dout_reg[26]  2
.latch \u3_u0_mast_dout_reg[16]_in \u3_u0_mast_dout_reg[16]  2
.latch \u2_u0_out_r_reg[5]_in \u2_u0_out_r_reg[5]  2
.latch \u2_u1_out_r_reg[5]_in \u2_u1_out_r_reg[5]  2
.latch \u2_u1_out_r_reg[2]_in \u2_u1_out_r_reg[2]  2
.latch \u2_u0_out_r_reg[2]_in \u2_u0_out_r_reg[2]  2
.latch u2_mast0_drdy_r_reg_in u2_mast0_drdy_r_reg  2
.latch u3_u1_rf_ack_reg_in u3_u1_rf_ack_reg  2
.latch \u4_u0_mast_dout_reg[23]_in \u4_u0_mast_dout_reg[23]  2
.latch \u4_u0_mast_dout_reg[20]_in \u4_u0_mast_dout_reg[20]  2
.latch \u4_u0_mast_dout_reg[16]_in \u4_u0_mast_dout_reg[16]  2
.latch \u4_u0_mast_dout_reg[22]_in \u4_u0_mast_dout_reg[22]  2
.latch \u4_u0_mast_dout_reg[5]_in \u4_u0_mast_dout_reg[5]  2
.latch \u4_u0_mast_dout_reg[11]_in \u4_u0_mast_dout_reg[11]  2
.latch \u4_u0_mast_dout_reg[12]_in \u4_u0_mast_dout_reg[12]  2
.latch \u4_u0_mast_dout_reg[7]_in \u4_u0_mast_dout_reg[7]  2
.latch \u4_u0_mast_dout_reg[3]_in \u4_u0_mast_dout_reg[3]  2
.latch \u4_u0_mast_dout_reg[13]_in \u4_u0_mast_dout_reg[13]  2
.latch \u4_u0_mast_dout_reg[4]_in \u4_u0_mast_dout_reg[4]  2
.latch \u4_u0_mast_dout_reg[27]_in \u4_u0_mast_dout_reg[27]  2
.latch \u4_u0_mast_dout_reg[1]_in \u4_u0_mast_dout_reg[1]  2
.latch \u4_u0_mast_dout_reg[26]_in \u4_u0_mast_dout_reg[26]  2
.latch \u4_u0_mast_dout_reg[25]_in \u4_u0_mast_dout_reg[25]  2
.latch \u4_u0_mast_dout_reg[21]_in \u4_u0_mast_dout_reg[21]  2
.latch \u4_u0_mast_dout_reg[2]_in \u4_u0_mast_dout_reg[2]  2
.latch \u4_u0_mast_dout_reg[24]_in \u4_u0_mast_dout_reg[24]  2
.latch \u4_u0_mast_dout_reg[0]_in \u4_u0_mast_dout_reg[0]  2
.latch \u4_u0_mast_dout_reg[17]_in \u4_u0_mast_dout_reg[17]  2
.latch \u4_u0_mast_dout_reg[31]_in \u4_u0_mast_dout_reg[31]  2
.latch \u4_u0_mast_dout_reg[14]_in \u4_u0_mast_dout_reg[14]  2
.latch \u4_u0_mast_dout_reg[8]_in \u4_u0_mast_dout_reg[8]  2
.latch \u4_u0_mast_dout_reg[28]_in \u4_u0_mast_dout_reg[28]  2
.latch \u4_u0_mast_dout_reg[10]_in \u4_u0_mast_dout_reg[10]  2
.latch \u4_u0_mast_dout_reg[18]_in \u4_u0_mast_dout_reg[18]  2
.latch \u4_u0_mast_dout_reg[29]_in \u4_u0_mast_dout_reg[29]  2
.latch \u4_u0_mast_dout_reg[6]_in \u4_u0_mast_dout_reg[6]  2
.latch \u4_u0_mast_dout_reg[9]_in \u4_u0_mast_dout_reg[9]  2
.latch \u4_u0_mast_dout_reg[19]_in \u4_u0_mast_dout_reg[19]  2
.latch \u4_u0_mast_dout_reg[15]_in \u4_u0_mast_dout_reg[15]  2
.latch \u4_u0_mast_dout_reg[30]_in \u4_u0_mast_dout_reg[30]  2
.latch \u2_u0_out_r_reg[1]_in \u2_u0_out_r_reg[1]  2
.latch \u2_u1_out_r_reg[1]_in \u2_u1_out_r_reg[1]  2
.latch \u1_ndr_r_reg[2]_in \u1_ndr_r_reg[2]  2
.latch \u1_ndr_r_reg[1]_in \u1_ndr_r_reg[1]  2
.latch \u1_ndr_r_reg[24]_in \u1_ndr_r_reg[24]  2
.latch \u1_ndr_r_reg[10]_in \u1_ndr_r_reg[10]  2
.latch \u1_ndr_r_reg[11]_in \u1_ndr_r_reg[11]  2
.latch \u1_ndr_r_reg[12]_in \u1_ndr_r_reg[12]  2
.latch \u1_ndr_r_reg[29]_in \u1_ndr_r_reg[29]  2
.latch \u1_ndr_r_reg[17]_in \u1_ndr_r_reg[17]  2
.latch \u1_ndr_r_reg[9]_in \u1_ndr_r_reg[9]  2
.latch \u1_ndr_r_reg[22]_in \u1_ndr_r_reg[22]  2
.latch \u1_ndr_r_reg[7]_in \u1_ndr_r_reg[7]  2
.latch \u1_ndr_r_reg[30]_in \u1_ndr_r_reg[30]  2
.latch \u1_ndr_r_reg[23]_in \u1_ndr_r_reg[23]  2
.latch \u1_ndr_r_reg[15]_in \u1_ndr_r_reg[15]  2
.latch \u1_ndr_r_reg[14]_in \u1_ndr_r_reg[14]  2
.latch \u1_ndr_r_reg[28]_in \u1_ndr_r_reg[28]  2
.latch \u1_ndr_r_reg[18]_in \u1_ndr_r_reg[18]  2
.latch \u1_ndr_r_reg[16]_in \u1_ndr_r_reg[16]  2
.latch \u1_ndr_r_reg[8]_in \u1_ndr_r_reg[8]  2
.latch \u1_ndr_r_reg[4]_in \u1_ndr_r_reg[4]  2
.latch \u1_ndr_r_reg[27]_in \u1_ndr_r_reg[27]  2
.latch \u1_ndr_r_reg[20]_in \u1_ndr_r_reg[20]  2
.latch \u1_ndr_r_reg[5]_in \u1_ndr_r_reg[5]  2
.latch \u1_ndr_r_reg[6]_in \u1_ndr_r_reg[6]  2
.latch \u1_ndr_r_reg[19]_in \u1_ndr_r_reg[19]  2
.latch \u1_ndr_r_reg[21]_in \u1_ndr_r_reg[21]  2
.latch \u1_ndr_r_reg[25]_in \u1_ndr_r_reg[25]  2
.latch \u1_ndr_r_reg[13]_in \u1_ndr_r_reg[13]  2
.latch \u1_ndr_r_reg[3]_in \u1_ndr_r_reg[3]  2
.latch \u1_ndr_r_reg[26]_in \u1_ndr_r_reg[26]  2
.latch \u1_ndr_r_reg[0]_in \u1_ndr_r_reg[0]  2
.latch \u1_ndnr_reg[0]_in \u1_ndnr_reg[0]  2
.latch \u2_u0_out_r_reg[0]_in \u2_u0_out_r_reg[0]  2
.latch \u2_u1_out_r_reg[0]_in \u2_u1_out_r_reg[0]  2
.latch \u1_req_r_reg[0]_in \u1_req_r_reg[0]  2
.latch \u3_u1_slv_adr_reg[3]_in \u3_u1_slv_adr_reg[3]  2
.latch \u3_u1_slv_dout_reg[4]_in \u3_u1_slv_dout_reg[4]  2
.latch \u3_u1_slv_dout_reg[0]_in \u3_u1_slv_dout_reg[0]  2
.latch \u3_u1_slv_dout_reg[18]_in \u3_u1_slv_dout_reg[18]  2
.latch \u3_u1_slv_dout_reg[7]_in \u3_u1_slv_dout_reg[7]  2
.latch \u3_u1_slv_adr_reg[6]_in \u3_u1_slv_adr_reg[6]  2
.latch \u3_u1_slv_dout_reg[5]_in \u3_u1_slv_dout_reg[5]  2
.latch \u3_u1_slv_dout_reg[24]_in \u3_u1_slv_dout_reg[24]  2
.latch \u3_u1_slv_dout_reg[1]_in \u3_u1_slv_dout_reg[1]  2
.latch \u3_u1_slv_adr_reg[8]_in \u3_u1_slv_adr_reg[8]  2
.latch \u3_u1_slv_dout_reg[19]_in \u3_u1_slv_dout_reg[19]  2
.latch \u3_u1_slv_dout_reg[31]_in \u3_u1_slv_dout_reg[31]  2
.latch \u3_u1_slv_dout_reg[6]_in \u3_u1_slv_dout_reg[6]  2
.latch \u3_u1_slv_adr_reg[9]_in \u3_u1_slv_adr_reg[9]  2
.latch \u3_u1_slv_dout_reg[20]_in \u3_u1_slv_dout_reg[20]  2
.latch \u3_u1_slv_adr_reg[4]_in \u3_u1_slv_adr_reg[4]  2
.latch \u3_u1_slv_dout_reg[30]_in \u3_u1_slv_dout_reg[30]  2
.latch \u3_u1_slv_dout_reg[26]_in \u3_u1_slv_dout_reg[26]  2
.latch \u3_u1_slv_dout_reg[29]_in \u3_u1_slv_dout_reg[29]  2
.latch \u3_u1_slv_dout_reg[28]_in \u3_u1_slv_dout_reg[28]  2
.latch \u3_u1_slv_dout_reg[2]_in \u3_u1_slv_dout_reg[2]  2
.latch \u3_u1_slv_dout_reg[8]_in \u3_u1_slv_dout_reg[8]  2
.latch \u3_u1_slv_adr_reg[7]_in \u3_u1_slv_adr_reg[7]  2
.latch \u3_u1_slv_adr_reg[2]_in \u3_u1_slv_adr_reg[2]  2
.latch \u3_u1_slv_dout_reg[14]_in \u3_u1_slv_dout_reg[14]  2
.latch \u3_u1_slv_dout_reg[23]_in \u3_u1_slv_dout_reg[23]  2
.latch \u3_u1_slv_dout_reg[9]_in \u3_u1_slv_dout_reg[9]  2
.latch \u3_u1_slv_dout_reg[21]_in \u3_u1_slv_dout_reg[21]  2
.latch \u3_u1_slv_dout_reg[25]_in \u3_u1_slv_dout_reg[25]  2
.latch \u3_u1_slv_dout_reg[27]_in \u3_u1_slv_dout_reg[27]  2
.latch \u3_u1_slv_dout_reg[3]_in \u3_u1_slv_dout_reg[3]  2
.latch \u3_u1_slv_dout_reg[12]_in \u3_u1_slv_dout_reg[12]  2
.latch \u3_u1_slv_dout_reg[17]_in \u3_u1_slv_dout_reg[17]  2
.latch \u3_u1_slv_adr_reg[5]_in \u3_u1_slv_adr_reg[5]  2
.latch \u3_u1_slv_dout_reg[11]_in \u3_u1_slv_dout_reg[11]  2
.latch \u3_u1_slv_dout_reg[15]_in \u3_u1_slv_dout_reg[15]  2
.latch \u3_u1_slv_dout_reg[13]_in \u3_u1_slv_dout_reg[13]  2
.latch \u3_u1_slv_dout_reg[10]_in \u3_u1_slv_dout_reg[10]  2
.latch \u3_u1_slv_dout_reg[16]_in \u3_u1_slv_dout_reg[16]  2
.latch \u3_u1_slv_dout_reg[22]_in \u3_u1_slv_dout_reg[22]  2

.names [995]
 0
.names [996]
 1
.names wb1_stb_i [1001] [3574] wb0_stb_o
01- 1
1-1 1
.names wb0_stb_i [1025] [3592] wb1_stb_o
01- 1
1-1 1
.names wb1_cyc_i [1030] [3574] wb0_cyc_o
01- 1
1-1 1
.names wb0_cyc_i [1058] [3592] wb1_cyc_o
01- 1
1-1 1
.names u3_u0_mast_stb_reg [1001]
1 1
.names wb1_addr_i[3] [1060] [3574] wb0_addr_o[3]
01- 1
1-1 1
.names wb1_addr_i[2] [1061] [3574] wb0_addr_o[2]
01- 1
1-1 1
.names wb1_addr_i[27] [1091] [3574] wb0_addr_o[27]
01- 1
1-1 1
.names wb1_addr_i[26] [1092] [3574] wb0_addr_o[26]
01- 1
1-1 1
.names wb1_addr_i[25] [1070] [3574] wb0_addr_o[25]
01- 1
1-1 1
.names wb1_addr_i[24] [1093] [3574] wb0_addr_o[24]
01- 1
1-1 1
.names wb1_addr_i[23] [1067] [3574] wb0_addr_o[23]
01- 1
1-1 1
.names wb1_addr_i[22] [1068] [3574] wb0_addr_o[22]
01- 1
1-1 1
.names wb1_addr_i[21] [1069] [3574] wb0_addr_o[21]
01- 1
1-1 1
.names wb1_addr_i[20] [1071] [3574] wb0_addr_o[20]
01- 1
1-1 1
.names wb1_addr_i[19] [1072] [3574] wb0_addr_o[19]
01- 1
1-1 1
.names wb1_addr_i[18] [1073] [3659] wb0_addr_o[18]
01- 1
1-1 1
.names wb1_addr_i[15] [1075] [3659] wb0_addr_o[15]
01- 1
1-1 1
.names wb1_addr_i[14] [1076] [3574] wb0_addr_o[14]
01- 1
1-1 1
.names wb1_addr_i[13] [1077] [3659] wb0_addr_o[13]
01- 1
1-1 1
.names wb1_addr_i[12] [1078] [3659] wb0_addr_o[12]
01- 1
1-1 1
.names wb1_addr_i[11] [1079] [3574] wb0_addr_o[11]
01- 1
1-1 1
.names wb1_addr_i[10] [1080] [3659] wb0_addr_o[10]
01- 1
1-1 1
.names wb1_addr_i[9] [1081] [3659] wb0_addr_o[9]
01- 1
1-1 1
.names wb1_addr_i[16] [1074] [3659] wb0_addr_o[16]
01- 1
1-1 1
.names wb1_addr_i[4] [1084] [3574] wb0_addr_o[4]
01- 1
1-1 1
.names wb1_addr_i[6] [1082] [3574] wb0_addr_o[6]
01- 1
1-1 1
.names wb1_addr_i[5] [1083] [3659] wb0_addr_o[5]
01- 1
1-1 1
.names u4_u0_mast_stb_reg [1025]
1 1
.names wb1_addr_i[28] [1090] [3574] wb0_addr_o[28]
01- 1
1-1 1
.names wb1_addr_i[29] [1089] [3659] wb0_addr_o[29]
01- 1
1-1 1
.names wb1_addr_i[31] [1123] [3574] wb0_addr_o[31]
01- 1
1-1 1
.names wb1_addr_i[30] [1124] [3574] wb0_addr_o[30]
01- 1
1-1 1
.names u3_u0_mast_cyc_reg [1030]
1 1
.names wb1_addr_i[17] [1094] [3659] wb0_addr_o[17]
01- 1
1-1 1
.names wb1_addr_i[8] [1096] [3659] wb0_addr_o[8]
01- 1
1-1 1
.names wb1_addr_i[7] [1095] [3659] wb0_addr_o[7]
01- 1
1-1 1
.names wb0_addr_i[27] [1100] [3592] wb1_addr_o[27]
01- 1
1-1 1
.names wb0_addr_i[26] [1101] [3607] wb1_addr_o[26]
01- 1
1-1 1
.names wb0_addr_i[25] [1102] [3607] wb1_addr_o[25]
01- 1
1-1 1
.names wb0_addr_i[24] [1103] [3607] wb1_addr_o[24]
01- 1
1-1 1
.names wb0_addr_i[23] [1105] [3606] wb1_addr_o[23]
01- 1
1-1 1
.names wb0_addr_i[22] [1104] [3592] wb1_addr_o[22]
01- 1
1-1 1
.names wb0_addr_i[21] [1106] [3592] wb1_addr_o[21]
01- 1
1-1 1
.names wb0_addr_i[20] [1107] [3592] wb1_addr_o[20]
01- 1
1-1 1
.names wb0_addr_i[19] [1108] [3592] wb1_addr_o[19]
01- 1
1-1 1
.names wb0_addr_i[18] [1109] [3592] wb1_addr_o[18]
01- 1
1-1 1
.names wb0_addr_i[16] [1110] [3592] wb1_addr_o[16]
01- 1
1-1 1
.names wb0_addr_i[15] [1111] [3606] wb1_addr_o[15]
01- 1
1-1 1
.names wb0_addr_i[14] [1114] [3592] wb1_addr_o[14]
01- 1
1-1 1
.names wb0_addr_i[13] [1112] [3607] wb1_addr_o[13]
01- 1
1-1 1
.names wb0_addr_i[12] [1113] [3607] wb1_addr_o[12]
01- 1
1-1 1
.names wb0_addr_i[11] [1115] [3607] wb1_addr_o[11]
01- 1
1-1 1
.names wb0_addr_i[9] [1117] [3592] wb1_addr_o[9]
01- 1
1-1 1
.names wb0_addr_i[6] [1118] [3607] wb1_addr_o[6]
01- 1
1-1 1
.names wb0_addr_i[5] [1119] [3592] wb1_addr_o[5]
01- 1
1-1 1
.names wb0_addr_i[4] [1120] [3592] wb1_addr_o[4]
01- 1
1-1 1
.names [1157] u3_u0_mast_cyc_reg_in u3_u0_mast_stb_reg_in
11 1
.names wb0_addr_i[29] [1098] [3592] wb1_addr_o[29]
01- 1
1-1 1
.names wb0_addr_i[28] [1099] [3606] wb1_addr_o[28]
01- 1
1-1 1
.names wb0_addr_i[10] [1116] [3592] wb1_addr_o[10]
01- 1
1-1 1
.names u4_u0_mast_cyc_reg [1058]
1 1
.names [1200] [1097] u4_u0_mast_stb_reg_in
00 1
.names \u2_mast0_adr_reg[3] [1060]
1 1
.names \u2_mast0_adr_reg[2] [1061]
1 1
.names wb0_addr_i[30] [1149] [3606] wb1_addr_o[30]
01- 1
1-1 1
.names wb0_addr_i[31] [1148] [3606] wb1_addr_o[31]
01- 1
1-1 1
.names wb0_addr_i[17] [1150] [3592] wb1_addr_o[17]
01- 1
1-1 1
.names wb0_addr_i[7] [1152] [3592] wb1_addr_o[7]
01- 1
1-1 1
.names wb0_addr_i[8] [1151] [3607] wb1_addr_o[8]
01- 1
1-1 1
.names \u2_mast0_adr_reg[23] [1067]
1 1
.names \u2_mast0_adr_reg[22] [1068]
1 1
.names \u2_mast0_adr_reg[21] [1069]
1 1
.names \u2_mast0_adr_reg[25] [1070]
1 1
.names \u2_mast0_adr_reg[20] [1071]
1 1
.names \u2_mast0_adr_reg[19] [1072]
1 1
.names \u2_mast0_adr_reg[18] [1073]
1 1
.names \u2_mast0_adr_reg[16] [1074]
1 1
.names \u2_mast0_adr_reg[15] [1075]
1 1
.names \u2_mast0_adr_reg[14] [1076]
1 1
.names \u2_mast0_adr_reg[13] [1077]
1 1
.names \u2_mast0_adr_reg[12] [1078]
1 1
.names \u2_mast0_adr_reg[11] [1079]
1 1
.names \u2_mast0_adr_reg[10] [1080]
1 1
.names \u2_mast0_adr_reg[9] [1081]
1 1
.names \u2_mast0_adr_reg[6] [1082]
1 1
.names \u2_mast0_adr_reg[5] [1083]
1 1
.names \u2_mast0_adr_reg[4] [1084]
1 1
.names [4200] [1165] [1195] u3_u0_mast_cyc_reg_in
111 0
.names [1097] u4_u0_mast_cyc_reg_in
0 1
.names wb0_addr_i[3] [1167] [3592] wb1_addr_o[3]
01- 1
1-1 1
.names wb0_addr_i[2] [1168] [3592] wb1_addr_o[2]
01- 1
1-1 1
.names \u2_mast0_adr_reg[29] [1089]
1 1
.names \u2_mast0_adr_reg[28] [1090]
1 1
.names \u2_mast0_adr_reg[27] [1091]
1 1
.names \u2_mast0_adr_reg[26] [1092]
1 1
.names \u2_mast0_adr_reg[24] [1093]
1 1
.names \u2_mast0_adr_reg[17] [1094]
1 1
.names \u2_mast0_adr_reg[7] [1095]
1 1
.names \u2_mast0_adr_reg[8] [1096]
1 1
.names [1255] [2541] [1166] [1097]
11- 0
--1 0
.names \u2_mast1_adr_reg[29] [1098]
1 1
.names \u2_mast1_adr_reg[28] [1099]
1 1
.names \u2_mast1_adr_reg[27] [1100]
1 1
.names \u2_mast1_adr_reg[26] [1101]
1 1
.names \u2_mast1_adr_reg[25] [1102]
1 1
.names \u2_mast1_adr_reg[24] [1103]
1 1
.names \u2_mast1_adr_reg[22] [1104]
1 1
.names \u2_mast1_adr_reg[23] [1105]
1 1
.names \u2_mast1_adr_reg[21] [1106]
1 1
.names \u2_mast1_adr_reg[20] [1107]
1 1
.names \u2_mast1_adr_reg[19] [1108]
1 1
.names \u2_mast1_adr_reg[18] [1109]
1 1
.names \u2_mast1_adr_reg[16] [1110]
1 1
.names \u2_mast1_adr_reg[15] [1111]
1 1
.names \u2_mast1_adr_reg[13] [1112]
1 1
.names \u2_mast1_adr_reg[12] [1113]
1 1
.names \u2_mast1_adr_reg[14] [1114]
1 1
.names \u2_mast1_adr_reg[11] [1115]
1 1
.names \u2_mast1_adr_reg[10] [1116]
1 1
.names \u2_mast1_adr_reg[9] [1117]
1 1
.names \u2_mast1_adr_reg[6] [1118]
1 1
.names \u2_mast1_adr_reg[5] [1119]
1 1
.names \u2_mast1_adr_reg[4] [1120]
1 1
.names [1159] [1333] \u2_mast0_adr_reg[2]_in
11 0
.names [1162] [1332] \u2_mast0_adr_reg[3]_in
11 0
.names \u2_mast0_adr_reg[31] [1123]
1 1
.names \u2_mast0_adr_reg[30] [1124]
1 1
.names [4203] [1203] \u2_mast0_adr_reg[12]_in
00 1
.names [4203] [1201] \u2_mast0_adr_reg[11]_in
00 1
.names [4203] [1204] \u2_mast0_adr_reg[13]_in
00 1
.names [4204] [1205] \u2_mast0_adr_reg[14]_in
00 1
.names [4204] [1206] \u2_mast0_adr_reg[15]_in
00 1
.names [4203] [1207] \u2_mast0_adr_reg[16]_in
00 1
.names [4203] [1209] \u2_mast0_adr_reg[18]_in
00 1
.names [4203] [1211] \u2_mast0_adr_reg[20]_in
00 1
.names [4204] [1210] \u2_mast0_adr_reg[19]_in
00 1
.names [4204] [1212] \u2_mast0_adr_reg[21]_in
00 1
.names [4204] [1213] \u2_mast0_adr_reg[22]_in
00 1
.names [4203] [1214] \u2_mast0_adr_reg[23]_in
00 1
.names [4204] [1215] \u2_mast0_adr_reg[24]_in
00 1
.names [4204] [1216] \u2_mast0_adr_reg[25]_in
00 1
.names [4203] [1217] \u2_mast0_adr_reg[26]_in
00 1
.names [4203] [1218] \u2_mast0_adr_reg[27]_in
00 1
.names [4204] [1219] \u2_mast0_adr_reg[28]_in
00 1
.names [4203] [1220] \u2_mast0_adr_reg[29]_in
00 1
.names [4204] [1202] \u2_mast0_adr_reg[10]_in
00 1
.names [4204] [1189] \u2_mast0_adr_reg[4]_in
00 1
.names [4204] [1191] \u2_mast0_adr_reg[6]_in
00 1
.names [4203] [1190] \u2_mast0_adr_reg[5]_in
00 1
.names [4204] [1194] \u2_mast0_adr_reg[9]_in
00 1
.names \u2_mast1_adr_reg[31] [1148]
1 1
.names \u2_mast1_adr_reg[30] [1149]
1 1
.names \u2_mast1_adr_reg[17] [1150]
1 1
.names \u2_mast1_adr_reg[8] [1151]
1 1
.names \u2_mast1_adr_reg[7] [1152]
1 1
.names [1189] \u2_mast1_adr_reg[4]_in
0 1
.names [1190] \u2_mast1_adr_reg[5]_in
0 1
.names [1191] \u2_mast1_adr_reg[6]_in
0 1
.names [1194] \u2_mast1_adr_reg[9]_in
0 1
.names [1226] [1726] [1157]
11 0
.names [4202] [1256] \u2_mast0_adr_reg[17]_in
00 1
.names [4200] \u2_mast1_adr_reg[2]_in [1159]
11 0
.names [4202] [1258] \u2_mast0_adr_reg[30]_in
00 1
.names [4202] [1222] \u2_mast0_adr_reg[31]_in
00 1
.names [4200] \u2_mast1_adr_reg[3]_in [1162]
11 0
.names [4203] [1224] \u2_mast0_adr_reg[7]_in
00 1
.names [4202] [1225] \u2_mast0_adr_reg[8]_in
00 1
.names [1255] [2508] [1165]
11 0
.names [1253] [1320] [1166]
00 1
.names \u2_mast1_adr_reg[3] [1167]
1 1
.names \u2_mast1_adr_reg[2] [1168]
1 1
.names [1201] \u2_mast1_adr_reg[11]_in
0 1
.names [1202] \u2_mast1_adr_reg[10]_in
0 1
.names [1203] \u2_mast1_adr_reg[12]_in
0 1
.names [1204] \u2_mast1_adr_reg[13]_in
0 1
.names [1205] \u2_mast1_adr_reg[14]_in
0 1
.names [1206] \u2_mast1_adr_reg[15]_in
0 1
.names [1207] \u2_mast1_adr_reg[16]_in
0 1
.names [1209] \u2_mast1_adr_reg[18]_in
0 1
.names [1210] \u2_mast1_adr_reg[19]_in
0 1
.names [1211] \u2_mast1_adr_reg[20]_in
0 1
.names [1212] \u2_mast1_adr_reg[21]_in
0 1
.names [1213] \u2_mast1_adr_reg[22]_in
0 1
.names [1214] \u2_mast1_adr_reg[23]_in
0 1
.names [1215] \u2_mast1_adr_reg[24]_in
0 1
.names [1216] \u2_mast1_adr_reg[25]_in
0 1
.names [1217] \u2_mast1_adr_reg[26]_in
0 1
.names [1218] \u2_mast1_adr_reg[27]_in
0 1
.names [1219] \u2_mast1_adr_reg[28]_in
0 1
.names [1220] \u2_mast1_adr_reg[29]_in
0 1
.names [1222] \u2_mast1_adr_reg[31]_in
0 1
.names [1324] [1239] [1278] [1189]
11- 0
--1 0
.names [1325] [1240] [1279] [1190]
11- 0
--1 0
.names [1324] [1241] [1280] [1191]
11- 0
--1 0
.names [1224] \u2_mast1_adr_reg[7]_in
0 1
.names [1225] \u2_mast1_adr_reg[8]_in
0 1
.names [1324] [1244] [1281] [1194]
11- 0
--1 0
.names u2_write_hold_r_reg_in [1317] [2568] [1195]
111 0
.names \u2_state_reg[1] [1196]
1 1
.names \u2_state_reg[3] [1197]
1 1
.names u2_chunk_dec_reg [1198]
0 1
.names u2_tsz_dec_reg [1199]
0 1
.names [1282] [1729] [1200]
11 1
.names [1324] [1246] [1260] [1201]
11- 0
--1 0
.names [1325] [1245] [1259] [1202]
11- 0
--1 0
.names [1325] [1247] [1261] [1203]
11- 0
--1 0
.names [1324] [1248] [1262] [1204]
11- 0
--1 0
.names [1325] [1287] [1263] [1205]
11- 0
--1 0
.names [1325] [1249] [1264] [1206]
11- 0
--1 0
.names [1324] [1250] [1265] [1207]
11- 0
--1 0
.names [1256] \u2_mast1_adr_reg[17]_in
0 1
.names [1324] [1238] [1266] [1209]
11- 0
--1 0
.names [1325] [1236] [1267] [1210]
11- 0
--1 0
.names [1325] [1233] [1268] [1211]
11- 0
--1 0
.names [1325] [1232] [1269] [1212]
11- 0
--1 0
.names [1325] [1231] [1270] [1213]
11- 0
--1 0
.names [1325] [1237] [1271] [1214]
11- 0
--1 0
.names [1324] [1285] [1272] [1215]
11- 0
--1 0
.names [1324] [1229] [1273] [1216]
11- 0
--1 0
.names [1324] [3959] [1274] [1217]
11- 0
--1 0
.names [1324] [1234] [1275] [1218]
11- 0
--1 0
.names [1325] [1284] [1276] [1219]
11- 0
--1 0
.names [1325] [1228] [1277] [1220]
11- 0
--1 0
.names [1258] \u2_mast1_adr_reg[30]_in
0 1
.names [1415] [1235] [1326] [1222]
01- 1
1-1 1
.names [1326] [1592] [1292] \u2_mast1_adr_reg[3]_in
00- 1
--0 1
.names [1385] [1242] [1326] [1224]
01- 1
1-1 1
.names [1386] [1243] [1326] [1225]
01- 1
1-1 1
.names [1291] [4201] [1226]
00 1
.names \u2_adr1_cnt_reg[28] [1227]
0 1
.names \u2_adr1_cnt_reg[27] [1228]
1 1
.names \u2_adr1_cnt_reg[23] [1229]
1 1
.names \u2_adr1_cnt_reg[24] [1230]
0 1
.names \u2_adr1_cnt_reg[20] [1231]
1 1
.names \u2_adr1_cnt_reg[19] [1232]
1 1
.names \u2_adr1_cnt_reg[18] [1233]
1 1
.names \u2_adr1_cnt_reg[25] [1234]
1 1
.names \u2_adr1_cnt_reg[29] [1235]
0 1
.names \u2_adr1_cnt_reg[17] [1236]
1 1
.names \u2_adr1_cnt_reg[21] [1237]
1 1
.names \u2_adr1_cnt_reg[16] [1238]
1 1
.names \u2_adr1_cnt_reg[2] [1239]
1 1
.names \u2_adr1_cnt_reg[3] [1240]
1 1
.names \u2_adr1_cnt_reg[4] [1241]
1 1
.names \u2_adr1_cnt_reg[5] [1242]
0 1
.names \u2_adr1_cnt_reg[6] [1243]
0 1
.names \u2_adr1_cnt_reg[7] [1244]
1 1
.names \u2_adr1_cnt_reg[8] [1245]
1 1
.names \u2_adr1_cnt_reg[9] [1246]
1 1
.names \u2_adr1_cnt_reg[10] [1247]
1 1
.names \u2_adr1_cnt_reg[11] [1248]
1 1
.names \u2_adr1_cnt_reg[13] [1249]
1 1
.names \u2_adr1_cnt_reg[14] [1250]
1 1
.names \u2_adr1_cnt_reg[15] [1251]
0 1
.names u2_read_r_reg [1252]
1 1
.names [1317] [2586] [1253]
11 0
.names wb1_we_i [1329] [3574] wb0_we_o
01- 1
1-1 1
.names [1318] [1319] [1255]
11 0
.names [1416] [1251] [1326] [1256]
01- 1
1-1 1
.names [3973] [3997] [1326] \u2_mast1_adr_reg[2]_in
01- 1
1-1 1
.names [1369] [1227] [1324] [1258]
01- 1
1-1 1
.names [1327] [1387] [1259]
11 1
.names [1327] [1345] [1260]
11 1
.names [1327] [1376] [1261]
11 1
.names [1327] [1377] [1262]
11 1
.names [1327] [1378] [1263]
11 1
.names [1327] [1379] [1264]
11 1
.names [1327] [1406] [1265]
11 1
.names [1327] [1339] [1266]
11 1
.names [1327] [1380] [1267]
11 1
.names [1327] [1375] [1268]
11 1
.names [1327] [1414] [1269]
11 1
.names [1326] [1374] [1270]
00 1
.names [1327] [1381] [1271]
11 1
.names [1327] [1413] [1272]
11 1
.names [1327] [1372] [1273]
11 1
.names [1327] [1371] [1274]
11 1
.names [1327] [1382] [1275]
11 1
.names [1327] [1373] [1276]
11 1
.names [1327] [1370] [1277]
11 1
.names [1327] [1383] [1278]
11 1
.names [1327] [1384] [1279]
11 1
.names [1327] [1389] [1280]
11 1
.names [1327] [1388] [1281]
11 1
.names [1327] [2541] [1282]
11 0
.names [3017] [3103] [1348] [2168] \u2_state_reg[1]_in
1111 0
.names \u2_adr1_cnt_reg[26] [1284]
1 1
.names \u2_adr1_cnt_reg[22] [1285]
1 1
.names \u2_adr1_cnt_reg[0] \u2_u1_out_r_reg[0]_in
0 1
.names \u2_adr1_cnt_reg[12] [1287]
1 1
.names \u2_adr1_cnt_reg[1] [1288]
0 1
.names [3019] [1331] \u2_state_reg[3]_in
11 0
.names [1324] [1252] u2_tsz_dec_reg_in
00 1
.names [1337] [2541] [1291]
00 1
.names [1337] [4066] [1292]
11 0
.names [1367] [4308] [1958] \u2_adr1_cnt_reg[24]_in
00- 1
--0 1
.names [1365] [4288] [1952] \u2_adr1_cnt_reg[17]_in
00- 1
--0 1
.names [1366] [4288] [1942] \u2_adr1_cnt_reg[21]_in
00- 1
--0 1
.names [1368] [4288] [1957] \u2_adr1_cnt_reg[23]_in
00- 1
--0 1
.names [1351] [2245] [1860] \u2_adr1_cnt_reg[2]_in
00- 1
--0 1
.names [1352] [4288] [1861] \u2_adr1_cnt_reg[3]_in
00- 1
--0 1
.names [1354] [2243] [1862] \u2_adr1_cnt_reg[4]_in
00- 1
--0 1
.names [1355] [4288] [1863] \u2_adr1_cnt_reg[5]_in
00- 1
--0 1
.names [1356] [2245] [1864] \u2_adr1_cnt_reg[6]_in
00- 1
--0 1
.names [1357] [4288] [1865] \u2_adr1_cnt_reg[7]_in
00- 1
--0 1
.names [1358] [4288] [1866] \u2_adr1_cnt_reg[8]_in
00- 1
--0 1
.names [1359] [4288] [1867] \u2_adr1_cnt_reg[9]_in
00- 1
--0 1
.names [1360] [2243] [1945] \u2_adr1_cnt_reg[10]_in
00- 1
--0 1
.names [1361] [4288] [1946] \u2_adr1_cnt_reg[11]_in
00- 1
--0 1
.names [1362] [4288] [1948] \u2_adr1_cnt_reg[13]_in
00- 1
--0 1
.names [1363] [2245] [1949] \u2_adr1_cnt_reg[14]_in
00- 1
--0 1
.names [1364] [4288] [1950] \u2_adr1_cnt_reg[15]_in
00- 1
--0 1
.names [1404] [4288] [1858] \u2_adr1_cnt_reg[28]_in
00- 1
--0 1
.names [1349] [2246] [1857] \u2_adr1_cnt_reg[27]_in
00- 1
--0 1
.names [1403] [4288] [1955] \u2_adr1_cnt_reg[20]_in
00- 1
--0 1
.names [1346] [4288] [1953] \u2_adr1_cnt_reg[18]_in
00- 1
--0 1
.names [1951] [1343] \u2_adr1_cnt_reg[16]_in
11 0
.names [1353] [2245] [1859] \u2_adr1_cnt_reg[29]_in
00- 1
--0 1
.names [1344] [4288] [1954] \u2_adr1_cnt_reg[19]_in
00- 1
--0 1
.names u2_write_hold_r_reg [1317]
1 1
.names [1562] u2_write_hold_r_reg_in [1318]
11 0
.names [1350] [1588] [1319]
11 0
.names u2_write_hold_r_reg_in [1320]
0 1
.names [1334] \u2_adr1_cnt_reg[0]_in
0 1
.names [1411] [2243] [1947] \u2_adr1_cnt_reg[12]_in
00- 1
--0 1
.names [1335] \u2_adr1_cnt_reg[1]_in
0 1
.names u2_read_r_reg_in [1324]
0 1
.names [1337] [1325]
1 1
.names [1338] [1326]
0 1
.names [1337] [1327]
0 1
.names [1434] [2244] [1956] \u2_adr1_cnt_reg[22]_in
00- 1
--0 1
.names u3_u0_mast_we_r_reg [1329]
1 1
.names [1412] [4288] [1856] \u2_adr1_cnt_reg[26]_in
00- 1
--0 1
.names [1347] [2061] [1331]
00 1
.names [1560] [2862] [4202] [1332]
111 0
.names [2821] [4202] [1560] [1333]
111 0
.names [1443] [2186] [4093] [2064] [1334]
11-- 0
--11 0
.names [1445] [2186] [3976] [2064] [1335]
11-- 0
--11 0
.names [1350] u2_read_r_reg_in
1 1
.names [1350] [1337]
0 1
.names [1350] [1338]
1 1
.names \u2_adr0_cnt_reg[16] [1339]
1 1
.names \u0_u0_int_src_r_reg[2] [1340]
0 1
.names \u1_ack_o_reg[0] dma_ack_o
1 1
.names u1_next_start_reg [1342]
1 1
.names [1407] [2186] [1343]
11 0
.names [4293] [1232] [1439] [1344]
11- 0
--1 0
.names \u2_adr0_cnt_reg[9] [1345]
1 1
.names [1493] [1233] [1444] [1346]
11- 0
--1 0
.names [1492] [2428] [3222] [1347]
11- 0
--1 0
.names [1405] [1348]
0 1
.names [4293] [1228] [1447] [1349]
11- 0
--1 0
.names [4377] [1350]
0 1
.names [4293] [1239] [1448] [1351]
11- 0
--1 0
.names [4293] [1240] [1449] [1352]
11- 0
--1 0
.names [1493] [3987] [1462] [1353]
11- 0
--1 0
.names [4293] [1241] [1450] [1354]
11- 0
--1 0
.names [1518] [4154] [1451] [1355]
11- 0
--1 0
.names [1518] [3989] [1452] [1356]
11- 0
--1 0
.names [1518] [1244] [1453] [1357]
11- 0
--1 0
.names [1518] [1245] [1454] [1358]
11- 0
--1 0
.names [4293] [1246] [1455] [1359]
11- 0
--1 0
.names [1518] [1247] [1456] [1360]
11- 0
--1 0
.names [1517] [1248] [1458] [1361]
11- 0
--1 0
.names [1517] [1249] [1459] [1362]
11- 0
--1 0
.names [1517] [1250] [1460] [1363]
11- 0
--1 0
.names [1517] [4080] [1461] [1364]
11- 0
--1 0
.names [1517] [1236] [1464] [1365]
11- 0
--1 0
.names [4293] [1237] [1465] [1366]
11- 0
--1 0
.names [1493] [3959] [1471] [1367]
11- 0
--1 0
.names [4293] [1229] [1470] [1368]
11- 0
--1 0
.names \u2_adr0_cnt_reg[28] [1369]
0 1
.names \u2_adr0_cnt_reg[27] [1370]
1 1
.names \u2_adr0_cnt_reg[24] [1371]
1 1
.names \u2_adr0_cnt_reg[23] [1372]
1 1
.names \u2_adr0_cnt_reg[26] [1373]
1 1
.names \u2_adr0_cnt_reg[20] [1374]
0 1
.names \u2_adr0_cnt_reg[18] [1375]
1 1
.names \u2_adr0_cnt_reg[10] [1376]
1 1
.names \u2_adr0_cnt_reg[11] [1377]
1 1
.names \u2_adr0_cnt_reg[12] [1378]
1 1
.names \u2_adr0_cnt_reg[13] [1379]
1 1
.names \u2_adr0_cnt_reg[17] [1380]
1 1
.names \u2_adr0_cnt_reg[21] [1381]
1 1
.names \u2_adr0_cnt_reg[25] [1382]
1 1
.names \u2_adr0_cnt_reg[2] [1383]
1 1
.names \u2_adr0_cnt_reg[3] [1384]
1 1
.names \u2_adr0_cnt_reg[5] [1385]
0 1
.names \u2_adr0_cnt_reg[6] [1386]
0 1
.names \u2_adr0_cnt_reg[8] [1387]
1 1
.names \u2_adr0_cnt_reg[7] [1388]
1 1
.names \u2_adr0_cnt_reg[4] [1389]
1 1
.names \u0_u0_ch_csr_r_reg[0] [1390]
0 1
.names wb1m_data_i[11] [1504] [3659] wb0s_data_o[11]
01- 1
1-1 1
.names wb1m_data_i[10] [1505] [3659] wb0s_data_o[10]
01- 1
1-1 1
.names wb1m_data_i[9] [1506] [3659] wb0s_data_o[9]
01- 1
1-1 1
.names wb1m_data_i[8] [1508] [3574] wb0s_data_o[8]
01- 1
1-1 1
.names wb1m_data_i[7] [1509] [3574] wb0s_data_o[7]
01- 1
1-1 1
.names wb1m_data_i[6] [1510] [3659] wb0s_data_o[6]
01- 1
1-1 1
.names wb1m_data_i[5] [1511] [3659] wb0s_data_o[5]
01- 1
1-1 1
.names wb1m_data_i[4] [1512] [3659] wb0s_data_o[4]
01- 1
1-1 1
.names wb1m_data_i[3] [1500] [3659] wb0s_data_o[3]
01- 1
1-1 1
.names wb1m_data_i[2] [1501] [3659] wb0s_data_o[2]
01- 1
1-1 1
.names wb1m_data_i[1] [1502] [3574] wb0s_data_o[1]
01- 1
1-1 1
.names wb1m_data_i[0] [1503] [3659] wb0s_data_o[0]
01- 1
1-1 1
.names [1493] [1231] [1436] [1403]
11- 0
--1 0
.names [4293] [3994] [1437] [1404]
11- 0
--1 0
.names [2371] [1516] [1975] [1405]
00- 1
--0 1
.names \u2_adr0_cnt_reg[14] [1406]
1 1
.names [1587] [1518] [1495] [1407]
00- 1
--0 1
.names [4206] [1490] u1_next_start_reg_in
00 1
.names [1440] \u1_ack_o_reg[0]_in
0 1
.names [1491] [2792] \u0_u0_int_src_r_reg[2]_in
11 0
.names [4293] [1287] [1494] [1411]
11- 0
--1 0
.names [4293] [1284] [1496] [1412]
11- 0
--1 0
.names \u2_adr0_cnt_reg[22] [1413]
1 1
.names \u2_adr0_cnt_reg[19] [1414]
1 1
.names \u2_adr0_cnt_reg[29] [1415]
0 1
.names \u2_adr0_cnt_reg[15] [1416]
0 1
.names u0_u0_ch_done_reg [1417]
1 1
.names [2089] [1551] [3441] wb0s_data_o[30]
00- 1
--0 1
.names [2090] [1551] [3446] wb0s_data_o[29]
00- 1
--0 1
.names [2091] [1551] [3449] wb0s_data_o[28]
00- 1
--0 1
.names [2093] [1551] [3476] wb0s_data_o[27]
00- 1
--0 1
.names [2074] [1551] [3502] wb0s_data_o[26]
00- 1
--0 1
.names [2075] [1551] [3450] wb0s_data_o[25]
00- 1
--0 1
.names [2076] [1551] [3440] wb0s_data_o[24]
00- 1
--0 1
.names [2077] [1551] [3438] wb0s_data_o[23]
00- 1
--0 1
.names [2078] [1551] [3448] wb0s_data_o[22]
00- 1
--0 1
.names [2079] [1551] [3447] wb0s_data_o[21]
00- 1
--0 1
.names [2081] [1551] [3511] wb0s_data_o[19]
00- 1
--0 1
.names [2082] [1551] [3512] wb0s_data_o[18]
00- 1
--0 1
.names [2083] [1551] [3505] wb0s_data_o[17]
00- 1
--0 1
.names [2086] [1551] [3442] wb0s_data_o[14]
00- 1
--0 1
.names [2084] [1551] [3443] wb0s_data_o[16]
00- 1
--0 1
.names [2085] [1551] [3439] wb0s_data_o[15]
00- 1
--0 1
.names [1517] [1285] [1507] [1434]
11- 0
--1 0
.names [1899] [1488] \u2_adr0_cnt_reg[16]_in
11 0
.names [1598] [1519] [1436]
00 1
.names [1605] [1609] [1519] [1437]
11- 0
--1 0
.names [1543] [4288] [1906] \u2_adr0_cnt_reg[23]_in
00- 1
--0 1
.names [1713] [1681] [1519] [1439]
11- 0
--1 0
.names [2670] u2_next_ch_reg_in [4210] [2604] [1440]
1111 0
.names [1548] [4288] [1911] \u2_adr0_cnt_reg[28]_in
00- 1
--0 1
.names [1549] [4288] [1901] \u2_adr0_cnt_reg[18]_in
00- 1
--0 1
.names [3749] [3997] [4293] [1443]
01- 1
1-1 1
.names [1601] [1519] [1444]
00 1
.names [3590] [4066] [4293] [1445]
01- 1
1-1 1
.names [2797] [1521] \u0_u0_ch_csr_r_reg[0]_in
11 0
.names [1707] [1608] [1519] [1447]
11- 0
--1 0
.names [1685] [4355] [1519] [1448]
11- 0
--1 0
.names [1686] [1610] [1519] [1449]
11- 0
--1 0
.names [1687] [1611] [1519] [1450]
11- 0
--1 0
.names [1688] [1612] [1519] [1451]
11- 0
--1 0
.names [1689] [1613] [1519] [1452]
11- 0
--1 0
.names [1690] [1614] [1519] [1453]
11- 0
--1 0
.names [1637] [1615] [1519] [1454]
11- 0
--1 0
.names [1638] [1616] [1519] [1455]
11- 0
--1 0
.names [1715] [1635] [1519] [1456]
11- 0
--1 0
.names [1547] [2246] [1903] \u2_adr0_cnt_reg[20]_in
00- 1
--0 1
.names [1716] [1675] [1519] [1458]
11- 0
--1 0
.names [1645] [1677] [1519] [1459]
11- 0
--1 0
.names [1717] [1678] [1519] [1460]
11- 0
--1 0
.names [1718] [1679] [1519] [1461]
11- 0
--1 0
.names [1640] [1519] [1462]
00 1
.names [1523] [4288] [1910] \u2_adr0_cnt_reg[27]_in
00- 1
--0 1
.names [1596] [1680] [1519] [1464]
11- 0
--1 0
.names [1656] [1682] [1519] [1465]
11- 0
--1 0
.names [2092] [1551] [3445] wb0s_data_o[31]
00- 1
--0 1
.names [2080] [1551] [3421] wb0s_data_o[20]
00- 1
--0 1
.names [2088] [1551] [3444] wb0s_data_o[12]
00- 1
--0 1
.names [2087] [1551] [3503] wb0s_data_o[13]
00- 1
--0 1
.names [1723] [1684] [1519] [1470]
11- 0
--1 0
.names [1651] [1519] [1471]
00 1
.names [1524] [4288] [1851] \u2_adr0_cnt_reg[10]_in
00- 1
--0 1
.names [1525] [4308] [1881] \u2_adr0_cnt_reg[11]_in
00- 1
--0 1
.names [1526] [4288] [1896] \u2_adr0_cnt_reg[12]_in
00- 1
--0 1
.names [1528] [4288] [1900] \u2_adr0_cnt_reg[17]_in
00- 1
--0 1
.names [1529] [4288] [1904] \u2_adr0_cnt_reg[21]_in
00- 1
--0 1
.names [1530] [4288] [1908] \u2_adr0_cnt_reg[25]_in
00- 1
--0 1
.names [1537] [2243] [1909] \u2_adr0_cnt_reg[26]_in
00- 1
--0 1
.names [1531] [4288] [1912] \u2_adr0_cnt_reg[2]_in
00- 1
--0 1
.names [1533] [2244] [1915] \u2_adr0_cnt_reg[3]_in
00- 1
--0 1
.names [1535] [2246] [1924] \u2_adr0_cnt_reg[4]_in
00- 1
--0 1
.names [1536] [2246] [1931] \u2_adr0_cnt_reg[5]_in
00- 1
--0 1
.names [1538] [2244] [1939] \u2_adr0_cnt_reg[6]_in
00- 1
--0 1
.names [1539] [2244] [1941] \u2_adr0_cnt_reg[7]_in
00- 1
--0 1
.names [1540] [4288] [1943] \u2_adr0_cnt_reg[8]_in
00- 1
--0 1
.names [1541] [4288] [1944] \u2_adr0_cnt_reg[9]_in
00- 1
--0 1
.names [1542] [4308] [1907] \u2_adr0_cnt_reg[24]_in
00- 1
--0 1
.names [1527] [2186] [1488]
11 0
.names [1556] [4288] [1905] \u2_adr0_cnt_reg[22]_in
00- 1
--0 1
.names u2_next_ch_reg [1490]
0 1
.names u2_next_ch_reg_in [2514] [1491]
11 0
.names [2368] [3907] [1532] [1492]
11- 0
--1 0
.names [4296] [4186] [1493]
11 0
.names [1663] [1676] [4293] [1494]
11- 0
--1 0
.names [4293] [1238] [1495]
11 0
.names [1647] [1665] [4293] [1496]
11- 0
--1 0
.names [1522] \u2_adr0_cnt_reg[29]_in
0 1
.names \u0_u0_int_src_r_reg[1] [1498]
0 1
.names \u2_state_reg[0] [1499]
1 1
.names [2358] [1701] [1551] [1500]
01- 1
1-1 1
.names [2359] [1659] [1551] [1501]
01- 1
1-1 1
.names [2360] [1700] [1551] [1502]
01- 1
1-1 1
.names [2361] [1693] [1551] [1503]
01- 1
1-1 1
.names [2362] [1699] [1551] [1504]
01- 1
1-1 1
.names [2363] [1698] [1551] [1505]
01- 1
1-1 1
.names [2364] [1702] [1551] [1506]
01- 1
1-1 1
.names [1654] [1683] [4293] [1507]
11- 0
--1 0
.names [2365] [1657] [1551] [1508]
01- 1
1-1 1
.names [2366] [1697] [1551] [1509]
01- 1
1-1 1
.names [2367] [1696] [1551] [1510]
01- 1
1-1 1
.names [2369] [1695] [1551] [1511]
01- 1
1-1 1
.names [2370] [1694] [1551] [1512]
01- 1
1-1 1
.names [1550] [4288] [1902] \u2_adr0_cnt_reg[19]_in
00- 1
--0 1
.names [1552] [4308] [1897] \u2_adr0_cnt_reg[14]_in
00- 1
--0 1
.names [1554] [4288] [1898] \u2_adr0_cnt_reg[15]_in
00- 1
--0 1
.names [2368] [3909] [1553] [1516]
11- 0
--1 0
.names [4296] [1517]
0 1
.names [4296] [1518]
0 1
.names [4296] [1519]
0 1
.names [4251] [2849] [1520]
11 0
.names [2873] [1580] [3966] [1521]
111 0
.names [1559] [2186] [3981] [2064] [1522]
11-- 0
--11 0
.names [2038] [1370] [1561] [1523]
11- 0
--1 0
.names [2035] [1376] [1563] [1524]
11- 0
--1 0
.names [2035] [1377] [1564] [1525]
11- 0
--1 0
.names [2035] [1378] [1565] [1526]
11- 0
--1 0
.names [1586] [2038] [1855] [1527]
00- 1
--0 1
.names [2035] [1380] [1567] [1528]
11- 0
--1 0
.names [2035] [1381] [1568] [1529]
11- 0
--1 0
.names [2038] [1382] [1569] [1530]
11- 0
--1 0
.names [2035] [1383] [1570] [1531]
11- 0
--1 0
.names [2368] [1562] [1532]
00 1
.names [2035] [1384] [1571] [1533]
11- 0
--1 0
.names [1562] [4242] u2_next_ch_reg_in
00 1
.names [2035] [1389] [1572] [1535]
11- 0
--1 0
.names [2035] [4082] [1573] [1536]
11- 0
--1 0
.names [2035] [1373] [1578] [1537]
11- 0
--1 0
.names [2035] [4185] [1574] [1538]
11- 0
--1 0
.names [2035] [1388] [1575] [1539]
11- 0
--1 0
.names [2035] [1387] [1576] [1540]
11- 0
--1 0
.names [2035] [1345] [1577] [1541]
11- 0
--1 0
.names [2035] [1371] [1566] [1542]
11- 0
--1 0
.names [2035] [1372] [1579] [1543]
11- 0
--1 0
.names [1854] [3211] [1584] \u2_state_reg[0]_in
111 0
.names [1580] [4173] u0_u0_ch_done_reg_in
11 0
.names [2791] [1580] \u0_u0_int_src_r_reg[1]_in
11 0
.names [2035] [3935] [1581] [1547]
11- 0
--1 0
.names [2035] [4011] [1557] [1548]
11- 0
--1 0
.names [2035] [1375] [1558] [1549]
11- 0
--1 0
.names [2035] [1414] [1585] [1550]
11- 0
--1 0
.names [1560] [1551]
0 1
.names [2035] [1406] [1589] [1552]
11- 0
--1 0
.names [2425] [1588] [1553]
00 1
.names [2035] [4070] [1590] [1554]
11- 0
--1 0
.names \u2_state_reg[9] [1555]
1 1
.names [2035] [1413] [1593] [1556]
11- 0
--1 0
.names [1606] [1626] [2035] [1557]
11- 0
--1 0
.names [1661] [1621] [2035] [1558]
11- 0
--1 0
.names [2171] [3992] [1600] [1559]
01- 1
1-1 1
.names [1583] [1560]
0 1
.names [1714] [1625] [2037] [1561]
11- 0
--1 0
.names [1588] [1562]
0 1
.names [1703] [1617] [2035] [1563]
11- 0
--1 0
.names [1704] [1618] [2037] [1564]
11- 0
--1 0
.names [1603] [1666] [2035] [1565]
11- 0
--1 0
.names [1722] [1623] [2023] [1566]
11- 0
--1 0
.names [1655] [1620] [2036] [1567]
11- 0
--1 0
.names [1597] [1671] [2036] [1568]
11- 0
--1 0
.names [1649] [1624] [2035] [1569]
11- 0
--1 0
.names [1708] [1627] [2035] [1570]
11- 0
--1 0
.names [1709] [1628] [2037] [1571]
11- 0
--1 0
.names [1710] [1629] [2035] [1572]
11- 0
--1 0
.names [1711] [1630] [2038] [1573]
11- 0
--1 0
.names [1641] [1631] [2037] [1574]
11- 0
--1 0
.names [1642] [1632] [2036] [1575]
11- 0
--1 0
.names [1643] [1633] [2023] [1576]
11- 0
--1 0
.names [1644] [1634] [2023] [1577]
11- 0
--1 0
.names [1650] [1674] [2035] [1578]
11- 0
--1 0
.names [1652] [1673] [2036] [1579]
11- 0
--1 0
.names [2407] [1599] [3950] [3728] [1580]
11-- 0
--11 0
.names [1658] [1622] [2035] [1581]
11- 0
--1 0
.names [1660] [3234] [3022] \u2_state_reg[9]_in
00- 1
--0 1
.names [1660] [4242] [3254] [1583]
00- 1
--0 1
.names [1660] [3182] [3179] [1584]
11- 0
--1 0
.names [1712] [1670] [2023] [1585]
11- 0
--1 0
.names [2631] [4186] [1619] [1586]
11- 0
--1 0
.names [4191] [2647] [1636] [1587]
11- 0
--1 0
.names [1602] [2518] [1588]
11 0
.names [1705] [1668] [2035] [1589]
11- 0
--1 0
.names [1706] [1669] [2035] [1590]
11- 0
--1 0
.names \u2_adr0_cnt_reg[0] \u2_u0_out_r_reg[0]_in
0 1
.names \u2_adr0_cnt_reg[1] [1592]
0 1
.names [1653] [1672] [2035] [1593]
11- 0
--1 0
.names wb1s_data_i[10] [1664] [3606] wb0m_data_o[10]
01- 1
1-1 1
.names wb0_we_i [1662] [3592] wb1_we_o
01- 1
1-1 1
.names [4186] [2561] [1596]
11 0
.names [4198] [2396] [1597]
11 0
.names [4188] [2198] [1598]
11 0
.names [1738] [2416] [3837] [1599]
11- 0
--1 0
.names [4306] [4186] [1600]
11 0
.names [4188] [2515] [1601]
11 0
.names u2_chunk_cnt_is_0_r_reg_in [1724] [1602]
11 0
.names [4198] [2756] [1603]
11 0
.names [1725] [2514] [1604]
11 1
.names [4186] [1785] [1605]
11 0
.names [4186] [1730] [1606]
11 0
.names [4195] [1234] [1607]
11 0
.names [4190] [1228] [1608]
11 0
.names [4194] [3994] [1609]
11 0
.names [4194] [1240] [1610]
11 0
.names [4194] [1241] [1611]
11 0
.names [4195] [4154] [1612]
11 0
.names [4189] [3989] [1613]
11 0
.names [4195] [1244] [1614]
11 0
.names [4194] [1245] [1615]
11 0
.names [4194] [1246] [1616]
11 0
.names [4195] [1376] [1617]
11 0
.names [4194] [1377] [1618]
11 0
.names [4191] [4139] [1619]
00 1
.names [4195] [1380] [1620]
11 0
.names [4194] [1375] [1621]
11 0
.names [4189] [3935] [1622]
11 0
.names [4194] [1371] [1623]
11 0
.names [4195] [1382] [1624]
11 0
.names [4195] [1370] [1625]
11 0
.names [4194] [4011] [1626]
11 0
.names [4195] [1383] [1627]
11 0
.names [4190] [1384] [1628]
11 0
.names [4190] [1389] [1629]
11 0
.names [4190] [4082] [1630]
11 0
.names [4189] [4185] [1631]
11 0
.names [4194] [1388] [1632]
11 0
.names [4195] [1387] [1633]
11 0
.names [4195] [1345] [1634]
11 0
.names [4189] [1247] [1635]
11 0
.names [4191] [4068] [1636]
00 1
.names [4186] [2847] [1637]
11 0
.names [4186] [3290] [1638]
11 0
.names [4186] [3023] [1639]
11 0
.names [4191] [2381] [1640]
11 0
.names [4197] [3285] [1641]
11 0
.names [4197] [2923] [1642]
11 0
.names [4186] [2848] [1643]
11 0
.names [4198] [3291] [1644]
11 0
.names [4186] [3024] [1645]
11 0
.names [1719] \u2_adr0_cnt_reg[0]_in
0 1
.names [4186] [1971] [1647]
11 0
.names [1720] \u2_adr0_cnt_reg[1]_in
0 1
.names [4186] [2199] [1649]
11 0
.names [4197] [1836] [1650]
11 0
.names [4191] [1972] [1651]
11 0
.names [4198] [2022] [1652]
11 0
.names [4186] [2025] [1653]
11 0
.names [4197] [2096] [1654]
11 0
.names [4198] [2421] [1655]
11 0
.names [4198] [2519] [1656]
11 0
.names \u2_tsz_cnt_reg[8] [1657]
1 1
.names [4197] [2140] [1658]
11 0
.names \u2_tsz_cnt_reg[2] [1659]
1 1
.names [4253] [1660]
1 1
.names [4198] [2433] [1661]
11 0
.names u4_u0_mast_we_r_reg [1662]
1 1
.names [4186] [2757] [1663]
11 0
.names \u0_wb_rf_dout_reg[10] [1664]
1 1
.names [4187] [1284] [1665]
11 0
.names [4187] [1378] [1666]
11 0
.names [4195] [1379] [1667]
11 0
.names [4194] [1406] [1668]
11 0
.names [4195] [4070] [1669]
11 0
.names [4187] [1414] [1670]
11 0
.names [4195] [1381] [1671]
11 0
.names [4195] [1413] [1672]
11 0
.names [4195] [1372] [1673]
11 0
.names [4194] [1373] [1674]
11 0
.names [4187] [1248] [1675]
11 0
.names [4194] [1287] [1676]
11 0
.names [4192] [1249] [1677]
11 0
.names [4194] [1250] [1678]
11 0
.names [4195] [4080] [1679]
11 0
.names [4187] [1236] [1680]
11 0
.names [4187] [1232] [1681]
11 0
.names [4187] [1237] [1682]
11 0
.names [4194] [1285] [1683]
11 0
.names [4187] [1229] [1684]
11 0
.names [4197] [3413] [1685]
11 0
.names [4198] [3271] [1686]
11 0
.names [4197] [3091] [1687]
11 0
.names [4186] [3401] [1688]
11 0
.names [4197] [3284] [1689]
11 0
.names [4198] [2922] [1690]
11 0
.names \u2_state_reg[10] [1691]
1 1
.names \u2_state_reg[4] [1692]
1 1
.names \u2_tsz_cnt_reg[0] [1693]
1 1
.names \u2_tsz_cnt_reg[4] [1694]
1 1
.names \u2_tsz_cnt_reg[5] [1695]
1 1
.names \u2_tsz_cnt_reg[6] [1696]
1 1
.names \u2_tsz_cnt_reg[7] [1697]
1 1
.names \u2_tsz_cnt_reg[10] [1698]
1 1
.names \u2_tsz_cnt_reg[11] [1699]
1 1
.names \u2_tsz_cnt_reg[1] [1700]
1 1
.names \u2_tsz_cnt_reg[3] [1701]
1 1
.names \u2_tsz_cnt_reg[9] [1702]
1 1
.names [4198] [3099] [1703]
11 0
.names [4197] [2754] [1704]
11 0
.names [4186] [2839] [1705]
11 0
.names [4186] [2671] [1706]
11 0
.names [4197] [1966] [1707]
11 0
.names [4198] [3420] [1708]
11 0
.names [4197] [3278] [1709]
11 0
.names [4197] [3092] [1710]
11 0
.names [4197] [3338] [1711]
11 0
.names [4198] [2357] [1712]
11 0
.names [4198] [2400] [1713]
11 0
.names [4186] [1808] [1714]
11 0
.names [4197] [3098] [1715]
11 0
.names [4198] [2755] [1716]
11 0
.names [4197] [2840] [1717]
11 0
.names [4186] [2672] [1718]
11 0
.names [1790] [2186] [3961] [2064] [1719]
11-- 0
--11 0
.names [1791] [2186] [4032] [2064] [1720]
11-- 0
--11 0
.names [4198] [2395] [1721]
11 0
.names [4197] [1842] [1722]
11 0
.names [4198] [2095] [1723]
11 0
.names u2_chunk_0_reg [1724]
0 1
.names u2_write_r_reg [1725]
1 1
.names u3_u0_mast_we_r_reg_in [1726]
0 1
.names \u2_state_reg[2] [1727]
1 1
.names \u0_u0_ch_tot_sz_r_reg[0] [1728]
0 1
.names u4_u0_mast_we_r_reg_in [1729]
0 1
.names [1970] [4011] [1807] [1730]
00- 1
--0 1
.names \u0_u0_ch_adr1_r_reg[25] [1731]
0 1
.names \u0_u0_ch_adr0_r_reg[17] [1732]
0 1
.names \u0_u0_ch_adr0_r_reg[13] [1733]
0 1
.names \u0_u0_ch_adr1_r_reg[29] [1734]
0 1
.names \u0_u0_ch_adr1_r_reg[21] [1735]
0 1
.names \u0_u0_ch_adr1_r_reg[13] [1736]
0 1
.names \u0_u0_ch_adr1_r_reg[17] [1737]
0 1
.names [4217] u2_chunk_cnt_is_0_r_reg_in [1738]
11 0
.names [3016] [2850] [1974] \u2_state_reg[10]_in
111 0
.names [1983] [3100] [2846] \u2_state_reg[4]_in
00- 1
--0 1
.names [2919] [2242] [1868] \u2_tsz_cnt_reg[10]_in
00- 1
--0 1
.names [2762] [4308] [1869] \u2_tsz_cnt_reg[11]_in
00- 1
--0 1
.names [3437] [2242] [1870] \u2_tsz_cnt_reg[1]_in
00- 1
--0 1
.names [3330] [4308] [1872] \u2_tsz_cnt_reg[3]_in
00- 1
--0 1
.names [3031] [4308] [1875] \u2_tsz_cnt_reg[9]_in
00- 1
--0 1
.names [3057] [2242] [1873] \u2_tsz_cnt_reg[5]_in
00- 1
--0 1
.names [2953] [2242] [1852] \u2_tsz_cnt_reg[6]_in
00- 1
--0 1
.names [2918] [2242] [1874] \u2_tsz_cnt_reg[7]_in
00- 1
--0 1
.names [1793] \u2_tsz_cnt_reg[0]_in
0 1
.names [1794] \u2_tsz_cnt_reg[4]_in
0 1
.names [1795] \u2_tsz_cnt_reg[8]_in
0 1
.names [1961] [2586] u3_u0_mast_we_r_reg_in
00 1
.names \u0_u0_ch_tot_sz_r_reg[1] [1753]
0 1
.names \u0_u0_ch_adr1_r_reg[10] [1754]
0 1
.names \u0_u0_ch_adr1_r_reg[11] [1755]
0 1
.names \u0_u0_ch_adr1_r_reg[12] [1756]
0 1
.names [1961] [2568] u4_u0_mast_we_r_reg_in
00 1
.names \u0_u0_ch_adr1_r_reg[14] [1758]
0 1
.names \u0_u0_ch_adr1_r_reg[15] [1759]
0 1
.names \u0_u0_ch_adr1_r_reg[16] [1760]
0 1
.names \u0_u0_ch_adr1_r_reg[18] [1761]
0 1
.names \u0_u0_ch_adr1_r_reg[19] [1762]
0 1
.names \u0_u0_ch_adr1_r_reg[20] [1763]
0 1
.names \u0_u0_ch_adr1_r_reg[22] [1764]
0 1
.names \u0_u0_ch_adr1_r_reg[23] [1765]
0 1
.names \u0_u0_ch_adr1_r_reg[24] [1766]
0 1
.names \u0_u0_ch_adr1_r_reg[26] [1767]
0 1
.names \u0_u0_ch_adr1_r_reg[27] [1768]
0 1
.names \u0_u0_ch_adr1_r_reg[28] [1769]
0 1
.names \u0_u0_ch_adr0_r_reg[10] [1770]
0 1
.names \u0_u0_ch_adr0_r_reg[11] [1771]
0 1
.names \u0_u0_ch_adr0_r_reg[12] [1772]
0 1
.names \u0_u0_ch_adr0_r_reg[14] [1773]
0 1
.names \u0_u0_ch_adr0_r_reg[15] [1774]
0 1
.names \u0_u0_ch_adr0_r_reg[16] [1775]
0 1
.names \u0_u0_ch_adr0_r_reg[18] [1776]
0 1
.names \u0_u0_ch_adr0_r_reg[19] [1777]
0 1
.names \u0_u0_ch_adr0_r_reg[20] [1778]
0 1
.names \u0_u0_ch_adr0_r_reg[22] [1779]
0 1
.names \u0_u0_ch_adr0_r_reg[23] [1780]
0 1
.names \u0_u0_ch_adr0_r_reg[24] [1781]
0 1
.names \u0_u0_ch_adr0_r_reg[26] [1782]
0 1
.names \u0_u0_ch_adr0_r_reg[27] [1783]
0 1
.names \u0_u0_ch_adr0_r_reg[28] [1784]
0 1
.names [1995] [3994] [1964] [1785]
00- 1
--0 1
.names \u0_u0_ch_adr0_r_reg[21] [1786]
0 1
.names \u0_u0_ch_adr0_r_reg[29] [1787]
0 1
.names \u0_u0_ch_adr0_r_reg[25] [1788]
0 1
.names \u0_u0_ch_tot_sz_r_reg[9] [1789]
0 1
.names [3742] [3973] [4307] [1790]
01- 1
1-1 1
.names [3583] [4069] [4307] [1791]
01- 1
1-1 1
.names [3018] [2066] [2067] \u2_state_reg[2]_in
111 0
.names [4047] [2064] [2062] [1793]
11- 0
--1 0
.names [3996] [2064] [2065] [1794]
11- 0
--1 0
.names [4112] [2064] [2060] [1795]
11- 0
--1 0
.names \u0_u0_ch_tot_sz_r_reg[5] [1796]
0 1
.names \u0_u0_ch_tot_sz_r_reg[10] [1797]
0 1
.names \u0_u0_ch_tot_sz_r_reg[11] [1798]
0 1
.names \u0_u0_ch_tot_sz_r_reg[2] [1799]
0 1
.names \u0_u0_ch_tot_sz_r_reg[3] [1800]
0 1
.names \u0_u0_ch_tot_sz_r_reg[4] [1801]
0 1
.names \u0_u0_ch_tot_sz_r_reg[6] [1802]
0 1
.names \u0_u0_ch_tot_sz_r_reg[7] [1803]
0 1
.names \u0_u0_ch_tot_sz_r_reg[8] [1804]
0 1
.names [2883] [3882] [1984] \u0_u0_ch_tot_sz_r_reg[0]_in
00- 1
--0 1
.names [1963] u2_chunk_0_reg_in
0 1
.names [1970] [4011] [1807]
11 0
.names [2094] [1370] [1969] [1808]
00- 1
--0 1
.names [3931] [2117] [4272] \u0_u0_ch_adr0_r_reg[10]_in
01- 1
1-1 1
.names [3938] [2118] [4272] \u0_u0_ch_adr0_r_reg[11]_in
01- 1
1-1 1
.names [3923] [2119] [4272] \u0_u0_ch_adr0_r_reg[12]_in
01- 1
1-1 1
.names [3936] [2120] [4272] \u0_u0_ch_adr0_r_reg[13]_in
01- 1
1-1 1
.names [3946] [2121] [4272] \u0_u0_ch_adr0_r_reg[14]_in
01- 1
1-1 1
.names [3932] [2122] [4272] \u0_u0_ch_adr0_r_reg[15]_in
01- 1
1-1 1
.names [3884] [2123] [4272] \u0_u0_ch_adr0_r_reg[16]_in
01- 1
1-1 1
.names [3899] [2124] [4272] \u0_u0_ch_adr0_r_reg[17]_in
01- 1
1-1 1
.names [3906] [2125] [4272] \u0_u0_ch_adr0_r_reg[18]_in
01- 1
1-1 1
.names [3927] [2126] [4272] \u0_u0_ch_adr0_r_reg[19]_in
01- 1
1-1 1
.names [3952] [2127] [4272] \u0_u0_ch_adr0_r_reg[20]_in
01- 1
1-1 1
.names [3925] [2128] [4272] \u0_u0_ch_adr0_r_reg[21]_in
01- 1
1-1 1
.names [3896] [2129] [4272] \u0_u0_ch_adr0_r_reg[22]_in
01- 1
1-1 1
.names [3928] [2130] [4272] \u0_u0_ch_adr0_r_reg[23]_in
01- 1
1-1 1
.names [3912] [2131] [4272] \u0_u0_ch_adr0_r_reg[24]_in
01- 1
1-1 1
.names [3929] [2132] [4272] \u0_u0_ch_adr0_r_reg[25]_in
01- 1
1-1 1
.names [3915] [2133] [4272] \u0_u0_ch_adr0_r_reg[26]_in
01- 1
1-1 1
.names [3913] [2134] [4272] \u0_u0_ch_adr0_r_reg[27]_in
01- 1
1-1 1
.names [3910] [2135] [4272] \u0_u0_ch_adr0_r_reg[28]_in
01- 1
1-1 1
.names [3903] [2136] [4272] \u0_u0_ch_adr0_r_reg[29]_in
01- 1
1-1 1
.names [3931] [2097] [2939] \u0_u0_ch_adr1_r_reg[10]_in
01- 1
1-1 1
.names [3938] [2098] [2939] \u0_u0_ch_adr1_r_reg[11]_in
01- 1
1-1 1
.names [3923] [2100] [2750] \u0_u0_ch_adr1_r_reg[12]_in
01- 1
1-1 1
.names [3936] [2101] [2939] \u0_u0_ch_adr1_r_reg[13]_in
01- 1
1-1 1
.names [3946] [2102] [2939] \u0_u0_ch_adr1_r_reg[14]_in
01- 1
1-1 1
.names [3932] [2103] [2939] \u0_u0_ch_adr1_r_reg[15]_in
01- 1
1-1 1
.names [3884] [2104] [2750] \u0_u0_ch_adr1_r_reg[16]_in
01- 1
1-1 1
.names [1373] [2138] [1836]
01 1
10 1
.names [3899] [2099] [2939] \u0_u0_ch_adr1_r_reg[17]_in
01- 1
1-1 1
.names [3906] [2105] [2750] \u0_u0_ch_adr1_r_reg[18]_in
01- 1
1-1 1
.names [3927] [2106] [2939] \u0_u0_ch_adr1_r_reg[19]_in
01- 1
1-1 1
.names [3952] [2107] [2939] \u0_u0_ch_adr1_r_reg[20]_in
01- 1
1-1 1
.names [3925] [2108] [2750] \u0_u0_ch_adr1_r_reg[21]_in
01- 1
1-1 1
.names [1371] [2137] [1842]
01 1
10 1
.names [3896] [2109] [2750] \u0_u0_ch_adr1_r_reg[22]_in
01- 1
1-1 1
.names [3928] [2110] [2750] \u0_u0_ch_adr1_r_reg[23]_in
01- 1
1-1 1
.names [3912] [2111] [2750] \u0_u0_ch_adr1_r_reg[24]_in
01- 1
1-1 1
.names [3929] [2112] [2750] \u0_u0_ch_adr1_r_reg[25]_in
01- 1
1-1 1
.names [3915] [2113] [2750] \u0_u0_ch_adr1_r_reg[26]_in
01- 1
1-1 1
.names [3913] [2114] [2750] \u0_u0_ch_adr1_r_reg[27]_in
01- 1
1-1 1
.names [3910] [2115] [2750] \u0_u0_ch_adr1_r_reg[28]_in
01- 1
1-1 1
.names [3903] [2116] [2750] \u0_u0_ch_adr1_r_reg[29]_in
01- 1
1-1 1
.names [4059] [2063] [1851]
11 0
.names [4104] [2064] [1852]
11 0
.names \u0_u0_ch_csr_r_reg[4] [1853]
0 1
.names [2167] [3472] [2931] [1854]
11- 0
--1 0
.names [4307] [1339] [1855]
11 0
.names [4179] [2064] [1856]
11 0
.names [4148] [2064] [1857]
11 0
.names [4060] [2064] [1858]
11 0
.names [4037] [2064] [1859]
11 0
.names [4020] [2063] [1860]
11 0
.names [4162] [2063] [1861]
11 0
.names [4050] [2063] [1862]
11 0
.names [4001] [2063] [1863]
11 0
.names [4153] [2063] [1864]
11 0
.names [4087] [2064] [1865]
11 0
.names [4285] [2063] [1866]
11 0
.names [3967] [2064] [1867]
11 0
.names [4281] [2064] [1868]
11 0
.names [4088] [2063] [1869]
11 0
.names [4014] [2064] [1870]
11 0
.names u0_u0_ch_err_reg [1871]
0 1
.names [3998] [2064] [1872]
11 0
.names [4021] [2063] [1873]
11 0
.names [4012] [2064] [1874]
11 0
.names [2063] [4101] [1875]
11 0
.names \u0_u0_ch_csr_r_reg[1] [1876]
1 1
.names \u0_u0_ch_csr_r_reg[2] [1877]
1 1
.names \u0_u0_ch_csr_r_reg[3] [1878]
0 1
.names \u0_u0_ch_adr1_r_reg[0] [1879]
0 1
.names \u0_u0_ch_adr1_r_reg[1] [1880]
0 1
.names [4177] [2063] [1881]
11 0
.names \u0_u0_ch_adr1_r_reg[3] [1882]
0 1
.names \u0_u0_ch_adr1_r_reg[4] [1883]
0 1
.names \u0_u0_ch_adr1_r_reg[5] [1884]
0 1
.names \u0_u0_ch_adr1_r_reg[7] [1885]
0 1
.names \u0_u0_ch_adr1_r_reg[8] [1886]
0 1
.names \u0_u0_ch_adr1_r_reg[9] [1887]
0 1
.names \u0_u0_ch_adr0_r_reg[9] [1888]
0 1
.names \u0_u0_ch_adr0_r_reg[0] [1889]
0 1
.names \u0_u0_ch_adr0_r_reg[1] [1890]
0 1
.names \u0_u0_ch_adr0_r_reg[3] [1891]
0 1
.names \u0_u0_ch_adr0_r_reg[4] [1892]
0 1
.names \u0_u0_ch_adr0_r_reg[5] [1893]
0 1
.names \u0_u0_ch_adr0_r_reg[7] [1894]
0 1
.names \u0_u0_int_src_r_reg[0] [1895]
0 1
.names [4058] [2064] [1896]
11 0
.names [4176] [2064] [1897]
11 0
.names [4096] [2063] [1898]
11 0
.names [4075] [2063] [1899]
11 0
.names [4159] [2064] [1900]
11 0
.names [4005] [2064] [1901]
11 0
.names [4098] [2064] [1902]
11 0
.names [4164] [2064] [1903]
11 0
.names [4092] [2064] [1904]
11 0
.names [4120] [2064] [1905]
11 0
.names [4090] [2064] [1906]
11 0
.names [4119] [2063] [1907]
11 0
.names [3995] [2063] [1908]
11 0
.names [3988] [2064] [1909]
11 0
.names [3990] [2064] [1910]
11 0
.names [3978] [2063] [1911]
11 0
.names [4121] [2064] [1912]
11 0
.names wb1s_data_i[26] [2157] [3606] wb0m_data_o[26]
01- 1
1-1 1
.names wb1s_data_i[25] [2158] [3606] wb0m_data_o[25]
01- 1
1-1 1
.names [4045] [2064] [1915]
11 0
.names wb1s_data_i[24] [2159] [3606] wb0m_data_o[24]
01- 1
1-1 1
.names wb1s_data_i[23] [2160] [3606] wb0m_data_o[23]
01- 1
1-1 1
.names wb1s_data_i[22] [2172] [3592] wb0m_data_o[22]
01- 1
1-1 1
.names wb1s_data_i[21] [2173] [3607] wb0m_data_o[21]
01- 1
1-1 1
.names wb1s_data_i[20] [2174] [3607] wb0m_data_o[20]
01- 1
1-1 1
.names wb1s_data_i[19] [2175] [3606] wb0m_data_o[19]
01- 1
1-1 1
.names wb1s_data_i[18] [2176] [3592] wb0m_data_o[18]
01- 1
1-1 1
.names wb1s_data_i[17] [2177] [3592] wb0m_data_o[17]
01- 1
1-1 1
.names [4043] [2064] [1924]
11 0
.names wb1s_data_i[16] [2178] [3607] wb0m_data_o[16]
01- 1
1-1 1
.names wb1s_data_i[15] [2179] [3592] wb0m_data_o[15]
01- 1
1-1 1
.names wb1s_data_i[14] [2161] [3606] wb0m_data_o[14]
01- 1
1-1 1
.names wb1s_data_i[13] [2162] [3607] wb0m_data_o[13]
01- 1
1-1 1
.names wb1s_data_i[12] [2163] [3607] wb0m_data_o[12]
01- 1
1-1 1
.names wb1s_data_i[11] [2180] [3607] wb0m_data_o[11]
01- 1
1-1 1
.names [3984] [2064] [1931]
11 0
.names wb1s_data_i[8] [2181] [3592] wb0m_data_o[8]
01- 1
1-1 1
.names wb1s_data_i[7] [2182] [3606] wb0m_data_o[7]
01- 1
1-1 1
.names wb1s_data_i[6] [2183] [3606] wb0m_data_o[6]
01- 1
1-1 1
.names wb1s_data_i[5] [2184] [3592] wb0m_data_o[5]
01- 1
1-1 1
.names wb1s_data_i[4] [2185] [3607] wb0m_data_o[4]
01- 1
1-1 1
.names wb1s_data_i[3] [2164] [3606] wb0m_data_o[3]
01- 1
1-1 1
.names wb1s_data_i[2] [2165] [3607] wb0m_data_o[2]
01- 1
1-1 1
.names [4180] [2064] [1939]
11 0
.names wb1s_data_i[0] [2166] [3592] wb0m_data_o[0]
01- 1
1-1 1
.names [4100] [2064] [1941]
11 0
.names [4160] [2063] [1942]
11 0
.names [3975] [2064] [1943]
11 0
.names [4083] [2063] [1944]
11 0
.names [4165] [2063] [1945]
11 0
.names [4169] [2063] [1946]
11 0
.names [4052] [2064] [1947]
11 0
.names [4056] [2064] [1948]
11 0
.names [4064] [2064] [1949]
11 0
.names [4026] [2064] [1950]
11 0
.names [4138] [2063] [1951]
11 0
.names [4129] [2064] [1952]
11 0
.names [4063] [2064] [1953]
11 0
.names [4030] [2063] [1954]
11 0
.names [4142] [2064] [1955]
11 0
.names [4182] [2064] [1956]
11 0
.names [4145] [2063] [1957]
11 0
.names [4034] [2063] [1958]
11 0
.names [3897] [2073] [2883] \u0_u0_ch_tot_sz_r_reg[1]_in
01- 1
1-1 1
.names \u0_u0_ch_adr0_r_reg[6] [1960]
0 1
.names u2_write_r_reg_in [1961]
0 1
.names \u0_u0_ch_adr0_r_reg[2] [1962]
0 1
.names [2012] [2374] [2375] [2376] [1963]
1111 0
.names [1995] [3994] [1964]
11 0
.names \u0_u0_ch_adr0_r_reg[8] [1965]
0 1
.names [2197] [1228] [2070] [1966]
00- 1
--0 1
.names \u0_u0_ch_adr1_r_reg[6] [1967]
0 1
.names \u0_u0_ch_adr1_r_reg[2] [1968]
0 1
.names [2094] [1370] [1969]
11 0
.names [2137] [3851] [1370] [1373] [1970]
1111 0
.names [1284] [2224] [1971]
01 1
10 1
.names [3959] [2225] [1972]
01 1
10 1
.names \u2_chunk_cnt_reg[8] [1973]
1 1
.names [2155] [3286] [1974]
00 0
.names [2139] [3100] [1975]
00 0
.names \u2_chunk_cnt_reg[7] [1976]
1 1
.names \u2_chunk_cnt_reg[6] [1977]
1 1
.names wb1s_data_i[30] [2238] [3607] wb0m_data_o[30]
01- 1
1-1 1
.names wb1s_data_i[29] [2239] [3607] wb0m_data_o[29]
01- 1
1-1 1
.names wb1s_data_i[28] [2240] [3606] wb0m_data_o[28]
01- 1
1-1 1
.names wb1s_data_i[27] [2241] [3607] wb0m_data_o[27]
01- 1
1-1 1
.names wb1s_data_i[9] [2226] [3607] wb0m_data_o[9]
01- 1
1-1 1
.names [2391] [3894] [2227] [1983]
11- 0
--1 0
.names [2072] [2883] [1984]
11 0
.names [2871] [2196] [2187] \u0_u0_ch_tot_sz_r_reg[10]_in
00- 1
--0 1
.names [2872] [2196] [2188] \u0_u0_ch_tot_sz_r_reg[11]_in
00- 1
--0 1
.names [2874] [2196] [2189] \u0_u0_ch_tot_sz_r_reg[2]_in
00- 1
--0 1
.names [2823] [2196] [2190] \u0_u0_ch_tot_sz_r_reg[3]_in
00- 1
--0 1
.names [2876] [2196] [2191] \u0_u0_ch_tot_sz_r_reg[4]_in
00- 1
--0 1
.names [2828] [2196] [2192] \u0_u0_ch_tot_sz_r_reg[5]_in
00- 1
--0 1
.names [2829] [2196] [2193] \u0_u0_ch_tot_sz_r_reg[6]_in
00- 1
--0 1
.names [2830] [2196] [2194] \u0_u0_ch_tot_sz_r_reg[7]_in
00- 1
--0 1
.names [2877] [2196] [2195] \u0_u0_ch_tot_sz_r_reg[8]_in
00- 1
--0 1
.names [2869] [2196] [2071] \u0_u0_ch_tot_sz_r_reg[9]_in
00- 1
--0 1
.names [2225] [3803] [1228] [1284] [1995]
1111 0
.names [3897] [2286] [2873] \u0_u0_ch_csr_r_reg[1]_in
01- 1
1-1 1
.names [3859] [2287] [2873] \u0_u0_ch_csr_r_reg[2]_in
01- 1
1-1 1
.names [3845] [2288] [2873] \u0_u0_ch_csr_r_reg[3]_in
01- 1
1-1 1
.names \u1_ch_sel_r_reg[2] [1999]
1 1
.names [3844] [2289] [2873] \u0_u0_ch_csr_r_reg[4]_in
01- 1
1-1 1
.names [2947] [2406] [2203] \u0_u0_ch_adr1_r_reg[0]_in
00- 1
--0 1
.names [2868] [2406] [2202] \u0_u0_ch_adr1_r_reg[2]_in
00- 1
--0 1
.names [2864] [2406] [2205] \u0_u0_ch_adr1_r_reg[1]_in
00- 1
--0 1
.names [2824] [2406] [2204] \u0_u0_ch_adr1_r_reg[3]_in
00- 1
--0 1
.names [2825] [2406] [2206] \u0_u0_ch_adr1_r_reg[4]_in
00- 1
--0 1
.names [2870] [2406] [2207] \u0_u0_ch_adr1_r_reg[5]_in
00- 1
--0 1
.names [2879] [2406] [2208] \u0_u0_ch_adr1_r_reg[6]_in
00- 1
--0 1
.names [2886] [2406] [2211] \u0_u0_ch_adr1_r_reg[7]_in
00- 1
--0 1
.names [2881] [2406] [2210] \u0_u0_ch_adr1_r_reg[8]_in
00- 1
--0 1
.names [2826] [2406] [2209] \u0_u0_ch_adr1_r_reg[9]_in
00- 1
--0 1
.names [2946] [4270] [2212] \u0_u0_ch_adr0_r_reg[9]_in
00- 1
--0 1
.names [2201] [2200] [2012]
00 1
.names [2880] [4270] [2214] \u0_u0_ch_adr0_r_reg[0]_in
00- 1
--0 1
.names [2884] [4270] [2215] \u0_u0_ch_adr0_r_reg[1]_in
00- 1
--0 1
.names [2888] [4270] [2216] \u0_u0_ch_adr0_r_reg[2]_in
00- 1
--0 1
.names [2889] [4270] [2213] \u0_u0_ch_adr0_r_reg[3]_in
00- 1
--0 1
.names [2890] [4270] [2217] \u0_u0_ch_adr0_r_reg[4]_in
00- 1
--0 1
.names [2891] [4270] [2218] \u0_u0_ch_adr0_r_reg[5]_in
00- 1
--0 1
.names [2892] [4270] [2219] \u0_u0_ch_adr0_r_reg[6]_in
00- 1
--0 1
.names [2893] [4270] [2220] \u0_u0_ch_adr0_r_reg[7]_in
00- 1
--0 1
.names [2896] [4270] [2221] \u0_u0_ch_adr0_r_reg[8]_in
00- 1
--0 1
.names [1372] [2330] [2022]
01 1
10 1
.names [4306] [2023]
0 1
.names [2569] [2222] [2024]
00 1
.names [1413] [2331] [2025]
01 1
10 1
.names [2769] [2223] u0_u0_ch_err_reg_in
11 0
.names [2790] [2223] \u0_u0_int_src_r_reg[0]_in
11 0
.names \u1_ch_sel_r_reg[1] [2028]
1 1
.names \u1_ch_sel_r_reg[3] [2029]
1 1
.names \u1_ch_sel_r_reg[4] [2030]
1 1
.names \u2_chunk_cnt_reg[1] [2031]
1 1
.names \u2_chunk_cnt_reg[3] [2032]
1 1
.names \u2_chunk_cnt_reg[4] [2033]
1 1
.names \u2_chunk_cnt_reg[0] [2034]
1 1
.names [4306] [2035]
0 1
.names [4306] [2036]
0 1
.names [4306] [2037]
0 1
.names [4306] [2038]
0 1
.names wb1s_data_i[1] [2248] [3607] wb0m_data_o[1]
01- 1
1-1 1
.names wb0m_data_i[31] [2284] [3607] wb1s_data_o[31]
01- 1
1-1 1
.names wb0m_data_i[30] [2281] [3607] wb1s_data_o[30]
01- 1
1-1 1
.names wb0m_data_i[29] [2282] [3606] wb1s_data_o[29]
01- 1
1-1 1
.names wb0m_data_i[28] [2283] [3606] wb1s_data_o[28]
01- 1
1-1 1
.names wb0m_data_i[27] [2285] [3606] wb1s_data_o[27]
01- 1
1-1 1
.names wb0m_data_i[26] [2266] [3592] wb1s_data_o[26]
01- 1
1-1 1
.names wb0m_data_i[25] [2267] [3606] wb1s_data_o[25]
01- 1
1-1 1
.names wb0m_data_i[24] [2268] [3606] wb1s_data_o[24]
01- 1
1-1 1
.names wb0m_data_i[23] [2269] [3606] wb1s_data_o[23]
01- 1
1-1 1
.names wb0m_data_i[22] [2270] [3606] wb1s_data_o[22]
01- 1
1-1 1
.names wb0m_data_i[21] [2271] [3606] wb1s_data_o[21]
01- 1
1-1 1
.names wb0m_data_i[20] [2272] [3606] wb1s_data_o[20]
01- 1
1-1 1
.names wb0m_data_i[19] [2273] [3606] wb1s_data_o[19]
01- 1
1-1 1
.names wb0m_data_i[18] [2274] [3607] wb1s_data_o[18]
01- 1
1-1 1
.names wb0m_data_i[17] [2275] [3607] wb1s_data_o[17]
01- 1
1-1 1
.names wb0m_data_i[16] [2276] [3607] wb1s_data_o[16]
01- 1
1-1 1
.names wb0m_data_i[15] [2277] [3606] wb1s_data_o[15]
01- 1
1-1 1
.names wb0m_data_i[14] [2278] [3607] wb1s_data_o[14]
01- 1
1-1 1
.names wb0m_data_i[13] [2279] [3606] wb1s_data_o[13]
01- 1
1-1 1
.names wb0m_data_i[12] [2280] [3606] wb1s_data_o[12]
01- 1
1-1 1
.names [3734] [3194] [2247] [2060]
11- 0
--1 0
.names [2249] [2428] [3131] [2061]
11- 0
--1 0
.names [3657] [2247] [2062]
00 1
.names [4265] [2063]
0 1
.names [4267] [2064]
0 1
.names [3736] [3324] [2247] [2065]
11- 0
--1 0
.names [3130] [2251] [3889] [2066]
111 0
.names [2428] [2250] [3224] [2067]
111 0
.names \u2_chunk_cnt_reg[5] [2068]
1 1
.names \u2_chunk_cnt_reg[2] [2069]
1 1
.names [2197] [1228] [2070]
11 0
.names [2789] [2355] [2788] [2071]
11- 0
--1 0
.names [3066] [4047] [2355] [2072]
01- 1
1-1 1
.names [3067] [4014] [2355] [2073]
01- 1
1-1 1
.names [2266] [3659] [2074]
11 0
.names [2267] [3659] [2075]
11 0
.names [2268] [3659] [2076]
11 0
.names [2269] [3659] [2077]
11 0
.names [2270] [3659] [2078]
11 0
.names [2271] [3659] [2079]
11 0
.names [2272] [3659] [2080]
11 0
.names [2273] [3659] [2081]
11 0
.names [2274] [3659] [2082]
11 0
.names [2275] [3659] [2083]
11 0
.names [2276] [3659] [2084]
11 0
.names [2277] [3659] [2085]
11 0
.names [2278] [3659] [2086]
11 0
.names [2279] [3659] [2087]
11 0
.names [2280] [3659] [2088]
11 0
.names [2281] [3659] [2089]
11 0
.names [2282] [3659] [2090]
11 0
.names [2283] [3659] [2091]
11 0
.names [2284] [3659] [2092]
11 0
.names [2285] [3659] [2093]
11 0
.names [2330] [3836] [1373] [1382] [2094]
1111 0
.names [1229] [2379] [2095]
01 1
10 1
.names [1285] [2377] [2096]
01 1
10 1
.names [3053] [2431] [2290] [2097]
00- 1
--0 1
.names [2965] [2431] [2293] [2098]
00- 1
--0 1
.names [2969] [2431] [2294] [2099]
00- 1
--0 1
.names [2949] [2431] [2322] [2100]
00- 1
--0 1
.names [2962] [2431] [2291] [2101]
00- 1
--0 1
.names [2950] [2431] [2292] [2102]
00- 1
--0 1
.names [3054] [2431] [2307] [2103]
00- 1
--0 1
.names [3055] [2431] [2329] [2104]
00- 1
--0 1
.names [2951] [2431] [2295] [2105]
00- 1
--0 1
.names [2961] [2431] [2296] [2106]
00- 1
--0 1
.names [2866] [2431] [2297] [2107]
00- 1
--0 1
.names [2955] [2431] [2298] [2108]
00- 1
--0 1
.names [2956] [2431] [2299] [2109]
00- 1
--0 1
.names [2957] [2431] [2300] [2110]
00- 1
--0 1
.names [2959] [2431] [2301] [2111]
00- 1
--0 1
.names [2952] [2431] [2302] [2112]
00- 1
--0 1
.names [2867] [2431] [2303] [2113]
00- 1
--0 1
.names [2982] [2431] [2304] [2114]
00- 1
--0 1
.names [2960] [2431] [2305] [2115]
00- 1
--0 1
.names [2966] [2431] [2306] [2116]
00- 1
--0 1
.names [2967] [2413] [2308] [2117]
00- 1
--0 1
.names [2968] [2414] [2309] [2118]
00- 1
--0 1
.names [2875] [2413] [2310] [2119]
00- 1
--0 1
.names [2983] [2412] [2311] [2120]
00- 1
--0 1
.names [2970] [2412] [2312] [2121]
00- 1
--0 1
.names [2971] [2412] [2313] [2122]
00- 1
--0 1
.names [2972] [2414] [2314] [2123]
00- 1
--0 1
.names [2973] [2412] [2315] [2124]
00- 1
--0 1
.names [2974] [2413] [2316] [2125]
00- 1
--0 1
.names [2975] [2413] [2317] [2126]
00- 1
--0 1
.names [2885] [2413] [2318] [2127]
00- 1
--0 1
.names [2976] [2413] [2319] [2128]
00- 1
--0 1
.names [2977] [2413] [2320] [2129]
00- 1
--0 1
.names [2978] [2414] [2321] [2130]
00- 1
--0 1
.names [2979] [2414] [2323] [2131]
00- 1
--0 1
.names [2980] [2413] [2324] [2132]
00- 1
--0 1
.names [2887] [2413] [2325] [2133]
00- 1
--0 1
.names [2963] [2413] [2326] [2134]
00- 1
--0 1
.names [2981] [2413] [2327] [2135]
00- 1
--0 1
.names [2964] [2413] [2328] [2136]
00- 1
--0 1
.names [2332] [3812] [2137]
00 1
.names [3791] [2331] [2138]
11 1
.names [2334] [2333] [2139]
11 0
.names [3935] [2348] [2140]
01 1
10 1
.names \u1_ch_sel_r_reg[0] [2141]
1 1
.names wb1s_data_i[31] [2347] [3592] wb0m_data_o[31]
01- 1
1-1 1
.names wb0m_data_i[11] [2362] [3592] wb1s_data_o[11]
01- 1
1-1 1
.names wb0m_data_i[10] [2363] [3606] wb1s_data_o[10]
01- 1
1-1 1
.names wb0m_data_i[9] [2364] [3607] wb1s_data_o[9]
01- 1
1-1 1
.names wb0m_data_i[8] [2365] [3592] wb1s_data_o[8]
01- 1
1-1 1
.names wb0m_data_i[7] [2366] [3592] wb1s_data_o[7]
01- 1
1-1 1
.names wb0m_data_i[6] [2367] [3607] wb1s_data_o[6]
01- 1
1-1 1
.names wb0m_data_i[5] [2369] [3592] wb1s_data_o[5]
01- 1
1-1 1
.names wb0m_data_i[4] [2370] [3592] wb1s_data_o[4]
01- 1
1-1 1
.names wb0m_data_i[3] [2358] [3607] wb1s_data_o[3]
01- 1
1-1 1
.names wb0m_data_i[2] [2359] [3606] wb1s_data_o[2]
01- 1
1-1 1
.names wb0m_data_i[1] [2360] [3606] wb1s_data_o[1]
01- 1
1-1 1
.names wb0m_data_i[0] [2361] [3607] wb1s_data_o[0]
01- 1
1-1 1
.names [2391] [3911] [2832] [2155]
11- 0
--1 0
.names [2394] [2375] [2380] \u2_chunk_cnt_reg[8]_in
00- 1
--0 1
.names \u0_wb_rf_dout_reg[26] [2157]
1 1
.names \u0_wb_rf_dout_reg[25] [2158]
1 1
.names \u0_wb_rf_dout_reg[24] [2159]
1 1
.names \u0_wb_rf_dout_reg[23] [2160]
1 1
.names \u0_wb_rf_dout_reg[14] [2161]
1 1
.names \u0_wb_rf_dout_reg[13] [2162]
1 1
.names \u0_wb_rf_dout_reg[12] [2163]
1 1
.names \u0_wb_rf_dout_reg[3] [2164]
1 1
.names \u0_wb_rf_dout_reg[2] [2165]
1 1
.names \u0_wb_rf_dout_reg[0] [2166]
1 1
.names [2417] [3286] [2167]
00 1
.names [3224] [2353] [3909] [2168]
111 0
.names [2394] [2374] [2386] \u2_chunk_cnt_reg[6]_in
00- 1
--0 1
.names [2394] [2376] [2387] \u2_chunk_cnt_reg[7]_in
00- 1
--0 1
.names [3992] [2354] [2171]
01 1
10 1
.names \u0_wb_rf_dout_reg[22] [2172]
1 1
.names \u0_wb_rf_dout_reg[21] [2173]
1 1
.names \u0_wb_rf_dout_reg[20] [2174]
1 1
.names \u0_wb_rf_dout_reg[19] [2175]
1 1
.names \u0_wb_rf_dout_reg[18] [2176]
1 1
.names \u0_wb_rf_dout_reg[17] [2177]
1 1
.names \u0_wb_rf_dout_reg[16] [2178]
1 1
.names \u0_wb_rf_dout_reg[15] [2179]
1 1
.names \u0_wb_rf_dout_reg[11] [2180]
1 1
.names \u0_wb_rf_dout_reg[8] [2181]
1 1
.names \u0_wb_rf_dout_reg[7] [2182]
1 1
.names \u0_wb_rf_dout_reg[6] [2183]
1 1
.names \u0_wb_rf_dout_reg[5] [2184]
1 1
.names \u0_wb_rf_dout_reg[4] [2185]
1 1
.names [2247] [2186]
0 1
.names [2771] [2355] [2770] [2187]
11- 0
--1 0
.names [2773] [2355] [2772] [2188]
11- 0
--1 0
.names [2775] [2355] [2774] [2189]
11- 0
--1 0
.names [2777] [2355] [2776] [2190]
11- 0
--1 0
.names [2779] [2355] [2778] [2191]
11- 0
--1 0
.names [2781] [2355] [2780] [2192]
11- 0
--1 0
.names [2783] [2355] [2782] [2193]
11- 0
--1 0
.names [2785] [2355] [2784] [2194]
11- 0
--1 0
.names [2787] [2355] [2786] [2195]
11- 0
--1 0
.names [2356] [2883] [2196]
11 0
.names [2379] [3850] [1284] [1234] [2197]
1111 0
.names [1231] [2392] [2198]
01 1
10 1
.names [1382] [2399] [2199]
01 1
10 1
.names [2409] [2408] [2393] [2200]
111 0
.names [2410] [2415] [2411] [2201]
111 0
.names [2708] [2431] [2704] [2202]
11- 0
--1 0
.names [2703] [2431] [2702] [2203]
11- 0
--1 0
.names [2709] [2431] [2727] [2204]
11- 0
--1 0
.names [2706] [2431] [2705] [2205]
11- 0
--1 0
.names [2710] [2431] [2714] [2206]
11- 0
--1 0
.names [2707] [2431] [2711] [2207]
11- 0
--1 0
.names [2713] [2431] [2712] [2208]
11- 0
--1 0
.names [2716] [2431] [2715] [2209]
11- 0
--1 0
.names [2724] [2431] [2725] [2210]
11- 0
--1 0
.names [2726] [2431] [2728] [2211]
11- 0
--1 0
.names [2764] [2412] [2763] [2212]
11- 0
--1 0
.names [2802] [2412] [2765] [2213]
11- 0
--1 0
.names [2796] [2412] [2795] [2214]
11- 0
--1 0
.names [2799] [2412] [2798] [2215]
11- 0
--1 0
.names [2801] [2412] [2800] [2216]
11- 0
--1 0
.names [2804] [2412] [2803] [2217]
11- 0
--1 0
.names [2806] [2414] [2805] [2218]
11- 0
--1 0
.names [2808] [2414] [2807] [2219]
11- 0
--1 0
.names [2810] [2412] [2809] [2220]
11- 0
--1 0
.names [2812] [2412] [2811] [2221]
11- 0
--1 0
.names u0_u0_ch_busy_reg [2222]
0 1
.names [2507] [2514] [2223]
11 0
.names [3730] [2377] [2224]
11 1
.names [2378] [3881] [2225]
00 1
.names \u0_wb_rf_dout_reg[9] [2226]
1 1
.names [2333] [2227]
0 1
.names [2394] [2410] [2389] \u2_chunk_cnt_reg[0]_in
00- 1
--0 1
.names [2394] [2415] [2382] \u2_chunk_cnt_reg[1]_in
00- 1
--0 1
.names [2394] [2411] [2383] \u2_chunk_cnt_reg[2]_in
00- 1
--0 1
.names [2394] [2409] [2384] \u2_chunk_cnt_reg[3]_in
00- 1
--0 1
.names [2394] [2408] [2390] \u2_chunk_cnt_reg[4]_in
00- 1
--0 1
.names [2394] [2393] [2385] \u2_chunk_cnt_reg[5]_in
00- 1
--0 1
.names [2648] [2028] [2394] \u1_ch_sel_r_reg[1]_in
01- 1
1-1 1
.names [4053] [1999] [2394] \u1_ch_sel_r_reg[2]_in
01- 1
1-1 1
.names [2635] [2029] [2394] \u1_ch_sel_r_reg[3]_in
01- 1
1-1 1
.names [2641] [2030] [2394] \u1_ch_sel_r_reg[4]_in
01- 1
1-1 1
.names \u0_wb_rf_dout_reg[30] [2238]
1 1
.names \u0_wb_rf_dout_reg[29] [2239]
1 1
.names \u0_wb_rf_dout_reg[28] [2240]
1 1
.names \u0_wb_rf_dout_reg[27] [2241]
1 1
.names [4290] [2242]
0 1
.names [4290] [2243]
0 1
.names [4290] [2244]
0 1
.names [4290] [2245]
0 1
.names [4290] [2246]
0 1
.names [4290] [2247]
0 1
.names \u0_wb_rf_dout_reg[1] [2248]
1 1
.names [2402] [4242] [2249]
00 0
.names [2402] [3889] [2250]
00 0
.names [2403] [2507] [2251]
00 1
.names [2447] [2526] [4286] [2448] \u0_wb_rf_dout_reg[11]_in
1111 0
.names [2455] [2527] [4286] [2456] \u0_wb_rf_dout_reg[15]_in
1111 0
.names [2528] [2457] [4286] [2458] \u0_wb_rf_dout_reg[16]_in
1111 0
.names [2459] [2460] [2461] [4286] \u0_wb_rf_dout_reg[17]_in
1111 0
.names [2462] [2463] [2464] [4286] \u0_wb_rf_dout_reg[18]_in
1111 0
.names [2465] [2466] [2467] [4286] \u0_wb_rf_dout_reg[19]_in
1111 0
.names [2469] [2470] [2471] [4286] \u0_wb_rf_dout_reg[20]_in
1111 0
.names [2472] [2473] [2474] [4286] \u0_wb_rf_dout_reg[21]_in
1111 0
.names [2475] [2476] [2477] [4286] \u0_wb_rf_dout_reg[22]_in
1111 0
.names [2534] [2494] [4286] [2495] \u0_wb_rf_dout_reg[4]_in
1111 0
.names [2535] [2496] [4286] [2497] \u0_wb_rf_dout_reg[5]_in
1111 0
.names [2536] [2498] [4286] [2499] \u0_wb_rf_dout_reg[6]_in
1111 0
.names [2537] [2500] [4286] [2501] \u0_wb_rf_dout_reg[7]_in
1111 0
.names [2502] [2538] [4286] [2503] \u0_wb_rf_dout_reg[8]_in
1111 0
.names [3555] [3294] [2566] [2266]
01- 1
1-1 1
.names [3557] [3263] [2566] [2267]
01- 1
1-1 1
.names [3560] [3276] [2430] [2268]
01- 1
1-1 1
.names [3518] [3275] [2566] [2269]
01- 1
1-1 1
.names [3522] [3248] [2566] [2270]
01- 1
1-1 1
.names [3558] [3279] [2566] [2271]
01- 1
1-1 1
.names [3519] [3262] [2429] [2272]
01- 1
1-1 1
.names [3572] [3227] [2429] [2273]
01- 1
1-1 1
.names [3568] [3250] [2429] [2274]
01- 1
1-1 1
.names [3562] [3269] [2430] [2275]
01- 1
1-1 1
.names [3521] [3295] [2566] [2276]
01- 1
1-1 1
.names [3575] [3259] [2566] [2277]
01- 1
1-1 1
.names [3564] [3264] [2566] [2278]
01- 1
1-1 1
.names [3547] [3267] [2566] [2279]
01- 1
1-1 1
.names [3525] [3255] [2566] [2280]
01- 1
1-1 1
.names [3576] [3235] [2566] [2281]
01- 1
1-1 1
.names [3569] [3228] [2566] [2282]
01- 1
1-1 1
.names [3566] [3226] [2430] [2283]
01- 1
1-1 1
.names [3563] [3272] [2430] [2284]
01- 1
1-1 1
.names [3553] [3274] [2429] [2285]
01- 1
1-1 1
.names [1876] [3295] [2432] [2286]
01- 1
1-1 1
.names [1877] [3269] [2432] [2287]
01- 1
1-1 1
.names [4130] [3250] [2432] [2288]
01- 1
1-1 1
.names [4175] [3227] [2432] [2289]
01- 1
1-1 1
.names [2431] [4165] [2290]
11 0
.names [2431] [4056] [2291]
11 0
.names [2431] [4064] [2292]
11 0
.names [2431] [4169] [2293]
11 0
.names [2431] [4129] [2294]
11 0
.names [2431] [4063] [2295]
11 0
.names [2431] [4030] [2296]
11 0
.names [2431] [4142] [2297]
11 0
.names [2431] [4160] [2298]
11 0
.names [2431] [4182] [2299]
11 0
.names [2431] [4145] [2300]
11 0
.names [2431] [4034] [2301]
11 0
.names [2431] [4061] [2302]
11 0
.names [2431] [4179] [2303]
11 0
.names [2431] [4148] [2304]
11 0
.names [2431] [4060] [2305]
11 0
.names [2431] [4037] [2306]
11 0
.names [2431] [4026] [2307]
11 0
.names [2414] [4059] [2308]
11 0
.names [2414] [4177] [2309]
11 0
.names [2414] [4058] [2310]
11 0
.names [2414] [4057] [2311]
11 0
.names [2414] [4176] [2312]
11 0
.names [2414] [4096] [2313]
11 0
.names [2414] [4075] [2314]
11 0
.names [2414] [4159] [2315]
11 0
.names [2414] [4005] [2316]
11 0
.names [2414] [4098] [2317]
11 0
.names [2414] [4164] [2318]
11 0
.names [2414] [4092] [2319]
11 0
.names [2414] [4120] [2320]
11 0
.names [2414] [4090] [2321]
11 0
.names [2431] [4052] [2322]
11 0
.names [2414] [4119] [2323]
11 0
.names [2414] [3995] [2324]
11 0
.names [2414] [3988] [2325]
11 0
.names [2414] [3990] [2326]
11 0
.names [2414] [3978] [2327]
11 0
.names [2414] [3981] [2328]
11 0
.names [2431] [4138] [2329]
11 0
.names [3784] [2404] [2330]
00 1
.names [3812] [2404] [2331]
00 1
.names [2404] [3942] [2332]
00 0
.names [2417] [2567] [2333]
11 0
.names [2417] [3909] [2334]
00 0
.names [3887] [2141] [2418] \u1_ch_sel_r_reg[0]_in
01- 1
1-1 1
.names [2450] [2576] [4286] [2449] \u0_wb_rf_dout_reg[12]_in
1111 0
.names [2452] [2550] [4286] [2451] \u0_wb_rf_dout_reg[13]_in
1111 0
.names [2454] [2557] [4286] [2453] \u0_wb_rf_dout_reg[14]_in
1111 0
.names [2479] [2559] [4286] [2478] \u0_wb_rf_dout_reg[23]_in
1111 0
.names [2481] [2558] [4286] [2480] \u0_wb_rf_dout_reg[24]_in
1111 0
.names [2483] [2556] [4286] [2482] \u0_wb_rf_dout_reg[25]_in
1111 0
.names [2485] [2555] [4286] [2484] \u0_wb_rf_dout_reg[26]_in
1111 0
.names [2490] [2539] [2553] [2489] \u0_wb_rf_dout_reg[2]_in
1111 0
.names [2493] [2540] [2551] [2492] \u0_wb_rf_dout_reg[3]_in
1111 0
.names [2554] [2444] [2579] [2446] \u0_wb_rf_dout_reg[0]_in
1111 0
.names [3317] [2514] u0_u0_ch_busy_reg_in
11 1
.names \u0_wb_rf_dout_reg[31] [2347]
1 1
.names [2404] [2348]
0 1
.names [2529] [2486] [4286] \u0_wb_rf_dout_reg[27]_in
111 0
.names [2530] [2487] [4286] \u0_wb_rf_dout_reg[28]_in
111 0
.names [2531] [2488] [4286] \u0_wb_rf_dout_reg[29]_in
111 0
.names [2532] [2491] [4286] \u0_wb_rf_dout_reg[30]_in
111 0
.names [2507] [2424] [2353]
00 1
.names [2420] [3797] [2354]
00 1
.names [2397] [2355]
1 1
.names [2397] [2356]
0 1
.names [1414] [2435] [2357]
01 1
10 1
.names [3529] [3245] [2566] [2358]
01- 1
1-1 1
.names [3559] [3270] [2509] [2359]
01- 1
1-1 1
.names [3554] [3230] [2509] [2360]
01- 1
1-1 1
.names [3561] [3256] [2566] [2361]
01- 1
1-1 1
.names [3524] [3268] [2566] [2362]
01- 1
1-1 1
.names [3567] [3253] [2510] [2363]
01- 1
1-1 1
.names [3571] [3266] [2510] [2364]
01- 1
1-1 1
.names [3565] [3233] [2509] [2365]
01- 1
1-1 1
.names [3528] [3282] [2566] [2366]
01- 1
1-1 1
.names [3570] [3273] [2510] [2367]
01- 1
1-1 1
.names [2403] [2368]
0 1
.names [3523] [3287] [2510] [2369]
01- 1
1-1 1
.names [3552] [3225] [2509] [2370]
01- 1
1-1 1
.names [3130] [2428] [2371]
11 0
.names [3745] [2428] [2372]
11 1
.names [2428] [3744] [2373]
11 1
.names [4085] [2514] [2374]
11 0
.names [4081] [2514] [2375]
11 0
.names [4108] [2514] [2376]
11 0
.names [3881] [2426] [2377]
00 1
.names [2426] [3955] [2378]
00 0
.names [3776] [2426] [2379]
00 1
.names [2418] [2865] [2380]
11 0
.names [3987] [2438] [2381]
01 1
10 1
.names [3582] [2418] [2382]
11 0
.names [3288] [2418] [2383]
11 0
.names [3292] [2418] [2384]
11 0
.names [3102] [2418] [2385]
11 0
.names [2418] [3210] [2386]
11 0
.names [2418] [3198] [2387]
11 0
.names [2505] [2504] [2599] [2524] \u0_wb_rf_dout_reg[9]_in
1111 0
.names [2418] [3656] [2389]
11 0
.names [2418] [3197] [2390]
11 0
.names [2417] [2391]
0 1
.names [2426] [2392]
0 1
.names [4062] [2514] [2393]
11 0
.names [2517] [2394]
0 1
.names [1234] [2520] [2395]
01 1
10 1
.names [1381] [2522] [2396]
01 1
10 1
.names [2443] [2445] [2397]
11 1
.names [2506] [2468] \u0_wb_rf_dout_reg[1]_in
11 0
.names [2441] [3671] [2399]
00 1
.names [1232] [2516] [2400]
01 1
10 1
.names [2572] [2615] [2548] [2401]
111 0
.names [2424] [2402]
1 1
.names [2425] [2403]
0 1
.names [2435] [1414] [2404]
11 0
.names [2512] [2595] [2596] [2405]
111 0
.names [2511] [2939] [2406]
11 0
.names [2514] [3907] [2407]
11 1
.names [2642] [2514] [2408]
11 0
.names [2637] [2514] [2409]
11 0
.names [4015] [2514] [2410]
11 0
.names [2640] [2514] [2411]
11 0
.names [2414] [2412]
1 1
.names [2414] [2413]
1 1
.names [4271] [2414]
0 1
.names [2639] [2514] [2415]
11 0
.names u2_tsz_cnt_is_0_r_reg [2416]
0 1
.names [2434] [2417]
0 1
.names [2436] [2418]
1 1
.names [2533] [4286] \u0_wb_rf_dout_reg[31]_in
11 0
.names [2522] [3825] [1382] [2420]
111 0
.names [1380] [2630] [2421]
01 1
10 1
.names [2552] [4367] [2593] [2422]
00- 1
--0 1
.names [2549] [4366] [2571] [2423]
00- 1
--0 1
.names [2523] [2564] [2424]
11 0
.names [2442] [2425]
0 1
.names [2516] [1232] [2426]
11 0
.names [2588] [2547] [2427]
11 0
.names [2507] [2428]
0 1
.names [2541] [2429]
0 1
.names [2541] [2430]
0 1
.names [2511] [2431]
0 1
.names [3320] [3087] [2654] [2432]
11- 0
--1 0
.names [1375] [2562] [2433]
01 1
10 1
.names [2542] [2517] [2434]
11 0
.names [2562] [1375] [2435]
11 1
.names [2517] [2436]
0 1
.names [2518] u2_tsz_cnt_is_0_r_reg_in
0 1
.names [2560] [3827] [2438]
00 1
.names [2521] [2439]
0 1
.names [2683] [4322] [2563] [2440]
11- 0
--1 0
.names [2630] [3825] [2441]
11 0
.names [2565] [2583] [2442]
11 0
.names [3471] [2514] [4209] [2443]
111 0
.names [2619] [2745] [4280] [4047] [2444]
11-- 0
--11 0
.names [3781] [4229] [2514] [3359] [2445]
1111 0
.names [2591] [3966] [2928] [2592] [2446]
11-- 0
--11 0
.names [2591] [1417] [4167] [2592] [2447]
11-- 0
--11 0
.names [4280] [4088] [4374] [3967] [2448]
11-- 0
--11 0
.names [2591] [4073] [4284] [4165] [2449]
11-- 0
--11 0
.names [4019] [2592] [4031] [2653] [2450]
11-- 0
--11 0
.names [2591] [2609] [4284] [4169] [2451]
11-- 0
--11 0
.names [4172] [2592] [3968] [2653] [2452]
11-- 0
--11 0
.names [2591] [4127] [4284] [4052] [2453]
11-- 0
--11 0
.names [4107] [2592] [4181] [2653] [2454]
11-- 0
--11 0
.names [2591] [4076] [3972] [2592] [2455]
11-- 0
--11 0
.names [4280] [2633] [4284] [4056] [2456]
11-- 0
--11 0
.names [2591] [4016] [4113] [2592] [2457]
11-- 0
--11 0
.names [4280] [4015] [4284] [4064] [2458]
11-- 0
--11 0
.names [4132] [2592] [3964] [2653] [2459]
11-- 0
--11 0
.names [4280] [2639] [4284] [4026] [2460]
11-- 0
--11 0
.names [2591] [2601] [2620] [4096] [2461]
11-- 0
--11 0
.names [4168] [2592] [4033] [2653] [2462]
11-- 0
--11 0
.names [4280] [2640] [4284] [4138] [2463]
11-- 0
--11 0
.names [2591] [2610] [2620] [4075] [2464]
11-- 0
--11 0
.names [4174] [2592] [4183] [2653] [2465]
11-- 0
--11 0
.names [4280] [2637] [4284] [4129] [2466]
11-- 0
--11 0
.names [2591] [2600] [2620] [4159] [2467]
11-- 0
--11 0
.names [4084] [2592] [4146] [2653] [2468]
11-- 0
--11 0
.names [4141] [2592] [4126] [2653] [2469]
11-- 0
--11 0
.names [4280] [2642] [4284] [4063] [2470]
11-- 0
--11 0
.names [2591] [4055] [2620] [4005] [2471]
11-- 0
--11 0
.names [3974] [2592] [4178] [2653] [2472]
11-- 0
--11 0
.names [4280] [4062] [4284] [4030] [2473]
11-- 0
--11 0
.names [2591] [4072] [2620] [4098] [2474]
11-- 0
--11 0
.names [4002] [2592] [4051] [2653] [2475]
11-- 0
--11 0
.names [4280] [4085] [4284] [4142] [2476]
11-- 0
--11 0
.names [2591] [4184] [2620] [4164] [2477]
11-- 0
--11 0
.names [4280] [4108] [4284] [4160] [2478]
11-- 0
--11 0
.names [4097] [2592] [4035] [2653] [2479]
11-- 0
--11 0
.names [4280] [4081] [4284] [4182] [2480]
11-- 0
--11 0
.names [3985] [2592] [4155] [2653] [2481]
11-- 0
--11 0
.names [4280] [4000] [4284] [4145] [2482]
11-- 0
--11 0
.names [4102] [2592] [4036] [2653] [2483]
11-- 0
--11 0
.names [4280] [4017] [4284] [4034] [2484]
11-- 0
--11 0
.names [4109] [2592] [4150] [2653] [2485]
11-- 0
--11 0
.names [4106] [2592] [4149] [2653] [2486]
11-- 0
--11 0
.names [4118] [2592] [4008] [2653] [2487]
11-- 0
--11 0
.names [4123] [2592] [4038] [2653] [2488]
11-- 0
--11 0
.names [4115] [2592] [4040] [2653] [2489]
11-- 0
--11 0
.names [4280] [4266] [4284] [4093] [2490]
11-- 0
--11 0
.names [4116] [2592] [4039] [2653] [2491]
11-- 0
--11 0
.names [3993] [2592] [3957] [2653] [2492]
11-- 0
--11 0
.names [4280] [3998] [4284] [3976] [2493]
11-- 0
--11 0
.names [2591] [4175] [4006] [2592] [2494]
11-- 0
--11 0
.names [4280] [3996] [4284] [4020] [2495]
11-- 0
--11 0
.names [2591] [2604] [4105] [2592] [2496]
11-- 0
--11 0
.names [4280] [4021] [4374] [4162] [2497]
11-- 0
--11 0
.names [2591] [2611] [4049] [2592] [2498]
11-- 0
--11 0
.names [4280] [4104] [4284] [4050] [2499]
11-- 0
--11 0
.names [2591] [2603] [4140] [2592] [2500]
11-- 0
--11 0
.names [4280] [4012] [4284] [4001] [2501]
11-- 0
--11 0
.names [2591] [2612] [4099] [2592] [2502]
11-- 0
--11 0
.names [4280] [4112] [4284] [4153] [2503]
11-- 0
--11 0
.names [2592] [3980] [2653] [4095] [2504]
11-- 0
--11 0
.names [4280] [4101] [4284] [4087] [2505]
11-- 0
--11 0
.names [4280] [4014] [2591] [1876] [2506]
11-- 0
--11 0
.names u2_dma_abort_r_reg [2507]
1 1
.names [2541] [2508]
0 1
.names [2541] [2509]
0 1
.names [2541] [2510]
0 1
.names [2543] [2511]
0 1
.names [2574] [4367] [2512]
11 0
.names [2623] [4363] [2513]
11 0
.names [2654] [2514]
0 1
.names [1233] [2580] [2515]
01 1
10 1
.names [2580] [1233] [2516]
11 1
.names [2629] [2546] [4158] [2517]
00- 1
--0 1
.names [3786] [3653] [3774] [2632] [2518]
0000 0
.names [1237] [2605] [2519]
01 1
10 1
.names [2581] [3799] [2520]
00 1
.names [2616] [2614] [2618] [2521]
111 0
.names [3671] [2584] [2522]
00 1
.names wb1_ack_i [2585] [2523]
11 0
.names [2620] [4100] [2589] [2524]
11- 0
--1 0
.names [2692] [2665] [2587] [2525]
11- 0
--1 0
.names [3963] [2653] [2620] [4083] [2526]
11-- 0
--11 0
.names [4166] [2653] [2620] [4057] [2527]
11-- 0
--11 0
.names [4144] [2653] [2620] [4176] [2528]
11-- 0
--11 0
.names [4284] [4061] [2620] [3995] [2529]
11-- 0
--11 0
.names [4284] [4179] [2620] [3988] [2530]
11-- 0
--11 0
.names [4284] [4148] [2620] [3990] [2531]
11-- 0
--11 0
.names [4284] [4060] [2620] [3978] [2532]
11-- 0
--11 0
.names [4284] [4037] [2620] [3981] [2533]
11-- 0
--11 0
.names [4151] [2653] [2620] [4121] [2534]
11-- 0
--11 0
.names [4042] [2653] [2620] [4045] [2535]
11-- 0
--11 0
.names [4041] [2653] [2620] [4043] [2536]
11-- 0
--11 0
.names [4094] [2653] [2620] [3984] [2537]
11-- 0
--11 0
.names [4152] [2653] [2620] [4180] [2538]
11-- 0
--11 0
.names [2591] [1877] [2539]
11 0
.names [2591] [4130] [2540]
11 0
.names [2566] [2541]
0 1
.names [4073] [2514] [2542]
11 0
.names [3128] [2514] [2543]
11 0
.names [2697] [3636] [4364] [2544]
111 0
.names [2655] [2594] [2545]
11 0
.names u1_de_start_r_reg [2546]
1 1
.names [2751] [4364] [3633] [2547]
111 0
.names [3635] [2626] [2855] [2548]
111 0
.names [3718] [2667] [2621] [2549]
11- 0
--1 0
.names [2620] [4177] [2550]
11 0
.names [2620] [4032] [2551]
11 0
.names [2667] [3629] [2622] [2552]
11- 0
--1 0
.names [2620] [3961] [2553]
11 0
.names [2624] [2859] [2746] [2554]
111 0
.names [2620] [4119] [2555]
11 0
.names [2620] [4090] [2556]
11 0
.names [2620] [4058] [2557]
11 0
.names [2620] [4120] [2558]
11 0
.names [2620] [4092] [2559]
11 0
.names [2605] [3750] [1234] [2560]
111 0
.names [1236] [2646] [2561]
01 1
10 1
.names [2630] [1380] [2562]
11 1
.names [2659] [2656] [2834] [2563]
11- 0
--1 0
.names wb0_ack_i [2607] [2564]
11 0
.names [2613] wb0_ack_i [2565]
11 0
.names [2585] [2566]
0 1
.names [4013] [2654] [2567]
00 1
.names [2586] [2568]
0 1
.names [2591] [2569]
0 1
.names [3872] [2625] u2_dma_abort_r_reg_in
11 0
.names [2742] [4327] [2571]
11 0
.names [2694] [2628] [2572]
11 0
.names [2680] [2678] [2573]
11 0
.names [2680] [2679] [2574]
11 0
.names [2612] [2514] [2575]
11 1
.names [2620] [4059] [2576]
11 0
.names [1252] [2514] [2577]
11 1
.names \u2_state_reg[5] [2578]
1 1
.names [2833] [2653] [2579]
11 0
.names [2646] [1236] [2580]
11 1
.names [2646] [3750] [2581]
11 0
.names [2657] [2658] [2582]
11 0
.names [4311] wb1_ack_i [2583]
11 0
.names [2630] [2584]
0 1
.names [2607] [2585]
0 1
.names [2613] [2586]
0 1
.names [2835] [3719] [4386] [2587]
000 1
.names [2697] [4349] [3717] [2588]
111 0
.names [2617] [2589]
0 1
.names [2741] [2668] [2590]
11 0
.names [2661] [2859] [2591]
11 1
.names [3199] [2916] [2746] [2859] [2592]
0000 1
.names [2669] [2663] [2593]
11 0
.names [2729] [4366] [2594]
11 0
.names [2664] [4367] [2595]
11 0
.names [2751] [2666] [2596]
11 0
.names [2751] [3626] [4349] [2597]
111 0
.names [2628] [2598]
0 1
.names [3056] [2677] [2916] [2599]
111 0
.names \u0_u0_ch_csr_r3_reg[2] [2600]
1 1
.names \u0_u0_ch_csr_r3_reg[0] [2601]
1 1
.names u0_u0_rest_en_reg [2602]
0 1
.names \u0_u0_ch_csr_r_reg[7] [2603]
1 1
.names \u0_u0_ch_csr_r_reg[5] [2604]
1 1
.names [3799] [2673] [2605]
00 1
.names \u0_u0_ch_csr_r2_reg[2] [2606]
0 1
.names [4211] [2834] [1877] [2607]
111 0
.names \u0_u0_ch_csr_r2_reg[1] [2608]
0 1
.names \u0_u0_ch_csr_r2_reg[0] [2609]
1 1
.names \u0_u0_ch_csr_r3_reg[1] [2610]
1 1
.names \u0_u0_ch_csr_r_reg[6] [2611]
1 1
.names \u0_u0_ch_csr_r_reg[8] [2612]
1 1
.names [4311] [2613]
0 1
.names [4368] [3625] [4211] [2614]
111 0
.names [3727] [2674] [2615]
11 0
.names [2835] [2729] [3624] [2616]
111 0
.names [3056] [2701] [2916] [2617]
111 0
.names [2681] [2819] [2815] [2618]
111 0
.names [2677] [3911] [2619]
11 1
.names [2677] [2936] [2620]
11 1
.names [3632] [2678] [2621]
00 1
.names [2678] [3672] [2622]
00 1
.names [2697] [4349] [2623]
11 0
.names [2718] [2676] [2624]
00 0
.names u0_u0_ch_stop_reg [2625]
0 1
.names [2837] [4328] [2626]
00 1
.names [2663] [2627]
0 1
.names [2856] [4328] [2628]
00 1
.names [2670] [3594] [4210] [2629]
111 0
.names [2758] [1339] [2630]
11 1
.names [2758] [1339] [2631]
01 1
10 1
.names [3999] [4343] [2632]
00 1
.names u0_u0_ch_sz_inf_reg [2633]
1 1
.names \u1_u1_state_reg[2] [2634]
1 1
.names \u1_u1_state_reg[3] [2635]
1 1
.names \u0_u0_ch_chk_sz_r_reg[5] [2636]
0 1
.names \u0_u0_ch_chk_sz_r_reg[3] [2637]
1 1
.names \u0_u0_ch_chk_sz_r_reg[7] [2638]
0 1
.names \u0_u0_ch_chk_sz_r_reg[1] [2639]
1 1
.names \u0_u0_ch_chk_sz_r_reg[2] [2640]
1 1
.names \u1_u1_state_reg[4] [2641]
1 1
.names \u0_u0_ch_chk_sz_r_reg[4] [2642]
1 1
.names \u0_u0_ch_chk_sz_r_reg[6] [2643]
0 1
.names \u0_u0_ch_chk_sz_r_reg[0] [2644]
0 1
.names \u1_u1_state_reg[0] [2645]
1 1
.names [2673] [2646]
0 1
.names [2759] [1238] [2647]
01 1
10 1
.names \u1_u1_state_reg[1] [2648]
1 1
.names u4_u1_rf_ack_reg [2649]
1 1
.names \u0_u0_ch_chk_sz_r_reg[10] [2650]
0 1
.names \u0_u0_ch_chk_sz_r_reg[8] [2651]
0 1
.names \u0_u0_ch_chk_sz_r_reg[9] [2652]
0 1
.names [2933] [2701] [2653]
11 1
.names [2674] [2654]
0 1
.names [2697] [4210] [2655]
11 0
.names [3630] [2730] [2656]
11 0
.names [4243] [3722] [2657]
11 0
.names [2730] [3640] [2658]
11 0
.names [3682] [4243] [2659]
11 0
.names [2675] \u2_state_reg[5]_in
0 1
.names [2746] [2852] [2661]
00 1
.names [2746] [2793] [2662]
00 1
.names [2857] [4325] [2663]
00 1
.names [2678] [2664]
0 1
.names [2749] [4383] [2665]
00 1
.names [2679] [2666]
0 1
.names [2680] [2667]
0 1
.names [4244] [2749] [2668]
00 1
.names [2748] [2747] [2669]
11 0
.names [2697] [2670]
0 1
.names \u2_u0_out_r_reg[15] [2671]
1 1
.names \u2_u1_out_r_reg[15] [2672]
1 1
.names [2759] [1238] [2673]
11 0
.names [4343] [2674]
0 1
.names [3610] [3212] [2820] [2675]
11- 0
--1 0
.names [3431] [2793] [2676]
00 1
.names [2938] [2794] [2677]
00 1
.names [4385] [2815] [2678]
11 0
.names [2913] [2838] [4207] [4387] [2679]
1111 0
.names [2817] [2816] [2680]
11 0
.names [3627] [3628] [2836] [2681]
01- 1
1-1 1
.names [4076] [3936] [2827] \u0_u0_ch_csr_r2_reg[2]_in
01- 1
1-1 1
.names [4368] [3690] [2813] [2683]
00- 1
--0 1
.names [2609] [3938] [2827] \u0_u0_ch_csr_r2_reg[0]_in
01- 1
1-1 1
.names [2601] [3932] [2827] \u0_u0_ch_csr_r3_reg[0]_in
01- 1
1-1 1
.names [2610] [3884] [2827] \u0_u0_ch_csr_r3_reg[1]_in
01- 1
1-1 1
.names [2600] [3899] [2827] \u0_u0_ch_csr_r3_reg[2]_in
01- 1
1-1 1
.names [2873] [3895] [2766] \u0_u0_ch_csr_r_reg[5]_in
00- 1
--0 1
.names [2873] [3904] [2767] \u0_u0_ch_csr_r_reg[6]_in
00- 1
--0 1
.names [2873] [3886] [2827] [4013] \u0_u0_ch_csr_r_reg[7]_in
00-- 1
--00 1
.names [4127] [3923] [2827] \u0_u0_ch_csr_r2_reg[1]_in
01- 1
1-1 1
.names [2837] [3654] [2814] [2692]
00- 1
--0 1
.names [4016] [3946] [2827] u0_u0_rest_en_reg_in
01- 1
1-1 1
.names [3639] [3637] [2837] [2694]
01- 1
1-1 1
.names [2873] [3920] [2768] \u0_u0_ch_csr_r_reg[8]_in
00- 1
--0 1
.names [2873] [3926] u0_u0_ch_stop_reg_in
00 1
.names [2751] [2697]
0 1
.names \u2_state_reg[8] [2698]
1 1
.names \u2_state_reg[7] [2699]
1 1
.names \u2_state_reg[6] [2700]
1 1
.names [2938] [2853] [2701]
00 1
.names [2939] [3919] [2702]
00 1
.names [2939] [4093] [2703]
11 1
.names [2939] [3875] [2704]
00 1
.names [2939] [3930] [2705]
00 1
.names [2939] [3976] [2706]
11 1
.names [2939] [4001] [2707]
11 1
.names [2939] [4020] [2708]
11 1
.names [2939] [4162] [2709]
11 1
.names [2939] [4050] [2710]
11 1
.names [2939] [3886] [2711]
00 1
.names [2939] [3920] [2712]
00 1
.names [2939] [4153] [2713]
11 1
.names [2939] [3904] [2714]
00 1
.names [2939] [3934] [2715]
00 1
.names [2939] [3967] [2716]
11 1
.names [2760] u4_u1_rf_ack_reg_in
0 1
.names [3430] [2852] [2718]
00 1
.names [2985] [2995] [3068] [2991] \u1_u1_state_reg[0]_in
0000 0
.names [2992] [3069] [2996] [2986] \u1_u1_state_reg[1]_in
0000 0
.names [2987] [2997] [3070] [2993] \u1_u1_state_reg[2]_in
0000 0
.names [2994] [3071] [2998] [2988] \u1_u1_state_reg[3]_in
0000 0
.names [2989] [2999] [3072] [2990] \u1_u1_state_reg[4]_in
0000 0
.names [2939] [4285] [2724]
11 1
.names [2939] [3943] [2725]
00 1
.names [2939] [4087] [2726]
11 1
.names [2939] [3895] [2727]
00 1
.names [2939] [3926] [2728]
00 1
.names [4244] [4325] [2729]
00 1
.names [4350] [2857] [2730]
00 1
.names [3946] [4015] [2883] \u0_u0_ch_chk_sz_r_reg[0]_in
01- 1
1-1 1
.names [3925] [4108] [2883] \u0_u0_ch_chk_sz_r_reg[7]_in
01- 1
1-1 1
.names [3932] [2639] [2883] \u0_u0_ch_chk_sz_r_reg[1]_in
01- 1
1-1 1
.names [3884] [2640] [2883] \u0_u0_ch_chk_sz_r_reg[2]_in
01- 1
1-1 1
.names [3899] [2637] [2883] \u0_u0_ch_chk_sz_r_reg[3]_in
01- 1
1-1 1
.names [3927] [4062] [2883] \u0_u0_ch_chk_sz_r_reg[5]_in
01- 1
1-1 1
.names [3952] [4085] [2883] \u0_u0_ch_chk_sz_r_reg[6]_in
01- 1
1-1 1
.names [3896] [4081] [2883] \u0_u0_ch_chk_sz_r_reg[8]_in
01- 1
1-1 1
.names [3928] [4000] [2883] \u0_u0_ch_chk_sz_r_reg[9]_in
01- 1
1-1 1
.names [3936] [2633] [2883] u0_u0_ch_sz_inf_reg_in
01- 1
1-1 1
.names [3641] [3715] [4368] [2741]
01- 1
1-1 1
.names [3714] [3634] [4368] [2742]
01- 1
1-1 1
.names [3912] [4017] [2883] \u0_u0_ch_chk_sz_r_reg[10]_in
01- 1
1-1 1
.names [3906] [2642] [2883] \u0_u0_ch_chk_sz_r_reg[4]_in
01- 1
1-1 1
.names [2793] [2745]
0 1
.names [2794] [2746]
0 1
.names [2835] [3678] [2747]
11 0
.names [2837] [3712] [2748]
11 0
.names [2818] [2749]
0 1
.names [2822] [2750]
0 1
.names [2837] [2751]
0 1
.names [1416] [3003] \u2_u0_out_r_reg[15]_in
01 1
10 1
.names [1251] [3002] \u2_u1_out_r_reg[15]_in
01 1
10 1
.names \u2_u0_out_r_reg[11] [2754]
1 1
.names \u2_u1_out_r_reg[11] [2755]
1 1
.names \u2_u0_out_r_reg[12] [2756]
1 1
.names \u2_u1_out_r_reg[12] [2757]
1 1
.names \u2_u0_out_r_reg[16] [2758]
1 1
.names \u2_u1_out_r_reg[16] [2759]
1 1
.names [2937] wb1_stb_i wb1_cyc_i [2760]
111 0
.names [4351] [4345] [2761]
11 0
.names [3848] [1699] [2940] [2762]
11- 0
--1 0
.names [4272] [3934] [2763]
00 1
.names [4272] [4083] [2764]
11 1
.names [4272] [3895] [2765]
00 1
.names [2873] [2604] [2766]
11 0
.names [2873] [2611] [2767]
11 0
.names [2873] [2612] [2768]
11 0
.names [2944] [4073] [2769]
11 0
.names [2883] [3943] [2770]
00 1
.names [2883] [4281] [2771]
11 1
.names [2883] [3934] [2772]
00 1
.names [2883] [4088] [2773]
11 1
.names [2883] [3919] [2774]
00 1
.names [2883] [4266] [2775]
11 1
.names [2883] [3930] [2776]
00 1
.names [2883] [3998] [2777]
11 1
.names [2883] [3875] [2778]
00 1
.names [2883] [3996] [2779]
11 1
.names [2883] [3895] [2780]
00 1
.names [2883] [4021] [2781]
11 1
.names [2883] [3904] [2782]
00 1
.names [2883] [4104] [2783]
11 1
.names [2883] [3886] [2784]
00 1
.names [2883] [4012] [2785]
11 1
.names [2883] [3920] [2786]
00 1
.names [2883] [4112] [2787]
11 1
.names [2883] [3926] [2788]
00 1
.names [2883] [4101] [2789]
11 1
.names [2944] [4055] [2790]
11 0
.names [2944] [4072] [2791]
11 0
.names [2944] [4184] [2792]
11 0
.names [3199] [3084] [2793]
00 0
.names [2853] [2794]
0 1
.names [4272] [3919] [2795]
00 1
.names [4272] [3961] [2796]
11 1
.names [2873] [3882] [2797]
00 0
.names [4272] [3930] [2798]
00 1
.names [4272] [4032] [2799]
11 1
.names [4272] [3875] [2800]
00 1
.names [4272] [4121] [2801]
11 1
.names [4272] [4045] [2802]
11 1
.names [4272] [3904] [2803]
00 1
.names [4272] [4043] [2804]
11 1
.names [4272] [3886] [2805]
00 1
.names [4272] [3984] [2806]
11 1
.names [4272] [3920] [2807]
00 1
.names [4272] [4180] [2808]
11 1
.names [4272] [3926] [2809]
00 1
.names [4272] [4100] [2810]
11 1
.names [4272] [3943] [2811]
00 1
.names [4272] [3975] [2812]
11 1
.names [2900] [3716] [2813]
11 0
.names [2900] [3631] [2814]
11 0
.names [2856] [2815]
0 1
.names [2856] [2816]
0 1
.names [2857] [2817]
0 1
.names [2858] [2818]
0 1
.names [4244] [2819]
0 1
.names [3550] [3244] [2917] [2820]
00- 1
--0 1
.names [3088] [3191] [3085] [3192] [2821]
1111 0
.names [2939] [2822]
0 1
.names [3307] [1701] [3077] [2823]
11- 0
--1 0
.names [3307] [1240] [3079] [2824]
11- 0
--1 0
.names [3307] [1241] [3080] [2825]
11- 0
--1 0
.names [3307] [1246] [3074] [2826]
11- 0
--1 0
.names [2873] [2827]
0 1
.names [3307] [1695] [3079] [2828]
11- 0
--1 0
.names [3307] [1696] [3080] [2829]
11- 0
--1 0
.names [3307] [1697] [3081] [2830]
11- 0
--1 0
.names \u0_int_maska_r_reg[11] [2831]
0 1
.names \u0_csr_r_reg[0] [2832]
1 1
.names \u0_int_maska_r_reg[0] [2833]
1 1
.names [4368] [2834]
0 1
.names [2900] [2835]
0 1
.names [2912] [2836]
0 1
.names [2912] [2837]
0 1
.names [2914] [2838]
0 1
.names \u2_u0_out_r_reg[14] [2839]
1 1
.names \u2_u1_out_r_reg[14] [2840]
1 1
.names \u0_int_maska_r_reg[10] [2841]
0 1
.names \u0_int_maska_r_reg[5] [2842]
0 1
.names [3025] [3101] \u2_state_reg[7]_in
00 0
.names [3578] [3132] [3021] \u2_state_reg[8]_in
00- 1
--0 1
.names [3611] [3193] [3020] \u2_state_reg[6]_in
00- 1
--0 1
.names [3015] [4065] [3894] [2846]
111 0
.names \u2_u1_out_r_reg[8] [2847]
1 1
.names \u2_u0_out_r_reg[8] [2848]
1 1
.names [3364] [4259] [4255] [3189] [2849]
0000 0
.names [3029] [2832] [3911] [2850]
111 0
.names \u0_int_maska_r_reg[6] [2851]
0 1
.names [2933] [2852]
0 1
.names [3246] [2984] [2853]
00 1
.names \u0_int_maska_r_reg[7] [2854]
0 1
.names [4350] [2855]
0 1
.names [4207] [4315] [2856]
11 0
.names [3000] [4353] [2857]
11 0
.names [4388] [4348] [2858]
11 0
.names [2938] [2859]
1 1
.names \u0_int_maska_r_reg[8] [2860]
0 1
.names \u0_int_maska_r_reg[9] [2861]
0 1
.names [3094] [3826] [3085] [2862]
00- 1
--0 1
.names \u0_int_maska_r_reg[2] [2863]
0 1
.names [3307] [4066] [3077] [2864]
11- 0
--1 0
.names [3195] [3880] [3775] [2865]
00- 1
--0 1
.names [3307] [1231] [3168] [2866]
11- 0
--1 0
.names [3307] [1284] [3174] [2867]
11- 0
--1 0
.names [3307] [1239] [3078] [2868]
11- 0
--1 0
.names [3307] [1702] [3075] [2869]
11- 0
--1 0
.names [3307] [4154] [3081] [2870]
11- 0
--1 0
.names [3307] [1698] [3073] [2871]
11- 0
--1 0
.names [3307] [1699] [3074] [2872]
11- 0
--1 0
.names [4273] [3725] [3743] [2873]
111 0
.names [3307] [1659] [3076] [2874]
11- 0
--1 0
.names [3307] [1378] [3178] [2875]
11- 0
--1 0
.names [3307] [1694] [3078] [2876]
11- 0
--1 0
.names [3307] [1657] [3082] [2877]
11- 0
--1 0
.names \u0_int_maska_r_reg[4] [2878]
0 1
.names [3307] [3989] [3082] [2879]
11- 0
--1 0
.names [3307] [3973] [3076] [2880]
11- 0
--1 0
.names [3307] [1245] [3073] [2881]
11- 0
--1 0
.names \u0_int_maska_r_reg[3] [2882]
0 1
.names [3470] [4273] [2883]
11 0
.names [3307] [4069] [3077] [2884]
11- 0
--1 0
.names [3307] [3935] [3168] [2885]
11- 0
--1 0
.names [3307] [1244] [3075] [2886]
11- 0
--1 0
.names [3307] [1373] [3174] [2887]
11- 0
--1 0
.names [3307] [1383] [3078] [2888]
11- 0
--1 0
.names [3307] [1384] [3079] [2889]
11- 0
--1 0
.names [3307] [1389] [3080] [2890]
11- 0
--1 0
.names [3307] [4082] [3081] [2891]
11- 0
--1 0
.names [3307] [4185] [3082] [2892]
11- 0
--1 0
.names [3307] [1388] [3075] [2893]
11- 0
--1 0
.names \u0_int_maska_r_reg[29] [2894]
0 1
.names \u0_int_maska_r_reg[26] [2895]
0 1
.names [3307] [1387] [3073] [2896]
11- 0
--1 0
.names \u0_int_maska_r_reg[27] [2897]
0 1
.names \u0_int_maska_r_reg[28] [2898]
0 1
.names \u0_int_maska_r_reg[19] [2899]
0 1
.names [4369] [2900]
1 1
.names \u0_int_maska_r_reg[22] [2901]
0 1
.names \u0_int_maska_r_reg[24] [2902]
0 1
.names \u0_int_maska_r_reg[23] [2903]
0 1
.names \u0_int_maska_r_reg[1] [2904]
0 1
.names \u0_int_maska_r_reg[20] [2905]
0 1
.names \u0_int_maska_r_reg[16] [2906]
0 1
.names \u0_int_maska_r_reg[17] [2907]
0 1
.names \u0_int_maska_r_reg[15] [2908]
0 1
.names \u0_int_maska_r_reg[12] [2909]
0 1
.names \u0_int_maska_r_reg[13] [2910]
0 1
.names \u0_int_maska_r_reg[14] [2911]
0 1
.names [4369] [2912]
0 1
.names [3000] [2913]
0 1
.names [4245] [2914]
0 1
.names [1377] [3209] \u2_u0_out_r_reg[11]_in
01 1
10 1
.names [3001] [2916]
0 1
.names [3090] [3610] [2917]
11 0
.names [3848] [1697] [3093] [2918]
11- 0
--1 0
.names [3848] [1698] [3095] [2919]
11- 0
--1 0
.names \u0_int_maskb_r_reg[6] [2920]
0 1
.names \u0_int_maskb_r_reg[9] [2921]
0 1
.names \u2_u1_out_r_reg[7] [2922]
1 1
.names \u2_u0_out_r_reg[7] [2923]
1 1
.names \u0_int_maska_r_reg[18] [2924]
0 1
.names \u0_int_maska_r_reg[21] [2925]
0 1
.names \u0_int_maska_r_reg[25] [2926]
0 1
.names \u0_int_maska_r_reg[30] [2927]
0 1
.names \u0_int_maskb_r_reg[0] [2928]
1 1
.names \u0_int_maskb_r_reg[7] [2929]
0 1
.names \u0_int_maskb_r_reg[8] [2930]
0 1
.names [2832] [4077] [3105] [2931]
11- 0
--1 0
.names \u0_int_maskb_r_reg[5] [2932]
0 1
.names [3056] [3084] [2933]
00 1
.names [1378] [3157] \u2_u0_out_r_reg[12]_in
01 1
10 1
.names [1287] [3158] \u2_u1_out_r_reg[12]_in
01 1
10 1
.names [3199] [3084] [2936]
11 1
.names [3156] [4086] [2649] [2937]
11- 0
--1 0
.names [3201] [3190] [3180] [2938]
111 0
.names [4273] [3861] [3743] [3846] [2939]
1111 0
.names [3089] [3848] [2940]
00 1
.names [1248] [3208] \u2_u1_out_r_reg[11]_in
01 1
10 1
.names [3049] \u2_u0_out_r_reg[16]_in
0 1
.names [3050] \u2_u1_out_r_reg[16]_in
0 1
.names [3083] [3743] [3202] [2944]
111 0
.names \u0_int_maskb_r_reg[11] [2945]
0 1
.names [3307] [1345] [3074] [2946]
11- 0
--1 0
.names [3307] [3997] [3076] [2947]
11- 0
--1 0
.names \u0_int_maskb_r_reg[10] [2948]
0 1
.names [3307] [1287] [3178] [2949]
11- 0
--1 0
.names [3307] [1250] [3162] [2950]
11- 0
--1 0
.names [3307] [1233] [3166] [2951]
11- 0
--1 0
.names [3307] [1234] [3173] [2952]
11- 0
--1 0
.names [3848] [1696] [3205] [2953]
11- 0
--1 0
.names [3322] [1387] [3183] \u2_u0_out_r_reg[8]_in
00- 1
--0 1
.names [3307] [1237] [3169] [2955]
11- 0
--1 0
.names [3307] [1285] [3170] [2956]
11- 0
--1 0
.names [3307] [1229] [3171] [2957]
11- 0
--1 0
.names [3321] [1245] [3185] \u2_u1_out_r_reg[8]_in
00- 1
--0 1
.names [3307] [3959] [3172] [2959]
11- 0
--1 0
.names [3307] [3994] [3176] [2960]
11- 0
--1 0
.names [3307] [1232] [3167] [2961]
11- 0
--1 0
.names [3307] [1249] [3161] [2962]
11- 0
--1 0
.names [3307] [1370] [3175] [2963]
11- 0
--1 0
.names [3307] [3992] [3177] [2964]
11- 0
--1 0
.names [3307] [1248] [3159] [2965]
11- 0
--1 0
.names [3307] [3987] [3177] [2966]
11- 0
--1 0
.names [3307] [1376] [3160] [2967]
11- 0
--1 0
.names [3307] [1377] [3159] [2968]
11- 0
--1 0
.names [3307] [1236] [3165] [2969]
11- 0
--1 0
.names [3307] [1406] [3162] [2970]
11- 0
--1 0
.names [3307] [4070] [3163] [2971]
11- 0
--1 0
.names [3307] [1339] [3164] [2972]
11- 0
--1 0
.names [3307] [1380] [3165] [2973]
11- 0
--1 0
.names [3307] [1375] [3166] [2974]
11- 0
--1 0
.names [3307] [1414] [3167] [2975]
11- 0
--1 0
.names [3307] [1381] [3169] [2976]
11- 0
--1 0
.names [3307] [1413] [3170] [2977]
11- 0
--1 0
.names [3307] [1372] [3171] [2978]
11- 0
--1 0
.names [3307] [1371] [3172] [2979]
11- 0
--1 0
.names [3307] [1382] [3173] [2980]
11- 0
--1 0
.names [3307] [4011] [3176] [2981]
11- 0
--1 0
.names [3307] [1228] [3175] [2982]
11- 0
--1 0
.names [3307] [1379] [3161] [2983]
11- 0
--1 0
.names [3186] [3187] [2984]
11 0
.names [3252] [3308] [3347] [2985]
11- 0
--1 0
.names [3252] [3308] [3348] [2986]
11- 0
--1 0
.names [3252] [3308] [3346] [2987]
11- 0
--1 0
.names [3252] [3308] [3344] [2988]
11- 0
--1 0
.names [3252] [3308] [3343] [2989]
11- 0
--1 0
.names [3249] [3306] [3343] [2990]
11- 0
--1 0
.names [3249] [3306] [3347] [2991]
11- 0
--1 0
.names [3249] [3306] [3348] [2992]
11- 0
--1 0
.names [3249] [3306] [3346] [2993]
11- 0
--1 0
.names [3249] [3306] [3344] [2994]
11- 0
--1 0
.names [3247] [3356] [3347] [2995]
11- 0
--1 0
.names [3247] [3356] [3348] [2996]
11- 0
--1 0
.names [3247] [3356] [3346] [2997]
11- 0
--1 0
.names [3247] [3356] [3344] [2998]
11- 0
--1 0
.names [3247] [3356] [3343] [2999]
11- 0
--1 0
.names [4352] [3000]
0 1
.names [3084] [3001]
0 1
.names [3208] [3870] [1249] [1250] [3002]
1111 0
.names [3209] [3956] [1379] [1406] [3003]
1111 0
.names \u0_int_maskb_r_reg[14] [3004]
0 1
.names \u0_int_maskb_r_reg[17] [3005]
0 1
.names \u0_int_maskb_r_reg[20] [3006]
0 1
.names \u0_int_maskb_r_reg[22] [3007]
0 1
.names \u0_int_maskb_r_reg[2] [3008]
0 1
.names \u0_int_maskb_r_reg[12] [3009]
0 1
.names \u0_int_maskb_r_reg[18] [3010]
0 1
.names \u0_int_maskb_r_reg[19] [3011]
0 1
.names \u0_int_maskb_r_reg[15] [3012]
0 1
.names [3331] [1406] [3206] \u2_u0_out_r_reg[14]_in
00- 1
--0 1
.names [3332] [1250] [3207] \u2_u1_out_r_reg[14]_in
00- 1
--0 1
.names [3188] [3212] [3015]
00 0
.names [3212] [4065] [3911] [3016]
111 0
.names [3212] [4065] [3909] [3017]
111 0
.names [3212] [4065] [3889] [3018]
111 0
.names [3212] [4065] [3907] [3019]
111 0
.names [3212] [4065] [3937] [3020]
111 0
.names [3212] [4065] [3883] [3021]
111 0
.names [3212] [4065] [3890] [3022]
111 0
.names \u2_u0_out_r_reg[13] [3023]
1 1
.names \u2_u1_out_r_reg[13] [3024]
1 1
.names [3132] [3704] [3025]
00 1
.names \u0_int_maskb_r_reg[24] [3026]
0 1
.names \u0_int_maskb_r_reg[30] [3027]
0 1
.names \u0_int_maskb_r_reg[3] [3028]
0 1
.names [3105] [3029]
0 1
.names \u0_int_maskb_r_reg[4] [3030]
0 1
.names [3848] [1702] [3223] [3031]
11- 0
--1 0
.names \u0_int_maskb_r_reg[25] [3032]
0 1
.names \u0_int_maskb_r_reg[28] [3033]
0 1
.names [3301] [3882] [3213] \u0_int_maska_r_reg[0]_in
00- 1
--0 1
.names [3301] [3943] [3214] \u0_int_maska_r_reg[10]_in
00- 1
--0 1
.names \u0_int_maskb_r_reg[29] [3036]
0 1
.names [3301] [3934] [3215] \u0_int_maska_r_reg[11]_in
00- 1
--0 1
.names \u0_int_maskb_r_reg[26] [3038]
0 1
.names \u0_int_maskb_r_reg[27] [3039]
0 1
.names [3301] [3920] [3219] \u0_int_maska_r_reg[8]_in
00- 1
--0 1
.names \u0_int_maskb_r_reg[23] [3041]
0 1
.names \u0_int_maskb_r_reg[1] [3042]
0 1
.names [3301] [3895] [3216] \u0_int_maska_r_reg[5]_in
00- 1
--0 1
.names [3301] [3904] [3217] \u0_int_maska_r_reg[6]_in
00- 1
--0 1
.names [3301] [3886] [3218] \u0_int_maska_r_reg[7]_in
00- 1
--0 1
.names [3301] [3926] [3220] \u0_int_maska_r_reg[9]_in
00- 1
--0 1
.names \u0_int_maskb_r_reg[21] [3047]
0 1
.names [3300] [3882] [3221] \u0_csr_r_reg[0]_in
00- 1
--0 1
.names [3181] [1406] [1379] [4070] [3049]
1111 0
.names [3184] [1250] [1249] [4080] [3050]
1111 0
.names \u0_int_maskb_r_reg[16] [3051]
0 1
.names \u0_int_maskb_r_reg[13] [3052]
0 1
.names [3307] [1247] [3160] [3053]
11- 0
--1 0
.names [3307] [4080] [3163] [3054]
11- 0
--1 0
.names [3307] [1238] [3164] [3055]
11- 0
--1 0
.names [3199] [3056]
0 1
.names [3848] [1695] [3232] [3057]
11- 0
--1 0
.names [3354] [3934] [3237] \u0_int_maskb_r_reg[11]_in
00- 1
--0 1
.names [3354] [3943] [3236] \u0_int_maskb_r_reg[10]_in
00- 1
--0 1
.names [3354] [3882] [3238] \u0_int_maskb_r_reg[0]_in
00- 1
--0 1
.names [3354] [3895] [3239] \u0_int_maskb_r_reg[5]_in
00- 1
--0 1
.names [3354] [3904] [3240] \u0_int_maskb_r_reg[6]_in
00- 1
--0 1
.names [3354] [3886] [3241] \u0_int_maskb_r_reg[7]_in
00- 1
--0 1
.names [3354] [3920] [3242] \u0_int_maskb_r_reg[8]_in
00- 1
--0 1
.names [3354] [3926] [3243] \u0_int_maskb_r_reg[9]_in
00- 1
--0 1
.names [3256] [1693] [3307] [3066]
01- 1
1-1 1
.names [3230] [1700] [3307] [3067]
01- 1
1-1 1
.names [3309] [3316] [3347] [3068]
11- 0
--1 0
.names [3309] [3316] [3348] [3069]
11- 0
--1 0
.names [3309] [3316] [3346] [3070]
11- 0
--1 0
.names [3309] [3316] [3344] [3071]
11- 0
--1 0
.names [3309] [3316] [3343] [3072]
11- 0
--1 0
.names [3307] [3960] [3073]
00 1
.names [3307] [4103] [3074]
00 1
.names [3307] [3962] [3075]
00 1
.names [3307] [3979] [3076]
00 1
.names [3307] [4025] [3077]
00 1
.names [3307] [3970] [3078]
00 1
.names [3307] [4029] [3079]
00 1
.names [3307] [4124] [3080]
00 1
.names [3307] [4131] [3081]
00 1
.names [3307] [4027] [3082]
00 1
.names [3180] [3083]
0 1
.names [3725] [3251] [3084]
00 1
.names [3257] [4199] [3879] [3534] [3085]
1111 0
.names u2_chunk_cnt_is_0_r_reg [3086]
1 1
.names [3724] [3781] [3894] [3365] [3087]
1111 0
.names [3261] u2_mast0_drdy_r_reg_in [3826] [3088]
111 0
.names [1699] [3323] [3089]
01 1
10 1
.names [3193] [3090]
0 1
.names \u2_u1_out_r_reg[4] [3091]
1 1
.names \u2_u0_out_r_reg[4] [3092]
1 1
.names [3265] [3848] [3093]
00 1
.names [3261] u2_mast0_drdy_r_reg_in [3094]
00 1
.names [3280] [3848] [3095]
00 1
.names [1388] [3328] \u2_u0_out_r_reg[7]_in
01 1
10 1
.names [1244] [3329] \u2_u1_out_r_reg[7]_in
01 1
10 1
.names \u2_u1_out_r_reg[10] [3098]
1 1
.names \u2_u0_out_r_reg[10] [3099]
1 1
.names [3286] [2832] [3100]
00 0
.names [3615] [3318] [3333] [3704] [3101]
00-- 1
--00 1
.names [3304] [3880] [3771] [3102]
00- 1
--0 1
.names [3293] [3854] [3883] [3103]
111 0
.names [3936] [4166] [3301] \u0_int_maska_r_reg[15]_in
01- 1
1-1 1
.names [3293] [3911] [3838] [3105]
111 0
.names [3931] [4031] [3301] \u0_int_maska_r_reg[12]_in
01- 1
1-1 1
.names [3938] [3968] [3301] \u0_int_maska_r_reg[13]_in
01- 1
1-1 1
.names [3923] [4181] [3301] \u0_int_maska_r_reg[14]_in
01- 1
1-1 1
.names [3946] [4144] [3301] \u0_int_maska_r_reg[16]_in
01- 1
1-1 1
.names [3932] [3964] [3301] \u0_int_maska_r_reg[17]_in
01- 1
1-1 1
.names [3884] [4033] [3301] \u0_int_maska_r_reg[18]_in
01- 1
1-1 1
.names [3899] [4183] [3301] \u0_int_maska_r_reg[19]_in
01- 1
1-1 1
.names [3897] [4146] [3301] \u0_int_maska_r_reg[1]_in
01- 1
1-1 1
.names [3927] [4178] [3301] \u0_int_maska_r_reg[21]_in
01- 1
1-1 1
.names [3896] [4155] [3301] \u0_int_maska_r_reg[24]_in
01- 1
1-1 1
.names [3928] [4036] [3301] \u0_int_maska_r_reg[25]_in
01- 1
1-1 1
.names [3912] [4150] [3301] \u0_int_maska_r_reg[26]_in
01- 1
1-1 1
.names [3929] [4149] [3301] \u0_int_maska_r_reg[27]_in
01- 1
1-1 1
.names [3915] [4008] [3301] \u0_int_maska_r_reg[28]_in
01- 1
1-1 1
.names [3913] [4038] [3301] \u0_int_maska_r_reg[29]_in
01- 1
1-1 1
.names [3859] [4040] [3301] \u0_int_maska_r_reg[2]_in
01- 1
1-1 1
.names [3910] [4039] [3301] \u0_int_maska_r_reg[30]_in
01- 1
1-1 1
.names [3845] [3957] [3301] \u0_int_maska_r_reg[3]_in
01- 1
1-1 1
.names [3844] [4151] [3301] \u0_int_maska_r_reg[4]_in
01- 1
1-1 1
.names [3925] [4035] [3301] \u0_int_maska_r_reg[23]_in
01- 1
1-1 1
.names [3952] [4051] [3301] \u0_int_maska_r_reg[22]_in
01- 1
1-1 1
.names [3906] [4126] [3301] \u0_int_maska_r_reg[20]_in
01- 1
1-1 1
.names [3303] [3471] [3879] [3128]
01- 1
1-1 1
.names [3303] [3471] [3937] [3129]
01- 1
1-1 1
.names [3222] [3130]
0 1
.names [3224] [3131]
0 1
.names [3297] [3658] [3879] [3132]
111 0
.names [3434] [1379] [3299] \u2_u0_out_r_reg[13]_in
00- 1
--0 1
.names [3433] [1249] [3296] \u2_u1_out_r_reg[13]_in
00- 1
--0 1
.names [3923] [4107] [3354] \u0_int_maskb_r_reg[14]_in
01- 1
1-1 1
.names [3906] [4141] [3354] \u0_int_maskb_r_reg[20]_in
01- 1
1-1 1
.names [3931] [4019] [3354] \u0_int_maskb_r_reg[12]_in
01- 1
1-1 1
.names [3946] [4113] [3354] \u0_int_maskb_r_reg[16]_in
01- 1
1-1 1
.names [3884] [4168] [3354] \u0_int_maskb_r_reg[18]_in
01- 1
1-1 1
.names [3899] [4174] [3354] \u0_int_maskb_r_reg[19]_in
01- 1
1-1 1
.names [3927] [3974] [3354] \u0_int_maskb_r_reg[21]_in
01- 1
1-1 1
.names [3952] [4002] [3354] \u0_int_maskb_r_reg[22]_in
01- 1
1-1 1
.names [3925] [4097] [3354] \u0_int_maskb_r_reg[23]_in
01- 1
1-1 1
.names [3928] [4102] [3354] \u0_int_maskb_r_reg[25]_in
01- 1
1-1 1
.names [3912] [4109] [3354] \u0_int_maskb_r_reg[26]_in
01- 1
1-1 1
.names [3929] [4106] [3354] \u0_int_maskb_r_reg[27]_in
01- 1
1-1 1
.names [3915] [4118] [3354] \u0_int_maskb_r_reg[28]_in
01- 1
1-1 1
.names [3913] [4123] [3354] \u0_int_maskb_r_reg[29]_in
01- 1
1-1 1
.names [3910] [4116] [3354] \u0_int_maskb_r_reg[30]_in
01- 1
1-1 1
.names [3845] [3993] [3354] \u0_int_maskb_r_reg[3]_in
01- 1
1-1 1
.names [3844] [4006] [3354] \u0_int_maskb_r_reg[4]_in
01- 1
1-1 1
.names [3897] [4084] [3354] \u0_int_maskb_r_reg[1]_in
01- 1
1-1 1
.names [3932] [4132] [3354] \u0_int_maskb_r_reg[17]_in
01- 1
1-1 1
.names [3936] [3972] [3354] \u0_int_maskb_r_reg[15]_in
01- 1
1-1 1
.names [3938] [4172] [3354] \u0_int_maskb_r_reg[13]_in
01- 1
1-1 1
.names u4_u1_slv_we_reg [3156]
0 1
.names [3322] [3733] [3157]
00 1
.names [3321] [3731] [3158]
00 1
.names [3307] [4054] [3159]
00 1
.names [3307] [3969] [3160]
00 1
.names [3307] [4009] [3161]
00 1
.names [3307] [4157] [3162]
00 1
.names [3307] [3977] [3163]
00 1
.names [3307] [3983] [3164]
00 1
.names [3307] [4170] [3165]
00 1
.names [3307] [4028] [3166]
00 1
.names [3307] [4137] [3167]
00 1
.names [3307] [4111] [3168]
00 1
.names [3307] [4024] [3169]
00 1
.names [3307] [4136] [3170]
00 1
.names [3307] [4135] [3171]
00 1
.names [3307] [4003] [3172]
00 1
.names [3307] [4079] [3173]
00 1
.names [3307] [4023] [3174]
00 1
.names [3307] [3965] [3175]
00 1
.names [3307] [3958] [3176]
00 1
.names [3307] [3971] [3177]
00 1
.names [3307] [4171] [3178]
00 1
.names [3318] u2_mast0_drdy_r_reg_in [4077] [3179]
000 1
.names [3725] [3311] [3180]
11 0
.names [3651] [3322] [3181]
00 1
.names [3234] [3182]
0 1
.names [3322] [1387] [3183]
11 0
.names [3652] [3321] [3184]
00 1
.names [3321] [1245] [3185]
11 0
.names [3861] [3311] [3186]
11 0
.names [3823] [3313] [3187]
11 0
.names [3244] [3188]
0 1
.names [3360] [3670] [3452] [4228] [3189]
11-- 0
--11 0
.names [3315] [3871] [3190]
11 0
.names [3455] [3398] [3191]
11 0
.names [3536] [3398] [3192]
00 0
.names [3468] [3398] [4242] [4209] [3193]
1111 0
.names [3325] [3848] [3194]
00 0
.names [1973] [3345] [3195]
01 1
10 1
.names [3859] [4115] [3354] \u0_int_maskb_r_reg[2]_in
01- 1
1-1 1
.names [3414] [2033] [3880] [3197]
01- 1
1-1 1
.names [3412] [3880] [3773] [3198]
00- 1
--0 1
.names [3350] [3349] [3822] [3199]
01- 1
1-1 1
.names [3896] [3985] [3354] \u0_int_maskb_r_reg[24]_in
01- 1
1-1 1
.names [3648] [3313] [3201]
11 0
.names u3_u1_slv_re_reg [3202]
1 1
.names u4_u1_slv_re_reg [3203]
1 1
.names u3_u1_slv_we_reg [3204]
1 1
.names [3327] [3848] [3205]
00 1
.names [3331] [1406] [3206]
11 0
.names [3332] [1250] [3207]
11 0
.names [3645] [3329] [3208]
11 1
.names [3644] [3328] [3209]
11 1
.names [3334] [3880] [3772] [3210]
00- 1
--0 1
.names [3548] [3333] [3211]
00 0
.names [3333] [3318] [3212]
11 0
.names [3301] [2833] [3213]
11 0
.names [3301] [4143] [3214]
11 0
.names [3301] [3963] [3215]
11 0
.names [3301] [4042] [3216]
11 0
.names [3301] [4041] [3217]
11 0
.names [3301] [4094] [3218]
11 0
.names [3301] [4152] [3219]
11 0
.names [3301] [4095] [3220]
11 0
.names [3300] [2832] [3221]
11 0
.names [3298] [3745] [4077] [3222]
111 0
.names [3305] [3848] [3223]
00 1
.names [3605] [3298] [3224]
11 1
.names \u3_u0_mast_dout_reg[4] [3225]
1 1
.names \u3_u0_mast_dout_reg[28] [3226]
1 1
.names \u3_u0_mast_dout_reg[19] [3227]
1 1
.names \u3_u0_mast_dout_reg[29] [3228]
1 1
.names u0_inta_o_reg inta_o
1 1
.names \u3_u0_mast_dout_reg[1] [3230]
1 1
.names [3543] [3551] [2635] [4319] [3231]
1111 0
.names [3358] [3848] [3232]
00 1
.names \u3_u0_mast_dout_reg[8] [3233]
1 1
.names [3601] [3475] [3622] [3234]
111 0
.names \u3_u0_mast_dout_reg[30] [3235]
1 1
.names [3354] [3986] [3236]
11 0
.names [3354] [4167] [3237]
11 0
.names [3354] [2928] [3238]
11 0
.names [3354] [4105] [3239]
11 0
.names [3354] [4049] [3240]
11 0
.names [3354] [4140] [3241]
11 0
.names [3354] [4099] [3242]
11 0
.names [3354] [3980] [3243]
11 0
.names [3601] [3746] [3475] [3244]
111 0
.names \u3_u0_mast_dout_reg[3] [3245]
1 1
.names [3871] [3454] [3922] [3246]
000 1
.names [3361] [3366] [3247]
00 1
.names \u3_u0_mast_dout_reg[22] [3248]
1 1
.names [3456] [3363] [3249]
00 1
.names \u3_u0_mast_dout_reg[18] [3250]
1 1
.names [3311] [3251]
0 1
.names [3362] [3462] [3252]
00 1
.names \u3_u0_mast_dout_reg[10] [3253]
1 1
.names [3367] [3546] [3729] [3890] [3254]
1111 0
.names \u3_u0_mast_dout_reg[12] [3255]
1 1
.names \u3_u0_mast_dout_reg[0] [3256]
1 1
.names [3365] [3398] [3257]
11 1
.names [1241] [3513] \u2_u1_out_r_reg[4]_in
01 1
10 1
.names \u3_u0_mast_dout_reg[15] [3259]
1 1
.names [1389] [3515] \u2_u0_out_r_reg[4]_in
01 1
10 1
.names [3398] [3261]
0 1
.names \u3_u0_mast_dout_reg[20] [3262]
1 1
.names \u3_u0_mast_dout_reg[25] [3263]
1 1
.names \u3_u0_mast_dout_reg[14] [3264]
1 1
.names [1697] [3497] [3265]
01 1
10 1
.names \u3_u0_mast_dout_reg[9] [3266]
1 1
.names \u3_u0_mast_dout_reg[13] [3267]
1 1
.names \u3_u0_mast_dout_reg[11] [3268]
1 1
.names \u3_u0_mast_dout_reg[17] [3269]
1 1
.names \u3_u0_mast_dout_reg[2] [3270]
1 1
.names \u2_u1_out_r_reg[3] [3271]
1 1
.names \u3_u0_mast_dout_reg[31] [3272]
1 1
.names \u3_u0_mast_dout_reg[6] [3273]
1 1
.names \u3_u0_mast_dout_reg[27] [3274]
1 1
.names \u3_u0_mast_dout_reg[23] [3275]
1 1
.names \u3_u0_mast_dout_reg[24] [3276]
1 1
.names u0_intb_o_reg intb_o
1 1
.names \u2_u0_out_r_reg[3] [3278]
1 1
.names \u3_u0_mast_dout_reg[21] [3279]
1 1
.names [1698] [3508] [3280]
01 1
10 1
.names [1376] [3426] \u2_u0_out_r_reg[10]_in
01 1
10 1
.names \u3_u0_mast_dout_reg[7] [3282]
1 1
.names [3417] [3940] u2_chunk_cnt_is_0_r_reg_in
11 1
.names \u2_u1_out_r_reg[6] [3284]
1 1
.names \u2_u0_out_r_reg[6] [3285]
1 1
.names [3340] [3889] [4077] [3909] [3286]
0000 0
.names \u3_u0_mast_dout_reg[5] [3287]
1 1
.names [3436] [3880] [3768] [3288]
00- 1
--0 1
.names [1247] [3427] \u2_u1_out_r_reg[10]_in
01 1
10 1
.names \u2_u1_out_r_reg[9] [3290]
1 1
.names \u2_u0_out_r_reg[9] [3291]
1 1
.names [3510] [3880] [3796] [3292]
00- 1
--0 1
.names [3339] [4255] [3293]
00 1
.names \u3_u0_mast_dout_reg[26] [3294]
1 1
.names \u3_u0_mast_dout_reg[16] [3295]
1 1
.names [3433] [1249] [3296]
11 0
.names [3339] [3297]
0 1
.names [3340] [3298]
0 1
.names [3434] [1379] [3299]
11 0
.names [3545] [3535] [3743] [3300]
111 0
.names [3545] [3535] [3822] [3301]
111 0
.names [2029] [4329] [3302]
11 0
.names [3432] [3894] [3868] [4242] [3303]
0000 1
.names [3638] [2068] [3429] [3304]
11- 0
--1 0
.names [1702] [3539] [3305]
01 1
10 1
.names [3459] [3461] [3306]
11 1
.names [3428] [3307]
0 1
.names [3463] [3540] [3308]
00 1
.names [3460] [3589] [3309]
00 1
.names [3451] [3737] u4_u1_slv_re_reg_in
11 1
.names [3349] [3311]
0 1
.names [3453] [3792] u3_u1_slv_re_reg_in
00 1
.names [3350] [3313]
0 1
.names [3473] [3867] u4_u1_slv_we_reg_in
00 1
.names [3908] [3454] [3315]
00 1
.names [3662] [3887] [3457] [3316]
11- 0
--1 0
.names [3355] [3317]
0 1
.names [3465] [3601] [3937] [3705] [3318]
1111 0
.names [3357] u3_u1_slv_we_reg_in
0 1
.names [3471] [4209] [3320]
11 0
.names [3513] [1241] [1244] [3916] [3321]
1111 0
.names [3515] [1389] [1388] [3941] [3322]
1111 0
.names [3949] [3520] [3892] [3323]
111 0
.names [3516] [3848] [3324]
00 0
.names [1657] [3556] [3325]
01 1
10 1
.names u2_mast0_drdy_r_reg_in [2649] [3659] wb1_ack_o
01- 1
1-1 1
.names [1696] [3577] [3327]
01 1
10 1
.names [3504] [3941] [3328]
11 1
.names [3517] [3916] [3329]
11 1
.names [3848] [1701] [3484] [3330]
11- 0
--1 0
.names [3426] [3954] [1379] [1378] [3331]
1111 0
.names [3427] [3874] [1249] [1287] [3332]
1111 0
.names [3467] [3526] [3854] [3706] [3333]
1111 0
.names [1977] [3579] [3334]
01 1
10 1
.names [1243] [3581] \u2_u1_out_r_reg[6]_in
01 1
10 1
.names [4125] [3659] wb1m_data_o[4]
00 1
.names wb0s_data_i[13] [3595] wb1m_data_o[13]
11 1
.names \u2_u0_out_r_reg[5] [3338]
1 1
.names [3526] [3599] [3339]
11 0
.names [3526] [3601] [3340]
11 0
.names [1345] [3588] \u2_u0_out_r_reg[9]_in
01 1
10 1
.names [1246] [3608] \u2_u1_out_r_reg[9]_in
01 1
10 1
.names [3537] [2641] [3343]
11 0
.names [3537] [2635] [3344]
11 0
.names [3945] [3619] [3917] [3345]
111 0
.names [3537] [4053] [3346]
11 0
.names [3537] [3887] [3347]
11 0
.names [3537] [2648] [3348]
11 0
.names [4335] [3933] [3349]
11 0
.names [4335] [3847] [3350]
11 0
.names [3430] u0_inta_o_reg_in
0 1
.names wb1_sel_i[1] [3574] wb0_sel_o[1]
00 0
.names [3431] u0_intb_o_reg_in
0 1
.names [3538] [3823] [3204] [3908] [3354]
1111 0
.names [4329] [3355]
0 1
.names [3541] [3544] [3356]
00 1
.names [3542] wb0_stb_i [4134] wb0_we_i [3357]
1111 0
.names [1695] [3593] [3358]
01 1
10 1
.names [3573] [3612] [3359]
00 1
.names [4228] [3862] [3360]
11 1
.names [3458] [3361]
0 1
.names [3600] [3602] [3887] [3362]
11- 0
--1 0
.names [3738] [3603] [3887] [3363]
11- 0
--1 0
.names [3546] [4077] [3364]
11 0
.names [3658] [3546] [3365]
11 1
.names [3740] [3604] [3887] [3366]
11- 0
--1 0
.names [3549] [4199] [3367]
11 1
.names [3227] wb0s_data_i[19] u2_mast0_drdy_r_reg_in \
 \u3_u0_mast_dout_reg[19]_in
01- 1
1-1 1
.names [3230] wb0s_data_i[1] u2_mast0_drdy_r_reg_in \
 \u3_u0_mast_dout_reg[1]_in
01- 1
1-1 1
.names [3294] wb0s_data_i[26] u2_mast0_drdy_r_reg_in \
 \u3_u0_mast_dout_reg[26]_in
01- 1
1-1 1
.names [3253] wb0s_data_i[10] u2_mast0_drdy_r_reg_in \
 \u3_u0_mast_dout_reg[10]_in
01- 1
1-1 1
.names [3270] wb0s_data_i[2] u2_mast0_drdy_r_reg_in \
 \u3_u0_mast_dout_reg[2]_in
01- 1
1-1 1
.names [3259] wb0s_data_i[15] u2_mast0_drdy_r_reg_in \
 \u3_u0_mast_dout_reg[15]_in
01- 1
1-1 1
.names [3264] wb0s_data_i[14] u2_mast0_drdy_r_reg_in \
 \u3_u0_mast_dout_reg[14]_in
01- 1
1-1 1
.names [3273] wb0s_data_i[6] u2_mast0_drdy_r_reg_in \
 \u3_u0_mast_dout_reg[6]_in
01- 1
1-1 1
.names [3269] wb0s_data_i[17] u2_mast0_drdy_r_reg_in \
 \u3_u0_mast_dout_reg[17]_in
01- 1
1-1 1
.names [3233] wb0s_data_i[8] u2_mast0_drdy_r_reg_in \
 \u3_u0_mast_dout_reg[8]_in
01- 1
1-1 1
.names [3267] wb0s_data_i[13] u2_mast0_drdy_r_reg_in \
 \u3_u0_mast_dout_reg[13]_in
01- 1
1-1 1
.names [3276] wb0s_data_i[24] u2_mast0_drdy_r_reg_in \
 \u3_u0_mast_dout_reg[24]_in
01- 1
1-1 1
.names [3268] wb0s_data_i[11] u2_mast0_drdy_r_reg_in \
 \u3_u0_mast_dout_reg[11]_in
01- 1
1-1 1
.names [3245] wb0s_data_i[3] u2_mast0_drdy_r_reg_in \
 \u3_u0_mast_dout_reg[3]_in
01- 1
1-1 1
.names [3266] wb0s_data_i[9] u2_mast0_drdy_r_reg_in \
 \u3_u0_mast_dout_reg[9]_in
01- 1
1-1 1
.names [3275] wb0s_data_i[23] u2_mast0_drdy_r_reg_in \
 \u3_u0_mast_dout_reg[23]_in
01- 1
1-1 1
.names [3235] wb0s_data_i[30] u2_mast0_drdy_r_reg_in \
 \u3_u0_mast_dout_reg[30]_in
01- 1
1-1 1
.names [3263] wb0s_data_i[25] u2_mast0_drdy_r_reg_in \
 \u3_u0_mast_dout_reg[25]_in
01- 1
1-1 1
.names [3248] wb0s_data_i[22] u2_mast0_drdy_r_reg_in \
 \u3_u0_mast_dout_reg[22]_in
01- 1
1-1 1
.names [3262] wb0s_data_i[20] u2_mast0_drdy_r_reg_in \
 \u3_u0_mast_dout_reg[20]_in
01- 1
1-1 1
.names [3272] wb0s_data_i[31] u2_mast0_drdy_r_reg_in \
 \u3_u0_mast_dout_reg[31]_in
01- 1
1-1 1
.names [3226] wb0s_data_i[28] u2_mast0_drdy_r_reg_in \
 \u3_u0_mast_dout_reg[28]_in
01- 1
1-1 1
.names [3256] wb0s_data_i[0] u2_mast0_drdy_r_reg_in \
 \u3_u0_mast_dout_reg[0]_in
01- 1
1-1 1
.names [3255] wb0s_data_i[12] u2_mast0_drdy_r_reg_in \
 \u3_u0_mast_dout_reg[12]_in
01- 1
1-1 1
.names [3250] wb0s_data_i[18] u2_mast0_drdy_r_reg_in \
 \u3_u0_mast_dout_reg[18]_in
01- 1
1-1 1
.names [3295] wb0s_data_i[16] u2_mast0_drdy_r_reg_in \
 \u3_u0_mast_dout_reg[16]_in
01- 1
1-1 1
.names [3282] wb0s_data_i[7] u2_mast0_drdy_r_reg_in \
 \u3_u0_mast_dout_reg[7]_in
01- 1
1-1 1
.names [3274] wb0s_data_i[27] u2_mast0_drdy_r_reg_in \
 \u3_u0_mast_dout_reg[27]_in
01- 1
1-1 1
.names [3279] wb0s_data_i[21] u2_mast0_drdy_r_reg_in \
 \u3_u0_mast_dout_reg[21]_in
01- 1
1-1 1
.names [3228] wb0s_data_i[29] u2_mast0_drdy_r_reg_in \
 \u3_u0_mast_dout_reg[29]_in
01- 1
1-1 1
.names [3894] [3937] [3398]
00 1
.names wb0s_data_i[8] [3595] wb1m_data_o[8]
11 1
.names [1386] [3580] \u2_u0_out_r_reg[6]_in
01 1
10 1
.names \u2_u1_out_r_reg[5] [3401]
1 1
.names [3840] [3478] [3607] wb0_ack_o
01- 1
1-1 1
.names wb1_sel_i[3] [3659] wb0_sel_o[3]
00 0
.names wb1_sel_i[2] [3574] wb0_sel_o[2]
00 0
.names wb1_sel_i[0] [3574] wb0_sel_o[0]
00 0
.names [4022] [3659] wb1_rty_o
00 1
.names wb0s_data_i[26] [3595] wb1m_data_o[26]
11 1
.names wb0s_data_i[18] [3595] wb1m_data_o[18]
11 1
.names [4048] [3659] wb1m_data_o[14]
00 1
.names wb0s_data_i[12] [3595] wb1m_data_o[12]
11 1
.names wb0s_data_i[5] [3595] wb1m_data_o[5]
11 1
.names [1976] [3618] [3412]
01 1
10 1
.names \u2_u1_out_r_reg[2] [3413]
1 1
.names [2033] [3619] [3414]
01 1
10 1
.names [3287] wb0s_data_i[5] u2_mast0_drdy_r_reg_in \
 \u3_u0_mast_dout_reg[5]_in
01- 1
1-1 1
.names [3225] wb0s_data_i[4] u2_mast0_drdy_r_reg_in \
 \u3_u0_mast_dout_reg[4]_in
01- 1
1-1 1
.names [3527] [1977] [3417]
00 1
.names [1240] [3585] \u2_u1_out_r_reg[3]_in
01 1
10 1
.names [1384] [3617] \u2_u0_out_r_reg[3]_in
01 1
10 1
.names \u2_u0_out_r_reg[2] [3420]
1 1
.names wb1m_data_i[20] [3616] [3421]
11 0
.names wb0s_data_i[6] [3616] wb1m_data_o[6]
11 1
.names wb1_addr_i[0] [3616] wb0_addr_o[0]
11 1
.names wb0s_data_i[28] [3616] wb1m_data_o[28]
11 1
.names wb0s_data_i[30] [3616] wb1m_data_o[30]
11 1
.names [3646] [3580] [3426]
00 1
.names [3643] [3581] [3427]
00 1
.names [3586] [3879] [3428]
00 0
.names [3527] [3429]
0 1
.names [3642] [3647] [2833] [3430]
111 0
.names [3642] [3647] [2928] [3431]
111 0
.names [3724] [3658] [4229] [3432]
111 0
.names [3608] [3870] [1246] [1247] [3433]
1111 0
.names [3588] [3956] [1345] [1376] [3434]
1111 0
.names [4128] [3592] wb1_addr_o[0]
00 1
.names [3584] [3747] [3436]
11 1
.names [3848] [1700] [3613] [3437]
11- 0
--1 0
.names wb1m_data_i[23] [3616] [3438]
11 0
.names wb1m_data_i[15] [3616] [3439]
11 0
.names wb1m_data_i[24] [3616] [3440]
11 0
.names wb1m_data_i[30] [3616] [3441]
11 0
.names wb1m_data_i[14] [3616] [3442]
11 0
.names wb1m_data_i[16] [3616] [3443]
11 0
.names wb1m_data_i[12] [3616] [3444]
11 0
.names [3616] wb1m_data_i[31] [3445]
11 0
.names wb1m_data_i[29] [3616] [3446]
11 0
.names wb1m_data_i[21] [3616] [3447]
11 0
.names wb1m_data_i[22] [3616] [3448]
11 0
.names wb1m_data_i[28] [3616] [3449]
11 0
.names wb1m_data_i[25] [3616] [3450]
11 0
.names [3203] [3591] [3451]
00 1
.names [3862] [3863] [3452]
00 1
.names [3202] [3614] [3453]
00 0
.names [4335] [3454]
0 1
.names u2_mast0_drdy_r_reg_in [3826] [3455]
00 1
.names [3596] [3609] [3456]
11 0
.names [3662] [3655] [3887] [3457]
01- 1
1-1 1
.names [3621] [3887] [3666] [3814] [3458]
11-- 0
--11 0
.names [3713] [3887] [3660] [3887] [3459]
11-- 0
--11 0
.names [3663] [3668] [3887] [3460]
01- 1
1-1 1
.names [3741] [3887] [3597] [3461]
11- 0
--1 0
.names [3663] [3668] [4046] [3462]
01- 1
1-1 1
.names [3740] [3664] [4046] [3463]
11- 0
--1 0
.names wb0_sel_i[3] [3592] wb1_sel_o[3]
00 0
.names [3599] [3862] [3465]
11 1
.names wb0_sel_i[1] [3592] wb1_sel_o[1]
00 0
.names [3599] [3890] [3467]
11 1
.names [3601] [3599] [3468]
11 1
.names wb0s_data_i[17] [3616] wb1m_data_o[17]
11 1
.names [3725] [3822] [3470]
11 1
.names u2_mast0_drdy_r_reg [3471]
1 1
.names [2832] [4077] [3472]
00 1
.names [3591] [2649] [3473]
00 0
.names wb0s_data_i[9] [3616] wb1m_data_o[9]
11 1
.names [3599] [3826] [3475]
11 1
.names wb1m_data_i[27] [3616] [3476]
11 0
.names wb0s_data_i[15] [3616] wb1m_data_o[15]
11 1
.names u3_u1_rf_ack_reg [3478]
1 1
.names wb1_addr_i[1] [3616] wb0_addr_o[1]
11 1
.names wb0s_data_i[20] [3616] wb1m_data_o[20]
11 1
.names wb0s_data_i[11] [3616] wb1m_data_o[11]
11 1
.names wb0s_data_i[1] [3616] wb1m_data_o[1]
11 1
.names wb0_err_i [3616] wb1_err_o
11 1
.names [3711] [3709] [3848] [3484]
11- 0
--1 0
.names wb0s_data_i[24] [3616] wb1m_data_o[24]
11 1
.names wb0s_data_i[22] [3616] wb1m_data_o[22]
11 1
.names wb0s_data_i[16] [3616] wb1m_data_o[16]
11 1
.names wb0s_data_i[10] [3616] wb1m_data_o[10]
11 1
.names wb0s_data_i[2] [3616] wb1m_data_o[2]
11 1
.names wb0s_data_i[25] [3616] wb1m_data_o[25]
11 1
.names wb0_sel_i[0] [3592] wb1_sel_o[0]
00 0
.names wb0s_data_i[23] [3616] wb1m_data_o[23]
11 1
.names wb0s_data_i[21] [3616] wb1m_data_o[21]
11 1
.names wb0s_data_i[29] [3616] wb1m_data_o[29]
11 1
.names wb0s_data_i[27] [3616] wb1m_data_o[27]
11 1
.names wb0s_data_i[31] [3616] wb1m_data_o[31]
11 1
.names [3520] [3497]
0 1
.names wb0_sel_i[2] [3592] wb1_sel_o[2]
00 0
.names wb0s_data_i[7] [3616] wb1m_data_o[7]
11 1
.names [4018] [3592] wb1_addr_o[1]
00 1
.names wb0s_data_i[0] [3616] wb1m_data_o[0]
11 1
.names wb1m_data_i[26] [3616] [3502]
11 0
.names wb1m_data_i[13] [3616] [3503]
11 0
.names [3617] [3885] [3504]
11 1
.names wb1m_data_i[17] [3616] [3505]
11 0
.names wb0s_data_i[3] [3616] wb1m_data_o[3]
11 1
.names [4067] [3592] wb0_rty_o
00 1
.names [3598] [3947] [3953] [3508]
111 0
.names [4078] [3592] wb0_err_o
00 1
.names [3747] [2032] [3619] [3510]
11- 0
--1 0
.names wb1m_data_i[19] [3616] [3511]
11 0
.names wb1m_data_i[18] [3616] [3512]
11 0
.names [3585] [1240] [3513]
11 1
.names wb0s_data_i[19] [3616] wb1m_data_o[19]
11 1
.names [3617] [1384] [3515]
11 1
.names [1694] [3709] [3516]
01 1
10 1
.names [3585] [3914] [3517]
11 1
.names \u4_u0_mast_dout_reg[23] [3518]
1 1
.names \u4_u0_mast_dout_reg[20] [3519]
1 1
.names [3789] [3709] [3520]
00 1
.names \u4_u0_mast_dout_reg[16] [3521]
1 1
.names \u4_u0_mast_dout_reg[22] [3522]
1 1
.names \u4_u0_mast_dout_reg[5] [3523]
1 1
.names \u4_u0_mast_dout_reg[11] [3524]
1 1
.names \u4_u0_mast_dout_reg[12] [3525]
1 1
.names [3710] [3894] [3526]
00 1
.names [3638] [2068] [3527]
00 0
.names \u4_u0_mast_dout_reg[7] [3528]
1 1
.names \u4_u0_mast_dout_reg[3] [3529]
1 1
.names [1385] [3726] \u2_u0_out_r_reg[5]_in
01 1
10 1
.names [1242] [3748] \u2_u1_out_r_reg[5]_in
01 1
10 1
.names [1383] [3756] \u2_u0_out_r_reg[2]_in
01 1
10 1
.names [1239] [3754] \u2_u1_out_r_reg[2]_in
01 1
10 1
.names [3826] [4077] [3534]
11 1
.names [4340] [4010] [3535]
00 1
.names [4065] [3826] [3536]
00 0
.names [3707] [2609] [3537]
00 0
.names [4340] [3761] [3538]
00 1
.names [3650] [3869] [3892] [3539]
111 0
.names [3887] [4046] [3665] [3540]
11- 0
--1 0
.names [3887] [4046] [3667] [3541]
11- 0
--1 0
.names [3614] [3542]
0 1
.names [4215] [3543]
0 1
.names [3664] [3887] [3544]
00 1
.names [3761] [3669] [3545]
00 1
.names [4229] [4242] [3546]
11 1
.names \u4_u0_mast_dout_reg[13] [3547]
1 1
.names u2_mast0_drdy_r_reg_in [3868] [3548]
00 1
.names [3907] [3868] [3549]
00 1
.names u2_mast0_drdy_r_reg_in [4209] [3550]
00 1
.names [4227] [3551]
0 1
.names \u4_u0_mast_dout_reg[4] [3552]
1 1
.names \u4_u0_mast_dout_reg[27] [3553]
1 1
.names \u4_u0_mast_dout_reg[1] [3554]
1 1
.names \u4_u0_mast_dout_reg[26] [3555]
1 1
.names [3709] [3774] [3556]
00 0
.names \u4_u0_mast_dout_reg[25] [3557]
1 1
.names \u4_u0_mast_dout_reg[21] [3558]
1 1
.names \u4_u0_mast_dout_reg[2] [3559]
1 1
.names \u4_u0_mast_dout_reg[24] [3560]
1 1
.names \u4_u0_mast_dout_reg[0] [3561]
1 1
.names \u4_u0_mast_dout_reg[17] [3562]
1 1
.names \u4_u0_mast_dout_reg[31] [3563]
1 1
.names \u4_u0_mast_dout_reg[14] [3564]
1 1
.names \u4_u0_mast_dout_reg[8] [3565]
1 1
.names \u4_u0_mast_dout_reg[28] [3566]
1 1
.names \u4_u0_mast_dout_reg[10] [3567]
1 1
.names \u4_u0_mast_dout_reg[18] [3568]
1 1
.names \u4_u0_mast_dout_reg[29] [3569]
1 1
.names \u4_u0_mast_dout_reg[6] [3570]
1 1
.names \u4_u0_mast_dout_reg[9] [3571]
1 1
.names \u4_u0_mast_dout_reg[19] [3572]
1 1
.names [3746] [3622] [3573]
00 1
.names [3595] [3574]
0 1
.names \u4_u0_mast_dout_reg[15] [3575]
1 1
.names \u4_u0_mast_dout_reg[30] [3576]
1 1
.names [3598] [3577]
0 1
.names u2_mast0_drdy_r_reg_in [3883] [3578]
00 1
.names [3944] [3917] [3902] [3579]
111 0
.names [3756] [3885] [4082] [1383] [3580]
1111 0
.names [3754] [3914] [4154] [1239] [3581]
1111 0
.names [3763] [3880] [3794] [3582]
00- 1
--0 1
.names \u2_u0_out_r_reg[1] [3583]
1 1
.names [3865] [2069] [3584]
11 0
.names [3754] [1239] [3585]
11 1
.names [3862] [3826] [3586]
11 0
.names [3661] u3_u1_rf_ack_reg_in
0 1
.names [3726] [3798] [3588]
00 1
.names [3887] [4046] [3739] [3589]
11- 0
--1 0
.names \u2_u1_out_r_reg[1] [3590]
1 1
.names [3732] wb1_cyc_i [3591]
11 0
.names [3649] [3592]
0 1
.names [3650] [3593]
0 1
.names [3707] [3594]
0 1
.names [3659] [3595]
0 1
.names [3806] [3805] [3887] [3596]
111 0
.names [3741] [4046] [3597]
11 1
.names [3753] [3820] [3598]
00 1
.names [3723] [3889] [3599]
00 1
.names [3713] [3600]
0 1
.names [3751] [4255] [3601]
00 1
.names [3660] [3602]
0 1
.names [3655] [3603]
0 1
.names [3621] [3604]
0 1
.names [3744] [4077] [3605]
11 1
.names [3649] [3606]
0 1
.names [3649] [3607]
0 1
.names [3748] [3765] [3608]
00 1
.names [3738] [4046] [3609]
00 0
.names u2_mast0_drdy_r_reg_in [4241] [3610]
00 1
.names u2_mast0_drdy_r_reg_in [3937] [3611]
00 1
.names [3826] [3808] [3807] [3612]
111 0
.names [3804] [3876] [3848] [3613]
11- 0
--1 0
.names [3735] wb0_cyc_i [3614]
11 0
.names u2_mast0_drdy_r_reg_in [3879] [3615]
00 1
.names [3659] [3616]
0 1
.names [3756] [1383] [3617]
11 1
.names [3747] [2068] [1977] [3878] [3618]
0000 0
.names [3747] [2032] [3619]
00 1
.names [3819] [3820] [3848] [3620]
11- 0
--1 0
.names [3817] [3857] [3621]
11 1
.names [3894] [4242] [3622]
00 1
.names [3576] wb1s_data_i[30] wb1_ack_i \u4_u0_mast_dout_reg[30]_in
01- 1
1-1 1
.names \u1_ndr_r_reg[2] [3624]
1 1
.names \u1_ndr_r_reg[1] [3625]
1 1
.names \u1_ndr_r_reg[24] [3626]
1 1
.names \u1_ndr_r_reg[10] [3627]
1 1
.names \u1_ndr_r_reg[11] [3628]
1 1
.names \u1_ndr_r_reg[12] [3629]
1 1
.names \u1_ndr_r_reg[29] [3630]
1 1
.names \u1_ndr_r_reg[17] [3631]
1 1
.names \u1_ndr_r_reg[9] [3632]
0 1
.names \u1_ndr_r_reg[22] [3633]
1 1
.names \u1_ndr_r_reg[7] [3634]
1 1
.names \u1_ndr_r_reg[30] [3635]
1 1
.names \u1_ndr_r_reg[23] [3636]
1 1
.names \u1_ndr_r_reg[15] [3637]
1 1
.names [3787] [3902] [3638]
11 0
.names \u1_ndr_r_reg[14] [3639]
1 1
.names \u1_ndr_r_reg[28] [3640]
1 1
.names \u1_ndr_r_reg[18] [3641]
1 1
.names [3864] [3853] [4004] [3642]
111 0
.names [3777] [1243] [3643]
00 0
.names [3790] [1376] [3644]
11 1
.names [3777] [4114] [3645]
00 1
.names [3790] [4185] [3646]
11 0
.names [3864] [3853] [1895] [3647]
111 0
.names [3861] [3922] [3908] [3648]
00- 1
--0 1
.names [3770] wb0_cyc_i [3649]
11 1
.names [3939] [3788] [3650]
11 1
.names [3824] [1378] [3651]
11 0
.names [3828] [1287] [3652]
11 0
.names [3788] [3953] [3653]
11 0
.names \u1_ndr_r_reg[16] [3654]
0 1
.names [3839] [3805] [3655]
11 1
.names [3880] [2034] [3793] [3656]
00- 1
--0 1
.names [1693] [3848] [3657]
01 1
10 1
.names [3808] [4089] [3658]
11 1
.names [3835] wb1_cyc_i [3659]
11 0
.names [3814] [3858] [3660]
11 1
.names [3810] wb0_stb_i [4134] wb0_cyc_i [3661]
1111 0
.names [3856] [3806] [3662]
11 1
.names [3814] [3806] [3663]
11 1
.names [3806] [3857] [3664]
11 0
.names [3817] [3805] [3665]
11 0
.names [3817] [4046] [3666]
11 1
.names [3805] [3858] [3667]
11 0
.names [3856] [3817] [3668]
11 1
.names [3725] [3669]
0 1
.names [3937] [4209] [3826] [3670]
11- 0
--1 0
.names [1380] [1375] [3935] [1414] [3671]
1111 0
.names \u1_ndr_r_reg[8] [3672]
0 1
.names [3547] wb1s_data_i[13] [3840] \u4_u0_mast_dout_reg[13]_in
01- 1
1-1 1
.names [3565] wb1s_data_i[8] [3840] \u4_u0_mast_dout_reg[8]_in
01- 1
1-1 1
.names [3552] wb1s_data_i[4] [3840] \u4_u0_mast_dout_reg[4]_in
01- 1
1-1 1
.names [3568] wb1s_data_i[18] [3840] \u4_u0_mast_dout_reg[18]_in
01- 1
1-1 1
.names [3524] wb1s_data_i[11] [3840] \u4_u0_mast_dout_reg[11]_in
01- 1
1-1 1
.names \u1_ndr_r_reg[4] [3678]
1 1
.names [3522] wb1s_data_i[22] [3840] \u4_u0_mast_dout_reg[22]_in
01- 1
1-1 1
.names [3572] wb1s_data_i[19] wb1_ack_i \u4_u0_mast_dout_reg[19]_in
01- 1
1-1 1
.names [3519] wb1s_data_i[20] [3840] \u4_u0_mast_dout_reg[20]_in
01- 1
1-1 1
.names \u1_ndr_r_reg[27] [3682]
1 1
.names [3571] wb1s_data_i[9] [3840] \u4_u0_mast_dout_reg[9]_in
01- 1
1-1 1
.names [3523] wb1s_data_i[5] [3840] \u4_u0_mast_dout_reg[5]_in
01- 1
1-1 1
.names [3564] wb1s_data_i[14] [3840] \u4_u0_mast_dout_reg[14]_in
01- 1
1-1 1
.names [3562] wb1s_data_i[17] [3840] \u4_u0_mast_dout_reg[17]_in
01- 1
1-1 1
.names [3525] wb1s_data_i[12] [3840] \u4_u0_mast_dout_reg[12]_in
01- 1
1-1 1
.names [3567] wb1s_data_i[10] [3840] \u4_u0_mast_dout_reg[10]_in
01- 1
1-1 1
.names [3561] wb1s_data_i[0] wb1_ack_i \u4_u0_mast_dout_reg[0]_in
01- 1
1-1 1
.names \u1_ndr_r_reg[20] [3690]
0 1
.names [3521] wb1s_data_i[16] [3840] \u4_u0_mast_dout_reg[16]_in
01- 1
1-1 1
.names [3554] wb1s_data_i[1] [3840] \u4_u0_mast_dout_reg[1]_in
01- 1
1-1 1
.names [3575] wb1s_data_i[15] [3840] \u4_u0_mast_dout_reg[15]_in
01- 1
1-1 1
.names [3566] wb1s_data_i[28] [3840] \u4_u0_mast_dout_reg[28]_in
01- 1
1-1 1
.names [3569] wb1s_data_i[29] [3840] \u4_u0_mast_dout_reg[29]_in
01- 1
1-1 1
.names [3570] wb1s_data_i[6] [3840] \u4_u0_mast_dout_reg[6]_in
01- 1
1-1 1
.names [3557] wb1s_data_i[25] [3840] \u4_u0_mast_dout_reg[25]_in
01- 1
1-1 1
.names [3563] wb1s_data_i[31] [3840] \u4_u0_mast_dout_reg[31]_in
01- 1
1-1 1
.names [3529] wb1s_data_i[3] wb1_ack_i \u4_u0_mast_dout_reg[3]_in
01- 1
1-1 1
.names [3560] wb1s_data_i[24] [3840] \u4_u0_mast_dout_reg[24]_in
01- 1
1-1 1
.names [3528] wb1s_data_i[7] [3840] \u4_u0_mast_dout_reg[7]_in
01- 1
1-1 1
.names [3518] wb1s_data_i[23] [3840] \u4_u0_mast_dout_reg[23]_in
01- 1
1-1 1
.names [3555] wb1s_data_i[26] [3840] \u4_u0_mast_dout_reg[26]_in
01- 1
1-1 1
.names [4065] [3879] [3704]
11 0
.names [4209] [3907] [3705]
00 1
.names [3879] [3883] [3706]
00 1
.names [3779] [3966] [3707]
11 0
.names [3559] wb1s_data_i[2] [3840] \u4_u0_mast_dout_reg[2]_in
01- 1
1-1 1
.names [3820] [1701] [3709]
00 0
.names [3826] [4242] [3710]
11 0
.names [3820] [1701] [3711]
11 0
.names \u1_ndr_r_reg[5] [3712]
1 1
.names [3839] [3814] [3713]
11 1
.names \u1_ndr_r_reg[6] [3714]
1 1
.names \u1_ndr_r_reg[19] [3715]
1 1
.names \u1_ndr_r_reg[21] [3716]
1 1
.names \u1_ndr_r_reg[25] [3717]
1 1
.names \u1_ndr_r_reg[13] [3718]
1 1
.names \u1_ndr_r_reg[3] [3719]
0 1
.names [3558] wb1s_data_i[21] [3840] \u4_u0_mast_dout_reg[21]_in
01- 1
1-1 1
.names [3553] wb1s_data_i[27] [3840] \u4_u0_mast_dout_reg[27]_in
01- 1
1-1 1
.names \u1_ndr_r_reg[26] [3722]
1 1
.names [3842] [4077] [3723]
11 0
.names [3879] [3863] [3724]
00 1
.names [3861] [3908] [3725]
11 1
.names [3885] [4069] [3973] [1383] [3726]
1111 0
.names \u1_ndr_r_reg[0] [3727]
1 1
.names \u1_ndnr_reg[0] [3728]
1 1
.names [4230] [3729]
0 1
.names [3955] [3860] [3730]
00 1
.names [3828] [3731]
0 1
.names [3835] [3732]
0 1
.names [3824] [3733]
0 1
.names [3848] [1657] [3734]
11 0
.names [3770] [3735]
0 1
.names [3848] [1694] [3736]
11 0
.names [3841] [2649] [3737]
00 1
.names [3839] [3857] [3738]
11 0
.names [3839] [3856] [3739]
11 0
.names [3857] [3858] [3740]
11 0
.names [3856] [3858] [3741]
11 1
.names \u2_u0_out_r_reg[0] [3742]
1 1
.names [3822] [3743]
0 1
.names [3889] [3842] [3744]
00 1
.names [3889] [3842] [3745]
11 1
.names [3862] [3907] [3746]
00 1
.names [3865] [2069] [3747]
00 0
.names [3914] [4066] [3997] [1239] [3748]
1111 0
.names \u2_u1_out_r_reg[0] [3749]
1 1
.names [3877] [3850] [3750]
11 1
.names [3854] [4089] [3751]
11 0
.names \u1_req_r_reg[0] [3752]
1 1
.names [3843] [1701] [3753]
00 0
.names [4066] [3997] [3754]
11 1
.names [4066] [3997] \u2_u1_out_r_reg[1]_in
01 1
10 1
.names [4069] [3973] [3756]
11 1
.names [4069] [3973] \u2_u0_out_r_reg[1]_in
01 1
10 1
.names [4431] [4401] \u1_ndr_r_reg[18]_in
11 1
.names [4437] [4407] \u1_ndr_r_reg[12]_in
11 1
.names [4448] [4418] \u1_ndr_r_reg[1]_in
11 1
.names [3888] [3933] [3761]
00 0
.names [4422] [4392] \u1_ndr_r_reg[27]_in
11 1
.names [2034] [2031] [3902] [3763]
11- 0
--1 0
.names [4440] [4410] \u1_ndr_r_reg[9]_in
11 1
.names [3916] [1244] [1245] [3765]
111 0
.names [4444] [4414] \u1_ndr_r_reg[5]_in
11 1
.names [4426] [4396] \u1_ndr_r_reg[23]_in
11 1
.names [3880] [2069] [3768]
11 0
.names [4446] [4416] \u1_ndr_r_reg[3]_in
11 1
.names wb0_addr_i[29] wb0_addr_i[30] wb0_addr_i[28] wb0_addr_i[31] [3770]
0000 0
.names [3880] [2068] [3771]
11 0
.names [3880] [1977] [3772]
11 0
.names [3880] [1976] [3773]
11 0
.names [3947] [3918] [3774]
11 0
.names [3880] [1973] [3775]
11 0
.names [3877] [1231] [3776]
11 0
.names [3924] [1244] [3777]
11 0
.names [4425] [4395] \u1_ndr_r_reg[24]_in
11 1
.names [4117] dma_ack_o [2604] [3779]
00- 1
--0 1
.names [4442] [4412] \u1_ndr_r_reg[7]_in
11 1
.names [4209] [3868] [3781]
00 1
.names [4427] [4397] \u1_ndr_r_reg[22]_in
11 1
.names [4432] [4402] \u1_ndr_r_reg[17]_in
11 1
.names [3900] [1374] [3784]
00 0
.names [4439] [4409] \u1_ndr_r_reg[10]_in
11 1
.names [4122] [4156] [3982] [3786]
111 0
.names [2069] [3878] [3787]
00 1
.names [3951] [1700] [3788]
00 1
.names [3869] [4147] [3789]
11 0
.names [3891] [1388] [3790]
11 1
.names [3942] [3901] [3791]
00 1
.names [3948] wb0_stb_i [3792]
11 0
.names [3880] [2034] [3793]
11 0
.names [3880] [2031] [3794]
11 0
.names [4424] [4394] \u1_ndr_r_reg[25]_in
11 1
.names [3880] [2032] [3796]
11 0
.names [1373] [1370] [4011] [3797]
111 0
.names [3941] [1388] [1387] [3798]
111 0
.names [1236] [1233] [1231] [1232] [3799]
1111 0
.names [4421] [4391] \u1_ndr_r_reg[28]_in
11 1
.names [4434] [4404] \u1_ndr_r_reg[15]_in
11 1
.names [4428] [4398] \u1_ndr_r_reg[21]_in
11 1
.names [3860] [3803]
0 1
.names [1693] [1700] [3804]
11 0
.names [2635] [2641] [3805]
00 1
.names [2648] [4053] [3806]
00 1
.names [3879] [3883] [3807]
00 1
.names [1555] [3911] [3808]
00 1
.names [4433] [4403] \u1_ndr_r_reg[16]_in
11 1
.names [3204] [3202] [3810]
00 0
.names [4447] [4417] \u1_ndr_r_reg[2]_in
11 1
.names [3935] [1381] [3812]
11 0
.names [4438] [4408] \u1_ndr_r_reg[11]_in
11 1
.names [2635] [2641] [3814]
11 1
.names [4436] [4406] \u1_ndr_r_reg[13]_in
11 1
.names [4435] [4405] \u1_ndr_r_reg[14]_in
11 1
.names [2648] [4053] [3817]
11 1
.names [4429] [4399] \u1_ndr_r_reg[20]_in
11 1
.names [3876] [1659] [3819]
11 0
.names [3876] [1659] [3820]
00 0
.names [4443] [4413] \u1_ndr_r_reg[6]_in
11 1
.names [3922] [3822]
0 1
.names [3871] [3922] [3823]
11 1
.names [3891] [3954] [3824]
11 1
.names [3900] [3893] [3825]
00 1
.names [3863] [3826]
0 1
.names [1284] [1228] [3994] [3827]
111 0
.names [3924] [3874] [3828]
11 1
.names [4430] [4400] \u1_ndr_r_reg[19]_in
11 1
.names [4420] [4390] \u1_ndr_r_reg[29]_in
11 1
.names [4419] [4389] \u1_ndr_r_reg[30]_in
11 1
.names [4423] [4393] \u1_ndr_r_reg[26]_in
11 1
.names [4441] [4411] \u1_ndr_r_reg[8]_in
11 1
.names [4445] [4415] \u1_ndr_r_reg[4]_in
11 1
.names wb1_addr_i[29] wb1_addr_i[30] wb1_addr_i[28] wb1_addr_i[31] [3835]
0000 0
.names [3893] [3836]
0 1
.names [3950] [3837]
0 1
.names [3883] [3838]
0 1
.names [4161] [4053] [3839]
00 1
.names [3866] [3840]
0 1
.names wb1_stb_i [4091] [3841]
11 0
.names [3909] [3842]
0 1
.names [3918] [3843]
0 1
.names [3875] [3844]
0 1
.names [3930] [3845]
0 1
.names [3908] [3846]
0 1
.names [3933] [3847]
0 1
.names [2416] [4163] [3848]
11 0
.names [4074] dma_req_i \u1_ndnr_reg[0]_in
00 1
.names [1229] [3959] [3850]
11 1
.names [3901] [3851]
0 1
.names [4074] [4007] \u1_ndr_r_reg[0]_in
00 1
.names [2610] [4072] [3853]
11 0
.names [3911] [3854]
0 1
.names [4007] dma_ack_o \u1_req_r_reg[0]_in
00 1
.names [4110] [2641] [3856]
11 1
.names [4110] [2641] [3857]
00 1
.names [4161] [4053] [3858]
11 1
.names [3919] [3859]
0 1
.names [3959] [1234] [3860]
11 0
.names [3871] [3861]
0 1
.names [3894] [3862]
0 1
.names [4216] [4241] [3863]
11 0
.names [2600] [4184] [3864]
11 0
.names [3902] [3865]
0 1
.names wb1_ack_i [3866]
0 1
.names wb1_stb_i wb1_we_i [3867]
11 0
.names [4077] [3868]
0 1
.names [1695] [1696] [3869]
00 1
.names [1248] [1287] [3870]
11 1
.names \u3_u1_slv_adr_reg[3] [3871]
1 1
.names wb0_err_i wb1_err_i [3872]
00 1
.names [4065] u2_mast0_drdy_r_reg_in
0 1
.names [1247] [1248] [3874]
11 1
.names \u3_u1_slv_dout_reg[4] [3875]
0 1
.names [1693] [1700] [3876]
00 0
.names [1237] [1285] [3877]
11 1
.names [2033] [2032] [3878]
00 0
.names [4234] [3879]
0 1
.names [3086] [1198] [3880]
00 0
.names [1231] [1237] [3881]
11 0
.names \u3_u1_slv_dout_reg[0] [3882]
0 1
.names [4089] [3883]
0 1
.names \u3_u1_slv_dout_reg[18] [3884]
1 1
.names [1384] [1389] [3885]
11 1
.names \u3_u1_slv_dout_reg[7] [3886]
0 1
.names [4046] [3887]
0 1
.names \u3_u1_slv_adr_reg[6] [3888]
1 1
.names [4133] [3889]
0 1
.names [3991] [3890]
0 1
.names [1387] [1345] [3891]
11 1
.names [1697] [1657] [3892]
00 1
.names [1372] [1371] [3893]
11 0
.names [4235] [3894]
0 1
.names \u3_u1_slv_dout_reg[5] [3895]
0 1
.names \u3_u1_slv_dout_reg[24] [3896]
1 1
.names \u3_u1_slv_dout_reg[1] [3897]
1 1
.names \u3_u1_slv_adr_reg[8] [3898]
1 1
.names \u3_u1_slv_dout_reg[19] [3899]
1 1
.names [1381] [1413] [3900]
11 0
.names [1371] [1382] [3901]
11 0
.names [2034] [2031] [3902]
00 1
.names \u3_u1_slv_dout_reg[31] [3903]
1 1
.names \u3_u1_slv_dout_reg[6] [3904]
0 1
.names \u3_u1_slv_adr_reg[9] [3905]
1 1
.names \u3_u1_slv_dout_reg[20] [3906]
1 1
.names [4242] [3907]
0 1
.names \u3_u1_slv_adr_reg[4] [3908]
0 1
.names [4071] [3909]
0 1
.names \u3_u1_slv_dout_reg[30] [3910]
1 1
.names [4233] [3911]
0 1
.names \u3_u1_slv_dout_reg[26] [3912]
1 1
.names \u3_u1_slv_dout_reg[29] [3913]
1 1
.names [1240] [1241] [3914]
11 1
.names \u3_u1_slv_dout_reg[28] [3915]
1 1
.names [1242] [1243] [3916]
00 1
.names [2068] [2033] [3917]
00 1
.names [1694] [1695] [3918]
00 1
.names \u3_u1_slv_dout_reg[2] [3919]
0 1
.names \u3_u1_slv_dout_reg[8] [3920]
0 1
.names \u3_u1_slv_adr_reg[7] [3921]
1 1
.names \u3_u1_slv_adr_reg[2] [3922]
0 1
.names \u3_u1_slv_dout_reg[14] [3923]
1 1
.names [1245] [1246] [3924]
11 1
.names \u3_u1_slv_dout_reg[23] [3925]
1 1
.names \u3_u1_slv_dout_reg[9] [3926]
0 1
.names \u3_u1_slv_dout_reg[21] [3927]
1 1
.names \u3_u1_slv_dout_reg[25] [3928]
1 1
.names \u3_u1_slv_dout_reg[27] [3929]
1 1
.names \u3_u1_slv_dout_reg[3] [3930]
0 1
.names \u3_u1_slv_dout_reg[12] [3931]
1 1
.names \u3_u1_slv_dout_reg[17] [3932]
1 1
.names \u3_u1_slv_adr_reg[5] [3933]
1 1
.names \u3_u1_slv_dout_reg[11] [3934]
0 1
.names [1374] [3935]
0 1
.names \u3_u1_slv_dout_reg[15] [3936]
1 1
.names [4216] [3937]
0 1
.names \u3_u1_slv_dout_reg[13] [3938]
1 1
.names [1693] [1694] [3939]
00 1
.names [1976] [1973] [3940]
00 1
.names [1385] [1386] [3941]
00 1
.names [1413] [1372] [3942]
11 0
.names \u3_u1_slv_dout_reg[10] [3943]
0 1
.names [2069] [2032] [3944]
00 1
.names [1977] [1976] [3945]
00 1
.names \u3_u1_slv_dout_reg[16] [3946]
1 1
.names [1696] [1697] [3947]
00 1
.names wb0_we_i [3478] [3948]
00 1
.names [1702] [1698] [3949]
00 1
.names [2611] [2603] [3950]
00 1
.names [1659] [1701] [3951]
00 0
.names \u3_u1_slv_dout_reg[22] [3952]
1 1
.names [1657] [1702] [3953]
00 1
.names [1376] [1377] [3954]
11 1
.names [1285] [1229] [3955]
11 0
.names [1377] [1378] [3956]
11 1
.names [2882] [3957]
0 1
.names [3235] [3958]
0 1
.names [1230] [3959]
0 1
.names [3253] [3960]
0 1
.names [1889] [3961]
0 1
.names [3266] [3962]
0 1
.names [2831] [3963]
0 1
.names [2907] [3964]
0 1
.names [3228] [3965]
0 1
.names [1390] [3966]
0 1
.names [1887] [3967]
0 1
.names [2910] [3968]
0 1
.names [3255] [3969]
0 1
.names [3225] [3970]
0 1
.names [3272] [3971]
0 1
.names [3012] [3972]
0 1
.names \u2_u0_out_r_reg[0]_in [3973]
0 1
.names [3047] [3974]
0 1
.names [1965] [3975]
0 1
.names [1880] [3976]
0 1
.names [3269] [3977]
0 1
.names [1784] [3978]
0 1
.names [3270] [3979]
0 1
.names [2921] [3980]
0 1
.names [1787] [3981]
0 1
.names [1699] [3982]
0 1
.names [3250] [3983]
0 1
.names [1893] [3984]
0 1
.names [3026] [3985]
0 1
.names [2948] [3986]
0 1
.names [1235] [3987]
0 1
.names [1782] [3988]
0 1
.names [1243] [3989]
0 1
.names [1783] [3990]
0 1
.names [1555] [3991]
0 1
.names [1415] [3992]
0 1
.names [3028] [3993]
0 1
.names [1227] [3994]
0 1
.names [1788] [3995]
0 1
.names [1801] [3996]
0 1
.names \u2_u1_out_r_reg[0]_in [3997]
0 1
.names [1800] [3998]
0 1
.names [2633] [3999]
0 1
.names [2652] [4000]
0 1
.names [1884] [4001]
0 1
.names [3007] [4002]
0 1
.names [3294] [4003]
0 1
.names [2601] [4004]
0 1
.names [1776] [4005]
0 1
.names [3030] [4006]
0 1
.names dma_req_i [4007]
0 1
.names [2898] [4008]
0 1
.names [3259] [4009]
0 1
.names [3204] [4010]
0 1
.names [1369] [4011]
0 1
.names [1803] [4012]
0 1
.names [2603] [4013]
0 1
.names [1753] [4014]
0 1
.names [2644] [4015]
0 1
.names [2602] [4016]
0 1
.names [2650] [4017]
0 1
.names wb0_addr_i[1] [4018]
0 1
.names [3009] [4019]
0 1
.names [1968] [4020]
0 1
.names [1796] [4021]
0 1
.names wb0_rty_i [4022]
0 1
.names [3226] [4023]
0 1
.names [3275] [4024]
0 1
.names [3245] [4025]
0 1
.names [1759] [4026]
0 1
.names [3233] [4027]
0 1
.names [3262] [4028]
0 1
.names [3287] [4029]
0 1
.names [1762] [4030]
0 1
.names [2909] [4031]
0 1
.names [1890] [4032]
0 1
.names [2924] [4033]
0 1
.names [1766] [4034]
0 1
.names [2903] [4035]
0 1
.names [2926] [4036]
0 1
.names [1734] [4037]
0 1
.names [2894] [4038]
0 1
.names [2927] [4039]
0 1
.names [2863] [4040]
0 1
.names [2851] [4041]
0 1
.names [2842] [4042]
0 1
.names [1892] [4043]
0 1
.names rst_i [4044]
0 1
.names [1891] [4045]
0 1
.names [2645] [4046]
0 1
.names [1728] [4047]
0 1
.names wb0s_data_i[14] [4048]
0 1
.names [2920] [4049]
0 1
.names [1883] [4050]
0 1
.names [2901] [4051]
0 1
.names [1756] [4052]
0 1
.names [2634] [4053]
1 1
.names [3267] [4054]
0 1
.names [1895] [4055]
0 1
.names [1736] [4056]
0 1
.names [1733] [4057]
0 1
.names [1772] [4058]
0 1
.names [1770] [4059]
0 1
.names [1769] [4060]
0 1
.names [1731] [4061]
0 1
.names [2636] [4062]
0 1
.names [1761] [4063]
0 1
.names [1758] [4064]
0 1
.names wb0_ack_i [4065]
0 1
.names [1288] [4066]
0 1
.names wb1_rty_i [4067]
0 1
.names [1238] [4068]
0 1
.names [1592] [4069]
0 1
.names [1416] [4070]
0 1
.names [1196] [4071]
0 1
.names [1498] [4072]
0 1
.names [1871] [4073]
0 1
.names dma_nd_i [4074]
0 1
.names [1775] [4075]
0 1
.names [2606] [4076]
0 1
.names [1499] [4077]
0 1
.names wb1_err_i [4078]
0 1
.names [3274] [4079]
0 1
.names [1251] [4080]
0 1
.names [2651] [4081]
0 1
.names [1385] [4082]
0 1
.names [1888] [4083]
0 1
.names [3042] [4084]
0 1
.names [2643] [4085]
0 1
.names [3203] [4086]
0 1
.names [1885] [4087]
0 1
.names [1798] [4088]
0 1
.names [2698] [4089]
0 1
.names [1780] [4090]
0 1
.names wb1_we_i [4091]
0 1
.names [1786] [4092]
0 1
.names [1879] [4093]
0 1
.names [2854] [4094]
0 1
.names [2861] [4095]
0 1
.names [1774] [4096]
0 1
.names [3041] [4097]
0 1
.names [1777] [4098]
0 1
.names [2930] [4099]
0 1
.names [1894] [4100]
0 1
.names [1789] [4101]
0 1
.names [3032] [4102]
0 1
.names [3268] [4103]
0 1
.names [1802] [4104]
0 1
.names [2932] [4105]
0 1
.names [3039] [4106]
0 1
.names [3004] [4107]
0 1
.names [2638] [4108]
0 1
.names [3038] [4109]
0 1
.names [2635] [4110]
0 1
.names [3248] [4111]
0 1
.names [1804] [4112]
0 1
.names [3051] [4113]
0 1
.names [1247] [4114]
0 1
.names [3008] [4115]
0 1
.names [3027] [4116]
0 1
.names [3752] [4117]
0 1
.names [3033] [4118]
0 1
.names [1781] [4119]
0 1
.names [1779] [4120]
0 1
.names [1962] [4121]
0 1
.names [1693] [4122]
0 1
.names [3036] [4123]
0 1
.names [3273] [4124]
0 1
.names wb0s_data_i[4] [4125]
0 1
.names [2905] [4126]
0 1
.names [2608] [4127]
0 1
.names wb0_addr_i[0] [4128]
0 1
.names [1737] [4129]
0 1
.names [1878] [4130]
0 1
.names [3282] [4131]
0 1
.names [3005] [4132]
0 1
.names [1727] [4133]
0 1
.names [3478] [4134]
0 1
.names [3263] [4135]
0 1
.names [3276] [4136]
0 1
.names [3279] [4137]
0 1
.names [1760] [4138]
0 1
.names [1339] [4139]
0 1
.names [2929] [4140]
0 1
.names [3006] [4141]
0 1
.names [1763] [4142]
0 1
.names [2841] [4143]
0 1
.names [2906] [4144]
0 1
.names [1765] [4145]
0 1
.names [2904] [4146]
0 1
.names [1694] [4147]
0 1
.names [1768] [4148]
0 1
.names [2897] [4149]
0 1
.names [2895] [4150]
0 1
.names [2878] [4151]
0 1
.names [2860] [4152]
0 1
.names [1967] [4153]
0 1
.names [1242] [4154]
0 1
.names [2902] [4155]
0 1
.names [1698] [4156]
0 1
.names [3295] [4157]
0 1
.names [1342] [4158]
0 1
.names [1732] [4159]
0 1
.names [1735] [4160]
0 1
.names [2648] [4161]
0 1
.names [1882] [4162]
0 1
.names [1199] [4163]
0 1
.names [1778] [4164]
0 1
.names [1754] [4165]
0 1
.names [2908] [4166]
0 1
.names [2945] [4167]
0 1
.names [3010] [4168]
0 1
.names [1755] [4169]
0 1
.names [3227] [4170]
0 1
.names [3264] [4171]
0 1
.names [3052] [4172]
0 1
.names [1417] [4173]
0 1
.names [3011] [4174]
0 1
.names [1853] [4175]
0 1
.names [1773] [4176]
0 1
.names [1771] [4177]
0 1
.names [2925] [4178]
0 1
.names [1767] [4179]
0 1
.names [1960] [4180]
0 1
.names [2911] [4181]
0 1
.names [1764] [4182]
0 1
.names [2899] [4183]
0 1
.names [1340] [4184]
0 1
.names [1386] [4185]
0 1
.names [4193] [4186]
0 1
.names [4193] [4187]
1 1
.names [4191] [4188]
1 1
.names [4191] [4189]
0 1
.names [4191] [4190]
0 1
.names [4193] [4191]
0 1
.names [4191] [4192]
0 1
.names [4373] [4193]
0 1
.names [4356] [4194]
0 1
.names [4196] [4195]
0 1
.names [4357] [4196]
0 1
.names [4372] [4197]
1 1
.names [4373] [4198]
1 1
.names [4212] [4199]
0 1
.names [4201] [4200]
0 1
.names [1520] [4201]
1 1
.names [1520] [4202]
1 1
.names [1520] [4203]
1 1
.names [1520] [4204]
1 1
.names [4206] u1_de_start_r_reg_in
0 1
.names [2629] [4206]
1 1
.names [4348] [4207]
0 1
.names [4326] [4208]
0 1
.names [4241] [4209]
0 1
.names [4211] [4210]
1 1
.names [2761] [4211]
0 1
.names [4334] [4241] [4212]
11 0
.names [3551] [4237] [4319] [2648] [4213]
1111 0
.names [4237] [4319] [2641] [4214]
111 0
.names [4237] [4215]
0 1
.names [4236] [4216]
1 1
.names [4218] [4221] [4222] [4225] [4217]
1111 0
.names [4219] [4218]
0 1
.names [4220] [2439] [2440] [2597] [4219]
1111 0
.names [2670] [2582] [4220]
11 0
.names [2422] [2427] [4221]
00 1
.names [4223] [4224] [4222]
00 1
.names [2544] [2590] [4223]
11 0
.names [2525] [4224]
0 1
.names [2401] [2423] [4225]
00 1
.names [4227] [4226]
0 1
.names [1555] [4230] [4227]
00 0
.names [4226] [4228]
1 1
.names [4319] [4229]
1 1
.names [4231] [4232] [4233] [4230]
111 0
.names [2698] [4231]
0 1
.names [2699] [4232]
0 1
.names [1691] [4233]
0 1
.names [4232] [4234]
1 1
.names [1692] [4235]
0 1
.names [2700] [4236]
0 1
.names [4238] [4331] [4237]
00 1
.names [4236] [4235] [4238]
11 0
.names [2578] [4239]
0 1
.names [1197] [4240]
0 1
.names [4239] [4241]
1 1
.names [4240] [4242]
1 1
.names [4350] [4244] [4243]
00 1
.names [4354] [4245] [4244]
11 0
.names [4353] [4245]
0 1
.names [4247] [2598] [2627] [4246]
111 0
.names [4349] [2751] [4247]
11 0
.names [2654] [4249] [4250] [4248]
111 0
.names [2665] [4249]
0 1
.names [2668] [4250]
0 1
.names [4252] [4256] [4251]
11 0
.names [4253] [4254] [4252]
11 0
.names [2567] [2575] [4217] [4253]
111 0
.names [4255] [4254]
0 1
.names [3890] [3879] [4255]
00 0
.names [4257] [4260] [4256]
00 0
.names [4255] wb0_ack_i [4258] [4257]
11- 0
--1 0
.names [4259] [4258]
0 1
.names [4242] [4234] [4259]
11 0
.names [4254] [4261] [4260]
00 1
.names [4258] [4065] [4261]
11 0
.names [4308] [4263] [4264] \u2_tsz_cnt_reg[2]_in
00- 1
--0 1
.names [3848] [1659] [3620] [4263]
11- 0
--1 0
.names [1799] [4265] [4264]
00 0
.names [4302] [2514] [4265]
11 0
.names [1799] [4266]
0 1
.names [4310] [2514] [4267]
11 0
.names [2751] [4386] [4269] [4268]
00- 1
--0 1
.names [2573] [4366] [4269]
11 0
.names [4271] [4272] [4270]
11 0
.names [2514] [3129] [4271]
11 1
.names [4273] [4274] [4272]
11 0
.names [4010] [3251] [4273]
00 1
.names [3823] [3908] [4274]
11 1
.names [4381] u2_write_r_reg_in
0 1
.names [4283] [4278] [4279] [4277] \u0_wb_rf_dout_reg[10]_in
1111 0
.names [2024] [4277]
0 1
.names [3975] [2620] [2592] [3986] [4278]
11-- 0
--11 0
.names [4280] [4281] [4282] [4279]
11- 0
--1 0
.names [2662] [2938] [4280]
11 1
.names [1797] [4281]
0 1
.names [2617] [2599] [4282]
11 0
.names [4143] [2653] [4284] [4285] [4283]
11-- 0
--11 0
.names [2936] [2701] [4284]
11 1
.names [1886] [4285]
0 1
.names [4282] [4286]
0 1
.names [4288] [4291] [4295] \u2_adr1_cnt_reg[25]_in
00- 1
--0 1
.names [4289] [4288]
0 1
.names [4290] [4289]
1 1
.names [4302] [4290]
0 1
.names [4292] [4296] [4293] [1234] [4291]
11-- 0
--11 0
.names [1607] [1721] [4292]
11 0
.names [4294] [4293]
1 1
.names [2403] [1604] [4130] [4294]
111 0
.names [2063] [4061] [4295]
11 0
.names [4294] [4296]
0 1
.names [4298] [4303] \u2_adr0_cnt_reg[13]_in
11 0
.names [4299] [4300] [4298]
11 0
.names [1667] [1639] [4299]
11 0
.names [4301] [2035] [4300]
00 1
.names [4302] [4301]
1 1
.names [3838] [2436] [4302]
11 0
.names [4057] [2063] [4304] [2035] [4303]
11-- 0
--11 0
.names [4305] [4301] [4304]
00 1
.names [1379] [4305]
0 1
.names [4307] [4306]
0 1
.names [2402] [2577] [4175] [4307]
111 0
.names [4309] [4308]
0 1
.names [4301] [4309]
0 1
.names [3838] [2436] [4310]
11 0
.names [4312] [4343] [4311]
00 1
.names [1876] [4312]
0 1
.names [4227] [4214] [4313]
00 0
.names [4329] [2030] [4314]
11 0
.names [3302] [3231] [4315]
11 0
.names [2626] [2855] [4320] [4316]
11- 0
--1 0
.names [4364] [2837] [4317]
11 0
.names [4329] [2028] [4318]
11 0
.names [4333] [4319]
0 1
.names [4321] [4323] [4324] [4320]
111 0
.names [4322] [4321]
0 1
.names [2857] [2749] [4322]
00 1
.names [2730] [4243] [4323]
00 1
.names [4325] [4326] [4324]
00 0
.names [4345] [4325]
0 1
.names [2914] [2913] [4326]
11 0
.names [4324] [4327]
0 1
.names [4326] [4328]
1 1
.names [4330] [4332] [4334] [4329]
111 0
.names [4331] [4230] [4330]
00 1
.names [4239] [4240] [1499] [4331]
111 0
.names [1555] [4333] [4332]
00 1
.names [4133] [4071] [4333]
11 0
.names [4235] [4236] [4334]
11 1
.names [4336] [4335]
0 1
.names [4337] [4338] [4339] [4336]
111 0
.names [3921] [3898] [4337]
00 1
.names [3905] [4338]
0 1
.names [3888] [4339]
0 1
.names [4338] [4337] [4340]
11 0
.names [4226] [4319] [4237] [2634] [4341]
1111 0
.names [4329] [1999] [4342]
11 0
.names [4344] [4345] [4351] [4343]
111 0
.names [4369] [4344]
0 1
.names [4346] [4347] [4345]
00 1
.names [3231] [3302] [4346]
11 0
.names [4313] [4314] [4347]
11 0
.names [4314] [4313] [4348]
11 0
.names [4350] [4384] [4349]
00 1
.names [4315] [4348] [4350]
11 0
.names [4352] [4353] [4351]
00 1
.names [4318] [4213] [4352]
11 0
.names [4342] [4341] [4353]
11 0
.names [4352] [4354]
1 1
.names [4194] [1239] [4355]
11 0
.names [4357] [4356]
0 1
.names [4372] [4357]
0 1
.names [4359] [4360] [4361] [4362] [4358]
1111 0
.names [2545] [4246] [4359]
00 1
.names [4316] [4317] [4360]
11 1
.names [2513] [4268] [4361]
00 1
.names [4248] [2405] [4362]
00 1
.names [4364] [4366] [4363]
11 0
.names [4365] [4364]
0 1
.names [4208] [2818] [4365]
11 0
.names [4367] [4366]
0 1
.names [4368] [4367]
1 1
.names [4369] [4368]
1 1
.names [4370] [4371] [4369]
11 0
.names [3317] [2141] [4370]
11 0
.names [2645] [3355] [4371]
11 0
.names [4358] [4372]
1 1
.names [4358] [4373]
1 1
.names [4375] [4374]
0 1
.names [4284] [4375]
0 1
.names [4377] [4381] u2_write_hold_r_reg_in
11 0
.names [4378] [4377]
0 1
.names [4379] [4380] [4378]
11 0
.names [2353] [3744] [4379]
11 0
.names [1553] [2372] [4380]
11 0
.names [2251] [3745] [4382] [4381]
11- 0
--1 0
.names [2402] [2373] [4382]
11 1
.names [4385] [4383]
0 1
.names [4385] [4384]
0 1
.names [4351] [4385]
1 1
.names [2729] [4386]
0 1
.names [4388] [4387]
0 1
.names [4315] [4388]
0 1
.names [4389]
 0
.names [4390]
 0
.names [4391]
 0
.names [4392]
 0
.names [4393]
 0
.names [4394]
 0
.names [4395]
 0
.names [4396]
 0
.names [4397]
 0
.names [4398]
 0
.names [4399]
 0
.names [4400]
 0
.names [4401]
 0
.names [4402]
 0
.names [4403]
 0
.names [4404]
 0
.names [4405]
 0
.names [4406]
 0
.names [4407]
 0
.names [4408]
 0
.names [4409]
 0
.names [4410]
 0
.names [4411]
 0
.names [4412]
 0
.names [4413]
 0
.names [4414]
 0
.names [4415]
 0
.names [4416]
 0
.names [4417]
 0
.names [4418]
 0
.names [4419]
 0
.names [4420]
 0
.names [4421]
 0
.names [4422]
 0
.names [4423]
 0
.names [4424]
 0
.names [4425]
 0
.names [4426]
 0
.names [4427]
 0
.names [4428]
 0
.names [4429]
 0
.names [4430]
 0
.names [4431]
 0
.names [4432]
 0
.names [4433]
 0
.names [4434]
 0
.names [4435]
 0
.names [4436]
 0
.names [4437]
 0
.names [4438]
 0
.names [4439]
 0
.names [4440]
 0
.names [4441]
 0
.names [4442]
 0
.names [4443]
 0
.names [4444]
 0
.names [4445]
 0
.names [4446]
 0
.names [4447]
 0
.names [4448]
 0
.names u2_tsz_dec_reg_in u2_chunk_dec_reg_in
1 1
.names wb0_addr_i[3] \u3_u1_slv_adr_reg[3]_in
1 1
.names wb0m_data_i[4] \u3_u1_slv_dout_reg[4]_in
1 1
.names wb0m_data_i[0] \u3_u1_slv_dout_reg[0]_in
1 1
.names wb0m_data_i[18] \u3_u1_slv_dout_reg[18]_in
1 1
.names wb0m_data_i[7] \u3_u1_slv_dout_reg[7]_in
1 1
.names wb0_addr_i[6] \u3_u1_slv_adr_reg[6]_in
1 1
.names wb0m_data_i[5] \u3_u1_slv_dout_reg[5]_in
1 1
.names wb0m_data_i[24] \u3_u1_slv_dout_reg[24]_in
1 1
.names wb0m_data_i[1] \u3_u1_slv_dout_reg[1]_in
1 1
.names wb0_addr_i[8] \u3_u1_slv_adr_reg[8]_in
1 1
.names wb0m_data_i[19] \u3_u1_slv_dout_reg[19]_in
1 1
.names wb0m_data_i[31] \u3_u1_slv_dout_reg[31]_in
1 1
.names wb0m_data_i[6] \u3_u1_slv_dout_reg[6]_in
1 1
.names wb0_addr_i[9] \u3_u1_slv_adr_reg[9]_in
1 1
.names wb0m_data_i[20] \u3_u1_slv_dout_reg[20]_in
1 1
.names wb0_addr_i[4] \u3_u1_slv_adr_reg[4]_in
1 1
.names wb0m_data_i[30] \u3_u1_slv_dout_reg[30]_in
1 1
.names wb0m_data_i[26] \u3_u1_slv_dout_reg[26]_in
1 1
.names wb0m_data_i[29] \u3_u1_slv_dout_reg[29]_in
1 1
.names wb0m_data_i[28] \u3_u1_slv_dout_reg[28]_in
1 1
.names wb0m_data_i[2] \u3_u1_slv_dout_reg[2]_in
1 1
.names wb0m_data_i[8] \u3_u1_slv_dout_reg[8]_in
1 1
.names wb0_addr_i[7] \u3_u1_slv_adr_reg[7]_in
1 1
.names wb0_addr_i[2] \u3_u1_slv_adr_reg[2]_in
1 1
.names wb0m_data_i[14] \u3_u1_slv_dout_reg[14]_in
1 1
.names wb0m_data_i[23] \u3_u1_slv_dout_reg[23]_in
1 1
.names wb0m_data_i[9] \u3_u1_slv_dout_reg[9]_in
1 1
.names wb0m_data_i[21] \u3_u1_slv_dout_reg[21]_in
1 1
.names wb0m_data_i[25] \u3_u1_slv_dout_reg[25]_in
1 1
.names wb0m_data_i[27] \u3_u1_slv_dout_reg[27]_in
1 1
.names wb0m_data_i[3] \u3_u1_slv_dout_reg[3]_in
1 1
.names wb0m_data_i[12] \u3_u1_slv_dout_reg[12]_in
1 1
.names wb0m_data_i[17] \u3_u1_slv_dout_reg[17]_in
1 1
.names wb0_addr_i[5] \u3_u1_slv_adr_reg[5]_in
1 1
.names wb0m_data_i[11] \u3_u1_slv_dout_reg[11]_in
1 1
.names wb0m_data_i[15] \u3_u1_slv_dout_reg[15]_in
1 1
.names wb0m_data_i[13] \u3_u1_slv_dout_reg[13]_in
1 1
.names wb0m_data_i[10] \u3_u1_slv_dout_reg[10]_in
1 1
.names wb0m_data_i[16] \u3_u1_slv_dout_reg[16]_in
1 1
.names wb0m_data_i[22] \u3_u1_slv_dout_reg[22]_in
1 1
.end
