14:52:36 DEBUG : Logs will be stored at 'C:/Users/shen/Documents/dp_live/vitis/IDE.log'.
14:52:41 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\shen\Documents\dp_live\vitis\temp_xsdb_launch_script.tcl
14:52:43 INFO  : XSCT server has started successfully.
14:52:43 INFO  : Successfully done setting XSCT server connection channel  
14:52:43 INFO  : plnx-install-location is set to ''
14:52:43 INFO  : Successfully done setting workspace for the tool. 
14:53:06 INFO  : Successfully done query RDI_DATADIR 
14:53:06 INFO  : Registering command handlers for Vitis TCF services
14:53:07 INFO  : Platform repository initialization has completed.
14:54:11 INFO  : Result from executing command 'getProjects': mpsoc_preset_wrapper
14:54:11 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/program/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/program/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/program/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/program/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/program/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/program/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/program/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:54:12 WARN  : An unexpected exception occurred in the module 'platform project logging'
14:54:12 INFO  : Platform 'mpsoc_preset_wrapper' is added to custom repositories.
14:54:26 INFO  : Platform 'mpsoc_preset_wrapper' is added to custom repositories.
14:57:45 INFO  : Result from executing command 'getProjects': mpsoc_preset_wrapper
14:57:45 INFO  : Result from executing command 'getPlatforms': mpsoc_preset_wrapper|C:/Users/shen/Documents/dp_live/vitis/mpsoc_preset_wrapper/export/mpsoc_preset_wrapper/mpsoc_preset_wrapper.xpfm;xilinx_vck190_base_202310_1|D:/program/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/program/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/program/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/program/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/program/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/program/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/program/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:57:55 INFO  : Checking for BSP changes to sync application flags for project 'dp_live'...
14:58:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:20 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 89418' is selected.
14:58:20 INFO  : 'jtag frequency' command is executed.
14:58:20 INFO  : Sourcing of 'D:/program/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:58:20 INFO  : Context for 'APU' is selected.
14:58:20 INFO  : System reset is completed.
14:58:23 INFO  : 'after 3000' command is executed.
14:58:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 89418" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-89418-14730093-0"}' command is executed.
14:58:34 INFO  : Device configured successfully with "C:/Users/shen/Documents/dp_live/vitis/dp_live/_ide/bitstream/mpsoc_preset_wrapper.bit"
14:58:34 INFO  : Context for 'APU' is selected.
14:58:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/shen/Documents/dp_live/vitis/mpsoc_preset_wrapper/export/mpsoc_preset_wrapper/hw/mpsoc_preset_wrapper.xsa'.
14:58:35 INFO  : 'configparams force-mem-access 1' command is executed.
14:58:35 INFO  : Context for 'APU' is selected.
14:58:35 INFO  : Boot mode is read from the target.
14:58:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:58:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:58:35 INFO  : The application 'C:/Users/shen/Documents/dp_live/vitis/mpsoc_preset_wrapper/export/mpsoc_preset_wrapper/sw/mpsoc_preset_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:58:35 INFO  : 'set bp_58_35_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:58:36 INFO  : 'con -block -timeout 60' command is executed.
14:58:37 INFO  : 'bpremove $bp_58_35_fsbl_bp' command is executed.
14:58:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:58:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:58:37 INFO  : The application 'C:/Users/shen/Documents/dp_live/vitis/dp_live/Debug/dp_live.elf' is downloaded to processor 'psu_cortexa53_0'.
14:58:37 INFO  : 'configparams force-mem-access 0' command is executed.
14:58:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/program/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 89418" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-89418-14730093-0"}
fpga -file C:/Users/shen/Documents/dp_live/vitis/dp_live/_ide/bitstream/mpsoc_preset_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/shen/Documents/dp_live/vitis/mpsoc_preset_wrapper/export/mpsoc_preset_wrapper/hw/mpsoc_preset_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/shen/Documents/dp_live/vitis/mpsoc_preset_wrapper/export/mpsoc_preset_wrapper/sw/mpsoc_preset_wrapper/boot/fsbl.elf
set bp_58_35_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_35_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/shen/Documents/dp_live/vitis/dp_live/Debug/dp_live.elf
configparams force-mem-access 0
----------------End of Script----------------

14:58:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:58:37 INFO  : 'con' command is executed.
14:58:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:58:37 INFO  : Launch script is exported to file 'C:\Users\shen\Documents\dp_live\vitis\dp_live_system\_ide\scripts\debugger_dp_live-default.tcl'
14:59:26 INFO  : Disconnected from the channel tcfchan#3.
15:11:47 DEBUG : Logs will be stored at 'D:/dp_live/vitis/IDE.log'.
15:11:48 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\dp_live\vitis\temp_xsdb_launch_script.tcl
15:11:51 INFO  : XSCT server has started successfully.
15:11:51 INFO  : plnx-install-location is set to ''
15:11:51 INFO  : Successfully done setting XSCT server connection channel  
15:11:51 INFO  : Successfully done setting workspace for the tool. 
15:12:13 INFO  : Platform repository initialization has completed.
15:12:15 INFO  : Registering command handlers for Vitis TCF services
15:12:17 INFO  : Successfully done query RDI_DATADIR 
15:12:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:40 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 89418' is selected.
15:12:40 INFO  : 'jtag frequency' command is executed.
15:12:40 INFO  : Sourcing of 'D:/program/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:12:40 INFO  : Context for 'APU' is selected.
15:12:41 INFO  : System reset is completed.
15:12:44 INFO  : 'after 3000' command is executed.
15:12:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 89418" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-89418-14730093-0"}' command is executed.
15:12:55 INFO  : Device configured successfully with "D:/dp_live/vitis/dp_live/_ide/bitstream/mpsoc_preset_wrapper.bit"
15:12:55 INFO  : Context for 'APU' is selected.
15:12:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/shen/Documents/dp_live/vitis/mpsoc_preset_wrapper/export/mpsoc_preset_wrapper/hw/mpsoc_preset_wrapper.xsa'.
15:12:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:12:55 INFO  : Context for 'APU' is selected.
15:12:55 INFO  : Boot mode is read from the target.
15:12:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:12:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:12:56 INFO  : The application 'C:/Users/shen/Documents/dp_live/vitis/mpsoc_preset_wrapper/export/mpsoc_preset_wrapper/sw/mpsoc_preset_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:12:56 INFO  : 'set bp_12_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:12:57 INFO  : 'con -block -timeout 60' command is executed.
15:12:57 INFO  : 'bpremove $bp_12_56_fsbl_bp' command is executed.
15:12:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:12:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:12:58 INFO  : The application 'D:/dp_live/vitis/dp_live/Debug/dp_live.elf' is downloaded to processor 'psu_cortexa53_0'.
15:12:58 INFO  : 'configparams force-mem-access 0' command is executed.
15:12:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/program/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 89418" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-89418-14730093-0"}
fpga -file D:/dp_live/vitis/dp_live/_ide/bitstream/mpsoc_preset_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/shen/Documents/dp_live/vitis/mpsoc_preset_wrapper/export/mpsoc_preset_wrapper/hw/mpsoc_preset_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/shen/Documents/dp_live/vitis/mpsoc_preset_wrapper/export/mpsoc_preset_wrapper/sw/mpsoc_preset_wrapper/boot/fsbl.elf
set bp_12_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_12_56_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/dp_live/vitis/dp_live/Debug/dp_live.elf
configparams force-mem-access 0
----------------End of Script----------------

15:12:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:12:58 INFO  : 'con' command is executed.
15:12:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:12:58 INFO  : Launch script is exported to file 'D:\dp_live\vitis\dp_live_system\_ide\scripts\debugger_dp_live-default.tcl'
