
*** Running vivado
    with args -log rotateLed.vds -m64 -mode batch -messageDb vivado.pb -notrace -source rotateLed.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source rotateLed.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
Command: synth_design -top rotateLed -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
WARNING: [Synth 8-2254] instance name 'd0' matches net/port name [/home/A01577421/Desktop/ECE2700/Lab4/rotateLED/rotateLED.srcs/sources_1/new/rotateLed.v:35]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1095.340 ; gain = 154.043 ; free physical = 13065 ; free virtual = 27640
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rotateLed' [/home/A01577421/Desktop/ECE2700/Lab4/rotateLED/rotateLED.srcs/sources_1/new/rotateLed.v:23]
INFO: [Synth 8-638] synthesizing module 'Dregester' [/home/A01577421/Desktop/ECE2700/Lab4/rotateLED/rotateLED.srcs/sources_1/new/Dregester.v:23]
INFO: [Synth 8-638] synthesizing module 'DFF' [/home/A01577421/Desktop/ECE2700/Lab4/rotateLED/rotateLED.srcs/sources_1/imports/ECE2700/Lab4/project_1/project_1.srcs/sources_1/new/DFF.v:23]
INFO: [Synth 8-638] synthesizing module 'dlatch' [/home/A01577421/Desktop/ECE2700/Lab4/rotateLED/rotateLED.srcs/sources_1/imports/ECE2700/Lab4/project_1/project_1.srcs/sources_1/new/dlatch.v:23]
INFO: [Synth 8-256] done synthesizing module 'dlatch' (1#1) [/home/A01577421/Desktop/ECE2700/Lab4/rotateLED/rotateLED.srcs/sources_1/imports/ECE2700/Lab4/project_1/project_1.srcs/sources_1/new/dlatch.v:23]
INFO: [Synth 8-256] done synthesizing module 'DFF' (2#1) [/home/A01577421/Desktop/ECE2700/Lab4/rotateLED/rotateLED.srcs/sources_1/imports/ECE2700/Lab4/project_1/project_1.srcs/sources_1/new/DFF.v:23]
INFO: [Synth 8-256] done synthesizing module 'Dregester' (3#1) [/home/A01577421/Desktop/ECE2700/Lab4/rotateLED/rotateLED.srcs/sources_1/new/Dregester.v:23]
INFO: [Synth 8-638] synthesizing module 'ClockDivider' [/home/A01577421/Desktop/ECE2700/Lab4/rotateLED/rotateLED.srcs/sources_1/imports/ECE2700/Lab1/ClockDivider/ClockDivider.srcs/sources_1/new/ClockDivider.v:23]
INFO: [Synth 8-256] done synthesizing module 'ClockDivider' (4#1) [/home/A01577421/Desktop/ECE2700/Lab4/rotateLED/rotateLED.srcs/sources_1/imports/ECE2700/Lab1/ClockDivider/ClockDivider.srcs/sources_1/new/ClockDivider.v:23]
INFO: [Synth 8-256] done synthesizing module 'rotateLed' (5#1) [/home/A01577421/Desktop/ECE2700/Lab4/rotateLED/rotateLED.srcs/sources_1/new/rotateLed.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1121.590 ; gain = 180.293 ; free physical = 13040 ; free virtual = 27615
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1121.590 ; gain = 180.293 ; free physical = 13041 ; free virtual = 27616
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/A01577421/Desktop/ECE2700/Lab4/rotateLED/rotateLED.srcs/constrs_1/imports/Lab3/Basys3_Master.xdc]
Finished Parsing XDC File [/home/A01577421/Desktop/ECE2700/Lab4/rotateLED/rotateLED.srcs/constrs_1/imports/Lab3/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/A01577421/Desktop/ECE2700/Lab4/rotateLED/rotateLED.srcs/constrs_1/imports/Lab3/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rotateLed_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rotateLed_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1474.062 ; gain = 0.000 ; free physical = 12781 ; free virtual = 27356
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6790 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1474.062 ; gain = 532.766 ; free physical = 12779 ; free virtual = 27354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1474.062 ; gain = 532.766 ; free physical = 12779 ; free virtual = 27354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1474.062 ; gain = 532.766 ; free physical = 12779 ; free virtual = 27354
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clkout" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'q_reg' [/home/A01577421/Desktop/ECE2700/Lab4/rotateLED/rotateLED.srcs/sources_1/imports/ECE2700/Lab4/project_1/project_1.srcs/sources_1/new/dlatch.v:30]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1474.062 ; gain = 532.766 ; free physical = 12775 ; free virtual = 27350
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ClockDivider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1474.062 ; gain = 532.766 ; free physical = 12775 ; free virtual = 27350
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clkdiv/clkout" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1474.062 ; gain = 532.766 ; free physical = 12776 ; free virtual = 27351
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1474.062 ; gain = 532.766 ; free physical = 12776 ; free virtual = 27351

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1474.062 ; gain = 532.766 ; free physical = 12776 ; free virtual = 27351
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1474.062 ; gain = 532.766 ; free physical = 12776 ; free virtual = 27351

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1474.062 ; gain = 532.766 ; free physical = 12775 ; free virtual = 27350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1474.062 ; gain = 532.766 ; free physical = 12775 ; free virtual = 27350
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1474.062 ; gain = 532.766 ; free physical = 12775 ; free virtual = 27350
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1474.062 ; gain = 532.766 ; free physical = 12775 ; free virtual = 27350

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1474.062 ; gain = 532.766 ; free physical = 12775 ; free virtual = 27350
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1474.062 ; gain = 532.766 ; free physical = 12775 ; free virtual = 27350
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1474.062 ; gain = 532.766 ; free physical = 12775 ; free virtual = 27350
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1474.062 ; gain = 532.766 ; free physical = 12775 ; free virtual = 27350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1474.062 ; gain = 532.766 ; free physical = 12775 ; free virtual = 27350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1474.062 ; gain = 532.766 ; free physical = 12775 ; free virtual = 27350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1474.062 ; gain = 532.766 ; free physical = 12775 ; free virtual = 27350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |    25|
|4     |LUT2   |     2|
|5     |LUT3   |     1|
|6     |LUT4   |     6|
|7     |LUT5   |     8|
|8     |LUT6   |     1|
|9     |FDRE   |    26|
|10    |LD     |    16|
|11    |IBUF   |    11|
|12    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+-------------+------+
|      |Instance           |Module       |Cells |
+------+-------------------+-------------+------+
|1     |top                |             |   111|
|2     |  clkdiv           |ClockDivider |    67|
|3     |  d0__0            |Dregester    |     3|
|4     |    D1             |DFF_26       |     3|
|5     |      d1           |dlatch_27    |     1|
|6     |      d2           |dlatch_28    |     2|
|7     |  \rotating[1].d1  |Dregester_0  |     3|
|8     |    D1             |DFF_23       |     3|
|9     |      d1           |dlatch_24    |     1|
|10    |      d2           |dlatch_25    |     2|
|11    |  \rotating[2].d1  |Dregester_1  |     3|
|12    |    D1             |DFF_20       |     3|
|13    |      d1           |dlatch_21    |     1|
|14    |      d2           |dlatch_22    |     2|
|15    |  \rotating[3].d1  |Dregester_2  |     3|
|16    |    D1             |DFF_17       |     3|
|17    |      d1           |dlatch_18    |     1|
|18    |      d2           |dlatch_19    |     2|
|19    |  \rotating[4].d1  |Dregester_3  |     3|
|20    |    D1             |DFF_14       |     3|
|21    |      d1           |dlatch_15    |     1|
|22    |      d2           |dlatch_16    |     2|
|23    |  \rotating[5].d1  |Dregester_4  |     3|
|24    |    D1             |DFF_11       |     3|
|25    |      d1           |dlatch_12    |     1|
|26    |      d2           |dlatch_13    |     2|
|27    |  \rotating[6].d1  |Dregester_5  |     3|
|28    |    D1             |DFF_8        |     3|
|29    |      d1           |dlatch_9     |     1|
|30    |      d2           |dlatch_10    |     2|
|31    |  \rotating[7].d1  |Dregester_6  |     3|
|32    |    D1             |DFF          |     3|
|33    |      d1           |dlatch       |     1|
|34    |      d2           |dlatch_7     |     2|
+------+-------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1474.062 ; gain = 532.766 ; free physical = 12775 ; free virtual = 27350
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1474.062 ; gain = 88.375 ; free physical = 12775 ; free virtual = 27350
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1474.062 ; gain = 532.766 ; free physical = 12775 ; free virtual = 27350
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 8 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 8 instances
  LD => LDCE (inverted pins: G): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1474.062 ; gain = 460.434 ; free physical = 12775 ; free virtual = 27350
report_utilization: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1507.078 ; gain = 0.000 ; free physical = 12774 ; free virtual = 27349
INFO: [Common 17-206] Exiting Vivado at Thu Oct 26 16:02:19 2017...
